// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/15/2025 19:20:24"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mnist_nn (
	clk,
	reset,
	inp_rdy,
	inp_data,
	inp_count,
	weight_value_0,
	weight_value_1,
	weight_value_2,
	weight_value_3,
	weight_value_4,
	weight_value_5,
	weight_value_6,
	weight_value_7,
	weight_value_8,
	weight_value_9,
	n0_out,
	n1_out,
	n2_out,
	n3_out,
	n4_out,
	n5_out,
	n6_out,
	n7_out,
	n8_out,
	n9_out,
	n0_ready,
	n1_ready,
	n2_ready,
	n3_ready,
	n4_ready,
	n5_ready,
	n6_ready,
	n7_ready,
	n8_ready,
	n9_ready,
	predicted_digit,
	prediction_confidence);
input 	clk;
input 	reset;
input 	inp_rdy;
input 	[15:0] inp_data;
output 	[9:0] inp_count;
output 	[15:0] weight_value_0;
output 	[15:0] weight_value_1;
output 	[15:0] weight_value_2;
output 	[15:0] weight_value_3;
output 	[15:0] weight_value_4;
output 	[15:0] weight_value_5;
output 	[15:0] weight_value_6;
output 	[15:0] weight_value_7;
output 	[15:0] weight_value_8;
output 	[15:0] weight_value_9;
output 	[7:0] n0_out;
output 	[7:0] n1_out;
output 	[7:0] n2_out;
output 	[7:0] n3_out;
output 	[7:0] n4_out;
output 	[7:0] n5_out;
output 	[7:0] n6_out;
output 	[7:0] n7_out;
output 	[7:0] n8_out;
output 	[7:0] n9_out;
output 	n0_ready;
output 	n1_ready;
output 	n2_ready;
output 	n3_ready;
output 	n4_ready;
output 	n5_ready;
output 	n6_ready;
output 	n7_ready;
output 	n8_ready;
output 	n9_ready;
output 	[3:0] predicted_digit;
output 	[7:0] prediction_confidence;

// Design Ports Information
// inp_count[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[2]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[3]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[8]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[4]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[6]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[9]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[10]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[11]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[12]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[13]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[14]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[15]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[1]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[2]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[5]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[7]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[8]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[10]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[12]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[13]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[14]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[15]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[0]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[1]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[2]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[6]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[7]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[8]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[9]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[11]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[12]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[13]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[14]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_2[15]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[3]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[8]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[10]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[12]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[13]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[14]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_3[15]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[5]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[8]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[9]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[10]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[11]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[12]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[13]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[14]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_4[15]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[5]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[9]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[11]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[12]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[13]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[14]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_5[15]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[0]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[3]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[6]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[8]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[9]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[11]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[13]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[14]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_6[15]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[0]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[9]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[11]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[12]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[13]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_7[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[5]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[6]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[7]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[9]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[10]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[11]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[12]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[13]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[14]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_8[15]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[1]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[4]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[7]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[8]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[10]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[12]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[13]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[14]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_9[15]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[2]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[3]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[5]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[6]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[7]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[1]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[2]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[4]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[6]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[0]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[1]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[2]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[4]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[5]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[6]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_out[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[5]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_out[7]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[1]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[3]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[5]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[6]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_out[7]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[1]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[2]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[4]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_out[7]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[4]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_out[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[0]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[3]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[4]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[5]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_out[7]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[0]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[1]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[2]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[3]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[4]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[6]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_out[7]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[1]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[2]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[5]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_out[7]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_ready	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_ready	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n2_ready	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n3_ready	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n4_ready	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n5_ready	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n6_ready	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n7_ready	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n8_ready	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n9_ready	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predicted_digit[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predicted_digit[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predicted_digit[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predicted_digit[3]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[2]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[3]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[6]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prediction_confidence[7]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_rdy	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[0]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[7]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[9]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[10]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[11]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[12]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[13]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[14]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[15]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \n0|Mult0|auto_generated|mac_out2~0 ;
wire \n0|Mult0|auto_generated|mac_out2~1 ;
wire \n0|Mult0|auto_generated|mac_out2~2 ;
wire \n0|Mult0|auto_generated|mac_out2~3 ;
wire \n1|Mult0|auto_generated|mac_out2~0 ;
wire \n1|Mult0|auto_generated|mac_out2~1 ;
wire \n1|Mult0|auto_generated|mac_out2~2 ;
wire \n1|Mult0|auto_generated|mac_out2~3 ;
wire \n2|Mult0|auto_generated|mac_out2~0 ;
wire \n2|Mult0|auto_generated|mac_out2~1 ;
wire \n2|Mult0|auto_generated|mac_out2~2 ;
wire \n2|Mult0|auto_generated|mac_out2~3 ;
wire \n3|Mult0|auto_generated|mac_out2~0 ;
wire \n3|Mult0|auto_generated|mac_out2~1 ;
wire \n3|Mult0|auto_generated|mac_out2~2 ;
wire \n3|Mult0|auto_generated|mac_out2~3 ;
wire \n4|Mult0|auto_generated|mac_out2~0 ;
wire \n4|Mult0|auto_generated|mac_out2~1 ;
wire \n4|Mult0|auto_generated|mac_out2~2 ;
wire \n4|Mult0|auto_generated|mac_out2~3 ;
wire \n5|Mult0|auto_generated|mac_out2~0 ;
wire \n5|Mult0|auto_generated|mac_out2~1 ;
wire \n5|Mult0|auto_generated|mac_out2~2 ;
wire \n5|Mult0|auto_generated|mac_out2~3 ;
wire \n6|Mult0|auto_generated|mac_out2~0 ;
wire \n6|Mult0|auto_generated|mac_out2~1 ;
wire \n6|Mult0|auto_generated|mac_out2~2 ;
wire \n6|Mult0|auto_generated|mac_out2~3 ;
wire \n7|Mult0|auto_generated|mac_out2~0 ;
wire \n7|Mult0|auto_generated|mac_out2~1 ;
wire \n7|Mult0|auto_generated|mac_out2~2 ;
wire \n7|Mult0|auto_generated|mac_out2~3 ;
wire \n8|Mult0|auto_generated|mac_out2~0 ;
wire \n8|Mult0|auto_generated|mac_out2~1 ;
wire \n8|Mult0|auto_generated|mac_out2~2 ;
wire \n8|Mult0|auto_generated|mac_out2~3 ;
wire \n9|Mult0|auto_generated|mac_out2~0 ;
wire \n9|Mult0|auto_generated|mac_out2~1 ;
wire \n9|Mult0|auto_generated|mac_out2~2 ;
wire \n9|Mult0|auto_generated|mac_out2~3 ;
wire \inp_count[0]~output_o ;
wire \inp_count[1]~output_o ;
wire \inp_count[2]~output_o ;
wire \inp_count[3]~output_o ;
wire \inp_count[4]~output_o ;
wire \inp_count[5]~output_o ;
wire \inp_count[6]~output_o ;
wire \inp_count[7]~output_o ;
wire \inp_count[8]~output_o ;
wire \inp_count[9]~output_o ;
wire \weight_value_0[0]~output_o ;
wire \weight_value_0[1]~output_o ;
wire \weight_value_0[2]~output_o ;
wire \weight_value_0[3]~output_o ;
wire \weight_value_0[4]~output_o ;
wire \weight_value_0[5]~output_o ;
wire \weight_value_0[6]~output_o ;
wire \weight_value_0[7]~output_o ;
wire \weight_value_0[8]~output_o ;
wire \weight_value_0[9]~output_o ;
wire \weight_value_0[10]~output_o ;
wire \weight_value_0[11]~output_o ;
wire \weight_value_0[12]~output_o ;
wire \weight_value_0[13]~output_o ;
wire \weight_value_0[14]~output_o ;
wire \weight_value_0[15]~output_o ;
wire \weight_value_1[0]~output_o ;
wire \weight_value_1[1]~output_o ;
wire \weight_value_1[2]~output_o ;
wire \weight_value_1[3]~output_o ;
wire \weight_value_1[4]~output_o ;
wire \weight_value_1[5]~output_o ;
wire \weight_value_1[6]~output_o ;
wire \weight_value_1[7]~output_o ;
wire \weight_value_1[8]~output_o ;
wire \weight_value_1[9]~output_o ;
wire \weight_value_1[10]~output_o ;
wire \weight_value_1[11]~output_o ;
wire \weight_value_1[12]~output_o ;
wire \weight_value_1[13]~output_o ;
wire \weight_value_1[14]~output_o ;
wire \weight_value_1[15]~output_o ;
wire \weight_value_2[0]~output_o ;
wire \weight_value_2[1]~output_o ;
wire \weight_value_2[2]~output_o ;
wire \weight_value_2[3]~output_o ;
wire \weight_value_2[4]~output_o ;
wire \weight_value_2[5]~output_o ;
wire \weight_value_2[6]~output_o ;
wire \weight_value_2[7]~output_o ;
wire \weight_value_2[8]~output_o ;
wire \weight_value_2[9]~output_o ;
wire \weight_value_2[10]~output_o ;
wire \weight_value_2[11]~output_o ;
wire \weight_value_2[12]~output_o ;
wire \weight_value_2[13]~output_o ;
wire \weight_value_2[14]~output_o ;
wire \weight_value_2[15]~output_o ;
wire \weight_value_3[0]~output_o ;
wire \weight_value_3[1]~output_o ;
wire \weight_value_3[2]~output_o ;
wire \weight_value_3[3]~output_o ;
wire \weight_value_3[4]~output_o ;
wire \weight_value_3[5]~output_o ;
wire \weight_value_3[6]~output_o ;
wire \weight_value_3[7]~output_o ;
wire \weight_value_3[8]~output_o ;
wire \weight_value_3[9]~output_o ;
wire \weight_value_3[10]~output_o ;
wire \weight_value_3[11]~output_o ;
wire \weight_value_3[12]~output_o ;
wire \weight_value_3[13]~output_o ;
wire \weight_value_3[14]~output_o ;
wire \weight_value_3[15]~output_o ;
wire \weight_value_4[0]~output_o ;
wire \weight_value_4[1]~output_o ;
wire \weight_value_4[2]~output_o ;
wire \weight_value_4[3]~output_o ;
wire \weight_value_4[4]~output_o ;
wire \weight_value_4[5]~output_o ;
wire \weight_value_4[6]~output_o ;
wire \weight_value_4[7]~output_o ;
wire \weight_value_4[8]~output_o ;
wire \weight_value_4[9]~output_o ;
wire \weight_value_4[10]~output_o ;
wire \weight_value_4[11]~output_o ;
wire \weight_value_4[12]~output_o ;
wire \weight_value_4[13]~output_o ;
wire \weight_value_4[14]~output_o ;
wire \weight_value_4[15]~output_o ;
wire \weight_value_5[0]~output_o ;
wire \weight_value_5[1]~output_o ;
wire \weight_value_5[2]~output_o ;
wire \weight_value_5[3]~output_o ;
wire \weight_value_5[4]~output_o ;
wire \weight_value_5[5]~output_o ;
wire \weight_value_5[6]~output_o ;
wire \weight_value_5[7]~output_o ;
wire \weight_value_5[8]~output_o ;
wire \weight_value_5[9]~output_o ;
wire \weight_value_5[10]~output_o ;
wire \weight_value_5[11]~output_o ;
wire \weight_value_5[12]~output_o ;
wire \weight_value_5[13]~output_o ;
wire \weight_value_5[14]~output_o ;
wire \weight_value_5[15]~output_o ;
wire \weight_value_6[0]~output_o ;
wire \weight_value_6[1]~output_o ;
wire \weight_value_6[2]~output_o ;
wire \weight_value_6[3]~output_o ;
wire \weight_value_6[4]~output_o ;
wire \weight_value_6[5]~output_o ;
wire \weight_value_6[6]~output_o ;
wire \weight_value_6[7]~output_o ;
wire \weight_value_6[8]~output_o ;
wire \weight_value_6[9]~output_o ;
wire \weight_value_6[10]~output_o ;
wire \weight_value_6[11]~output_o ;
wire \weight_value_6[12]~output_o ;
wire \weight_value_6[13]~output_o ;
wire \weight_value_6[14]~output_o ;
wire \weight_value_6[15]~output_o ;
wire \weight_value_7[0]~output_o ;
wire \weight_value_7[1]~output_o ;
wire \weight_value_7[2]~output_o ;
wire \weight_value_7[3]~output_o ;
wire \weight_value_7[4]~output_o ;
wire \weight_value_7[5]~output_o ;
wire \weight_value_7[6]~output_o ;
wire \weight_value_7[7]~output_o ;
wire \weight_value_7[8]~output_o ;
wire \weight_value_7[9]~output_o ;
wire \weight_value_7[10]~output_o ;
wire \weight_value_7[11]~output_o ;
wire \weight_value_7[12]~output_o ;
wire \weight_value_7[13]~output_o ;
wire \weight_value_7[14]~output_o ;
wire \weight_value_7[15]~output_o ;
wire \weight_value_8[0]~output_o ;
wire \weight_value_8[1]~output_o ;
wire \weight_value_8[2]~output_o ;
wire \weight_value_8[3]~output_o ;
wire \weight_value_8[4]~output_o ;
wire \weight_value_8[5]~output_o ;
wire \weight_value_8[6]~output_o ;
wire \weight_value_8[7]~output_o ;
wire \weight_value_8[8]~output_o ;
wire \weight_value_8[9]~output_o ;
wire \weight_value_8[10]~output_o ;
wire \weight_value_8[11]~output_o ;
wire \weight_value_8[12]~output_o ;
wire \weight_value_8[13]~output_o ;
wire \weight_value_8[14]~output_o ;
wire \weight_value_8[15]~output_o ;
wire \weight_value_9[0]~output_o ;
wire \weight_value_9[1]~output_o ;
wire \weight_value_9[2]~output_o ;
wire \weight_value_9[3]~output_o ;
wire \weight_value_9[4]~output_o ;
wire \weight_value_9[5]~output_o ;
wire \weight_value_9[6]~output_o ;
wire \weight_value_9[7]~output_o ;
wire \weight_value_9[8]~output_o ;
wire \weight_value_9[9]~output_o ;
wire \weight_value_9[10]~output_o ;
wire \weight_value_9[11]~output_o ;
wire \weight_value_9[12]~output_o ;
wire \weight_value_9[13]~output_o ;
wire \weight_value_9[14]~output_o ;
wire \weight_value_9[15]~output_o ;
wire \n0_out[0]~output_o ;
wire \n0_out[1]~output_o ;
wire \n0_out[2]~output_o ;
wire \n0_out[3]~output_o ;
wire \n0_out[4]~output_o ;
wire \n0_out[5]~output_o ;
wire \n0_out[6]~output_o ;
wire \n0_out[7]~output_o ;
wire \n1_out[0]~output_o ;
wire \n1_out[1]~output_o ;
wire \n1_out[2]~output_o ;
wire \n1_out[3]~output_o ;
wire \n1_out[4]~output_o ;
wire \n1_out[5]~output_o ;
wire \n1_out[6]~output_o ;
wire \n1_out[7]~output_o ;
wire \n2_out[0]~output_o ;
wire \n2_out[1]~output_o ;
wire \n2_out[2]~output_o ;
wire \n2_out[3]~output_o ;
wire \n2_out[4]~output_o ;
wire \n2_out[5]~output_o ;
wire \n2_out[6]~output_o ;
wire \n2_out[7]~output_o ;
wire \n3_out[0]~output_o ;
wire \n3_out[1]~output_o ;
wire \n3_out[2]~output_o ;
wire \n3_out[3]~output_o ;
wire \n3_out[4]~output_o ;
wire \n3_out[5]~output_o ;
wire \n3_out[6]~output_o ;
wire \n3_out[7]~output_o ;
wire \n4_out[0]~output_o ;
wire \n4_out[1]~output_o ;
wire \n4_out[2]~output_o ;
wire \n4_out[3]~output_o ;
wire \n4_out[4]~output_o ;
wire \n4_out[5]~output_o ;
wire \n4_out[6]~output_o ;
wire \n4_out[7]~output_o ;
wire \n5_out[0]~output_o ;
wire \n5_out[1]~output_o ;
wire \n5_out[2]~output_o ;
wire \n5_out[3]~output_o ;
wire \n5_out[4]~output_o ;
wire \n5_out[5]~output_o ;
wire \n5_out[6]~output_o ;
wire \n5_out[7]~output_o ;
wire \n6_out[0]~output_o ;
wire \n6_out[1]~output_o ;
wire \n6_out[2]~output_o ;
wire \n6_out[3]~output_o ;
wire \n6_out[4]~output_o ;
wire \n6_out[5]~output_o ;
wire \n6_out[6]~output_o ;
wire \n6_out[7]~output_o ;
wire \n7_out[0]~output_o ;
wire \n7_out[1]~output_o ;
wire \n7_out[2]~output_o ;
wire \n7_out[3]~output_o ;
wire \n7_out[4]~output_o ;
wire \n7_out[5]~output_o ;
wire \n7_out[6]~output_o ;
wire \n7_out[7]~output_o ;
wire \n8_out[0]~output_o ;
wire \n8_out[1]~output_o ;
wire \n8_out[2]~output_o ;
wire \n8_out[3]~output_o ;
wire \n8_out[4]~output_o ;
wire \n8_out[5]~output_o ;
wire \n8_out[6]~output_o ;
wire \n8_out[7]~output_o ;
wire \n9_out[0]~output_o ;
wire \n9_out[1]~output_o ;
wire \n9_out[2]~output_o ;
wire \n9_out[3]~output_o ;
wire \n9_out[4]~output_o ;
wire \n9_out[5]~output_o ;
wire \n9_out[6]~output_o ;
wire \n9_out[7]~output_o ;
wire \n0_ready~output_o ;
wire \n1_ready~output_o ;
wire \n2_ready~output_o ;
wire \n3_ready~output_o ;
wire \n4_ready~output_o ;
wire \n5_ready~output_o ;
wire \n6_ready~output_o ;
wire \n7_ready~output_o ;
wire \n8_ready~output_o ;
wire \n9_ready~output_o ;
wire \predicted_digit[0]~output_o ;
wire \predicted_digit[1]~output_o ;
wire \predicted_digit[2]~output_o ;
wire \predicted_digit[3]~output_o ;
wire \prediction_confidence[0]~output_o ;
wire \prediction_confidence[1]~output_o ;
wire \prediction_confidence[2]~output_o ;
wire \prediction_confidence[3]~output_o ;
wire \prediction_confidence[4]~output_o ;
wire \prediction_confidence[5]~output_o ;
wire \prediction_confidence[6]~output_o ;
wire \prediction_confidence[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inp_count[0]~36_combout ;
wire \inp_rdy~input_o ;
wire \reset~input_o ;
wire \inp_count[0]~37 ;
wire \inp_count[1]~38_combout ;
wire \inp_count[1]~reg0_q ;
wire \inp_count[1]~39 ;
wire \inp_count[2]~40_combout ;
wire \inp_count[2]~reg0_q ;
wire \inp_count[2]~41 ;
wire \inp_count[3]~42_combout ;
wire \inp_count[3]~reg0_q ;
wire \inp_count[3]~43 ;
wire \inp_count[4]~44_combout ;
wire \inp_count[4]~reg0_q ;
wire \inp_count[4]~45 ;
wire \inp_count[5]~46_combout ;
wire \inp_count[5]~reg0_q ;
wire \inp_count[5]~47 ;
wire \inp_count[6]~48_combout ;
wire \inp_count[6]~reg0_q ;
wire \inp_count[6]~49 ;
wire \inp_count[7]~50_combout ;
wire \inp_count[7]~reg0_q ;
wire \inp_count[7]~51 ;
wire \inp_count[8]~52_combout ;
wire \inp_count[8]~reg0_q ;
wire \inp_count[8]~53 ;
wire \inp_count[9]~54_combout ;
wire \inp_count[9]~reg0_q ;
wire \inp_count[0]~19_combout ;
wire \inp_count[0]~16_combout ;
wire \inp_count[0]~13_combout ;
wire \inp_count[0]~56_combout ;
wire \inp_count[0]~reg0_q ;
wire \neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q ;
wire \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \n0|count[0]~10_combout ;
wire \~GND~combout ;
wire \n0|count[0]~11 ;
wire \n0|count[1]~12_combout ;
wire \n0|count[1]~13 ;
wire \n0|count[2]~14_combout ;
wire \n0|count[2]~15 ;
wire \n0|count[3]~16_combout ;
wire \n0|count[3]~17 ;
wire \n0|count[4]~18_combout ;
wire \n0|count[4]~19 ;
wire \n0|count[5]~20_combout ;
wire \n0|count[5]~21 ;
wire \n0|count[6]~22_combout ;
wire \n0|count[6]~23 ;
wire \n0|count[7]~24_combout ;
wire \n0|count[7]~25 ;
wire \n0|count[8]~26_combout ;
wire \n0|count[8]~27 ;
wire \n0|count[9]~28_combout ;
wire \n0|Equal0~0_combout ;
wire \n0|Equal0~1_combout ;
wire \n0|Equal0~2_combout ;
wire \n0|out_ready~0_combout ;
wire \n0|out_ready~feeder_combout ;
wire \n0|out_ready~q ;
wire \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ;
wire \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \inp_data[0]~input_o ;
wire \inp_data[1]~input_o ;
wire \inp_data[2]~input_o ;
wire \inp_data[3]~input_o ;
wire \inp_data[4]~input_o ;
wire \inp_data[5]~input_o ;
wire \inp_data[6]~input_o ;
wire \inp_data[7]~input_o ;
wire \inp_data[8]~input_o ;
wire \inp_data[9]~input_o ;
wire \inp_data[10]~input_o ;
wire \inp_data[11]~input_o ;
wire \inp_data[12]~input_o ;
wire \inp_data[13]~input_o ;
wire \inp_data[14]~input_o ;
wire \inp_data[15]~input_o ;
wire \n0|Mult0|auto_generated|mac_mult1~dataout ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n0|Mult0|auto_generated|mac_mult1~0 ;
wire \n0|Mult0|auto_generated|mac_mult1~1 ;
wire \n0|Mult0|auto_generated|mac_mult1~2 ;
wire \n0|Mult0|auto_generated|mac_mult1~3 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n0|Mult0|auto_generated|mac_out2~dataout ;
wire \n0|acc[0]~32_combout ;
wire \n2|acc[6]~32_combout ;
wire \n0|acc[0]~33 ;
wire \n0|acc[1]~34_combout ;
wire \n0|acc[1]~35 ;
wire \n0|acc[2]~36_combout ;
wire \n0|acc[2]~37 ;
wire \n0|acc[3]~38_combout ;
wire \n0|acc[3]~39 ;
wire \n0|acc[4]~40_combout ;
wire \n0|acc[4]~41 ;
wire \n0|acc[5]~42_combout ;
wire \n0|acc[5]~43 ;
wire \n0|acc[6]~44_combout ;
wire \n0|acc[6]~45 ;
wire \n0|acc[7]~46_combout ;
wire \n0|acc[7]~47 ;
wire \n0|acc[8]~48_combout ;
wire \n0|acc[8]~49 ;
wire \n0|acc[9]~50_combout ;
wire \n0|acc[9]~51 ;
wire \n0|acc[10]~52_combout ;
wire \n0|acc[10]~53 ;
wire \n0|acc[11]~54_combout ;
wire \n0|acc[11]~55 ;
wire \n0|acc[12]~56_combout ;
wire \n0|acc[12]~57 ;
wire \n0|acc[13]~58_combout ;
wire \n0|acc[13]~59 ;
wire \n0|acc[14]~60_combout ;
wire \n0|acc[14]~61 ;
wire \n0|acc[15]~62_combout ;
wire \n0|acc[15]~63 ;
wire \n0|acc[16]~64_combout ;
wire \n0|acc[16]~65 ;
wire \n0|acc[17]~66_combout ;
wire \n0|acc[17]~67 ;
wire \n0|acc[18]~68_combout ;
wire \n0|acc[18]~69 ;
wire \n0|acc[19]~70_combout ;
wire \n0|acc[19]~71 ;
wire \n0|acc[20]~72_combout ;
wire \n0|acc[20]~73 ;
wire \n0|acc[21]~74_combout ;
wire \n0|acc[21]~75 ;
wire \n0|acc[22]~76_combout ;
wire \n0|acc[22]~77 ;
wire \n0|acc[23]~78_combout ;
wire \n0|acc[23]~79 ;
wire \n0|acc[24]~80_combout ;
wire \n0|acc[24]~81 ;
wire \n0|acc[25]~82_combout ;
wire \n0|acc[25]~83 ;
wire \n0|acc[26]~84_combout ;
wire \n0|acc_final[9]~24_cout ;
wire \n0|acc_final[9]~26 ;
wire \n0|acc_final[10]~28 ;
wire \n0|acc_final[11]~30 ;
wire \n0|acc_final[12]~32 ;
wire \n0|acc_final[13]~34 ;
wire \n0|acc_final[14]~36 ;
wire \n0|acc_final[15]~38 ;
wire \n0|acc_final[16]~40 ;
wire \n0|acc_final[17]~42 ;
wire \n0|acc_final[18]~44 ;
wire \n0|acc_final[19]~46 ;
wire \n0|acc_final[20]~48 ;
wire \n0|acc_final[21]~50 ;
wire \n0|acc_final[22]~52 ;
wire \n0|acc_final[23]~54 ;
wire \n0|acc_final[24]~56 ;
wire \n0|acc_final[25]~58 ;
wire \n0|acc_final[26]~59_combout ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n0|acc[26]~85 ;
wire \n0|acc[27]~86_combout ;
wire \n0|acc_final[26]~60 ;
wire \n0|acc_final[27]~61_combout ;
wire \n0|acc_final[24]~55_combout ;
wire \n0|acc_final[25]~57_combout ;
wire \n0|LessThan0~1_combout ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n0|acc[27]~87 ;
wire \n0|acc[28]~88_combout ;
wire \n0|acc[28]~89 ;
wire \n0|acc[29]~90_combout ;
wire \n0|acc[29]~91 ;
wire \n0|acc[30]~92_combout ;
wire \n0|acc[30]~93 ;
wire \n0|acc[31]~94_combout ;
wire \n0|acc_final[27]~62 ;
wire \n0|acc_final[28]~64 ;
wire \n0|acc_final[29]~66 ;
wire \n0|acc_final[30]~68 ;
wire \n0|acc_final[31]~69_combout ;
wire \n0|acc_final[29]~65_combout ;
wire \n0|acc_final[30]~67_combout ;
wire \n0|acc_final[28]~63_combout ;
wire \n0|LessThan0~2_combout ;
wire \n0|acc_final[23]~53_combout ;
wire \n0|acc_final[21]~49_combout ;
wire \n0|acc_final[22]~51_combout ;
wire \n0|acc_final[20]~47_combout ;
wire \n0|LessThan0~0_combout ;
wire \n0|sigmoid_address[0]~1_combout ;
wire \n0|LessThan1~1_combout ;
wire \n0|LessThan1~2_combout ;
wire \n0|LessThan1~0_combout ;
wire \n0|sigmoid_address[0]~0_combout ;
wire \n0|acc_final[9]~25_combout ;
wire \n0|sigmoid_address[0]~2_combout ;
wire \n0|acc_final[10]~27_combout ;
wire \n0|sigmoid_address[1]~3_combout ;
wire \n0|acc_final[11]~29_combout ;
wire \n0|sigmoid_address[2]~4_combout ;
wire \n0|acc_final[12]~31_combout ;
wire \n0|sigmoid_address[3]~5_combout ;
wire \n0|acc_final[13]~33_combout ;
wire \n0|sigmoid_address[4]~6_combout ;
wire \n0|acc_final[14]~35_combout ;
wire \n0|sigmoid_address[5]~7_combout ;
wire \n0|acc_final[15]~37_combout ;
wire \n0|sigmoid_address[6]~8_combout ;
wire \n0|acc_final[16]~39_combout ;
wire \n0|sigmoid_address[7]~9_combout ;
wire \n0|acc_final[17]~41_combout ;
wire \n0|sigmoid_address[8]~10_combout ;
wire \n0|acc_final[18]~43_combout ;
wire \n0|sigmoid_address[9]~11_combout ;
wire \n0|acc_final[19]~45_combout ;
wire \n0|sigmoid_address[10]~12_combout ;
wire \n0|acc_final[31]~_wirecell_combout ;
wire \n1|Mult0|auto_generated|mac_mult1~dataout ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n1|Mult0|auto_generated|mac_mult1~0 ;
wire \n1|Mult0|auto_generated|mac_mult1~1 ;
wire \n1|Mult0|auto_generated|mac_mult1~2 ;
wire \n1|Mult0|auto_generated|mac_mult1~3 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n1|Mult0|auto_generated|mac_out2~dataout ;
wire \n1|acc[0]~32_combout ;
wire \n1|acc[0]~33 ;
wire \n1|acc[1]~34_combout ;
wire \n1|acc[1]~35 ;
wire \n1|acc[2]~36_combout ;
wire \n1|acc[2]~37 ;
wire \n1|acc[3]~38_combout ;
wire \n1|acc[3]~39 ;
wire \n1|acc[4]~40_combout ;
wire \n1|acc[4]~41 ;
wire \n1|acc[5]~42_combout ;
wire \n1|acc[5]~43 ;
wire \n1|acc[6]~44_combout ;
wire \n1|acc[6]~45 ;
wire \n1|acc[7]~46_combout ;
wire \n1|acc[7]~47 ;
wire \n1|acc[8]~48_combout ;
wire \n1|acc[8]~49 ;
wire \n1|acc[9]~50_combout ;
wire \n1|acc[9]~51 ;
wire \n1|acc[10]~52_combout ;
wire \n1|acc[10]~53 ;
wire \n1|acc[11]~54_combout ;
wire \n1|acc[11]~55 ;
wire \n1|acc[12]~56_combout ;
wire \n1|acc[12]~57 ;
wire \n1|acc[13]~58_combout ;
wire \n1|acc[13]~59 ;
wire \n1|acc[14]~60_combout ;
wire \n1|acc[14]~61 ;
wire \n1|acc[15]~62_combout ;
wire \n1|acc[15]~63 ;
wire \n1|acc[16]~64_combout ;
wire \n1|acc[16]~65 ;
wire \n1|acc[17]~66_combout ;
wire \n1|acc[17]~67 ;
wire \n1|acc[18]~68_combout ;
wire \n1|acc[18]~69 ;
wire \n1|acc[19]~70_combout ;
wire \n1|acc[19]~71 ;
wire \n1|acc[20]~72_combout ;
wire \n1|acc[20]~73 ;
wire \n1|acc[21]~74_combout ;
wire \n1|acc[21]~75 ;
wire \n1|acc[22]~76_combout ;
wire \n1|acc[22]~77 ;
wire \n1|acc[23]~78_combout ;
wire \n1|acc[23]~79 ;
wire \n1|acc[24]~80_combout ;
wire \n1|acc[24]~81 ;
wire \n1|acc[25]~82_combout ;
wire \n1|acc[25]~83 ;
wire \n1|acc[26]~84_combout ;
wire \n1|acc[26]~85 ;
wire \n1|acc[27]~86_combout ;
wire \n1|acc_final[10]~25 ;
wire \n1|acc_final[11]~27 ;
wire \n1|acc_final[12]~29 ;
wire \n1|acc_final[13]~31 ;
wire \n1|acc_final[14]~33 ;
wire \n1|acc_final[15]~35 ;
wire \n1|acc_final[16]~37 ;
wire \n1|acc_final[17]~39 ;
wire \n1|acc_final[18]~41 ;
wire \n1|acc_final[19]~43 ;
wire \n1|acc_final[20]~45 ;
wire \n1|acc_final[21]~47 ;
wire \n1|acc_final[22]~49 ;
wire \n1|acc_final[23]~51 ;
wire \n1|acc_final[24]~53 ;
wire \n1|acc_final[25]~55 ;
wire \n1|acc_final[26]~57 ;
wire \n1|acc_final[27]~58_combout ;
wire \n1|acc_final[24]~52_combout ;
wire \n1|acc_final[25]~54_combout ;
wire \n1|acc_final[26]~56_combout ;
wire \n1|LessThan0~1_combout ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n1|acc[27]~87 ;
wire \n1|acc[28]~88_combout ;
wire \n1|acc[28]~89 ;
wire \n1|acc[29]~90_combout ;
wire \n1|acc_final[27]~59 ;
wire \n1|acc_final[28]~61 ;
wire \n1|acc_final[29]~62_combout ;
wire \n1|acc_final[28]~60_combout ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n1|acc[29]~91 ;
wire \n1|acc[30]~92_combout ;
wire \n1|acc_final[29]~63 ;
wire \n1|acc_final[30]~64_combout ;
wire \n1|LessThan0~2_combout ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n1|acc[30]~93 ;
wire \n1|acc[31]~94_combout ;
wire \n1|acc_final[30]~65 ;
wire \n1|acc_final[31]~66_combout ;
wire \n1|acc_final[22]~48_combout ;
wire \n1|acc_final[23]~50_combout ;
wire \n1|acc_final[21]~46_combout ;
wire \n1|acc_final[20]~44_combout ;
wire \n1|LessThan0~0_combout ;
wire \n1|sigmoid_address[0]~1_combout ;
wire \n1|LessThan1~0_combout ;
wire \n1|LessThan1~2_combout ;
wire \n1|LessThan1~1_combout ;
wire \n1|sigmoid_address[0]~0_combout ;
wire \n1|acc_final~68_combout ;
wire \n1|sigmoid_address[0]~2_combout ;
wire \n1|acc_final[10]~24_combout ;
wire \n1|sigmoid_address[1]~3_combout ;
wire \n1|acc_final[11]~26_combout ;
wire \n1|sigmoid_address[2]~4_combout ;
wire \n1|acc_final[12]~28_combout ;
wire \n1|sigmoid_address[3]~5_combout ;
wire \n1|acc_final[13]~30_combout ;
wire \n1|sigmoid_address[4]~6_combout ;
wire \n1|acc_final[14]~32_combout ;
wire \n1|sigmoid_address[5]~7_combout ;
wire \n1|acc_final[15]~34_combout ;
wire \n1|sigmoid_address[6]~8_combout ;
wire \n1|acc_final[16]~36_combout ;
wire \n1|sigmoid_address[7]~9_combout ;
wire \n1|acc_final[17]~38_combout ;
wire \n1|sigmoid_address[8]~10_combout ;
wire \n1|acc_final[18]~40_combout ;
wire \n1|sigmoid_address[9]~11_combout ;
wire \n1|acc_final[19]~42_combout ;
wire \n1|sigmoid_address[10]~12_combout ;
wire \n1|acc_final[31]~_wirecell_combout ;
wire \n2|Mult0|auto_generated|mac_mult1~dataout ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n2|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n2|Mult0|auto_generated|mac_mult1~0 ;
wire \n2|Mult0|auto_generated|mac_mult1~1 ;
wire \n2|Mult0|auto_generated|mac_mult1~2 ;
wire \n2|Mult0|auto_generated|mac_mult1~3 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n2|Mult0|auto_generated|mac_out2~dataout ;
wire \n2|acc[0]~33_combout ;
wire \n2|acc[0]~34 ;
wire \n2|acc[1]~35_combout ;
wire \n2|acc[1]~36 ;
wire \n2|acc[2]~37_combout ;
wire \n2|acc[2]~38 ;
wire \n2|acc[3]~39_combout ;
wire \n2|acc[3]~40 ;
wire \n2|acc[4]~41_combout ;
wire \n2|acc[4]~42 ;
wire \n2|acc[5]~43_combout ;
wire \n2|acc[5]~44 ;
wire \n2|acc[6]~45_combout ;
wire \n2|acc[6]~46 ;
wire \n2|acc[7]~47_combout ;
wire \n2|acc[7]~48 ;
wire \n2|acc[8]~49_combout ;
wire \n2|acc[8]~50 ;
wire \n2|acc[9]~51_combout ;
wire \n2|acc[9]~52 ;
wire \n2|acc[10]~53_combout ;
wire \n2|acc[10]~54 ;
wire \n2|acc[11]~55_combout ;
wire \n2|acc[11]~56 ;
wire \n2|acc[12]~57_combout ;
wire \n2|acc[12]~58 ;
wire \n2|acc[13]~59_combout ;
wire \n2|acc[13]~60 ;
wire \n2|acc[14]~61_combout ;
wire \n2|acc[14]~62 ;
wire \n2|acc[15]~63_combout ;
wire \n2|acc[15]~64 ;
wire \n2|acc[16]~65_combout ;
wire \n2|acc[16]~66 ;
wire \n2|acc[17]~67_combout ;
wire \n2|acc[17]~68 ;
wire \n2|acc[18]~69_combout ;
wire \n2|acc[18]~70 ;
wire \n2|acc[19]~71_combout ;
wire \n2|acc[19]~72 ;
wire \n2|acc[20]~73_combout ;
wire \n2|acc[20]~74 ;
wire \n2|acc[21]~75_combout ;
wire \n2|acc[21]~76 ;
wire \n2|acc[22]~77_combout ;
wire \n2|acc[22]~78 ;
wire \n2|acc[23]~79_combout ;
wire \n2|acc[23]~80 ;
wire \n2|acc[24]~81_combout ;
wire \n2|acc[24]~82 ;
wire \n2|acc[25]~83_combout ;
wire \n2|acc[25]~84 ;
wire \n2|acc[26]~85_combout ;
wire \n2|acc_final[9]~24 ;
wire \n2|acc_final[10]~26 ;
wire \n2|acc_final[11]~28 ;
wire \n2|acc_final[12]~30 ;
wire \n2|acc_final[13]~32 ;
wire \n2|acc_final[14]~34 ;
wire \n2|acc_final[15]~36 ;
wire \n2|acc_final[16]~38 ;
wire \n2|acc_final[17]~40 ;
wire \n2|acc_final[18]~42 ;
wire \n2|acc_final[19]~44 ;
wire \n2|acc_final[20]~46 ;
wire \n2|acc_final[21]~48 ;
wire \n2|acc_final[22]~50 ;
wire \n2|acc_final[23]~52 ;
wire \n2|acc_final[24]~54 ;
wire \n2|acc_final[25]~56 ;
wire \n2|acc_final[26]~57_combout ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n2|acc[26]~86 ;
wire \n2|acc[27]~87_combout ;
wire \n2|acc_final[26]~58 ;
wire \n2|acc_final[27]~59_combout ;
wire \n2|acc_final[24]~53_combout ;
wire \n2|acc_final[25]~55_combout ;
wire \n2|LessThan1~1_combout ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n2|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n2|acc[27]~88 ;
wire \n2|acc[28]~89_combout ;
wire \n2|acc[28]~90 ;
wire \n2|acc[29]~91_combout ;
wire \n2|acc[29]~92 ;
wire \n2|acc[30]~93_combout ;
wire \n2|acc[30]~94 ;
wire \n2|acc[31]~95_combout ;
wire \n2|acc_final[27]~60 ;
wire \n2|acc_final[28]~62 ;
wire \n2|acc_final[29]~64 ;
wire \n2|acc_final[30]~66 ;
wire \n2|acc_final[31]~67_combout ;
wire \n2|acc_final[29]~63_combout ;
wire \n2|acc_final[30]~65_combout ;
wire \n2|acc_final[28]~61_combout ;
wire \n2|LessThan1~2_combout ;
wire \n2|acc_final[23]~51_combout ;
wire \n2|acc_final[21]~47_combout ;
wire \n2|acc_final[22]~49_combout ;
wire \n2|acc_final[20]~45_combout ;
wire \n2|LessThan1~0_combout ;
wire \n2|sigmoid_address[0]~0_combout ;
wire \n2|LessThan0~1_combout ;
wire \n2|LessThan0~2_combout ;
wire \n2|LessThan0~0_combout ;
wire \n2|sigmoid_address[0]~1_combout ;
wire \n2|acc_final[9]~23_combout ;
wire \n2|sigmoid_address[0]~2_combout ;
wire \n2|acc_final[10]~25_combout ;
wire \n2|sigmoid_address[1]~3_combout ;
wire \n2|acc_final[11]~27_combout ;
wire \n2|sigmoid_address[2]~4_combout ;
wire \n2|acc_final[12]~29_combout ;
wire \n2|sigmoid_address[3]~5_combout ;
wire \n2|acc_final[13]~31_combout ;
wire \n2|sigmoid_address[4]~6_combout ;
wire \n2|acc_final[14]~33_combout ;
wire \n2|sigmoid_address[5]~7_combout ;
wire \n2|acc_final[15]~35_combout ;
wire \n2|sigmoid_address[6]~8_combout ;
wire \n2|acc_final[16]~37_combout ;
wire \n2|sigmoid_address[7]~9_combout ;
wire \n2|acc_final[17]~39_combout ;
wire \n2|sigmoid_address[8]~10_combout ;
wire \n2|acc_final[18]~41_combout ;
wire \n2|sigmoid_address[9]~11_combout ;
wire \n2|acc_final[19]~43_combout ;
wire \n2|sigmoid_address[10]~12_combout ;
wire \n2|acc_final[31]~_wirecell_combout ;
wire \n3|Mult0|auto_generated|mac_mult1~dataout ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n3|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n3|Mult0|auto_generated|mac_mult1~0 ;
wire \n3|Mult0|auto_generated|mac_mult1~1 ;
wire \n3|Mult0|auto_generated|mac_mult1~2 ;
wire \n3|Mult0|auto_generated|mac_mult1~3 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n3|Mult0|auto_generated|mac_out2~dataout ;
wire \n3|acc[0]~32_combout ;
wire \n3|acc[0]~33 ;
wire \n3|acc[1]~34_combout ;
wire \n3|acc[1]~35 ;
wire \n3|acc[2]~36_combout ;
wire \n3|acc[2]~37 ;
wire \n3|acc[3]~38_combout ;
wire \n3|acc[3]~39 ;
wire \n3|acc[4]~40_combout ;
wire \n3|acc[4]~41 ;
wire \n3|acc[5]~42_combout ;
wire \n3|acc[5]~43 ;
wire \n3|acc[6]~44_combout ;
wire \n3|acc[6]~45 ;
wire \n3|acc[7]~46_combout ;
wire \n3|acc[7]~47 ;
wire \n3|acc[8]~48_combout ;
wire \n3|acc[8]~49 ;
wire \n3|acc[9]~50_combout ;
wire \n3|acc[9]~51 ;
wire \n3|acc[10]~52_combout ;
wire \n3|acc[10]~53 ;
wire \n3|acc[11]~54_combout ;
wire \n3|acc[11]~55 ;
wire \n3|acc[12]~56_combout ;
wire \n3|acc[12]~57 ;
wire \n3|acc[13]~58_combout ;
wire \n3|acc[13]~59 ;
wire \n3|acc[14]~60_combout ;
wire \n3|acc[14]~61 ;
wire \n3|acc[15]~62_combout ;
wire \n3|acc[15]~63 ;
wire \n3|acc[16]~64_combout ;
wire \n3|acc[16]~65 ;
wire \n3|acc[17]~66_combout ;
wire \n3|acc[17]~67 ;
wire \n3|acc[18]~68_combout ;
wire \n3|acc[18]~69 ;
wire \n3|acc[19]~70_combout ;
wire \n3|acc[19]~71 ;
wire \n3|acc[20]~72_combout ;
wire \n3|acc[20]~73 ;
wire \n3|acc[21]~74_combout ;
wire \n3|acc[21]~75 ;
wire \n3|acc[22]~76_combout ;
wire \n3|acc[22]~77 ;
wire \n3|acc[23]~78_combout ;
wire \n3|acc[23]~79 ;
wire \n3|acc[24]~80_combout ;
wire \n3|acc[24]~81 ;
wire \n3|acc[25]~82_combout ;
wire \n3|acc[25]~83 ;
wire \n3|acc[26]~84_combout ;
wire \n3|acc_final[10]~25 ;
wire \n3|acc_final[11]~27 ;
wire \n3|acc_final[12]~29 ;
wire \n3|acc_final[13]~31 ;
wire \n3|acc_final[14]~33 ;
wire \n3|acc_final[15]~35 ;
wire \n3|acc_final[16]~37 ;
wire \n3|acc_final[17]~39 ;
wire \n3|acc_final[18]~41 ;
wire \n3|acc_final[19]~43 ;
wire \n3|acc_final[20]~45 ;
wire \n3|acc_final[21]~47 ;
wire \n3|acc_final[22]~49 ;
wire \n3|acc_final[23]~51 ;
wire \n3|acc_final[24]~53 ;
wire \n3|acc_final[25]~55 ;
wire \n3|acc_final[26]~56_combout ;
wire \n3|acc_final[24]~52_combout ;
wire \n3|acc_final[25]~54_combout ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n3|acc[26]~85 ;
wire \n3|acc[27]~86_combout ;
wire \n3|acc_final[26]~57 ;
wire \n3|acc_final[27]~58_combout ;
wire \n3|LessThan0~1_combout ;
wire \n3|acc_final[23]~50_combout ;
wire \n3|acc_final[21]~46_combout ;
wire \n3|acc_final[20]~44_combout ;
wire \n3|acc_final[22]~48_combout ;
wire \n3|LessThan0~0_combout ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n3|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n3|acc[27]~87 ;
wire \n3|acc[28]~88_combout ;
wire \n3|acc[28]~89 ;
wire \n3|acc[29]~90_combout ;
wire \n3|acc[29]~91 ;
wire \n3|acc[30]~92_combout ;
wire \n3|acc[30]~93 ;
wire \n3|acc[31]~94_combout ;
wire \n3|acc_final[27]~59 ;
wire \n3|acc_final[28]~61 ;
wire \n3|acc_final[29]~63 ;
wire \n3|acc_final[30]~65 ;
wire \n3|acc_final[31]~66_combout ;
wire \n3|acc_final[30]~64_combout ;
wire \n3|acc_final[28]~60_combout ;
wire \n3|acc_final[29]~62_combout ;
wire \n3|LessThan0~2_combout ;
wire \n3|sigmoid_address[0]~1_combout ;
wire \n3|acc_final~68_combout ;
wire \n3|LessThan1~0_combout ;
wire \n3|LessThan1~2_combout ;
wire \n3|LessThan1~1_combout ;
wire \n3|sigmoid_address[0]~0_combout ;
wire \n3|sigmoid_address[0]~2_combout ;
wire \n3|acc_final[10]~24_combout ;
wire \n3|sigmoid_address[1]~3_combout ;
wire \n3|acc_final[11]~26_combout ;
wire \n3|sigmoid_address[2]~4_combout ;
wire \n3|acc_final[12]~28_combout ;
wire \n3|sigmoid_address[3]~5_combout ;
wire \n3|acc_final[13]~30_combout ;
wire \n3|sigmoid_address[4]~6_combout ;
wire \n3|acc_final[14]~32_combout ;
wire \n3|sigmoid_address[5]~7_combout ;
wire \n3|acc_final[15]~34_combout ;
wire \n3|sigmoid_address[6]~8_combout ;
wire \n3|acc_final[16]~36_combout ;
wire \n3|sigmoid_address[7]~9_combout ;
wire \n3|acc_final[17]~38_combout ;
wire \n3|sigmoid_address[8]~10_combout ;
wire \n3|acc_final[18]~40_combout ;
wire \n3|sigmoid_address[9]~11_combout ;
wire \n3|acc_final[19]~42_combout ;
wire \n3|sigmoid_address[10]~12_combout ;
wire \n3|acc_final[31]~_wirecell_combout ;
wire \n4|Mult0|auto_generated|mac_mult1~dataout ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n4|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n4|Mult0|auto_generated|mac_mult1~0 ;
wire \n4|Mult0|auto_generated|mac_mult1~1 ;
wire \n4|Mult0|auto_generated|mac_mult1~2 ;
wire \n4|Mult0|auto_generated|mac_mult1~3 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n4|Mult0|auto_generated|mac_out2~dataout ;
wire \n4|acc[0]~32_combout ;
wire \n4|acc[0]~33 ;
wire \n4|acc[1]~34_combout ;
wire \n4|acc[1]~35 ;
wire \n4|acc[2]~36_combout ;
wire \n4|acc[2]~37 ;
wire \n4|acc[3]~38_combout ;
wire \n4|acc[3]~39 ;
wire \n4|acc[4]~40_combout ;
wire \n4|acc[4]~41 ;
wire \n4|acc[5]~42_combout ;
wire \n4|acc[5]~43 ;
wire \n4|acc[6]~44_combout ;
wire \n4|acc[6]~45 ;
wire \n4|acc[7]~46_combout ;
wire \n4|acc[7]~47 ;
wire \n4|acc[8]~48_combout ;
wire \n4|acc[8]~49 ;
wire \n4|acc[9]~50_combout ;
wire \n4|acc[9]~51 ;
wire \n4|acc[10]~52_combout ;
wire \n4|acc[10]~53 ;
wire \n4|acc[11]~54_combout ;
wire \n4|acc[11]~55 ;
wire \n4|acc[12]~56_combout ;
wire \n4|acc[12]~57 ;
wire \n4|acc[13]~58_combout ;
wire \n4|acc[13]~59 ;
wire \n4|acc[14]~60_combout ;
wire \n4|acc[14]~61 ;
wire \n4|acc[15]~62_combout ;
wire \n4|acc[15]~63 ;
wire \n4|acc[16]~64_combout ;
wire \n4|acc[16]~65 ;
wire \n4|acc[17]~66_combout ;
wire \n4|acc[17]~67 ;
wire \n4|acc[18]~68_combout ;
wire \n4|acc[18]~69 ;
wire \n4|acc[19]~70_combout ;
wire \n4|acc[19]~71 ;
wire \n4|acc[20]~72_combout ;
wire \n4|acc_final[10]~25 ;
wire \n4|acc_final[11]~27 ;
wire \n4|acc_final[12]~29 ;
wire \n4|acc_final[13]~31 ;
wire \n4|acc_final[14]~33 ;
wire \n4|acc_final[15]~35 ;
wire \n4|acc_final[16]~37 ;
wire \n4|acc_final[17]~39 ;
wire \n4|acc_final[18]~41 ;
wire \n4|acc_final[19]~43 ;
wire \n4|acc_final[20]~44_combout ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n4|acc[20]~73 ;
wire \n4|acc[21]~74_combout ;
wire \n4|acc_final[20]~45 ;
wire \n4|acc_final[21]~46_combout ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n4|acc[21]~75 ;
wire \n4|acc[22]~76_combout ;
wire \n4|acc[22]~77 ;
wire \n4|acc[23]~78_combout ;
wire \n4|acc_final[21]~47 ;
wire \n4|acc_final[22]~49 ;
wire \n4|acc_final[23]~50_combout ;
wire \n4|acc_final[22]~48_combout ;
wire \n4|LessThan1~0_combout ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n4|acc[23]~79 ;
wire \n4|acc[24]~80_combout ;
wire \n4|acc[24]~81 ;
wire \n4|acc[25]~82_combout ;
wire \n4|acc[25]~83 ;
wire \n4|acc[26]~84_combout ;
wire \n4|acc[26]~85 ;
wire \n4|acc[27]~86_combout ;
wire \n4|acc[27]~87 ;
wire \n4|acc[28]~88_combout ;
wire \n4|acc[28]~89 ;
wire \n4|acc[29]~90_combout ;
wire \n4|acc_final[23]~51 ;
wire \n4|acc_final[24]~53 ;
wire \n4|acc_final[25]~55 ;
wire \n4|acc_final[26]~57 ;
wire \n4|acc_final[27]~59 ;
wire \n4|acc_final[28]~61 ;
wire \n4|acc_final[29]~62_combout ;
wire \n4|acc_final[28]~60_combout ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n4|acc[29]~91 ;
wire \n4|acc[30]~92_combout ;
wire \n4|acc_final[29]~63 ;
wire \n4|acc_final[30]~64_combout ;
wire \n4|LessThan1~2_combout ;
wire \n4|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n4|acc[30]~93 ;
wire \n4|acc[31]~94_combout ;
wire \n4|acc_final[30]~65 ;
wire \n4|acc_final[31]~66_combout ;
wire \n4|acc_final[27]~58_combout ;
wire \n4|acc_final[24]~52_combout ;
wire \n4|acc_final[25]~54_combout ;
wire \n4|acc_final[26]~56_combout ;
wire \n4|LessThan1~1_combout ;
wire \n4|sigmoid_address[0]~0_combout ;
wire \n4|LessThan0~2_combout ;
wire \n4|LessThan0~0_combout ;
wire \n4|LessThan0~1_combout ;
wire \n4|sigmoid_address[0]~1_combout ;
wire \n4|acc_final~68_combout ;
wire \n4|sigmoid_address[0]~2_combout ;
wire \n4|acc_final[10]~24_combout ;
wire \n4|sigmoid_address[1]~3_combout ;
wire \n4|acc_final[11]~26_combout ;
wire \n4|sigmoid_address[2]~4_combout ;
wire \n4|acc_final[12]~28_combout ;
wire \n4|sigmoid_address[3]~5_combout ;
wire \n4|acc_final[13]~30_combout ;
wire \n4|sigmoid_address[4]~6_combout ;
wire \n4|acc_final[14]~32_combout ;
wire \n4|sigmoid_address[5]~7_combout ;
wire \n4|acc_final[15]~34_combout ;
wire \n4|sigmoid_address[6]~8_combout ;
wire \n4|acc_final[16]~36_combout ;
wire \n4|sigmoid_address[7]~9_combout ;
wire \n4|acc_final[17]~38_combout ;
wire \n4|sigmoid_address[8]~10_combout ;
wire \n4|acc_final[18]~40_combout ;
wire \n4|sigmoid_address[9]~11_combout ;
wire \n4|acc_final[19]~42_combout ;
wire \n4|sigmoid_address[10]~12_combout ;
wire \n4|acc_final[31]~_wirecell_combout ;
wire \n5|Mult0|auto_generated|mac_mult1~dataout ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n5|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n5|Mult0|auto_generated|mac_mult1~0 ;
wire \n5|Mult0|auto_generated|mac_mult1~1 ;
wire \n5|Mult0|auto_generated|mac_mult1~2 ;
wire \n5|Mult0|auto_generated|mac_mult1~3 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n5|Mult0|auto_generated|mac_out2~dataout ;
wire \n5|acc[0]~32_combout ;
wire \n5|acc[0]~33 ;
wire \n5|acc[1]~34_combout ;
wire \n5|acc[1]~35 ;
wire \n5|acc[2]~36_combout ;
wire \n5|acc[2]~37 ;
wire \n5|acc[3]~38_combout ;
wire \n5|acc[3]~39 ;
wire \n5|acc[4]~40_combout ;
wire \n5|acc[4]~41 ;
wire \n5|acc[5]~42_combout ;
wire \n5|acc[5]~43 ;
wire \n5|acc[6]~44_combout ;
wire \n5|acc[6]~45 ;
wire \n5|acc[7]~46_combout ;
wire \n5|acc[7]~47 ;
wire \n5|acc[8]~48_combout ;
wire \n5|acc[8]~49 ;
wire \n5|acc[9]~50_combout ;
wire \n5|acc[9]~51 ;
wire \n5|acc[10]~52_combout ;
wire \n5|acc[10]~53 ;
wire \n5|acc[11]~54_combout ;
wire \n5|acc[11]~55 ;
wire \n5|acc[12]~56_combout ;
wire \n5|acc[12]~57 ;
wire \n5|acc[13]~58_combout ;
wire \n5|acc[13]~59 ;
wire \n5|acc[14]~60_combout ;
wire \n5|acc[14]~61 ;
wire \n5|acc[15]~62_combout ;
wire \n5|acc[15]~63 ;
wire \n5|acc[16]~64_combout ;
wire \n5|acc[16]~65 ;
wire \n5|acc[17]~66_combout ;
wire \n5|acc[17]~67 ;
wire \n5|acc[18]~68_combout ;
wire \n5|acc[18]~69 ;
wire \n5|acc[19]~70_combout ;
wire \n5|acc[19]~71 ;
wire \n5|acc[20]~72_combout ;
wire \n5|acc[20]~73 ;
wire \n5|acc[21]~74_combout ;
wire \n5|acc[21]~75 ;
wire \n5|acc[22]~76_combout ;
wire \n5|acc[22]~77 ;
wire \n5|acc[23]~78_combout ;
wire \n5|acc[23]~79 ;
wire \n5|acc[24]~80_combout ;
wire \n5|acc[24]~81 ;
wire \n5|acc[25]~82_combout ;
wire \n5|acc[25]~83 ;
wire \n5|acc[26]~84_combout ;
wire \n5|acc_final[9]~24 ;
wire \n5|acc_final[10]~26 ;
wire \n5|acc_final[11]~28 ;
wire \n5|acc_final[12]~30 ;
wire \n5|acc_final[13]~32 ;
wire \n5|acc_final[14]~34 ;
wire \n5|acc_final[15]~36 ;
wire \n5|acc_final[16]~38 ;
wire \n5|acc_final[17]~40 ;
wire \n5|acc_final[18]~42 ;
wire \n5|acc_final[19]~44 ;
wire \n5|acc_final[20]~46 ;
wire \n5|acc_final[21]~48 ;
wire \n5|acc_final[22]~50 ;
wire \n5|acc_final[23]~52 ;
wire \n5|acc_final[24]~54 ;
wire \n5|acc_final[25]~56 ;
wire \n5|acc_final[26]~57_combout ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n5|acc[26]~85 ;
wire \n5|acc[27]~86_combout ;
wire \n5|acc_final[26]~58 ;
wire \n5|acc_final[27]~59_combout ;
wire \n5|acc_final[24]~53_combout ;
wire \n5|acc_final[25]~55_combout ;
wire \n5|LessThan1~1_combout ;
wire \n5|acc_final[23]~51_combout ;
wire \n5|acc_final[21]~47_combout ;
wire \n5|acc_final[22]~49_combout ;
wire \n5|acc_final[20]~45_combout ;
wire \n5|LessThan1~0_combout ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n5|acc[27]~87 ;
wire \n5|acc[28]~88_combout ;
wire \n5|acc[28]~89 ;
wire \n5|acc[29]~90_combout ;
wire \n5|acc_final[27]~60 ;
wire \n5|acc_final[28]~62 ;
wire \n5|acc_final[29]~63_combout ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n5|acc[29]~91 ;
wire \n5|acc[30]~92_combout ;
wire \n5|acc_final[29]~64 ;
wire \n5|acc_final[30]~65_combout ;
wire \n5|acc_final[28]~61_combout ;
wire \n5|LessThan1~2_combout ;
wire \n5|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n5|acc[30]~93 ;
wire \n5|acc[31]~94_combout ;
wire \n5|acc_final[30]~66 ;
wire \n5|acc_final[31]~67_combout ;
wire \n5|sigmoid_address[0]~0_combout ;
wire \n5|LessThan0~2_combout ;
wire \n5|LessThan0~1_combout ;
wire \n5|LessThan0~0_combout ;
wire \n5|sigmoid_address[0]~1_combout ;
wire \n5|acc_final[9]~23_combout ;
wire \n5|sigmoid_address[0]~2_combout ;
wire \n5|acc_final[10]~25_combout ;
wire \n5|sigmoid_address[1]~3_combout ;
wire \n5|acc_final[11]~27_combout ;
wire \n5|sigmoid_address[2]~4_combout ;
wire \n5|acc_final[12]~29_combout ;
wire \n5|sigmoid_address[3]~5_combout ;
wire \n5|acc_final[13]~31_combout ;
wire \n5|sigmoid_address[4]~6_combout ;
wire \n5|acc_final[14]~33_combout ;
wire \n5|sigmoid_address[5]~7_combout ;
wire \n5|acc_final[15]~35_combout ;
wire \n5|sigmoid_address[6]~8_combout ;
wire \n5|acc_final[16]~37_combout ;
wire \n5|sigmoid_address[7]~9_combout ;
wire \n5|acc_final[17]~39_combout ;
wire \n5|sigmoid_address[8]~10_combout ;
wire \n5|acc_final[18]~41_combout ;
wire \n5|sigmoid_address[9]~11_combout ;
wire \n5|acc_final[19]~43_combout ;
wire \n5|sigmoid_address[10]~12_combout ;
wire \n5|acc_final[31]~_wirecell_combout ;
wire \n6|Mult0|auto_generated|mac_mult1~dataout ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n6|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n6|Mult0|auto_generated|mac_mult1~0 ;
wire \n6|Mult0|auto_generated|mac_mult1~1 ;
wire \n6|Mult0|auto_generated|mac_mult1~2 ;
wire \n6|Mult0|auto_generated|mac_mult1~3 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n6|Mult0|auto_generated|mac_out2~dataout ;
wire \n6|acc[0]~32_combout ;
wire \n6|acc[0]~33 ;
wire \n6|acc[1]~34_combout ;
wire \n6|acc[1]~35 ;
wire \n6|acc[2]~36_combout ;
wire \n6|acc[2]~37 ;
wire \n6|acc[3]~38_combout ;
wire \n6|acc[3]~39 ;
wire \n6|acc[4]~40_combout ;
wire \n6|acc[4]~41 ;
wire \n6|acc[5]~42_combout ;
wire \n6|acc[5]~43 ;
wire \n6|acc[6]~44_combout ;
wire \n6|acc[6]~45 ;
wire \n6|acc[7]~46_combout ;
wire \n6|acc[7]~47 ;
wire \n6|acc[8]~48_combout ;
wire \n6|acc[8]~49 ;
wire \n6|acc[9]~50_combout ;
wire \n6|acc[9]~51 ;
wire \n6|acc[10]~52_combout ;
wire \n6|acc[10]~53 ;
wire \n6|acc[11]~54_combout ;
wire \n6|acc[11]~55 ;
wire \n6|acc[12]~56_combout ;
wire \n6|acc[12]~57 ;
wire \n6|acc[13]~58_combout ;
wire \n6|acc[13]~59 ;
wire \n6|acc[14]~60_combout ;
wire \n6|acc[14]~61 ;
wire \n6|acc[15]~62_combout ;
wire \n6|acc[15]~63 ;
wire \n6|acc[16]~64_combout ;
wire \n6|acc[16]~65 ;
wire \n6|acc[17]~66_combout ;
wire \n6|acc[17]~67 ;
wire \n6|acc[18]~68_combout ;
wire \n6|acc[18]~69 ;
wire \n6|acc[19]~70_combout ;
wire \n6|acc[19]~71 ;
wire \n6|acc[20]~72_combout ;
wire \n6|acc[20]~73 ;
wire \n6|acc[21]~74_combout ;
wire \n6|acc[21]~75 ;
wire \n6|acc[22]~76_combout ;
wire \n6|acc[22]~77 ;
wire \n6|acc[23]~78_combout ;
wire \n6|acc[23]~79 ;
wire \n6|acc[24]~80_combout ;
wire \n6|acc[24]~81 ;
wire \n6|acc[25]~82_combout ;
wire \n6|acc[25]~83 ;
wire \n6|acc[26]~84_combout ;
wire \n6|acc_final[9]~24 ;
wire \n6|acc_final[10]~26 ;
wire \n6|acc_final[11]~28 ;
wire \n6|acc_final[12]~30 ;
wire \n6|acc_final[13]~32 ;
wire \n6|acc_final[14]~34 ;
wire \n6|acc_final[15]~36 ;
wire \n6|acc_final[16]~38 ;
wire \n6|acc_final[17]~40 ;
wire \n6|acc_final[18]~42 ;
wire \n6|acc_final[19]~44 ;
wire \n6|acc_final[20]~46 ;
wire \n6|acc_final[21]~48 ;
wire \n6|acc_final[22]~50 ;
wire \n6|acc_final[23]~52 ;
wire \n6|acc_final[24]~54 ;
wire \n6|acc_final[25]~56 ;
wire \n6|acc_final[26]~57_combout ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n6|acc[26]~85 ;
wire \n6|acc[27]~86_combout ;
wire \n6|acc_final[26]~58 ;
wire \n6|acc_final[27]~59_combout ;
wire \n6|acc_final[24]~53_combout ;
wire \n6|acc_final[25]~55_combout ;
wire \n6|LessThan0~1_combout ;
wire \n6|acc_final[23]~51_combout ;
wire \n6|acc_final[21]~47_combout ;
wire \n6|acc_final[22]~49_combout ;
wire \n6|acc_final[20]~45_combout ;
wire \n6|LessThan0~0_combout ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n6|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n6|acc[27]~87 ;
wire \n6|acc[28]~88_combout ;
wire \n6|acc[28]~89 ;
wire \n6|acc[29]~90_combout ;
wire \n6|acc[29]~91 ;
wire \n6|acc[30]~92_combout ;
wire \n6|acc[30]~93 ;
wire \n6|acc[31]~94_combout ;
wire \n6|acc_final[27]~60 ;
wire \n6|acc_final[28]~62 ;
wire \n6|acc_final[29]~64 ;
wire \n6|acc_final[30]~66 ;
wire \n6|acc_final[31]~67_combout ;
wire \n6|acc_final[30]~65_combout ;
wire \n6|acc_final[29]~63_combout ;
wire \n6|acc_final[28]~61_combout ;
wire \n6|LessThan0~2_combout ;
wire \n6|sigmoid_address[0]~1_combout ;
wire \n6|acc_final[9]~23_combout ;
wire \n6|LessThan1~1_combout ;
wire \n6|LessThan1~0_combout ;
wire \n6|LessThan1~2_combout ;
wire \n6|sigmoid_address[0]~0_combout ;
wire \n6|sigmoid_address[0]~2_combout ;
wire \n6|acc_final[10]~25_combout ;
wire \n6|sigmoid_address[1]~3_combout ;
wire \n6|acc_final[11]~27_combout ;
wire \n6|sigmoid_address[2]~4_combout ;
wire \n6|acc_final[12]~29_combout ;
wire \n6|sigmoid_address[3]~5_combout ;
wire \n6|acc_final[13]~31_combout ;
wire \n6|sigmoid_address[4]~6_combout ;
wire \n6|acc_final[14]~33_combout ;
wire \n6|sigmoid_address[5]~7_combout ;
wire \n6|acc_final[15]~35_combout ;
wire \n6|sigmoid_address[6]~8_combout ;
wire \n6|acc_final[16]~37_combout ;
wire \n6|sigmoid_address[7]~9_combout ;
wire \n6|acc_final[17]~39_combout ;
wire \n6|sigmoid_address[8]~10_combout ;
wire \n6|acc_final[18]~41_combout ;
wire \n6|sigmoid_address[9]~11_combout ;
wire \n6|acc_final[19]~43_combout ;
wire \n6|sigmoid_address[10]~12_combout ;
wire \n6|acc_final[31]~_wirecell_combout ;
wire \n7|Mult0|auto_generated|mac_mult1~dataout ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n7|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n7|Mult0|auto_generated|mac_mult1~0 ;
wire \n7|Mult0|auto_generated|mac_mult1~1 ;
wire \n7|Mult0|auto_generated|mac_mult1~2 ;
wire \n7|Mult0|auto_generated|mac_mult1~3 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n7|Mult0|auto_generated|mac_out2~dataout ;
wire \n7|acc[0]~32_combout ;
wire \n7|acc[0]~33 ;
wire \n7|acc[1]~34_combout ;
wire \n7|acc[1]~35 ;
wire \n7|acc[2]~36_combout ;
wire \n7|acc[2]~37 ;
wire \n7|acc[3]~38_combout ;
wire \n7|acc[3]~39 ;
wire \n7|acc[4]~40_combout ;
wire \n7|acc[4]~41 ;
wire \n7|acc[5]~42_combout ;
wire \n7|acc[5]~43 ;
wire \n7|acc[6]~44_combout ;
wire \n7|acc[6]~45 ;
wire \n7|acc[7]~46_combout ;
wire \n7|acc[7]~47 ;
wire \n7|acc[8]~48_combout ;
wire \n7|acc[8]~49 ;
wire \n7|acc[9]~50_combout ;
wire \n7|acc[9]~51 ;
wire \n7|acc[10]~52_combout ;
wire \n7|acc[10]~53 ;
wire \n7|acc[11]~54_combout ;
wire \n7|acc[11]~55 ;
wire \n7|acc[12]~56_combout ;
wire \n7|acc[12]~57 ;
wire \n7|acc[13]~58_combout ;
wire \n7|acc[13]~59 ;
wire \n7|acc[14]~60_combout ;
wire \n7|acc[14]~61 ;
wire \n7|acc[15]~62_combout ;
wire \n7|acc[15]~63 ;
wire \n7|acc[16]~64_combout ;
wire \n7|acc[16]~65 ;
wire \n7|acc[17]~66_combout ;
wire \n7|acc[17]~67 ;
wire \n7|acc[18]~68_combout ;
wire \n7|acc[18]~69 ;
wire \n7|acc[19]~70_combout ;
wire \n7|acc[19]~71 ;
wire \n7|acc[20]~72_combout ;
wire \n7|acc[20]~73 ;
wire \n7|acc[21]~74_combout ;
wire \n7|acc[21]~75 ;
wire \n7|acc[22]~76_combout ;
wire \n7|acc[22]~77 ;
wire \n7|acc[23]~78_combout ;
wire \n7|acc[23]~79 ;
wire \n7|acc[24]~80_combout ;
wire \n7|acc[24]~81 ;
wire \n7|acc[25]~82_combout ;
wire \n7|acc[25]~83 ;
wire \n7|acc[26]~84_combout ;
wire \n7|acc_final[9]~24 ;
wire \n7|acc_final[10]~26 ;
wire \n7|acc_final[11]~28 ;
wire \n7|acc_final[12]~30 ;
wire \n7|acc_final[13]~32 ;
wire \n7|acc_final[14]~34 ;
wire \n7|acc_final[15]~36 ;
wire \n7|acc_final[16]~38 ;
wire \n7|acc_final[17]~40 ;
wire \n7|acc_final[18]~42 ;
wire \n7|acc_final[19]~44 ;
wire \n7|acc_final[20]~46 ;
wire \n7|acc_final[21]~48 ;
wire \n7|acc_final[22]~50 ;
wire \n7|acc_final[23]~52 ;
wire \n7|acc_final[24]~54 ;
wire \n7|acc_final[25]~56 ;
wire \n7|acc_final[26]~57_combout ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n7|acc[26]~85 ;
wire \n7|acc[27]~86_combout ;
wire \n7|acc_final[26]~58 ;
wire \n7|acc_final[27]~59_combout ;
wire \n7|acc_final[24]~53_combout ;
wire \n7|acc_final[25]~55_combout ;
wire \n7|LessThan0~1_combout ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n7|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n7|acc[27]~87 ;
wire \n7|acc[28]~88_combout ;
wire \n7|acc[28]~89 ;
wire \n7|acc[29]~90_combout ;
wire \n7|acc[29]~91 ;
wire \n7|acc[30]~92_combout ;
wire \n7|acc[30]~93 ;
wire \n7|acc[31]~94_combout ;
wire \n7|acc_final[27]~60 ;
wire \n7|acc_final[28]~62 ;
wire \n7|acc_final[29]~64 ;
wire \n7|acc_final[30]~66 ;
wire \n7|acc_final[31]~67_combout ;
wire \n7|acc_final[29]~63_combout ;
wire \n7|acc_final[30]~65_combout ;
wire \n7|acc_final[28]~61_combout ;
wire \n7|LessThan0~2_combout ;
wire \n7|acc_final[23]~51_combout ;
wire \n7|acc_final[21]~47_combout ;
wire \n7|acc_final[22]~49_combout ;
wire \n7|acc_final[20]~45_combout ;
wire \n7|LessThan0~0_combout ;
wire \n7|sigmoid_address[0]~1_combout ;
wire \n7|LessThan1~1_combout ;
wire \n7|LessThan1~0_combout ;
wire \n7|LessThan1~2_combout ;
wire \n7|sigmoid_address[0]~0_combout ;
wire \n7|acc_final[9]~23_combout ;
wire \n7|sigmoid_address[0]~2_combout ;
wire \n7|acc_final[10]~25_combout ;
wire \n7|sigmoid_address[1]~3_combout ;
wire \n7|acc_final[11]~27_combout ;
wire \n7|sigmoid_address[2]~4_combout ;
wire \n7|acc_final[12]~29_combout ;
wire \n7|sigmoid_address[3]~5_combout ;
wire \n7|acc_final[13]~31_combout ;
wire \n7|sigmoid_address[4]~6_combout ;
wire \n7|acc_final[14]~33_combout ;
wire \n7|sigmoid_address[5]~7_combout ;
wire \n7|acc_final[15]~35_combout ;
wire \n7|sigmoid_address[6]~8_combout ;
wire \n7|acc_final[16]~37_combout ;
wire \n7|sigmoid_address[7]~9_combout ;
wire \n7|acc_final[17]~39_combout ;
wire \n7|sigmoid_address[8]~10_combout ;
wire \n7|acc_final[18]~41_combout ;
wire \n7|sigmoid_address[9]~11_combout ;
wire \n7|acc_final[19]~43_combout ;
wire \n7|sigmoid_address[10]~12_combout ;
wire \n7|acc_final[31]~_wirecell_combout ;
wire \n8|Mult0|auto_generated|mac_mult1~dataout ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n8|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n8|Mult0|auto_generated|mac_mult1~0 ;
wire \n8|Mult0|auto_generated|mac_mult1~1 ;
wire \n8|Mult0|auto_generated|mac_mult1~2 ;
wire \n8|Mult0|auto_generated|mac_mult1~3 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n8|Mult0|auto_generated|mac_out2~dataout ;
wire \n8|acc[0]~32_combout ;
wire \n8|acc[0]~33 ;
wire \n8|acc[1]~34_combout ;
wire \n8|acc[1]~35 ;
wire \n8|acc[2]~36_combout ;
wire \n8|acc[2]~37 ;
wire \n8|acc[3]~38_combout ;
wire \n8|acc[3]~39 ;
wire \n8|acc[4]~40_combout ;
wire \n8|acc[4]~41 ;
wire \n8|acc[5]~42_combout ;
wire \n8|acc[5]~43 ;
wire \n8|acc[6]~44_combout ;
wire \n8|acc[6]~45 ;
wire \n8|acc[7]~46_combout ;
wire \n8|acc[7]~47 ;
wire \n8|acc[8]~48_combout ;
wire \n8|acc[8]~49 ;
wire \n8|acc[9]~50_combout ;
wire \n8|acc_final[9]~24_cout ;
wire \n8|acc_final[9]~25_combout ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n8|acc[9]~51 ;
wire \n8|acc[10]~52_combout ;
wire \n8|acc[10]~53 ;
wire \n8|acc[11]~54_combout ;
wire \n8|acc[11]~55 ;
wire \n8|acc[12]~56_combout ;
wire \n8|acc[12]~57 ;
wire \n8|acc[13]~58_combout ;
wire \n8|acc[13]~59 ;
wire \n8|acc[14]~60_combout ;
wire \n8|acc[14]~61 ;
wire \n8|acc[15]~62_combout ;
wire \n8|acc[15]~63 ;
wire \n8|acc[16]~64_combout ;
wire \n8|acc[16]~65 ;
wire \n8|acc[17]~66_combout ;
wire \n8|acc[17]~67 ;
wire \n8|acc[18]~68_combout ;
wire \n8|acc[18]~69 ;
wire \n8|acc[19]~70_combout ;
wire \n8|acc[19]~71 ;
wire \n8|acc[20]~72_combout ;
wire \n8|acc[20]~73 ;
wire \n8|acc[21]~74_combout ;
wire \n8|acc[21]~75 ;
wire \n8|acc[22]~76_combout ;
wire \n8|acc[22]~77 ;
wire \n8|acc[23]~78_combout ;
wire \n8|acc[23]~79 ;
wire \n8|acc[24]~80_combout ;
wire \n8|acc[24]~81 ;
wire \n8|acc[25]~82_combout ;
wire \n8|acc[25]~83 ;
wire \n8|acc[26]~84_combout ;
wire \n8|acc_final[9]~26 ;
wire \n8|acc_final[10]~28 ;
wire \n8|acc_final[11]~30 ;
wire \n8|acc_final[12]~32 ;
wire \n8|acc_final[13]~34 ;
wire \n8|acc_final[14]~36 ;
wire \n8|acc_final[15]~38 ;
wire \n8|acc_final[16]~40 ;
wire \n8|acc_final[17]~42 ;
wire \n8|acc_final[18]~44 ;
wire \n8|acc_final[19]~46 ;
wire \n8|acc_final[20]~48 ;
wire \n8|acc_final[21]~50 ;
wire \n8|acc_final[22]~52 ;
wire \n8|acc_final[23]~54 ;
wire \n8|acc_final[24]~56 ;
wire \n8|acc_final[25]~58 ;
wire \n8|acc_final[26]~59_combout ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n8|acc[26]~85 ;
wire \n8|acc[27]~86_combout ;
wire \n8|acc_final[26]~60 ;
wire \n8|acc_final[27]~61_combout ;
wire \n8|acc_final[24]~55_combout ;
wire \n8|acc_final[25]~57_combout ;
wire \n8|LessThan0~1_combout ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n8|acc[27]~87 ;
wire \n8|acc[28]~88_combout ;
wire \n8|acc[28]~89 ;
wire \n8|acc[29]~90_combout ;
wire \n8|acc_final[27]~62 ;
wire \n8|acc_final[28]~64 ;
wire \n8|acc_final[29]~65_combout ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n8|acc[29]~91 ;
wire \n8|acc[30]~92_combout ;
wire \n8|acc_final[29]~66 ;
wire \n8|acc_final[30]~67_combout ;
wire \n8|acc_final[28]~63_combout ;
wire \n8|LessThan0~2_combout ;
wire \n8|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n8|acc[30]~93 ;
wire \n8|acc[31]~94_combout ;
wire \n8|acc_final[30]~68 ;
wire \n8|acc_final[31]~69_combout ;
wire \n8|acc_final[23]~53_combout ;
wire \n8|acc_final[21]~49_combout ;
wire \n8|acc_final[22]~51_combout ;
wire \n8|acc_final[20]~47_combout ;
wire \n8|LessThan0~0_combout ;
wire \n8|sigmoid_address[0]~1_combout ;
wire \n8|LessThan1~1_combout ;
wire \n8|LessThan1~0_combout ;
wire \n8|LessThan1~2_combout ;
wire \n8|sigmoid_address[0]~0_combout ;
wire \n8|sigmoid_address[0]~2_combout ;
wire \n8|acc_final[10]~27_combout ;
wire \n8|sigmoid_address[1]~3_combout ;
wire \n8|acc_final[11]~29_combout ;
wire \n8|sigmoid_address[2]~4_combout ;
wire \n8|acc_final[12]~31_combout ;
wire \n8|sigmoid_address[3]~5_combout ;
wire \n8|acc_final[13]~33_combout ;
wire \n8|sigmoid_address[4]~6_combout ;
wire \n8|acc_final[14]~35_combout ;
wire \n8|sigmoid_address[5]~7_combout ;
wire \n8|acc_final[15]~37_combout ;
wire \n8|sigmoid_address[6]~8_combout ;
wire \n8|acc_final[16]~39_combout ;
wire \n8|sigmoid_address[7]~9_combout ;
wire \n8|acc_final[17]~41_combout ;
wire \n8|sigmoid_address[8]~10_combout ;
wire \n8|acc_final[18]~43_combout ;
wire \n8|sigmoid_address[9]~11_combout ;
wire \n8|acc_final[19]~45_combout ;
wire \n8|sigmoid_address[10]~12_combout ;
wire \n8|acc_final[31]~_wirecell_combout ;
wire \n9|Mult0|auto_generated|mac_mult1~dataout ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n9|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n9|Mult0|auto_generated|mac_mult1~0 ;
wire \n9|Mult0|auto_generated|mac_mult1~1 ;
wire \n9|Mult0|auto_generated|mac_mult1~2 ;
wire \n9|Mult0|auto_generated|mac_mult1~3 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n9|Mult0|auto_generated|mac_out2~dataout ;
wire \n9|acc[0]~32_combout ;
wire \n9|acc[0]~33 ;
wire \n9|acc[1]~34_combout ;
wire \n9|acc[1]~35 ;
wire \n9|acc[2]~36_combout ;
wire \n9|acc[2]~37 ;
wire \n9|acc[3]~38_combout ;
wire \n9|acc[3]~39 ;
wire \n9|acc[4]~40_combout ;
wire \n9|acc[4]~41 ;
wire \n9|acc[5]~42_combout ;
wire \n9|acc[5]~43 ;
wire \n9|acc[6]~44_combout ;
wire \n9|acc[6]~45 ;
wire \n9|acc[7]~46_combout ;
wire \n9|acc[7]~47 ;
wire \n9|acc[8]~48_combout ;
wire \n9|acc[8]~49 ;
wire \n9|acc[9]~50_combout ;
wire \n9|acc[9]~51 ;
wire \n9|acc[10]~52_combout ;
wire \n9|acc[10]~53 ;
wire \n9|acc[11]~54_combout ;
wire \n9|acc[11]~55 ;
wire \n9|acc[12]~56_combout ;
wire \n9|acc[12]~57 ;
wire \n9|acc[13]~58_combout ;
wire \n9|acc[13]~59 ;
wire \n9|acc[14]~60_combout ;
wire \n9|acc[14]~61 ;
wire \n9|acc[15]~62_combout ;
wire \n9|acc[15]~63 ;
wire \n9|acc[16]~64_combout ;
wire \n9|acc[16]~65 ;
wire \n9|acc[17]~66_combout ;
wire \n9|acc[17]~67 ;
wire \n9|acc[18]~68_combout ;
wire \n9|acc[18]~69 ;
wire \n9|acc[19]~70_combout ;
wire \n9|acc[19]~71 ;
wire \n9|acc[20]~72_combout ;
wire \n9|acc[20]~73 ;
wire \n9|acc[21]~74_combout ;
wire \n9|acc[21]~75 ;
wire \n9|acc[22]~76_combout ;
wire \n9|acc[22]~77 ;
wire \n9|acc[23]~78_combout ;
wire \n9|acc[23]~79 ;
wire \n9|acc[24]~80_combout ;
wire \n9|acc[24]~81 ;
wire \n9|acc[25]~82_combout ;
wire \n9|acc[25]~83 ;
wire \n9|acc[26]~84_combout ;
wire \n9|acc_final[9]~24 ;
wire \n9|acc_final[10]~26 ;
wire \n9|acc_final[11]~28 ;
wire \n9|acc_final[12]~30 ;
wire \n9|acc_final[13]~32 ;
wire \n9|acc_final[14]~34 ;
wire \n9|acc_final[15]~36 ;
wire \n9|acc_final[16]~38 ;
wire \n9|acc_final[17]~40 ;
wire \n9|acc_final[18]~42 ;
wire \n9|acc_final[19]~44 ;
wire \n9|acc_final[20]~46 ;
wire \n9|acc_final[21]~48 ;
wire \n9|acc_final[22]~50 ;
wire \n9|acc_final[23]~52 ;
wire \n9|acc_final[24]~54 ;
wire \n9|acc_final[25]~56 ;
wire \n9|acc_final[26]~57_combout ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n9|acc[26]~85 ;
wire \n9|acc[27]~86_combout ;
wire \n9|acc_final[26]~58 ;
wire \n9|acc_final[27]~59_combout ;
wire \n9|acc_final[24]~53_combout ;
wire \n9|acc_final[25]~55_combout ;
wire \n9|LessThan1~1_combout ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n9|acc[27]~87 ;
wire \n9|acc[28]~88_combout ;
wire \n9|acc[28]~89 ;
wire \n9|acc[29]~90_combout ;
wire \n9|acc[29]~91 ;
wire \n9|acc[30]~92_combout ;
wire \n9|acc_final[27]~60 ;
wire \n9|acc_final[28]~62 ;
wire \n9|acc_final[29]~64 ;
wire \n9|acc_final[30]~65_combout ;
wire \n9|acc_final[29]~63_combout ;
wire \n9|acc_final[28]~61_combout ;
wire \n9|LessThan1~2_combout ;
wire \n9|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n9|acc[30]~93 ;
wire \n9|acc[31]~94_combout ;
wire \n9|acc_final[30]~66 ;
wire \n9|acc_final[31]~67_combout ;
wire \n9|acc_final[23]~51_combout ;
wire \n9|acc_final[21]~47_combout ;
wire \n9|acc_final[22]~49_combout ;
wire \n9|acc_final[20]~45_combout ;
wire \n9|LessThan1~0_combout ;
wire \n9|sigmoid_address[0]~0_combout ;
wire \n9|acc_final[9]~23_combout ;
wire \n9|LessThan0~2_combout ;
wire \n9|LessThan0~0_combout ;
wire \n9|LessThan0~1_combout ;
wire \n9|sigmoid_address[0]~1_combout ;
wire \n9|sigmoid_address[0]~2_combout ;
wire \n9|acc_final[10]~25_combout ;
wire \n9|sigmoid_address[1]~3_combout ;
wire \n9|acc_final[11]~27_combout ;
wire \n9|sigmoid_address[2]~4_combout ;
wire \n9|acc_final[12]~29_combout ;
wire \n9|sigmoid_address[3]~5_combout ;
wire \n9|acc_final[13]~31_combout ;
wire \n9|sigmoid_address[4]~6_combout ;
wire \n9|acc_final[14]~33_combout ;
wire \n9|sigmoid_address[5]~7_combout ;
wire \n9|acc_final[15]~35_combout ;
wire \n9|sigmoid_address[6]~8_combout ;
wire \n9|acc_final[16]~37_combout ;
wire \n9|sigmoid_address[7]~9_combout ;
wire \n9|acc_final[17]~39_combout ;
wire \n9|sigmoid_address[8]~10_combout ;
wire \n9|acc_final[18]~41_combout ;
wire \n9|sigmoid_address[9]~11_combout ;
wire \n9|acc_final[19]~43_combout ;
wire \n9|sigmoid_address[10]~12_combout ;
wire \n9|acc_final[31]~_wirecell_combout ;
wire \reset~inputclkctrl_outclk ;
wire \n0|out_ready_d~q ;
wire \n0|sigmoid_ready~q ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~14_combout ;
wire \prediction_confidence~0_combout ;
wire \prediction_confidence~1_combout ;
wire \prediction_confidence~2_combout ;
wire \prediction_confidence~3_combout ;
wire \prediction_confidence~4_combout ;
wire \prediction_confidence~5_combout ;
wire \prediction_confidence~6_combout ;
wire \prediction_confidence~7_combout ;
wire \LessThan1~1_cout ;
wire \LessThan1~3_cout ;
wire \LessThan1~5_cout ;
wire \LessThan1~7_cout ;
wire \LessThan1~9_cout ;
wire \LessThan1~11_cout ;
wire \LessThan1~13_cout ;
wire \LessThan1~14_combout ;
wire \prediction_confidence~8_combout ;
wire \prediction_confidence~9_combout ;
wire \prediction_confidence~10_combout ;
wire \prediction_confidence~11_combout ;
wire \prediction_confidence~12_combout ;
wire \prediction_confidence~13_combout ;
wire \prediction_confidence~14_combout ;
wire \prediction_confidence~15_combout ;
wire \LessThan2~1_cout ;
wire \LessThan2~3_cout ;
wire \LessThan2~5_cout ;
wire \LessThan2~7_cout ;
wire \LessThan2~9_cout ;
wire \LessThan2~11_cout ;
wire \LessThan2~13_cout ;
wire \LessThan2~14_combout ;
wire \prediction_confidence~16_combout ;
wire \prediction_confidence~17_combout ;
wire \prediction_confidence~18_combout ;
wire \prediction_confidence~19_combout ;
wire \prediction_confidence~20_combout ;
wire \prediction_confidence~21_combout ;
wire \prediction_confidence~22_combout ;
wire \prediction_confidence~23_combout ;
wire \LessThan3~1_cout ;
wire \LessThan3~3_cout ;
wire \LessThan3~5_cout ;
wire \LessThan3~7_cout ;
wire \LessThan3~9_cout ;
wire \LessThan3~11_cout ;
wire \LessThan3~13_cout ;
wire \LessThan3~14_combout ;
wire \prediction_confidence~24_combout ;
wire \prediction_confidence~25_combout ;
wire \prediction_confidence~26_combout ;
wire \prediction_confidence~27_combout ;
wire \prediction_confidence~28_combout ;
wire \prediction_confidence~29_combout ;
wire \prediction_confidence~30_combout ;
wire \prediction_confidence~31_combout ;
wire \LessThan4~1_cout ;
wire \LessThan4~3_cout ;
wire \LessThan4~5_cout ;
wire \LessThan4~7_cout ;
wire \LessThan4~9_cout ;
wire \LessThan4~11_cout ;
wire \LessThan4~13_cout ;
wire \LessThan4~14_combout ;
wire \prediction_confidence~32_combout ;
wire \prediction_confidence~33_combout ;
wire \prediction_confidence~34_combout ;
wire \prediction_confidence~35_combout ;
wire \prediction_confidence~36_combout ;
wire \prediction_confidence~37_combout ;
wire \prediction_confidence~38_combout ;
wire \prediction_confidence~39_combout ;
wire \LessThan5~1_cout ;
wire \LessThan5~3_cout ;
wire \LessThan5~5_cout ;
wire \LessThan5~7_cout ;
wire \LessThan5~9_cout ;
wire \LessThan5~11_cout ;
wire \LessThan5~13_cout ;
wire \LessThan5~14_combout ;
wire \prediction_confidence~40_combout ;
wire \prediction_confidence~41_combout ;
wire \prediction_confidence~42_combout ;
wire \prediction_confidence~43_combout ;
wire \prediction_confidence~44_combout ;
wire \prediction_confidence~45_combout ;
wire \prediction_confidence~46_combout ;
wire \prediction_confidence~47_combout ;
wire \LessThan6~1_cout ;
wire \LessThan6~3_cout ;
wire \LessThan6~5_cout ;
wire \LessThan6~7_cout ;
wire \LessThan6~9_cout ;
wire \LessThan6~11_cout ;
wire \LessThan6~13_cout ;
wire \LessThan6~14_combout ;
wire \prediction_confidence~48_combout ;
wire \prediction_confidence~49_combout ;
wire \prediction_confidence~50_combout ;
wire \prediction_confidence~51_combout ;
wire \prediction_confidence~52_combout ;
wire \prediction_confidence~53_combout ;
wire \prediction_confidence~54_combout ;
wire \prediction_confidence~55_combout ;
wire \LessThan7~1_cout ;
wire \LessThan7~3_cout ;
wire \LessThan7~5_cout ;
wire \LessThan7~7_cout ;
wire \LessThan7~9_cout ;
wire \LessThan7~11_cout ;
wire \LessThan7~13_cout ;
wire \LessThan7~14_combout ;
wire \prediction_confidence~56_combout ;
wire \prediction_confidence~57_combout ;
wire \prediction_confidence~58_combout ;
wire \prediction_confidence~59_combout ;
wire \prediction_confidence~60_combout ;
wire \prediction_confidence~61_combout ;
wire \prediction_confidence~62_combout ;
wire \prediction_confidence~63_combout ;
wire \LessThan8~1_cout ;
wire \LessThan8~3_cout ;
wire \LessThan8~5_cout ;
wire \LessThan8~7_cout ;
wire \LessThan8~9_cout ;
wire \LessThan8~11_cout ;
wire \LessThan8~13_cout ;
wire \LessThan8~14_combout ;
wire \predicted_digit~0_combout ;
wire \predicted_digit~1_combout ;
wire \predicted_digit~2_combout ;
wire \predicted_digit~3_combout ;
wire \predicted_digit~4_combout ;
wire \predicted_digit~5_combout ;
wire \predicted_digit~6_combout ;
wire \predicted_digit~7_combout ;
wire \predicted_digit~8_combout ;
wire \prediction_confidence~64_combout ;
wire \prediction_confidence~65_combout ;
wire \prediction_confidence~66_combout ;
wire \prediction_confidence~67_combout ;
wire \prediction_confidence~68_combout ;
wire \prediction_confidence~69_combout ;
wire \prediction_confidence~70_combout ;
wire \prediction_confidence~71_combout ;
wire [31:0] \n0|acc ;
wire [15:0] \neuron4_weights|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron0_weights|altsyncram_component|auto_generated|q_a ;
wire [31:0] \n6|acc ;
wire [15:0] \neuron5_weights|altsyncram_component|auto_generated|q_a ;
wire [31:0] \n3|acc_final ;
wire [15:0] \neuron1_weights|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron6_weights|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n4|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron2_weights|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron7_weights|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron3_weights|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron8_weights|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron9_weights|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n0|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n1|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n2|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n3|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n5|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n6|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n7|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n8|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n9|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \n0|acc_final ;
wire [31:0] \n1|acc_final ;
wire [31:0] \n2|acc_final ;
wire [31:0] \n4|acc_final ;
wire [31:0] \n5|acc_final ;
wire [31:0] \n1|acc ;
wire [31:0] \n6|acc_final ;
wire [31:0] \n2|acc ;
wire [9:0] \n0|count ;
wire [31:0] \n7|acc_final ;
wire [31:0] \n3|acc ;
wire [31:0] \n8|acc_final ;
wire [31:0] \n4|acc ;
wire [31:0] \n9|acc_final ;
wire [31:0] \n5|acc ;
wire [31:0] \n7|acc ;
wire [31:0] \n8|acc ;
wire [31:0] \n9|acc ;

wire [8:0] \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [8:0] \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [8:0] \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [8:0] \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [8:0] \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [8:0] \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [8:0] \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [8:0] \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [8:0] \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [8:0] \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [8:0] \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [8:0] \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [35:0] \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \neuron0_weights|altsyncram_component|auto_generated|q_a [0] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [1] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [2] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [3] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [4] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [5] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [6] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [7] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [8] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \neuron0_weights|altsyncram_component|auto_generated|q_a [9] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [10] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [11] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [12] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [13] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [14] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [15] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [0] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [1] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \neuron1_weights|altsyncram_component|auto_generated|q_a [2] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [3] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [4] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [5] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [6] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [7] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [8] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [9] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [10] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \neuron1_weights|altsyncram_component|auto_generated|q_a [11] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [12] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [13] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [14] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [15] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [0] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [1] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [2] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [3] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];

assign \neuron2_weights|altsyncram_component|auto_generated|q_a [4] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [5] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [6] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [7] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [8] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [9] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [10] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [11] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [12] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];

assign \neuron2_weights|altsyncram_component|auto_generated|q_a [13] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [14] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];
assign \neuron2_weights|altsyncram_component|auto_generated|q_a [15] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [2];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [0] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [3];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [1] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [4];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [2] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [5];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [3] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [6];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [4] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [7];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [5] = \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [8];

assign \neuron3_weights|altsyncram_component|auto_generated|q_a [6] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [7] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [8] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [9] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [10] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [11] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [12] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [13] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \neuron3_weights|altsyncram_component|auto_generated|q_a [14] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \neuron3_weights|altsyncram_component|auto_generated|q_a [15] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [0] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [1] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [2];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [2] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [3];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [3] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [4];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [4] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [5];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [5] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [6];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [6] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [7];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [7] = \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [8];

assign \neuron4_weights|altsyncram_component|auto_generated|q_a [8] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [9] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [10] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [11] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [12] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [13] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [14] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \neuron4_weights|altsyncram_component|auto_generated|q_a [15] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [0] = \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];

assign \neuron5_weights|altsyncram_component|auto_generated|q_a [1] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [2] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [3] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [4] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [5] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [6] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [7] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [8] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [9] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];

assign \neuron5_weights|altsyncram_component|auto_generated|q_a [10] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [11] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [12] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [13] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [14] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \neuron5_weights|altsyncram_component|auto_generated|q_a [15] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [0] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [1] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [2] = \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];

assign \neuron6_weights|altsyncram_component|auto_generated|q_a [3] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [4] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [5] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [6] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [7] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [8] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [9] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [10] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [11] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];

assign \neuron6_weights|altsyncram_component|auto_generated|q_a [12] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [13] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [14] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \neuron6_weights|altsyncram_component|auto_generated|q_a [15] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [0] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [1] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [2] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [3] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [4] = \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];

assign \neuron7_weights|altsyncram_component|auto_generated|q_a [5] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [6] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [7] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [8] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [9] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [10] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [11] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [12] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [13] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \neuron7_weights|altsyncram_component|auto_generated|q_a [14] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \neuron7_weights|altsyncram_component|auto_generated|q_a [15] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [0] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [1] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [2] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [3] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [4] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [5] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [6] = \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];

assign \neuron8_weights|altsyncram_component|auto_generated|q_a [7] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [8] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [9] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [10] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [11] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [12] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [13] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [14] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \neuron8_weights|altsyncram_component|auto_generated|q_a [15] = \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];

assign \neuron9_weights|altsyncram_component|auto_generated|q_a [0] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [1] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [2] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [3] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [4] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [5] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [6] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [7] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [8] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \neuron9_weights|altsyncram_component|auto_generated|q_a [9] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [10] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [11] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [12] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [13] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [14] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \neuron9_weights|altsyncram_component|auto_generated|q_a [15] = \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n2|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n3|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n4|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n5|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n6|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n7|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n8|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n9|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n0|Mult0|auto_generated|mac_out2~0  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n0|Mult0|auto_generated|mac_out2~1  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n0|Mult0|auto_generated|mac_out2~2  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n0|Mult0|auto_generated|mac_out2~3  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n0|Mult0|auto_generated|mac_out2~dataout  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT1  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT2  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT3  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT4  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT5  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT6  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT7  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT8  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT9  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT10  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT11  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT12  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT13  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT14  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT15  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT16  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT17  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT18  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT19  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT20  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT21  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT22  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT23  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT24  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT25  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT26  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT27  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT28  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT29  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT30  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT31  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n1|Mult0|auto_generated|mac_out2~0  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n1|Mult0|auto_generated|mac_out2~1  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n1|Mult0|auto_generated|mac_out2~2  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n1|Mult0|auto_generated|mac_out2~3  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n1|Mult0|auto_generated|mac_out2~dataout  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT1  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT2  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT3  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT4  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT5  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT6  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT7  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT8  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT9  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT10  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT11  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT12  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT13  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT14  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT15  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT16  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT17  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT18  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT19  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT20  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT21  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT22  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT23  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT24  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT25  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT26  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT27  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT28  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT29  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT30  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT31  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n2|Mult0|auto_generated|mac_out2~0  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n2|Mult0|auto_generated|mac_out2~1  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n2|Mult0|auto_generated|mac_out2~2  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n2|Mult0|auto_generated|mac_out2~3  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n2|Mult0|auto_generated|mac_out2~dataout  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT1  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT2  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT3  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT4  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT5  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT6  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT7  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT8  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT9  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT10  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT11  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT12  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT13  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT14  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT15  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT16  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT17  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT18  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT19  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT20  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT21  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT22  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT23  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT24  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT25  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT26  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT27  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT28  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT29  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT30  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n2|Mult0|auto_generated|mac_out2~DATAOUT31  = \n2|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n3|Mult0|auto_generated|mac_out2~0  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n3|Mult0|auto_generated|mac_out2~1  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n3|Mult0|auto_generated|mac_out2~2  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n3|Mult0|auto_generated|mac_out2~3  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n3|Mult0|auto_generated|mac_out2~dataout  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT1  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT2  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT3  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT4  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT5  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT6  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT7  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT8  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT9  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT10  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT11  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT12  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT13  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT14  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT15  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT16  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT17  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT18  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT19  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT20  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT21  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT22  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT23  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT24  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT25  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT26  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT27  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT28  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT29  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT30  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n3|Mult0|auto_generated|mac_out2~DATAOUT31  = \n3|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n4|Mult0|auto_generated|mac_out2~0  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n4|Mult0|auto_generated|mac_out2~1  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n4|Mult0|auto_generated|mac_out2~2  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n4|Mult0|auto_generated|mac_out2~3  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n4|Mult0|auto_generated|mac_out2~dataout  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT1  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT2  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT3  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT4  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT5  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT6  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT7  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT8  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT9  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT10  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT11  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT12  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT13  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT14  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT15  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT16  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT17  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT18  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT19  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT20  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT21  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT22  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT23  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT24  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT25  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT26  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT27  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT28  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT29  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT30  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n4|Mult0|auto_generated|mac_out2~DATAOUT31  = \n4|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n5|Mult0|auto_generated|mac_out2~0  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n5|Mult0|auto_generated|mac_out2~1  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n5|Mult0|auto_generated|mac_out2~2  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n5|Mult0|auto_generated|mac_out2~3  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n5|Mult0|auto_generated|mac_out2~dataout  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT1  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT2  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT3  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT4  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT5  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT6  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT7  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT8  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT9  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT10  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT11  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT12  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT13  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT14  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT15  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT16  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT17  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT18  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT19  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT20  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT21  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT22  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT23  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT24  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT25  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT26  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT27  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT28  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT29  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT30  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n5|Mult0|auto_generated|mac_out2~DATAOUT31  = \n5|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n6|Mult0|auto_generated|mac_out2~0  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n6|Mult0|auto_generated|mac_out2~1  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n6|Mult0|auto_generated|mac_out2~2  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n6|Mult0|auto_generated|mac_out2~3  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n6|Mult0|auto_generated|mac_out2~dataout  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT1  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT2  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT3  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT4  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT5  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT6  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT7  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT8  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT9  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT10  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT11  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT12  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT13  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT14  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT15  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT16  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT17  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT18  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT19  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT20  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT21  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT22  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT23  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT24  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT25  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT26  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT27  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT28  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT29  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT30  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n6|Mult0|auto_generated|mac_out2~DATAOUT31  = \n6|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n7|Mult0|auto_generated|mac_out2~0  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n7|Mult0|auto_generated|mac_out2~1  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n7|Mult0|auto_generated|mac_out2~2  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n7|Mult0|auto_generated|mac_out2~3  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n7|Mult0|auto_generated|mac_out2~dataout  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT1  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT2  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT3  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT4  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT5  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT6  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT7  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT8  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT9  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT10  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT11  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT12  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT13  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT14  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT15  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT16  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT17  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT18  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT19  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT20  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT21  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT22  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT23  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT24  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT25  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT26  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT27  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT28  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT29  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT30  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n7|Mult0|auto_generated|mac_out2~DATAOUT31  = \n7|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n8|Mult0|auto_generated|mac_out2~0  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n8|Mult0|auto_generated|mac_out2~1  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n8|Mult0|auto_generated|mac_out2~2  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n8|Mult0|auto_generated|mac_out2~3  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n8|Mult0|auto_generated|mac_out2~dataout  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT1  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT2  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT3  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT4  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT5  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT6  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT7  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT8  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT9  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT10  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT11  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT12  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT13  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT14  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT15  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT16  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT17  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT18  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT19  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT20  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT21  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT22  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT23  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT24  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT25  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT26  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT27  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT28  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT29  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT30  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n8|Mult0|auto_generated|mac_out2~DATAOUT31  = \n8|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n9|Mult0|auto_generated|mac_out2~0  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n9|Mult0|auto_generated|mac_out2~1  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n9|Mult0|auto_generated|mac_out2~2  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n9|Mult0|auto_generated|mac_out2~3  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n9|Mult0|auto_generated|mac_out2~dataout  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT1  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT2  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT3  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT4  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT5  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT6  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT7  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT8  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT9  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT10  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT11  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT12  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT13  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT14  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT15  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT16  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT17  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT18  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT19  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT20  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT21  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT22  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT23  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT24  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT25  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT26  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT27  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT28  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT29  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT30  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n9|Mult0|auto_generated|mac_out2~DATAOUT31  = \n9|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n0|Mult0|auto_generated|mac_mult1~0  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n0|Mult0|auto_generated|mac_mult1~1  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n0|Mult0|auto_generated|mac_mult1~2  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n0|Mult0|auto_generated|mac_mult1~3  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n0|Mult0|auto_generated|mac_mult1~dataout  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n1|Mult0|auto_generated|mac_mult1~0  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n1|Mult0|auto_generated|mac_mult1~1  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n1|Mult0|auto_generated|mac_mult1~2  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n1|Mult0|auto_generated|mac_mult1~3  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n1|Mult0|auto_generated|mac_mult1~dataout  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n2|Mult0|auto_generated|mac_mult1~0  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n2|Mult0|auto_generated|mac_mult1~1  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n2|Mult0|auto_generated|mac_mult1~2  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n2|Mult0|auto_generated|mac_mult1~3  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n2|Mult0|auto_generated|mac_mult1~dataout  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n2|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n3|Mult0|auto_generated|mac_mult1~0  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n3|Mult0|auto_generated|mac_mult1~1  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n3|Mult0|auto_generated|mac_mult1~2  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n3|Mult0|auto_generated|mac_mult1~3  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n3|Mult0|auto_generated|mac_mult1~dataout  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n3|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n4|Mult0|auto_generated|mac_mult1~0  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n4|Mult0|auto_generated|mac_mult1~1  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n4|Mult0|auto_generated|mac_mult1~2  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n4|Mult0|auto_generated|mac_mult1~3  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n4|Mult0|auto_generated|mac_mult1~dataout  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n4|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n5|Mult0|auto_generated|mac_mult1~0  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n5|Mult0|auto_generated|mac_mult1~1  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n5|Mult0|auto_generated|mac_mult1~2  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n5|Mult0|auto_generated|mac_mult1~3  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n5|Mult0|auto_generated|mac_mult1~dataout  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n5|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n6|Mult0|auto_generated|mac_mult1~0  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n6|Mult0|auto_generated|mac_mult1~1  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n6|Mult0|auto_generated|mac_mult1~2  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n6|Mult0|auto_generated|mac_mult1~3  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n6|Mult0|auto_generated|mac_mult1~dataout  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n6|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n7|Mult0|auto_generated|mac_mult1~0  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n7|Mult0|auto_generated|mac_mult1~1  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n7|Mult0|auto_generated|mac_mult1~2  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n7|Mult0|auto_generated|mac_mult1~3  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n7|Mult0|auto_generated|mac_mult1~dataout  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n7|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n8|Mult0|auto_generated|mac_mult1~0  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n8|Mult0|auto_generated|mac_mult1~1  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n8|Mult0|auto_generated|mac_mult1~2  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n8|Mult0|auto_generated|mac_mult1~3  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n8|Mult0|auto_generated|mac_mult1~dataout  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n8|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n9|Mult0|auto_generated|mac_mult1~0  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n9|Mult0|auto_generated|mac_mult1~1  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n9|Mult0|auto_generated|mac_mult1~2  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n9|Mult0|auto_generated|mac_mult1~3  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n9|Mult0|auto_generated|mac_mult1~dataout  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n9|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \inp_count[0]~output (
	.i(\inp_count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[0]~output .bus_hold = "false";
defparam \inp_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \inp_count[1]~output (
	.i(\inp_count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[1]~output .bus_hold = "false";
defparam \inp_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \inp_count[2]~output (
	.i(\inp_count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[2]~output .bus_hold = "false";
defparam \inp_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \inp_count[3]~output (
	.i(\inp_count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[3]~output .bus_hold = "false";
defparam \inp_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \inp_count[4]~output (
	.i(\inp_count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[4]~output .bus_hold = "false";
defparam \inp_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \inp_count[5]~output (
	.i(\inp_count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[5]~output .bus_hold = "false";
defparam \inp_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \inp_count[6]~output (
	.i(\inp_count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[6]~output .bus_hold = "false";
defparam \inp_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \inp_count[7]~output (
	.i(\inp_count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[7]~output .bus_hold = "false";
defparam \inp_count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \inp_count[8]~output (
	.i(\inp_count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[8]~output .bus_hold = "false";
defparam \inp_count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \inp_count[9]~output (
	.i(\inp_count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[9]~output .bus_hold = "false";
defparam \inp_count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \weight_value_0[0]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[0]~output .bus_hold = "false";
defparam \weight_value_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \weight_value_0[1]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[1]~output .bus_hold = "false";
defparam \weight_value_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \weight_value_0[2]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[2]~output .bus_hold = "false";
defparam \weight_value_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \weight_value_0[3]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[3]~output .bus_hold = "false";
defparam \weight_value_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \weight_value_0[4]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[4]~output .bus_hold = "false";
defparam \weight_value_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \weight_value_0[5]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[5]~output .bus_hold = "false";
defparam \weight_value_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \weight_value_0[6]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[6]~output .bus_hold = "false";
defparam \weight_value_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \weight_value_0[7]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[7]~output .bus_hold = "false";
defparam \weight_value_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \weight_value_0[8]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[8]~output .bus_hold = "false";
defparam \weight_value_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \weight_value_0[9]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[9]~output .bus_hold = "false";
defparam \weight_value_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \weight_value_0[10]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[10]~output .bus_hold = "false";
defparam \weight_value_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \weight_value_0[11]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[11]~output .bus_hold = "false";
defparam \weight_value_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \weight_value_0[12]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[12]~output .bus_hold = "false";
defparam \weight_value_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \weight_value_0[13]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[13]~output .bus_hold = "false";
defparam \weight_value_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \weight_value_0[14]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[14]~output .bus_hold = "false";
defparam \weight_value_0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \weight_value_0[15]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[15]~output .bus_hold = "false";
defparam \weight_value_0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \weight_value_1[0]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[0]~output .bus_hold = "false";
defparam \weight_value_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \weight_value_1[1]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[1]~output .bus_hold = "false";
defparam \weight_value_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \weight_value_1[2]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[2]~output .bus_hold = "false";
defparam \weight_value_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \weight_value_1[3]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[3]~output .bus_hold = "false";
defparam \weight_value_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \weight_value_1[4]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[4]~output .bus_hold = "false";
defparam \weight_value_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \weight_value_1[5]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[5]~output .bus_hold = "false";
defparam \weight_value_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \weight_value_1[6]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[6]~output .bus_hold = "false";
defparam \weight_value_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \weight_value_1[7]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[7]~output .bus_hold = "false";
defparam \weight_value_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \weight_value_1[8]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[8]~output .bus_hold = "false";
defparam \weight_value_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \weight_value_1[9]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[9]~output .bus_hold = "false";
defparam \weight_value_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \weight_value_1[10]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[10]~output .bus_hold = "false";
defparam \weight_value_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \weight_value_1[11]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[11]~output .bus_hold = "false";
defparam \weight_value_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \weight_value_1[12]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[12]~output .bus_hold = "false";
defparam \weight_value_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \weight_value_1[13]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[13]~output .bus_hold = "false";
defparam \weight_value_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \weight_value_1[14]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[14]~output .bus_hold = "false";
defparam \weight_value_1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \weight_value_1[15]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[15]~output .bus_hold = "false";
defparam \weight_value_1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \weight_value_2[0]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[0]~output .bus_hold = "false";
defparam \weight_value_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \weight_value_2[1]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[1]~output .bus_hold = "false";
defparam \weight_value_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \weight_value_2[2]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[2]~output .bus_hold = "false";
defparam \weight_value_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \weight_value_2[3]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[3]~output .bus_hold = "false";
defparam \weight_value_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \weight_value_2[4]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[4]~output .bus_hold = "false";
defparam \weight_value_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \weight_value_2[5]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[5]~output .bus_hold = "false";
defparam \weight_value_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \weight_value_2[6]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[6]~output .bus_hold = "false";
defparam \weight_value_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \weight_value_2[7]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[7]~output .bus_hold = "false";
defparam \weight_value_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \weight_value_2[8]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[8]~output .bus_hold = "false";
defparam \weight_value_2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \weight_value_2[9]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[9]~output .bus_hold = "false";
defparam \weight_value_2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \weight_value_2[10]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[10]~output .bus_hold = "false";
defparam \weight_value_2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \weight_value_2[11]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[11]~output .bus_hold = "false";
defparam \weight_value_2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \weight_value_2[12]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[12]~output .bus_hold = "false";
defparam \weight_value_2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \weight_value_2[13]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[13]~output .bus_hold = "false";
defparam \weight_value_2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \weight_value_2[14]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[14]~output .bus_hold = "false";
defparam \weight_value_2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \weight_value_2[15]~output (
	.i(\neuron2_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_2[15]~output .bus_hold = "false";
defparam \weight_value_2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \weight_value_3[0]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[0]~output .bus_hold = "false";
defparam \weight_value_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \weight_value_3[1]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[1]~output .bus_hold = "false";
defparam \weight_value_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \weight_value_3[2]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[2]~output .bus_hold = "false";
defparam \weight_value_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \weight_value_3[3]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[3]~output .bus_hold = "false";
defparam \weight_value_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \weight_value_3[4]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[4]~output .bus_hold = "false";
defparam \weight_value_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \weight_value_3[5]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[5]~output .bus_hold = "false";
defparam \weight_value_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \weight_value_3[6]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[6]~output .bus_hold = "false";
defparam \weight_value_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \weight_value_3[7]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[7]~output .bus_hold = "false";
defparam \weight_value_3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \weight_value_3[8]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[8]~output .bus_hold = "false";
defparam \weight_value_3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \weight_value_3[9]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[9]~output .bus_hold = "false";
defparam \weight_value_3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \weight_value_3[10]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[10]~output .bus_hold = "false";
defparam \weight_value_3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \weight_value_3[11]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[11]~output .bus_hold = "false";
defparam \weight_value_3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \weight_value_3[12]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[12]~output .bus_hold = "false";
defparam \weight_value_3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \weight_value_3[13]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[13]~output .bus_hold = "false";
defparam \weight_value_3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \weight_value_3[14]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[14]~output .bus_hold = "false";
defparam \weight_value_3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \weight_value_3[15]~output (
	.i(\neuron3_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_3[15]~output .bus_hold = "false";
defparam \weight_value_3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \weight_value_4[0]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[0]~output .bus_hold = "false";
defparam \weight_value_4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \weight_value_4[1]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[1]~output .bus_hold = "false";
defparam \weight_value_4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \weight_value_4[2]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[2]~output .bus_hold = "false";
defparam \weight_value_4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \weight_value_4[3]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[3]~output .bus_hold = "false";
defparam \weight_value_4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \weight_value_4[4]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[4]~output .bus_hold = "false";
defparam \weight_value_4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \weight_value_4[5]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[5]~output .bus_hold = "false";
defparam \weight_value_4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \weight_value_4[6]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[6]~output .bus_hold = "false";
defparam \weight_value_4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \weight_value_4[7]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[7]~output .bus_hold = "false";
defparam \weight_value_4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \weight_value_4[8]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[8]~output .bus_hold = "false";
defparam \weight_value_4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \weight_value_4[9]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[9]~output .bus_hold = "false";
defparam \weight_value_4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \weight_value_4[10]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[10]~output .bus_hold = "false";
defparam \weight_value_4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \weight_value_4[11]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[11]~output .bus_hold = "false";
defparam \weight_value_4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \weight_value_4[12]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[12]~output .bus_hold = "false";
defparam \weight_value_4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \weight_value_4[13]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[13]~output .bus_hold = "false";
defparam \weight_value_4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \weight_value_4[14]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[14]~output .bus_hold = "false";
defparam \weight_value_4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \weight_value_4[15]~output (
	.i(\neuron4_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_4[15]~output .bus_hold = "false";
defparam \weight_value_4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \weight_value_5[0]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[0]~output .bus_hold = "false";
defparam \weight_value_5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \weight_value_5[1]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[1]~output .bus_hold = "false";
defparam \weight_value_5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \weight_value_5[2]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[2]~output .bus_hold = "false";
defparam \weight_value_5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \weight_value_5[3]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[3]~output .bus_hold = "false";
defparam \weight_value_5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \weight_value_5[4]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[4]~output .bus_hold = "false";
defparam \weight_value_5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \weight_value_5[5]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[5]~output .bus_hold = "false";
defparam \weight_value_5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \weight_value_5[6]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[6]~output .bus_hold = "false";
defparam \weight_value_5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \weight_value_5[7]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[7]~output .bus_hold = "false";
defparam \weight_value_5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \weight_value_5[8]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[8]~output .bus_hold = "false";
defparam \weight_value_5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \weight_value_5[9]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[9]~output .bus_hold = "false";
defparam \weight_value_5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \weight_value_5[10]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[10]~output .bus_hold = "false";
defparam \weight_value_5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \weight_value_5[11]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[11]~output .bus_hold = "false";
defparam \weight_value_5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \weight_value_5[12]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[12]~output .bus_hold = "false";
defparam \weight_value_5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \weight_value_5[13]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[13]~output .bus_hold = "false";
defparam \weight_value_5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \weight_value_5[14]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[14]~output .bus_hold = "false";
defparam \weight_value_5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \weight_value_5[15]~output (
	.i(\neuron5_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_5[15]~output .bus_hold = "false";
defparam \weight_value_5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \weight_value_6[0]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[0]~output .bus_hold = "false";
defparam \weight_value_6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \weight_value_6[1]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[1]~output .bus_hold = "false";
defparam \weight_value_6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \weight_value_6[2]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[2]~output .bus_hold = "false";
defparam \weight_value_6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \weight_value_6[3]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[3]~output .bus_hold = "false";
defparam \weight_value_6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \weight_value_6[4]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[4]~output .bus_hold = "false";
defparam \weight_value_6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \weight_value_6[5]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[5]~output .bus_hold = "false";
defparam \weight_value_6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \weight_value_6[6]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[6]~output .bus_hold = "false";
defparam \weight_value_6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \weight_value_6[7]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[7]~output .bus_hold = "false";
defparam \weight_value_6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \weight_value_6[8]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[8]~output .bus_hold = "false";
defparam \weight_value_6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \weight_value_6[9]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[9]~output .bus_hold = "false";
defparam \weight_value_6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \weight_value_6[10]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[10]~output .bus_hold = "false";
defparam \weight_value_6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \weight_value_6[11]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[11]~output .bus_hold = "false";
defparam \weight_value_6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \weight_value_6[12]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[12]~output .bus_hold = "false";
defparam \weight_value_6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \weight_value_6[13]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[13]~output .bus_hold = "false";
defparam \weight_value_6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \weight_value_6[14]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[14]~output .bus_hold = "false";
defparam \weight_value_6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \weight_value_6[15]~output (
	.i(\neuron6_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_6[15]~output .bus_hold = "false";
defparam \weight_value_6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \weight_value_7[0]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[0]~output .bus_hold = "false";
defparam \weight_value_7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \weight_value_7[1]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[1]~output .bus_hold = "false";
defparam \weight_value_7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \weight_value_7[2]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[2]~output .bus_hold = "false";
defparam \weight_value_7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \weight_value_7[3]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[3]~output .bus_hold = "false";
defparam \weight_value_7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \weight_value_7[4]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[4]~output .bus_hold = "false";
defparam \weight_value_7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \weight_value_7[5]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[5]~output .bus_hold = "false";
defparam \weight_value_7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \weight_value_7[6]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[6]~output .bus_hold = "false";
defparam \weight_value_7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \weight_value_7[7]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[7]~output .bus_hold = "false";
defparam \weight_value_7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \weight_value_7[8]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[8]~output .bus_hold = "false";
defparam \weight_value_7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \weight_value_7[9]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[9]~output .bus_hold = "false";
defparam \weight_value_7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \weight_value_7[10]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[10]~output .bus_hold = "false";
defparam \weight_value_7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \weight_value_7[11]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[11]~output .bus_hold = "false";
defparam \weight_value_7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \weight_value_7[12]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[12]~output .bus_hold = "false";
defparam \weight_value_7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \weight_value_7[13]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[13]~output .bus_hold = "false";
defparam \weight_value_7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \weight_value_7[14]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[14]~output .bus_hold = "false";
defparam \weight_value_7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \weight_value_7[15]~output (
	.i(\neuron7_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_7[15]~output .bus_hold = "false";
defparam \weight_value_7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \weight_value_8[0]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[0]~output .bus_hold = "false";
defparam \weight_value_8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \weight_value_8[1]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[1]~output .bus_hold = "false";
defparam \weight_value_8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \weight_value_8[2]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[2]~output .bus_hold = "false";
defparam \weight_value_8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \weight_value_8[3]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[3]~output .bus_hold = "false";
defparam \weight_value_8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \weight_value_8[4]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[4]~output .bus_hold = "false";
defparam \weight_value_8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \weight_value_8[5]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[5]~output .bus_hold = "false";
defparam \weight_value_8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \weight_value_8[6]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[6]~output .bus_hold = "false";
defparam \weight_value_8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \weight_value_8[7]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[7]~output .bus_hold = "false";
defparam \weight_value_8[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \weight_value_8[8]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[8]~output .bus_hold = "false";
defparam \weight_value_8[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \weight_value_8[9]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[9]~output .bus_hold = "false";
defparam \weight_value_8[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \weight_value_8[10]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[10]~output .bus_hold = "false";
defparam \weight_value_8[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \weight_value_8[11]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[11]~output .bus_hold = "false";
defparam \weight_value_8[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \weight_value_8[12]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[12]~output .bus_hold = "false";
defparam \weight_value_8[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \weight_value_8[13]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[13]~output .bus_hold = "false";
defparam \weight_value_8[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \weight_value_8[14]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[14]~output .bus_hold = "false";
defparam \weight_value_8[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \weight_value_8[15]~output (
	.i(\neuron8_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_8[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_8[15]~output .bus_hold = "false";
defparam \weight_value_8[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \weight_value_9[0]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[0]~output .bus_hold = "false";
defparam \weight_value_9[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \weight_value_9[1]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[1]~output .bus_hold = "false";
defparam \weight_value_9[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \weight_value_9[2]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[2]~output .bus_hold = "false";
defparam \weight_value_9[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \weight_value_9[3]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[3]~output .bus_hold = "false";
defparam \weight_value_9[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \weight_value_9[4]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[4]~output .bus_hold = "false";
defparam \weight_value_9[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \weight_value_9[5]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[5]~output .bus_hold = "false";
defparam \weight_value_9[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \weight_value_9[6]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[6]~output .bus_hold = "false";
defparam \weight_value_9[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \weight_value_9[7]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[7]~output .bus_hold = "false";
defparam \weight_value_9[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \weight_value_9[8]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[8]~output .bus_hold = "false";
defparam \weight_value_9[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \weight_value_9[9]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[9]~output .bus_hold = "false";
defparam \weight_value_9[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \weight_value_9[10]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[10]~output .bus_hold = "false";
defparam \weight_value_9[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \weight_value_9[11]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[11]~output .bus_hold = "false";
defparam \weight_value_9[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \weight_value_9[12]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[12]~output .bus_hold = "false";
defparam \weight_value_9[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \weight_value_9[13]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[13]~output .bus_hold = "false";
defparam \weight_value_9[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \weight_value_9[14]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[14]~output .bus_hold = "false";
defparam \weight_value_9[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \weight_value_9[15]~output (
	.i(\neuron9_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_9[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_9[15]~output .bus_hold = "false";
defparam \weight_value_9[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \n0_out[0]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[0]~output .bus_hold = "false";
defparam \n0_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \n0_out[1]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[1]~output .bus_hold = "false";
defparam \n0_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \n0_out[2]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[2]~output .bus_hold = "false";
defparam \n0_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \n0_out[3]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[3]~output .bus_hold = "false";
defparam \n0_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \n0_out[4]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[4]~output .bus_hold = "false";
defparam \n0_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \n0_out[5]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[5]~output .bus_hold = "false";
defparam \n0_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \n0_out[6]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[6]~output .bus_hold = "false";
defparam \n0_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \n0_out[7]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[7]~output .bus_hold = "false";
defparam \n0_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \n1_out[0]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[0]~output .bus_hold = "false";
defparam \n1_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \n1_out[1]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[1]~output .bus_hold = "false";
defparam \n1_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \n1_out[2]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[2]~output .bus_hold = "false";
defparam \n1_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \n1_out[3]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[3]~output .bus_hold = "false";
defparam \n1_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \n1_out[4]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[4]~output .bus_hold = "false";
defparam \n1_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \n1_out[5]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[5]~output .bus_hold = "false";
defparam \n1_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \n1_out[6]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[6]~output .bus_hold = "false";
defparam \n1_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \n1_out[7]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[7]~output .bus_hold = "false";
defparam \n1_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \n2_out[0]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[0]~output .bus_hold = "false";
defparam \n2_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \n2_out[1]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[1]~output .bus_hold = "false";
defparam \n2_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \n2_out[2]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[2]~output .bus_hold = "false";
defparam \n2_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \n2_out[3]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[3]~output .bus_hold = "false";
defparam \n2_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \n2_out[4]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[4]~output .bus_hold = "false";
defparam \n2_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \n2_out[5]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[5]~output .bus_hold = "false";
defparam \n2_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \n2_out[6]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[6]~output .bus_hold = "false";
defparam \n2_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \n2_out[7]~output (
	.i(\n2|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_out[7]~output .bus_hold = "false";
defparam \n2_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \n3_out[0]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[0]~output .bus_hold = "false";
defparam \n3_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \n3_out[1]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[1]~output .bus_hold = "false";
defparam \n3_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \n3_out[2]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[2]~output .bus_hold = "false";
defparam \n3_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \n3_out[3]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[3]~output .bus_hold = "false";
defparam \n3_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \n3_out[4]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[4]~output .bus_hold = "false";
defparam \n3_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \n3_out[5]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[5]~output .bus_hold = "false";
defparam \n3_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \n3_out[6]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[6]~output .bus_hold = "false";
defparam \n3_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \n3_out[7]~output (
	.i(\n3|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_out[7]~output .bus_hold = "false";
defparam \n3_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \n4_out[0]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[0]~output .bus_hold = "false";
defparam \n4_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \n4_out[1]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[1]~output .bus_hold = "false";
defparam \n4_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \n4_out[2]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[2]~output .bus_hold = "false";
defparam \n4_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \n4_out[3]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[3]~output .bus_hold = "false";
defparam \n4_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \n4_out[4]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[4]~output .bus_hold = "false";
defparam \n4_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \n4_out[5]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[5]~output .bus_hold = "false";
defparam \n4_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \n4_out[6]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[6]~output .bus_hold = "false";
defparam \n4_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \n4_out[7]~output (
	.i(\n4|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_out[7]~output .bus_hold = "false";
defparam \n4_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \n5_out[0]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[0]~output .bus_hold = "false";
defparam \n5_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \n5_out[1]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[1]~output .bus_hold = "false";
defparam \n5_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \n5_out[2]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[2]~output .bus_hold = "false";
defparam \n5_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \n5_out[3]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[3]~output .bus_hold = "false";
defparam \n5_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \n5_out[4]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[4]~output .bus_hold = "false";
defparam \n5_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \n5_out[5]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[5]~output .bus_hold = "false";
defparam \n5_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \n5_out[6]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[6]~output .bus_hold = "false";
defparam \n5_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \n5_out[7]~output (
	.i(\n5|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_out[7]~output .bus_hold = "false";
defparam \n5_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \n6_out[0]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[0]~output .bus_hold = "false";
defparam \n6_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \n6_out[1]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[1]~output .bus_hold = "false";
defparam \n6_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \n6_out[2]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[2]~output .bus_hold = "false";
defparam \n6_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \n6_out[3]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[3]~output .bus_hold = "false";
defparam \n6_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \n6_out[4]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[4]~output .bus_hold = "false";
defparam \n6_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \n6_out[5]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[5]~output .bus_hold = "false";
defparam \n6_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \n6_out[6]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[6]~output .bus_hold = "false";
defparam \n6_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \n6_out[7]~output (
	.i(\n6|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_out[7]~output .bus_hold = "false";
defparam \n6_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \n7_out[0]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[0]~output .bus_hold = "false";
defparam \n7_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \n7_out[1]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[1]~output .bus_hold = "false";
defparam \n7_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \n7_out[2]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[2]~output .bus_hold = "false";
defparam \n7_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \n7_out[3]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[3]~output .bus_hold = "false";
defparam \n7_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \n7_out[4]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[4]~output .bus_hold = "false";
defparam \n7_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \n7_out[5]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[5]~output .bus_hold = "false";
defparam \n7_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \n7_out[6]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[6]~output .bus_hold = "false";
defparam \n7_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \n7_out[7]~output (
	.i(\n7|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_out[7]~output .bus_hold = "false";
defparam \n7_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \n8_out[0]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[0]~output .bus_hold = "false";
defparam \n8_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \n8_out[1]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[1]~output .bus_hold = "false";
defparam \n8_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \n8_out[2]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[2]~output .bus_hold = "false";
defparam \n8_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \n8_out[3]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[3]~output .bus_hold = "false";
defparam \n8_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \n8_out[4]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[4]~output .bus_hold = "false";
defparam \n8_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \n8_out[5]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[5]~output .bus_hold = "false";
defparam \n8_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \n8_out[6]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[6]~output .bus_hold = "false";
defparam \n8_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \n8_out[7]~output (
	.i(\n8|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_out[7]~output .bus_hold = "false";
defparam \n8_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \n9_out[0]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[0]~output .bus_hold = "false";
defparam \n9_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \n9_out[1]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[1]~output .bus_hold = "false";
defparam \n9_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \n9_out[2]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[2]~output .bus_hold = "false";
defparam \n9_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \n9_out[3]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[3]~output .bus_hold = "false";
defparam \n9_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \n9_out[4]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[4]~output .bus_hold = "false";
defparam \n9_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \n9_out[5]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[5]~output .bus_hold = "false";
defparam \n9_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \n9_out[6]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[6]~output .bus_hold = "false";
defparam \n9_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \n9_out[7]~output (
	.i(\n9|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_out[7]~output .bus_hold = "false";
defparam \n9_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \n0_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_ready~output .bus_hold = "false";
defparam \n0_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \n1_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_ready~output .bus_hold = "false";
defparam \n1_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \n2_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n2_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n2_ready~output .bus_hold = "false";
defparam \n2_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \n3_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n3_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n3_ready~output .bus_hold = "false";
defparam \n3_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \n4_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n4_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n4_ready~output .bus_hold = "false";
defparam \n4_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \n5_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n5_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n5_ready~output .bus_hold = "false";
defparam \n5_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \n6_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n6_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n6_ready~output .bus_hold = "false";
defparam \n6_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \n7_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n7_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n7_ready~output .bus_hold = "false";
defparam \n7_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \n8_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n8_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n8_ready~output .bus_hold = "false";
defparam \n8_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \n9_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n9_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n9_ready~output .bus_hold = "false";
defparam \n9_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \predicted_digit[0]~output (
	.i(\predicted_digit~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\predicted_digit[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \predicted_digit[0]~output .bus_hold = "false";
defparam \predicted_digit[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \predicted_digit[1]~output (
	.i(\predicted_digit~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\predicted_digit[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \predicted_digit[1]~output .bus_hold = "false";
defparam \predicted_digit[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \predicted_digit[2]~output (
	.i(\predicted_digit~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\predicted_digit[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \predicted_digit[2]~output .bus_hold = "false";
defparam \predicted_digit[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \predicted_digit[3]~output (
	.i(\predicted_digit~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\predicted_digit[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \predicted_digit[3]~output .bus_hold = "false";
defparam \predicted_digit[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \prediction_confidence[0]~output (
	.i(\prediction_confidence~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[0]~output .bus_hold = "false";
defparam \prediction_confidence[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \prediction_confidence[1]~output (
	.i(\prediction_confidence~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[1]~output .bus_hold = "false";
defparam \prediction_confidence[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \prediction_confidence[2]~output (
	.i(\prediction_confidence~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[2]~output .bus_hold = "false";
defparam \prediction_confidence[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \prediction_confidence[3]~output (
	.i(\prediction_confidence~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[3]~output .bus_hold = "false";
defparam \prediction_confidence[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \prediction_confidence[4]~output (
	.i(\prediction_confidence~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[4]~output .bus_hold = "false";
defparam \prediction_confidence[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \prediction_confidence[5]~output (
	.i(\prediction_confidence~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[5]~output .bus_hold = "false";
defparam \prediction_confidence[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \prediction_confidence[6]~output (
	.i(\prediction_confidence~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[6]~output .bus_hold = "false";
defparam \prediction_confidence[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \prediction_confidence[7]~output (
	.i(\prediction_confidence~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prediction_confidence[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prediction_confidence[7]~output .bus_hold = "false";
defparam \prediction_confidence[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \inp_count[0]~36 (
// Equation(s):
// \inp_count[0]~36_combout  = \inp_count[0]~reg0_q  $ (VCC)
// \inp_count[0]~37  = CARRY(\inp_count[0]~reg0_q )

	.dataa(\inp_count[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inp_count[0]~36_combout ),
	.cout(\inp_count[0]~37 ));
// synopsys translate_off
defparam \inp_count[0]~36 .lut_mask = 16'h55AA;
defparam \inp_count[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \inp_rdy~input (
	.i(inp_rdy),
	.ibar(gnd),
	.o(\inp_rdy~input_o ));
// synopsys translate_off
defparam \inp_rdy~input .bus_hold = "false";
defparam \inp_rdy~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \inp_count[1]~38 (
// Equation(s):
// \inp_count[1]~38_combout  = (\inp_count[1]~reg0_q  & (!\inp_count[0]~37 )) # (!\inp_count[1]~reg0_q  & ((\inp_count[0]~37 ) # (GND)))
// \inp_count[1]~39  = CARRY((!\inp_count[0]~37 ) # (!\inp_count[1]~reg0_q ))

	.dataa(\inp_count[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[0]~37 ),
	.combout(\inp_count[1]~38_combout ),
	.cout(\inp_count[1]~39 ));
// synopsys translate_off
defparam \inp_count[1]~38 .lut_mask = 16'h5A5F;
defparam \inp_count[1]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N13
dffeas \inp_count[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[1]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[1]~reg0 .is_wysiwyg = "true";
defparam \inp_count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \inp_count[2]~40 (
// Equation(s):
// \inp_count[2]~40_combout  = (\inp_count[2]~reg0_q  & (\inp_count[1]~39  $ (GND))) # (!\inp_count[2]~reg0_q  & (!\inp_count[1]~39  & VCC))
// \inp_count[2]~41  = CARRY((\inp_count[2]~reg0_q  & !\inp_count[1]~39 ))

	.dataa(gnd),
	.datab(\inp_count[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[1]~39 ),
	.combout(\inp_count[2]~40_combout ),
	.cout(\inp_count[2]~41 ));
// synopsys translate_off
defparam \inp_count[2]~40 .lut_mask = 16'hC30C;
defparam \inp_count[2]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \inp_count[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[2]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[2]~reg0 .is_wysiwyg = "true";
defparam \inp_count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \inp_count[3]~42 (
// Equation(s):
// \inp_count[3]~42_combout  = (\inp_count[3]~reg0_q  & (!\inp_count[2]~41 )) # (!\inp_count[3]~reg0_q  & ((\inp_count[2]~41 ) # (GND)))
// \inp_count[3]~43  = CARRY((!\inp_count[2]~41 ) # (!\inp_count[3]~reg0_q ))

	.dataa(gnd),
	.datab(\inp_count[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[2]~41 ),
	.combout(\inp_count[3]~42_combout ),
	.cout(\inp_count[3]~43 ));
// synopsys translate_off
defparam \inp_count[3]~42 .lut_mask = 16'h3C3F;
defparam \inp_count[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \inp_count[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[3]~reg0 .is_wysiwyg = "true";
defparam \inp_count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \inp_count[4]~44 (
// Equation(s):
// \inp_count[4]~44_combout  = (\inp_count[4]~reg0_q  & (\inp_count[3]~43  $ (GND))) # (!\inp_count[4]~reg0_q  & (!\inp_count[3]~43  & VCC))
// \inp_count[4]~45  = CARRY((\inp_count[4]~reg0_q  & !\inp_count[3]~43 ))

	.dataa(\inp_count[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[3]~43 ),
	.combout(\inp_count[4]~44_combout ),
	.cout(\inp_count[4]~45 ));
// synopsys translate_off
defparam \inp_count[4]~44 .lut_mask = 16'hA50A;
defparam \inp_count[4]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \inp_count[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[4]~reg0 .is_wysiwyg = "true";
defparam \inp_count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \inp_count[5]~46 (
// Equation(s):
// \inp_count[5]~46_combout  = (\inp_count[5]~reg0_q  & (!\inp_count[4]~45 )) # (!\inp_count[5]~reg0_q  & ((\inp_count[4]~45 ) # (GND)))
// \inp_count[5]~47  = CARRY((!\inp_count[4]~45 ) # (!\inp_count[5]~reg0_q ))

	.dataa(gnd),
	.datab(\inp_count[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[4]~45 ),
	.combout(\inp_count[5]~46_combout ),
	.cout(\inp_count[5]~47 ));
// synopsys translate_off
defparam \inp_count[5]~46 .lut_mask = 16'h3C3F;
defparam \inp_count[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \inp_count[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[5]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[5]~reg0 .is_wysiwyg = "true";
defparam \inp_count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \inp_count[6]~48 (
// Equation(s):
// \inp_count[6]~48_combout  = (\inp_count[6]~reg0_q  & (\inp_count[5]~47  $ (GND))) # (!\inp_count[6]~reg0_q  & (!\inp_count[5]~47  & VCC))
// \inp_count[6]~49  = CARRY((\inp_count[6]~reg0_q  & !\inp_count[5]~47 ))

	.dataa(\inp_count[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[5]~47 ),
	.combout(\inp_count[6]~48_combout ),
	.cout(\inp_count[6]~49 ));
// synopsys translate_off
defparam \inp_count[6]~48 .lut_mask = 16'hA50A;
defparam \inp_count[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \inp_count[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[6]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[6]~reg0 .is_wysiwyg = "true";
defparam \inp_count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \inp_count[7]~50 (
// Equation(s):
// \inp_count[7]~50_combout  = (\inp_count[7]~reg0_q  & (!\inp_count[6]~49 )) # (!\inp_count[7]~reg0_q  & ((\inp_count[6]~49 ) # (GND)))
// \inp_count[7]~51  = CARRY((!\inp_count[6]~49 ) # (!\inp_count[7]~reg0_q ))

	.dataa(gnd),
	.datab(\inp_count[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[6]~49 ),
	.combout(\inp_count[7]~50_combout ),
	.cout(\inp_count[7]~51 ));
// synopsys translate_off
defparam \inp_count[7]~50 .lut_mask = 16'h3C3F;
defparam \inp_count[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \inp_count[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[7]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[7]~reg0 .is_wysiwyg = "true";
defparam \inp_count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \inp_count[8]~52 (
// Equation(s):
// \inp_count[8]~52_combout  = (\inp_count[8]~reg0_q  & (\inp_count[7]~51  $ (GND))) # (!\inp_count[8]~reg0_q  & (!\inp_count[7]~51  & VCC))
// \inp_count[8]~53  = CARRY((\inp_count[8]~reg0_q  & !\inp_count[7]~51 ))

	.dataa(\inp_count[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[7]~51 ),
	.combout(\inp_count[8]~52_combout ),
	.cout(\inp_count[8]~53 ));
// synopsys translate_off
defparam \inp_count[8]~52 .lut_mask = 16'hA50A;
defparam \inp_count[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \inp_count[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[8]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[8]~reg0 .is_wysiwyg = "true";
defparam \inp_count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \inp_count[9]~54 (
// Equation(s):
// \inp_count[9]~54_combout  = \inp_count[9]~reg0_q  $ (\inp_count[8]~53 )

	.dataa(\inp_count[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inp_count[8]~53 ),
	.combout(\inp_count[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[9]~54 .lut_mask = 16'h5A5A;
defparam \inp_count[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \inp_count[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[9]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[9]~reg0 .is_wysiwyg = "true";
defparam \inp_count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \inp_count[0]~19 (
// Equation(s):
// \inp_count[0]~19_combout  = ((\inp_count[7]~reg0_q ) # (!\inp_count[8]~reg0_q )) # (!\inp_count[9]~reg0_q )

	.dataa(\inp_count[9]~reg0_q ),
	.datab(gnd),
	.datac(\inp_count[8]~reg0_q ),
	.datad(\inp_count[7]~reg0_q ),
	.cin(gnd),
	.combout(\inp_count[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[0]~19 .lut_mask = 16'hFF5F;
defparam \inp_count[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \inp_count[0]~16 (
// Equation(s):
// \inp_count[0]~16_combout  = (\inp_count[4]~reg0_q ) # ((\inp_count[5]~reg0_q ) # ((\inp_count[6]~reg0_q ) # (\inp_count[0]~19_combout )))

	.dataa(\inp_count[4]~reg0_q ),
	.datab(\inp_count[5]~reg0_q ),
	.datac(\inp_count[6]~reg0_q ),
	.datad(\inp_count[0]~19_combout ),
	.cin(gnd),
	.combout(\inp_count[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[0]~16 .lut_mask = 16'hFFFE;
defparam \inp_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \inp_count[0]~13 (
// Equation(s):
// \inp_count[0]~13_combout  = (((\inp_count[0]~16_combout ) # (!\inp_count[2]~reg0_q )) # (!\inp_count[3]~reg0_q )) # (!\inp_count[1]~reg0_q )

	.dataa(\inp_count[1]~reg0_q ),
	.datab(\inp_count[3]~reg0_q ),
	.datac(\inp_count[2]~reg0_q ),
	.datad(\inp_count[0]~16_combout ),
	.cin(gnd),
	.combout(\inp_count[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[0]~13 .lut_mask = 16'hFF7F;
defparam \inp_count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \inp_count[0]~56 (
// Equation(s):
// \inp_count[0]~56_combout  = ((\reset~input_o ) # ((\inp_count[0]~reg0_q  & !\inp_count[0]~13_combout ))) # (!\inp_rdy~input_o )

	.dataa(\inp_count[0]~reg0_q ),
	.datab(\inp_rdy~input_o ),
	.datac(\reset~input_o ),
	.datad(\inp_count[0]~13_combout ),
	.cin(gnd),
	.combout(\inp_count[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[0]~56 .lut_mask = 16'hF3FB;
defparam \inp_count[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \inp_count[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[0]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[0]~reg0 .is_wysiwyg = "true";
defparam \inp_count[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \neuron0_weights|altsyncram_component|auto_generated|rden_a_store (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inp_rdy~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \neuron0_weights|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\inp_rdy~input_o ) # (\neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q )

	.dataa(\inp_rdy~input_o ),
	.datab(gnd),
	.datac(\neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../weight_memories/weights_0.mif";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|ALTSYNCRAM";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 784;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180BF801FF7F7FFF9FF7FBF7F90080411F9FB8080BF7FD7FBFDFB04FE80800FD82001FC017FFFDF4FBFF3DBEDFBFAFDFFBFCFCFCFF00080809F8FB81BF7F7FC00C07FC02FEFDFDFEFF3F85CEDFEE75BADDB6BF91D1F5FDBEA02FC7F3F806047EC1006007CBC9CAE5727B3DEFE84C602500F;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hD3DDEBEE787E7F703FE40A09027FFEFFDFB7DBBBC0DF7100DFB140E48A452F1586E1D03FF7B9DDFD00FF9F703023EBF7FBFCFCBD6F17840C070E0B4CC29188903E2807043F9D2FFFF3F201000180BECF680415EEE372F93FC04FF83A472B8F418080E08839EBFF0040401007EBF9F1FB05007EAEB78007EFFFFF86065361704E270E09C5DFDF500016060480BF3FBFD89C31FCF78000DECEFF37AC312913C52341F8C043F1F701415FFFD807F1F9090C807F7FFFEC0BF2E9E4AD3C20B9607E3B100A043FBF3FE00807057FBE1FF0A0A41C1E0901037F2D85A2C7D01019C861C178E48412FBFEFF5FB027D7DE181B8B4423405813F1C4C6D3A83B90B8F890481F;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0E4AC09F67FBF20703FDFF6482C0A83223F97D79787B0CAAFFF30A1147A3E26854A013FC7E7FA00FD7E418542C09C4403EE7B7B157A6D376C201888C74352B0E873F0F780C0806FE7F0125F310D811CBF8FEB896D98D8F4E14098902C19201140DF3FB8080404007C7F063351103E1307FCBB564A1DE7E6110002FE3F30488FEFE9FE7EC09FFFCFDBB2432A908782B067C3E17BB8EAFE9DD01FB7CE0202827D3DE0182005FD0179BA638338C424250B90C99F8EC820260103F900FF2F5F8FFDF1FD80FF5FEFB7CB9A283006BF6221B1288A2EF90487808F6873FBE6F2FBBDFF7FCFFBF9FEFBFABA00B2C8A81417078D4906D1D8A800170104437F0F5FC3D3E70;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h181C0DF9FE79FA3E2138981E09160F07E0E070643E0307037FDD6FB82BEDEA00807FE00FCFABB1CBFC0E07A18109085E1F0188C57F5FC03BC7F0FEFE3EBFBFFFEFF602037DBD5DFEC0080E01088FC7C27128FC4A000A093FE0C00FE7DBF8FC81FF004FF007DFE3F57AFD5DEF3FF017FF067F419FA0800C1001F9FB7D7FFFEFEBEE0301027F5F4F979BBBE5EAF7BFE01FF0200E00FC7CBF602F87DBF7FAFD017FC06FE017F5FB0380803F5F97B7D5F8F7FDBE3F4FA80FF400FD003F401FD01C00030200C11F9FE7DFF40501017FE0C0500C0009000040E01037F40407FC023EE01FDFF7F9F9037F3FFFC017F00207FF810020701023F20802FF005FE047F81007;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../weight_memories/weights_0.mif";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|ALTSYNCRAM";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 784;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0001FF807F9FDFFFFBFFFCFEFF8060301FF3FA0300FFBF9FEFFFF401FD00807FE0100FF807FFFEFFBFBFCFE7F7FDFCFE7F7FFFCFF7F8020300FFBFA02FE7F3F80301FF407FEFFFFBF9FDFEFFFFFFFFE7F3F9FCFEFF3F9FDFE00BF9FDFF00805FE0080007FCFFFF7F9FEFE7F3F8030100805;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFDFEFFFFFFFFF7F807FF0100401FCFEFF3FBFEFF7F3FDFC00FF402000000406010080405FFFF7FBF801FEFF40601FEFF7FFFFFFFFBFFFE0180404000080004000000C0203FF7F7FBFFFE8000401007FBF80001FF3F9FCFE7F807FC0180C0002010080601017F3F8030080407FFFE7F3FE03017FFFDFC01FFBFFFE0100004010180C060200FFFFC030080C0601FFFFBFE00007FFFA0300FFBFDFCFE00C0603008000200017FBFA0100FF7FC03FFFF00000017FFFFFF007F7FDFCFE7F4000101804000100FF3F9FC0180C03FEFEFF806020180C020301FF3F9FDFEFF8040000800000101007FDFCFF7F005FFFE80C06020180C0401FF7F7FBFCFF7F80602000000;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h2020180FF9FFFF00407FDFE80802010180BFFFCFF7F3FDFEFE7F4000301008060101003FBFDFE807F9FF00808040300803FDFEFEFFFFFFDFE0040400018080201007FBFE0000807FBFF00000040101FF7F9FEFF7F3FFFCFF004000301800000200FF3F8020080001FDFE00C02010080001FFFF7FFF9FDFE80C0000FEFF80003FFFFBF9FC01FF3FBFCFE00C06010080405FCFE7F3FFFCFF7F803FDFE8000601FEFF00003007F405FEFF800060101800000000FFBF8010000C03FE007FFFFFFFFFFFFC01FEFF3FBFEFF8000201FE80C000200003FA0201807FC01FEFFFFBFEFE7FBFFFFFE7F3FBFEFE80C0400010000202000040001018000602007FBFFFCFEFF0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0201007FFFDFDFF7F406010100C0201008040200000040601FE7F7FA00FEFF80401FF803FBFDFE7FFFC020080802000100C0400017FBFE02FE7F3FFFDFFFF7FFFDFF80C07FFFFFF3FA000100C0600018080603010040001FE80403FCFFFFFFA01FE803FA00FF7F3F9FEFFFF3FBFF017F007FF017F8040200807FDFEFEFF3FDFCFE80C0002FE7F3FBFCFF7F7F9FFFE00BFE0200003F9FDFF007FDFCFF7F7FE00FE80FFE00FE7FC060000FFBFFFCFE7F7FFFEFEFF3F800FE00BFA01FE803FA030180C0403017F7FBFFFE0000200FF80002000080C04000000805FF0080BFA00FF00BF9FEFE7F003FDFEFF401FC01007FC02018000400FE80801FD01FF803FF0180;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../weight_memories/weights_1.mif";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated|ALTSYNCRAM";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 784;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF8080200FF7F7FDFF000040000007FFFDFE0000400000100405FFFFFFBFE00FF7FFFFFE00003FDFEFEFEBF3FCFF7F7FE00FF0040001008000201017FC000000003FBFFFDFF3EDF1F77BBDDEFF57A3E7F7FBFEBFDFE00807FFFFFF7F803FFFF7F7FFFD00FFBF7EAF7FB3D9F0F67;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hCBE9F2FC80403FBFE8040000FF0040400FD7EBF1FC020141A04007D3F200FC7E003FF030402401FF80BFFFFFFFFFFE01FDFE00008058482000007EBD3E3F67E406030505C3805007FBFBFFFF7F80402FDFEC0C0D060480E020280BEBF7FC034020A068441E0601003FBFF010000403FE7F0000808050220BFF003FC03048240A07FFFF3E3FAFFFFBFC00000000201FEFF7FE06058180008FFFF015F9FDFE801F9FBFB3D7F8FFFF801FFFF80BFFFEFEFEFFBFFFCFEFE3E5F98341801FB7DFFDF6F4F8FDDFE008080200FE807FBFBFCFEBEFF2F8FA3B7E8FF8783603FA007EFF1F5FA3EA00FF7F80400FF7FFFDFCFD7DBEBEFF377FADF7FE8A033F9FB7E7EDF0F9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h7C7F3FEFF008000000003FBFDFE7EBE7EFF2787CA08048B03607FAF93DFFAFAFE3F80100007FDFF017FFFBFCFD7E7EBF1F3F8BE80C0C0842C01EEF67DFFBFB7E7FC0100004020100807FBFBFD7E7F1F3F7FC41A080D09C29F9EDF6BEBFEFDFF3FC01017F80001FF7FBFBFDFD7EFF3F6F97F80C060F0DC23FCF2FABF1F9FEFF7F401FF003FDFE00803FFF8FBFCFE9F1F9FF7FA0E160B029FAFBFD7E7F2FAFD3F9FCFF80801FE00FFFF3F1F7FB7DDEAF8FCC0611160801C0000FEFE5F4F9FCBEFFDFFFF803FE01007F5EEF3FA7D9EDF87EBFE080D03403FCFEFD7DBF0FAFD3EFFBFFFFFFC01017FFEBEBF4FCFE7F6FCFE805F6FF7F7FFF9F9FC3D3EBFA7D3F5FDF;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hF003FFFFFF7FBEFF0FD7F7FE04FDFCFE5F0F57E7E9F9F97C7DBEBFA7CFF5FD00803FE0001007F9FD0181C0A05FD7EFDDF1F87D7EDF3FC7CBDBEEFB7F7FBFEFF0000201FF7F7F7FE03830200601FFBEDFC0480803F7F97D7E3F2FD80C07FF00FFFFE02007FBFBF7FF8040C06037FBF8040481C11FCFAFDFF5FEFF0080402FFFFFFFFF00007FFFEFEFF3F9F9FD7E7F805027F3FDFBFA7E7F7FEFF7FC0000017FFFC000000405FFFF007FC000100404070500C0BFEFEFFC0000FF803FFFFFF7FBFA00FF003FFFE00FFBFDFE00007FE000000801FFFF7F8040100FFC0201FF8040200007FFFC0200803FDFF00FF803FF017FBFFFEFF007FC0100FFC05FE00007FBFE;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../weight_memories/weights_1.mif";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated|ALTSYNCRAM";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 784;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000105837F9FFFF808080DFD7C7F1F007838040B03FD3EFFE070301402068040BF7FCFF7FC08FF7D7EBF402813E5F4FDFFBEFFEFA7D3F805FD03C1A08038300A05027F810050283FE5F8FBFE3E7FAFDFF3FBFBFA7CFF1F0FFFCFFBF200027F1F7F87F809FCFA7F3EFF606FEBF9FAFD7C3E3FEFB;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h7EFEDFAFC0201BFCF90340007FC0080C0CFEFE7F7F7000280C0F03FF7EA0EFBFD817F900000180FFC81FFFF2FF7EFF205F87D81A0702004180307FF3E5FAFA7C4080105834060A01FCFE3F7F87F01C01FE7C41A0F070100E0A0502FF1FFFF0281C000083C18050281BEFF60182C0E06F9FD81C0C0101C0A0AFC80FEA060083C0C08FB7CFEBFFFDFD3EE0C010381205FD7DFF60E03818000CFEFF41BFEF97C81BF2F9FD3E7F9FE7FC11FEFF837EFF0FEFCFFDF0FE7C7E3F6FB0241004F8FEBF5F7FE7DFE9F90701C0E09FF013E1F8FCFDBF7F3F8FC7FDFEFF0241404FE023E5FFFFFC3FE07FB7C00609F9FFFE1F0FAFD3EDF1FDFF3EBFFFB0141BF6FAFDFF1FDF;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hAFC7EDFDFD828100007827F5F6FE7F7F5FBFEFFBF4020400C0E02F8FFBEFF3F87FFF00E06837FDF000FE7F5FEFD7C7FBFCFF7F7E409020381A0CFBFF7F5F6F87D7E40F0600002010782BFBF1FAFFBE9F3FBFC01C080403401F1F87D7EDF1F9FCBE409047D01000FA7F3F1F1F8FE7F5FBF87C80400070200DF7FDFE7E1F8FEFCBF60DFC017EFF10781BE1FDFA7CFFDFCFB7DFEC040501C1BF6FD7E7FDFFFD7DFEDFAF800C13F204FCFFDFAF97C3FBF4FBFC80A00040081C07057DBF5FAF87F3EFF4F97E40DF201027FFF9FEFDBF5FEF9FF3F403000281BFAFB7EFF1F7FD7E3F3FBF87D7F20803FFBE1F4F97F3E9F9FD7E015FEF97DFEDFDFEFD3E3F8FD7CBE5F3;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hF8823F1F7FE7DFE5FFFCFF7FC0AFBFC3E1F9FEFF7FBF8FE7DFF9FAFDFEFE1FE03837F00E02837E9FA030181406F8FDBFBFBFAFC3EBF5FAFF3FBF8F8FEFE9F8FC8340401FF7CFF5F70100C080C02FE3EBF40781007FAF97E3E7F9FD8301FF9037DFE00E03FCBF1F3FE010100007FDBF00E0782003F9F87C7F5F6FE8181606FBFFFFBFD0382BFBFEFB7D3E9F4FDFF3F60601FE3E7FEFF7C3EFF5FAFE40A09037EFE60C0002C0BF7F8813EC0F020301607010340FF7F87EC1C09FB013E7F7FA7FBF004FA83BF3FE04FFBFBF70282FF409000081BF0FD7D0000F047D41007FD0301A0B01FEBE4050601FE5F100FD801F2047FFF7FFF8013F80F017EC1BF300803E1F;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron2_weights|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../weight_memories/weights_2.mif";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated|ALTSYNCRAM";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 784;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFC0000FFFFC0000007FFFE00FF80001FFFFFFFFFFF007FC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFDFEFEFFBFDFFFFFFBFBFCFDFF3F7FBFEFFBFFFF000000000FF80000020000402000000803FF000080000FEF;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hF3FBFDFDFEFF9FEFF003FE00FFFFC020201010080402813FFFFFF7FFFC0100FFC020100803FFFFFFFFC01FF007FC00020201408030180C01FFFF7FBFE010080808040200C0202008000000FF8000203038100601028100601FF00002000080407FF0100C04020080000000000404050201008030180BFE010080002030281006040300C0804000000000FF8080A05028140601FF8040603010080A03018140803030080604FFFFFFE00FF8000E0A0300805FF008040602FF80808050101002010300C0C0600FFC01FF00008160800808040000007FE000080008050281004010080C0A050180000000001414080180807FE000000602FF8080A040100805FE00;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0140804017FFFE000000C0E06FFFF3FBFCFFFF7FBFF0000407FF0000000000080C0201007FFFFFF0000C0A04007FBFDFFFF7FFF9FEFF00407FF00003FDFEFFFEFF1FCFF7FC00000080C0A03FFFFBFFFEFF7F7FDFCFDFFC03FF007FBF7FAFAFCFEBFBFF7FC01FF000040601FE7FBFFFF00FF7F7FBFCFE7F1F7FBFDBEFF8F97CFF3FCFF7FC0000007FC01FFFEFFFFFFE00FFBF7FDFD7DFE7F5FB7D7F1F9FD7F7FDFEFF80001FF007FFFFFCFF7FFFFFFFF8000400FFFFFF9FEFFFFBFDFFFF80C040000003FE0000003FDFAFEFFFFDFFFF80400020180C02000000C05FFFF80006020000001FF007FFFBFBFF7FFFE0000FF7FFFF00007FFFF0080C00010080404030;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000001FFFFFFFFDFBFC803FFFDFF7FBF800FF00005FF00FFC00010000C040300003FFFFFFFFFFDFCFD7F7FDFEFF0000001008040200000080401010080201007FFFE00007FFFFFDFE7F7FE00FF80806040100406030180C04030080401FF000000000FF80001FEFE7EFF9FDFF7FC02010080C0605020100A010080001FF00003FFFFFF803FFFFFF7FBFDFDFF7F80203018100C0502810080100003FE00FF803FE00FF803FE00FF803FFFFFF7FC00010080400000000001FFFF8000000FF803FE0000003FFFFFF803FFFFFF803FE000000001FF007FC0000FFFFC01FF007FFFFFFFF803FE00007FC0000000000000007FFFFFFFF80001FFFF803FFFF000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron2_weights|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../weight_memories/weights_2.mif";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated|ALTSYNCRAM";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 9;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 784;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 9;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F07FFBE3F1F81C7008F7F9FC020F803FFFF8E3FA071BFF7F7C4FF70479FA1F0207A07E27F7EFC2E1F27FBCDE0F0F8DCAFEFFF91C2E173B91C1FDFE7FBC2E00EC7E04FFFDBF9F8FEF678BD4F877F9BF8E6F078DCCFEF57D1D3E471806010401F88361C8F004001389C50211978014191B83FB;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h5F2E67BBD7FBFBF778E3FE10EB8FF7198C454311E8280210EC7F3D3D4ED0983FDE028D80404E67AB83C61DFE407F9180B0682A0E0B42A1D04757D5ECF68700E011C83830131587C243D1C8E3FC33110A87630070FC64090B0FFCA2F15850401A107A86019048F004081D0E8763A190F8062D1F0847E35EA8E81E1C1004C6437180D02E130B8607A3A0000FF63C160484203088BBF007118347C25028FC42311F810502C0B86F8BC9FD0E3EA270B0803E160D7C4523508877EE260585C26260D87C4A3F0B88C13F90171000221982C183004044382FE08D4420C1E8406600050B45C26050DC263B048FC7E3212848122013F3478311E83B8607040C4241013F14;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h4A0B190502BCBE28080E3D0C893E1E3F8F53C9F2F9FA45A2309FD43203158D0222C1F81809C0FBF087238170847FECE779B93CBE171FBA15137444232EA7ABD9C6F5F2FF1C5020107A3A1902FBDE0F7793D7CFE879FFDC904F1437E7E6FABE5C9F071383C803F0C100A1681BEBD3F5FF041C8EAF93C1D9E778F9DD6F5F97D7FFF9F378DC21C8FC73C70DF7FEBEAE679841F6FF7B7EBDAF2F67C5CDE375FEDCEEBF7FF63D1D7F801F3EB793B9DEE3FDFDE331C0A3D5C9E0FFF91D1E07CFFE021989C7C08E28FC062CE174FEDFEE17C7B820010747E2C048AC4C010EF9FD02B0D0840C071E71805EAF778FD1D5F307C03DDF07BC5616F271C34391D0444A3C0A86;
defparam \neuron2_weights|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h07037007E787FAE6F1BC01BE577F87E4E20D3801412F040FDD078486C12090480808FBFFBF1F5F475FB3C4E7FC3F4121C89042070A88812061408010061507877F9E38FC11C1F5717B1D8F407B8E38018A40A1D0C0A4662A1A82C380B13F307A3C01027FA011F773C1DEFDF7F95EF0A8301A2B1688C320F080DC621E07FF8123CE0F238E3FE27BFE7C0F6793E9C0018442A3A060FC30030A81C1C0FFF0EF9002E081FF606FC0DFFE3CE07EFF1C2000EC00391E81C74051B70FF23C0400FF602FC8E80C3CE1F17F83BFCFEBF805E38E46C381DF0073FB020E791C600FEC71FEFDFFBF802FC0007DFD1C80010081D82005C8E47FB80380070F8204E37047C07018;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron3_weights|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../weight_memories/weights_3.mif";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated|ALTSYNCRAM";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 784;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE00000000000FFFFFFE00FF803FFFFFFFFC01FFFFFFC01FF007FFFFFF007FC0000FFFFC0000007FC00000000001FFFF80000000000001FFFFFFC0000FFFFC01FFFFFFFFFFF00000000000004020201008040100800000000000000000003FFFFFF80001FFFFFFC0000000040200008;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h04000100804000000003FE00FF803FFFFFFFFFFFFF0000401FFFFFFC01FF0000000000000402010000001FFFF803FFFFFFFFFFE00000000000007FFFFFF0000001FF00000000000003FFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFE000000000010000001FFFFFFFFFFFFF8000000000000000FF803FFFEFFFFC000000004020100FFFFE00007FFFFFF000000200000000200007FFFFFFFF7FFFFFF0000002010080001FFFFFFFFFFF000040200000000001007FBFDFEFF7FBFDFFFF800000100803FE0000003FFFF008040000008000000FF7FBFFFEFF7F7FDFFFFFFC000100003FE00FFFFFFE0000804000000803FFFEFF8000200FFFFFFFFEFF;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFC000000000000000003FE00000000000007FFFFFF000000000FFFFFFFFEFF7FFFFFF0000001FF007FFFFFFFFFFBFFFFFF8000000000000000FFFFFFFFFFF7FBFFFF007FC0000007FFFFFFFFFFBFDFEFF8000000FF8000200FFFFFFFFFFF7FBFFFF0000000000000001FFFFFFBFDFFFF8000000000040000FF803FFFEFF7FBFDFF0000001FFFFFFC01FFFFFFFFE010000001FF0000001FFFFFFBFDFEFF7FBFE00007FFFFFFFF803FFFFFF80000010000000000000001FEFEFFBFDFFFFFFC0000007FC0000FF803FFFFFF800000100000000100803FFFFFF7FC00000000000010000001FF00003FFFEFF000000000004000000000000000003FFFF0000000010;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h07FFFE00FF803FFFFFFFFFFE000000000000000400000000000000000002010000001FFFFFFFFFFFFFFFC0000FF8000000000000200000040200000040200007FFFE00FF80001FFFFFFFFFFF00003FE01000000000000000000008040200007FFFE00007FC01FFFFFFFFFFF000040001008040201008040201000000000FF803FE0000003FE00FFFFC00000000002010080400010000000000000001FFFF8000000007FC01FFFFFFFFE00FFFFC0000FF803FFFF007FC01FF007FFFE00007FC01FFFF803FE00007FFFFFFFFFFC0000FFFFFFFFF007FFFE00FF8000000FFFFFFFFFFFFFC01FF007FFFFFF0000001FF000000000FF803FE00000000000007FC0000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron3_weights|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../weight_memories/weights_3.mif";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated|ALTSYNCRAM";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 784;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FCFDE0EFB01BEDFCFDFFFFFF6F3F6BCFE7F2FCFD5FDF8FC7F1EFFD02C0A07FA7FFEC0E04F97ADD4CC58E8D5A964529D55B2DD325A2E3773F9F50180400020882411F7FFFB773A7B254A854ACB60AD530BA6631578D1763E5F00001011F6FC0300E0102848341F0FFA79DECE576369AE147;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h9BFDDEF2793D1EE070301A0EFAFC3DFF5E9FB4966D2F180482FF0FA7A9D102003D9DCEE753ADFAF80280DFDF9843F3FDFB804DE303801819DCE4707A7AFE971B1599CB69B6DD4F97CBF7F3F982FEBDDF0F64260EF176001CCFEF0F27ADE3E3F3F94995AB99C4FB00021FF0584FB3CFD1E63C9BEC4748200AFBF329F83C9CDE5924A06434DC0EF7E7EFF0090079FA3BF52B7DA6C96E369FE130DF6F4BC2CE67F75D575BB9D6F3798140DFDFEF8B97C853BB402E0763506E3629D3669E4E342A2D01F63A9BEE17A80E04037C37BABD66F83412E5170FCAA5DC251219E7FA4927D33F8F85B0DF7E80FFAFBF4F6B94DB790605E181992EDF84A383016F4FD4DAB949;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h8C7F5BAE87C001F2080234F64EE0D3C5CE330F57B054402B6858599BD4A9B4D9CCCA63017F001F501767A7B1F090C766563A41E8BC2E7CB289065A64F68957AC59283F879FEDFCFE02FDFB9F092526A32D9E90C7447F2328D89EB1D66AF50AF4AFD9E9753E9F000793C1D7CC834AE350FFC028B6384B3B16E85B910AC5508F7DF89DE783E5F502827896BA6E7F6BA8FB7A088A322231F4CF38AD55A550E8779BA2E577C1207FDF432769A9F3BCDCA0F01825E2DE1DAD46B0588C73FBF2ECF95D4E27A7E804FFF7B5781F8F9BF402FE03B89E69E31B4BBBF3EDFC1DAF175BF5D6EA7EBE1F1007D0220B21FC3C5D8E478B2936A84E3017EE36E803CDFE05089FE0;
defparam \neuron3_weights|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h102FDA04FB8881A3D55927DBC2E3683312E9A4EAC92ED46EBE9F2110989428017DBF1FDF9867EA5967A07E1D4EBD9B25629D562C59ECA708180E090E88818FC7D7FFFAFBFF3D839539EC7E231F053F604EF782FDBEDA6E3F1E4030282804057EC13F0F97AC002B2C954DA59157135186A15A2E15CAB5630DB8F77701406FB818060EFA7D0120C0581C1DF6F066B2566A64D2252EAF5D331A8F576BE1FDF881015F8FE7DC1C0B0380FE7ECFDFA789B2DEF135B73D86DFB5C3ED017EA10057EC15F506FC3F7FEFD7F7FA07F8817C9D6EFFF7ABD3EF7C7CBF8FA81BF00EFCFD423F505FC415FDFD04417FD087E821F103003D9FEF88380606FB7BBE9F40101FF408;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron4_weights|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../weight_memories/weights_4.mif";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated|ALTSYNCRAM";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 784;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFE00FF801FFFFFFFFDFFFF7FFFFFFFF7FBFDFEFF7FBFDFEFF7FC0201007FBFFFF00803FDFEFF7FBFFFFFFFFFFDFEFFFFFFFFEFFFFBFFFEFF8000001000040001FF7FFFDFFFFFFBFFFEFFFFBFFFFFF7FFFDFFFF7FBFDFEFF8000201FFFF8000100800020000007FDFFFF7FFFFFFFF007;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFEFF7FFFDFFFF000020000FFBFDFEFF7FFFE01000040001007FFFFFFFF00003FEFFFFBFFFEFF7FC0200FF7FC03FFFFFFC0001000040001FFFFBFDFFFF7FBFDFEFFFFBFDFEFF7FBFDFFFF7FC01FFFF7FFFE00007FFFE00FFFFFFDFFFF7FBFFFEFF7FFFFFEFF7FC0201FF80401FFFF7FFFDFFFF7FFFC0100FFBFDFEFF7FFFFFFFF7FBFDFEFFFFBFFFEFF80003FFFFFFBFFFFFFFFBFFFEFF80403FFFF7FFFFFEFF7FBFFFEFFFFFFC0100FFFFDFFFF7FBFDFE007FFFFFF008040201007FFFE0000803FDFEFFFFFFE0000803FDFFFFFFBFE0000FFC0200008040001007FFFC0100003FFFEFF7FFFE00FF7FBFFFFFFFFBFC01008000000008040000007FBFC010080;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h001FEFF7FBFC01FF00403FEFFFFC03FFFF80402010000003FF00004000100004000000007FE00FF003FFFFFF7F8020000004020000803FDFE000000000000040200007FBFFFEFFFFC01FFFF7F8020100800000100007FFFF008000201000000001FF7FFFFFEFF803FDFFFF7FC000100807FC0000007FDFE0000400010080001FEFFFFBFDFFFF00401FEFFFFBFDFFFFFFFFE0100003FFFE0000000000080003FEFFFFFFC00007FFFDFFFF7FBFDFEFF0040201FFFFBFFFF008000001FFFFBFFFEFFFFFFDFE00FFBFDFFFF7FFFDFE00FFC01FFFFFFFFFFFFF7FFFDFEFFFFFFFFEFFFFBFFFFFF803FE0100007FDFEFFFFFFFFFFF7FFFFFFFF7FFFE01FFFFC0200FF0;
defparam \neuron4_weights|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0003FF00FFC02000000403FFFFFFBFFFFFF7FFFDFEFF7FFFFFEFF800020100007FDFFFFFFC01FF0000403FEFF7FBFFFEFF7FBFDFFFFFFBFE0000804000100FFBFFFEFF7FBFDFF0000002000080403FE007FFFDFEFF7FBFFFFFF804000000803FC00FF7FBFC0000004000000803FDFFFF7FBFDFEFFFFBFFFFFFFFFFC0000FFC0200007FBFE00008040201FFFFBFDFEFFFFFFFFEFFFFFFFFFFFFFBFDFEFFFFC0001FFFFFFE010000401FFFFFFFFFFEFFFFBFFFFFF7FFFDFEFFFFC03FF00807FC00FF007FDFFFFFFBFFFE007F801FEFF7FFFDFEFF7FFFDFEFF7FC01FE007FBFE00FF803FC01FFFF80200FF003FE00FF80003FFFF7FC000000FFBFDFFFF00001FE00;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron5_weights|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../weight_memories/weights_5.mif";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated|ALTSYNCRAM";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 784;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080C000300003FA03FEFFFFE01FF7EC01FC0280FFA00007F401FE017F4020400800020201FFC01FFFF7E7F001027EBFE0A047EBF3FAFE7F401FDFE8000803027F40407040441801058283620110303C1A0E8481FFCFE80004010180FF803FEFFFF60204040080401850220A0E07C4C190B8;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h644C0D017F40600FF7FFFDFC00814080706018020EFDFABF60C0101FEA110707C1A10F6FF0120F000040204FE8080C060A0501A0D08838080E010503A1605FE80E07FFFBBFC1501FF3FA020100C120B0F0A84E15007F40A0306840180E0B0181E1B0B840201701FF403FB007F406090D0B40FFC06830260CFF7F41801088043620FE86846120501BF7FF007EFF2140C03814140182FF3F6027F01A030400C10240C0B8402100807F9FC007E7EE120B8300C10057E821FE0100BEBE6F8FA3D9FA0D8F04018FEFFBFC0101FE7E20707FF8080F018641C06FA74B9BC2EEF5FB3D4F40942201027F00804FFFE3E405058440607007CBD7E0F876BE7FBF4FBBABDEE6;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFABDBF4FFFF3FFFDFFFFBE80002FD7F5F0FD043C9E8EF77BF20C0203C2BFCF57AFD5FFFF008080200FEFD9E4F4FF3E7F6F17ABBDE0F77DC0808018942809FEFEFFA02FFFF005FFFF7FBDFC3D9733BDF6FDFBFC5C7EFFEC3A2E108640C030A808200601FFFFE03FF02401BACF64347D0EAF6FA3D5FBFEC4C1D0D067F6000887C05FFFF7F80402FF04C9C32FE71F83B9E7FB7C5ECF681C661C0804C1C180906BF9F8F780BF600008990E9823833FBE6ECF4B93DEF70202E271188C521D0AFF7DFEBF87F803FEFF068F094268784603FAFE7CDCEE478FF215168400E12007DFC3D7F87F3FBFB0005CAE7823044341F04FF3F7F7F57B7E0000A824120CF77CBBBC8F;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hA003FDFF010549256178501E0F04FFC1207F583BEA080905C0C1B037D7C3DAF97FC0601028405E4716853FE150B827F7F7FE83BF803008000606FF7A7D9E8FC7F3FFFDFF0142A2A1208014190104C2806F67D7FBFB0582803F4F4F8BC9F3FE8080802008040E1D0D8342DF608088320D0EFFFDC00027C7CBE0F67CBE7FE007FBF80400FF809FE0003832140B0401BFFFE7DFDFF9F97EFEDF8FFFF7F2020000C01FB007F40003FE7EFF7FCFF00C0201FDFCFE9F7FB7F801FD00804020401008040301FF3FFFE0100401FD0100409FEFFFFFF801FE80001FF01013FDFFFF80FFC00020040203FE01009FDFF00BFC010100805FD027FFFDFFFFFFBFC040101003FE;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron5_weights|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../weight_memories/weights_5.mif";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated|ALTSYNCRAM";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 784;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00018040A0403FE80FFDFDFFC0FFDFD017FE0701FF40002FC01BF004FE0140400038040207FE817F5FFFF7F00A00FEFE80E06FEFFBFFFFFC01BF1FE030000805FF81400010181808070281C060101810060502817FFF9038040205027E40FFFFDFFC02070181402050101008030100C0006;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h008000806FE81C03F8FFFEBF0070300402040200005FBFF7F80E00037EC0003028180DFBFC8180E010301C09F9018140401038140802028180403038180200FF01005FEFC7EC0605FFFFC06030001C0600000180401FD81004020381404060280C0404008040800FD003F400FE8080A020381FFE000280401FCFE01000050080407FA0080C0A04017E7FA01FFFEC0606028000002027F3F204FE0100600018100606010100A02037F3F006FDFEC0E01018080802FF007FA0501FF7F9FBFF7F7F007020040DFEFF7FC0404FF7F80C03FD8040A02018180FFAFD7E7F7F8FF7EBF9FD0380C0C05FD00407FAFF7F40E01000080C05FE7F7F3F8FD7EFF9FEFFFE3F7F;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hCFE7FFF7F8FD7EBFFFFFFFF40003FD7EFF9FF007FBFFFDFDFEC0E0602803F7F8FD7E7FDFB0101C0C01FF7E7F1FEFD7E3F9FAFFFF7F3FDFD00C0003028180FFFFEFE40FFFFE00FF7FBFF7FFF9F9FDFE3F3F9FEFE3FBFDFF8080003020080C04020040A01FC7FC07FA01807FFFEFCFE3FFFFFCFE7F9FFFD018020601FE00E070001FFDFEFC01003FF038180FFDFEFF3F7FAFD7F7F7FF038000A04018140A0701FFFF7FE037E80001000140C0001FF3FBFCFDFE3F5FC010100007018080007FC7E3FBFCFC01FFFFE008000406030040FF9FFFFFFFFDFFFFC0802030040E04FDFFFF7FBFEFE3FE020381C04040201C0601FC7FBF1FFFDFE80602008080FFDFFFFFF3;
defparam \neuron5_weights|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hF800FFFF007010180C03008100A05FF0140FFE03FE80405028180C02FEFE3F1FEFD00802010180C0E0500FFC080601FEFFBFF00FFC02000301409FCFD7FBF5F9FC7EFF5F80081004000000C0A020280409FFFD7EBFE030101BF3FAFFFE7F7FE0180808000300400040080FFC06000000A03FF7E40203FCFEBFBFBFC7F7F003FE7E00200FD80BF2040100C0C0201803FFF8FEFF3FFF9FCFE7F1F9FE7E80C010001FFE00FD00807FCFC7EFF5FA0000C09F8FCFE7F7F8FC81BFC060300C0801018040C06FC7F3F40503013FE070201BFFFEFDFE809FC0281FFA0003FFBFBFF037E002020181405FE03807FBF803FE4000603817F607FDFFFF7FFFE7F402030001BF;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron6_weights|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../weight_memories/weights_6.mif";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated|ALTSYNCRAM";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 784;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC01FF00003FE00007FC01FFFF7FC0000007FBFFFF007FFFE0000FFFFFFFFF807FFFF00FFC0000FFFFC0000FF7FFFE00FF7FFFFFEFF7F80200FFFFFFE0000003FFFFFFFFFFFFEFF7FBFBFEFEFF3F9FEFF7FFFDFFFF00001FF007FFFFFFFF80001FFFFFFFFDFDFEFF7F7FAFC7DBEBF6FB7;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hE3F5FCFEFF8000000003FFFFFF8000000FFFFFFDFFFFFFBF9FCFEFFFFBFBFB7D3EDF7FCFF7FFFEFF0000000FF80401FEFEFF3FDFEFF8000203038080A0800817FFFCFBFDBF9FD007FFFC00007FFFDFDFEFFFFA01018241206048382011050200C04FEFD7F3FCFFFFC0001007FFFFFDFFFF800030101C040505844120E048300E00017EBEFFAFE80001FFFF7FBF9FFFF80806020180C0A07040240E11090340E00017F7F1FAFEFFC0000007FBFFFE008000201000200E06008081011048200E06037FFEFF8FE803FFFEFFFF7FBFF0080802010281005FDFF81008050884414090380BF9F5FE0000000FF7F7FA0100803FE000200FF5FE01014020109030120804;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h82001F7FF0000000FF7F3FC030300C0803FFFF7FBFF018180405058240A070301C01F7FF003FE00FFFEFF806068240A00FF7EFF00301FFBFC05060200E050181805FAFF003FFFF007EFF60A0983009FE007EBF20100FE800050181806020102407FDFE8000000FFFF3F6070882007FCFB7E7F9FDFAFDC08060380008040301003FDFFFFC03FFFFFEBF1FD037FBFDFBFD7DBEBF6F7FE40603FF000080101FFBFDFEFFFFC0000FFFFBEDF8FDFDBEDF7F97CBE1F1F87DFFBF8FE7F7F80100FEBF7FFFE80003FEFF7EFF3F6FB7CBEDF5F87B3D5EFF9FDFEBF9FDFE3F3FEFF7EBF7FFFF7FC0001FFFF7F7F7FAFD7EDF3F7FBBE7F3FA7DBF5F9FD7E3FBFCFD7E7FBFEF;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hF003FE0000FFFFBFFFDFE3F3F7FA7DBEFF5FCFEBEDFBFEFE7F5FCFEFEFFA00FFFFFFFFF000000001007FFFDFCFDFE3F5F9FE7E7EFF9FC7E3F7FEFEFEFFDFFFF7FC00000080400010301008040280FFFFAFD7F3F1F9FB0000001FFFFBF9FF007FC0000FF807FC01030200E05010040601FDFF7F9FCFE80402020080403FF00FFFFE0100007FE02030100A02038180403028180E050401C0A04018080200FF803FE00FF803FFFF0080C0A05030140C060282412090401C0A0401003FE00FF803FE00FFFFC03FFFF80400000080003FF007FC020300804000200007FE00FFFF8000000FFFFE00007FC0000FFFFC000100FFC0000FFFF801FE00003FFFF008000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron6_weights|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../weight_memories/weights_6.mif";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated|ALTSYNCRAM";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 9;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 784;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 9;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000079FCA1CF001811EA06877E40DFA7F7F00C0103FFDFEF3877F3E102003CDF7FE7F80BFDFA83BFA02057F7C2000BF97C3EC0E787C1F9FEFD3EA150BFDFC7E70C07437FAF7FC3DDE7F778BEBEFFE7FBF9F2F1793E3E6F67C82C11F6867F9FCFBFA43E0AFA7AFE7E8FBFEBC3F7F7FBFF7E5FB7C;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h7E7EBF1FDFDA1F018543DE1F0F9800150A7D7DBFDF7F93F9E4F379FC5FFF5F83F1E4F2FC7F1FFF8FC434070E7FC000EF67BBEBF5F6FC038120C00838090101023ECF37BBE1FBF7063FFE40000FF3F7F07EFEDF2070741A010B848380D07010381A0EF97FFFAF1FFBF61C04023EBF7F97D7FA1B018040E120C82C3E130006C22180D857F1F6F87880200FFFE3F5F2FF790301208034321D0E054160A0007C1E060B81FFDE8F5F9BF6000307FFFE7F281C361709818100D078240A010581C060D0300BF1EFF87FC3BFCFBF93F9E8F406C0416048583419FC7DC1E010A808120E068602FEEFD7E8381F0CFE3EFE40D0302BF80C03423F5FB0542E140B03C0E03058;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h543E04F0FE0041F0FF93EBF4048542C050CFF7C5E5F00641A090B0702A130B0441800F4FAC37E5027EBEDEB0685C0817037A3FDEF03063D7FF0F0281002050743A1FF5FF00DE8FE81FD9E40F8142C11FB03FF3FA0C83BE60E0205C02150D0042E19F37F8200004FAFFDEA0F0643017FF7AFCBF6F9F93D40D078503A140B0183A1EF37EBF004FE7EFF9E4F403FD9F1F9FEFF5EEF9FF7F01C05FC8341A0E82BD3E4FCFFFDA070EFF3EDF6F2FC3F7E7FBFD3D7F0FB7E3E1E2F578BD7ED0785BC5FBF2FB41804F17EBF1E1FB7BFEBE4F27AFD5FEF2FB3D3F7F4FEFF1FBFCF8FF7EDF2FD3D2070C7E7E3E2FA7FFCBEEF37DBEDE6F7FF7F5F6F2FE3FDE7F679BC1F0FA;
defparam \neuron6_weights|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFE80FE00487BD7E7FBF9BF3EDF7FABDBEBFB7D7C5F1F079FEBE6F47FBC3FB02FA3CBF9FE858260E0F013E3E2FE79BCDFFFE7B3D9E7FEFE3D7FAF77C7E5E2F4F8FD005048780C1B0805812040F0742FE7F47EFCDEFF9F941C1009F8FD1E2F4007C0030378C2FE10C00026070F86C221900FEFCBEFF4FA80E0D078000201F387FFFE70E80C05FA0E870041F0907C2618068300A12060243E140B00C0201047F80FE8027A03BE1F485C081A0C0200203008742E120A070001A0F01435E804F8C0BE2027F7D000FEFA4101A018200C01FE06FFA1A0E80810000E05C37E401FA3C61A0001FD1FD0107BFA0700FFBFA0100807D01E0C79BD203FE00809F8F185C0E1D0;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron7_weights|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../weight_memories/weights_7.mif";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated|ALTSYNCRAM";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 784;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000000003FFFF007FFFE000000001FFFFFFC01FFFF803FE00008040402010080400000040200FFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFF000040201008040202018080402008000000007FFFFFFFF803FFFFFF7FBFDFEFF7F801FF000000000000;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h000001010080400007FFFE000000001FFFF7F7FBFCFEFFBFDFF007FFFDFDFF7FFFDFF0100401FFFFFFFFE00FFFFC01FFFF7F7F9FCFEFF7FBFFFFFFFFBFFFF7FFFDFF007FFFFFEFFFFFFE0000003FFFFFF7F3F9FCFE7F3FBFFFF7FBFDFFFF7FBFBFDFE7F7FBFEFFFFFFFFF00003FFFFFF7F3F7FBFEFF3FBFDFF003FFFFFF7F7FBFDFE7F3FBFEFF8000000FFFFFFFFFFEFF7F9FDFF7F7FBFDFF003FFFFFF7F3FBFDFE7F7FBFFFF803FE00007FFFFFFFF7FBFDFFFFFFFFFFEFF80001FFFF7F7FBFDFEFF7FDFFFFFFFFFFFFF803FE00FFFFC000000003FFFF000000000FEFF3FDFEFF7FBFE00FFFFFFFFFFFFFFFFFFFF8000201008040400007F7FDFDFD7F3FDFF00;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h7FFFC00007FC01FFFF803FFFF0080804030100C09FF007F7FBFBFDFF7FBFDFF7FFFE0000003FE00007FFFE000080402020200C0200FFFFBF7F8FDFFBFDFFFFFFC0000008000000FF8000000FF8000001FF8000001007FBF1F8FEFFFFFFF00004000101000000000003FFFFFF0000000FF8080603017FFF5FBFFFFFFE02008000002018040000FFFFFFFFFFF80404020080C04030180801FF0080401FF000000203010040000FFFFFFFFEFF80404030100804040180803FFFF80001FF000000402010040000007FFFFFFFF80402010100806020180C020200FFC0000000040202010000000FFFFFFFFF0000000010080802020100400020100002020180804010;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h08000000007FFFFFFFF8000001008080401007FC02010100802010100402000080001FFFFFFFFFFFFF7FFFFFFFF7FC01FFFFFFFFE01008040201008040000000000000007FC01FFFFFFBFDFDFE7F3F9FDFEFF7FDFEFF7FC000000000000000000000000003FE00FF803FFFFFF7FBFDFDFF7F7FDFEFF7FBFFFFFF8000000007FFFE00FF80001FFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007FC000000003FE00007FC01FFFF8000000007FFFFFFFFFFC01FFFF803FE00000000000007FC0000FF80001FF000000000FFFFFFFFFFF8000000FFFFFFE000000001FF0000001FF007FFFE00007FFFE000000001FFFF8000000FF80001FF007FC01FF;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron7_weights|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../weight_memories/weights_7.mif";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated|ALTSYNCRAM";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 784;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E3D9E706033D818F2053D810F07700008EE0600FEBF004FE614FA793E9EFFBFAFF00FFFF6017ECF07D399BCC85933190D0643B9F4EFFAFBFE7F180FF9F40D85FC7EF07FCFE61F2012180C87417389B8FA7726928A45C2A19C0C7CFC61FF9843F7D3E1F0F868BB5BEC297B8C30140DC821;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h40603C7A2A1B974E279C3FE0FC7D3E1F709F8CB68353A7CB70F762FEFEEF2BF6C66A79C361417F01F7FF7FC1186C19B3FD88CCFBFD781FE7DB27AED3E934B82F0FE34608EAFAFEBFAC07E8FE0636F77F19BC8E7BE3FBFFF8FF3FACE78BE1EBCCE0B77B0FBF87D1FFC2E1312773B79735BDD7E7303F9FCF4F25D70461FB3A4FD6438BA2FDF2FC9FD001E00183F67CB57B0FE61F1392C47EFE9D72FE33CFAED961FF797C6F2FD5803D6100478F0FB3398DECE17E9F2E7F7FF3DC098D391C5E565F178CF6737DD83C1E27F9FB28FD4F9DBEF998AC3033E97C81018978959CDAEB73FD9E5788E5F9FEE0B0DF6F0773D9B2170C83E4539098201CDBF672588C5E43E0;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h55DEF680001FE81BFB803B73B8A4F178A0B46F3119B305DF1ED7DDEAFC71F8BC2E0F84FE05037F4FE7CFE774943523920F26B3F9F049BBF16E795FFE46E75FE5F11B004070100011F40487C479E3E8C41BFF2588C9A06F76FF27DBC1FB3007C081D808063F02008040AF9BFBDC2E8CC4BEA021FC2C49FA66BF3E5D7E246421230401403039F4FB91C8EFBC1CB07030F4622813C0A062B0E74A332514BBC371B074FC00021E8FDFEF4E0B91B7138787A1A2B8F06807050CF55D7218B3682E0B878E6773C01C0211C56BBBFAA138543A730698C264F05004381ADA8B04C330C81CF27F029F4119DD37BFB61F0F828401E370ACE2591889C00151A040642A061D80;
defparam \neuron7_weights|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0013E0181002CB71B998B0E1F402103082C5242FC1A4BE10000B8146F3B1BC0407001E7FB83CFE6F53F9FEE6F67EACF86F958FC8EE40E6B03018D268351C4F67C04818F001C780FC5EAC9EAB47EEE36AF2FB0D270755F0C81D8FC69361E0EE013D818F80404614DBFD02673119BCD70B97CDD66FB4593C962FEFF53E80C0C03FE620F5873E81F2581C19B7E183F6F9BC7DAF77BFDDFEFE7DFE9F63E1F0F67EC09F8FE043D7DCF67FFD9D7EBF63C9E4EA77FC7F30382FF00F118902FF4F6043D1F8FA03FC9E001823E00B12063B9E4FBFDC1E0F11FB041F00DFFFF608FA02019F7F87D008071002FCFECF87DC0618FC060200B0B843F9DCFB80010030C07C39EB;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron8_weights|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../weight_memories/weights_8.mif";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated|ALTSYNCRAM";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 784;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00003FE00FF803FE00FFFFC0000FF80001FFFF803FE00FFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFF00003FFFF007FFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFF007FFFE00FF803FFFFFFFFFFE00000000000000000000000;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h000000FFFFFFFFFFFFFC01FFFFFFFFFFF007FC0000000000000000000000007FC0000FFFFFFFFF007FFFFFF0000001FFFF80001FFFF803FFFF00000000000003FFFF00003FFFFFFFFC01FFFF803FFFFFF8000000FFFFFFFFFFFFFC01FFFFFFC000000003FFFFFFFFC0000007FFFFFF000000000007FFFFFF007FC0000FF803FE0000003FFFFFFFFC01FF00003FFFF00003FE000000001FFFFFFFFE00FF8000000FF80001FFFF803FE00007FFFFFF00003FE00FFFFFFFFFFFFFC000000000000000003FFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFE00FF8000000000000000007FFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFE00000000000000000000FF;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFF00003FE00FF803FFFFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFF000000000007FC000000003FE00007FFFE00000000000007FC01FF007FC01FF00003FE00000000000000000000007FC01FF000000000FFFFC00000000000000000001FFFF8000000000000000FFFFFFFFF000040000000000000000000000FF80001FFFFFFFFE0000000000000003FFFFFF8000000000000000000000000FFFFFFE00000000000000000000007FC01FFFFFFC0000000000000000000000FFFFC01FF00000000000000000000003FE00FFFFC00000000000000000001FF0;
defparam \neuron8_weights|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0003FE000000000000000001FF00003FE00007FFFFFFFF8000000007FFFFFF0000001FFFF8000000007FFFE00007FC0000000000000007FC0000FFFFFFFFFFFFFC0000FF8000000FFFFC0000007FC0000000000000007FC01FFFFFFFFFFFFF803FE00FF8000000FFFFC0000000000000000000000000000000FFFFFFE0000003FE00FF803FE000000001FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FE000000001FFFF803FFFFFF803FFFF00003FE0000003FFFFFFFFC0000007FC01FF007FFFE00FF80001FFFFFFC000000003FFFFFFFFC0000FF800000000003FFFFFF80000000000001FF;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron9_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../weight_memories/weights_9.mif";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated|ALTSYNCRAM";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 784;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FEBEE05FF004120000FC7D7F3FD7FFE203FC817FBFC01FF3F00403027F602FD01C0FF9FD818362F19908904B2CA44DE6F2C96CB0411D8A036080480C11FFFBFD401FF05874AE792C1587832118E45032108F450441D0B45C04FDFEC000202FDFFDF41390896560A83825F4F76C77BD0F48;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h33C620137FFFC01F981809F9FEFF3F210121106204F4733B7DBE77EFBBE7F2FBBA20BEC73FAFF0FB80FF608FE803FA180E053CDE1CCEAF8BD0DFFD3BE00FDFFFCFECE4723ABE5007EFF804FE0000212FAF93B5DBE26E761D4E0ED37BACD1F1FA9C4E578FE9E8F9FD7F9FC00013FE0CF3F4781D3F8F23AFE4E06F38F7AB5DF31FB5DDF4BCBDEFB7F402070401BEDE6E26F771F7FBF6B91E0E574BABC4DAF1F5DD0F37638DCDF17F80DFCFCFE7E9C5D26C7A402FAF57E5E8128AFA3C70D0BBF1DBF079B73D1EF7F801FCFD01BD5B5D4EA389DCEDFEC2A0D217D3FE0403017FE1104767A7D4F97C00E02FC003CBB2D0F3B7BD2ED05C623F037A399E40801FC81BFD;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h7A00810FA00801FD007FBE5B5D173BD00D08084B25513F47BDEE0381BC21404820281CFC8000E0902FEBDDB0D07C850370E0C49E561C82C25E5FD003FE0B118D83C43047E00DFDFF7E3B3B9E907CB8543690C9C68210F83BC3FA0741A361D09CC261F4FA7FC02017EFE5CE16120D85B31944B848288F015C713908963B18178B034F0FAFE9F9FBFF7E5D4FD0DCA67D160F4B24219833F61B2C8F8646D1210C6FF1E9F8BFE06027C3CFC3F07E3EC0401043F604F48139E241789C402C030D409D2E87CC03FE027BFB3D4E6F7FB8040087FFA01230D01A03070A80609FF093CBB7ED7B7EA05017EBCBD4E5FD841F4FE0680E2A1A94C47CEF57D7F01FE6F8387CEE;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h9FDBEA0801FBFBBCBE3740141B0F8AC968343A10EE470C03007E5DA6FB75E1FB01401FAFF7E7EBDEDE6F3AC03048F88A4C1B944962713FEBEBCCDFF1FB9EAFD7E80807FC807E5EAE8F038BC1E66E775ACF57A442221077797D9F57A3F9F7007F80DFC01FFFFA04F979FC7D7E370F6B9BD46DF79C8EE777CBF0FE7E3FFFB037DC03F9027E41000FF80005F9F87BFE5E6EDF6FD9F5F57C00002037F3EFF8FE81001FDFB813F00803817EFF6027F801F5F97CFE7FBFA7FBF9FF0400FF1F8FC81C05F8030100A07027F80C03007E40C01FAFEC0DFCFDFDFF7FAFF80C05FD008100E02047E40207027DFFE01008200403017EBF600FD80FFE00FC7F40DFCFD807F805;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron9_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../weight_memories/weights_9.mif";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated|ALTSYNCRAM";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 784;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FCFE003F8000000001FCFE7F3F9FCFE003F800FE7F001FCFE0000000FE003F800007F3F800000000000000000000000000000000000000000000000007F3F9FC007F0000000000000000000000000000000000000000000003F9FC0000001FCFE7F00000000000000007F3F9FCFE7F3F8;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00FE00001FCFE003F800007F3F9FCFE000000000003F9FCFE7F3F9FCFE7F3F9FCFE003F9FCFE7F3F800FE003F800FE0000000FE7F3F9FCFE7F3F9FCFE003F9FCFE7F3F9FCFE7F001FCFE003F80000003F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F00000FE003F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FC000000000FE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FC007F3F9FCFE7F3F9FCFE003F9FCFE7F00000FE7F00000FE7F3F9FCFE7F3F9FC007F3F800FE7F3F9FCFE7F3F9FC0000001FCFE0000000FE00001FCFE7F3F9FC00003F800FE7F3F9FCFE7F3F8000000001FCFE7F00000FE003F;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h9FC00003F800007F001FCFE7F3F9FCFE00000000000001FCFE7F00000FE000000000003F8000000001FCFE7F3F9FC000000000000000000007F3F800FE00000000000001FC007F3F9FCFE7F3F800000000000000000000007F3F80000000000000003F9FCFE00001FCFE7F00000000000000000000000007F0000000000000000003F9FCFE7F3F9FCFE7F3F800000000000000000000FE0000000000000000007F3F9FCFE00001FCFE7F3F9FCFE0000000FE003F800FE0000000000000000007F3F9FC007F001FCFE7F3F9FCFE0000000FE000000000000000000003F800FE7F3F9FCFE00001FCFE7F3F9FC007F3F800000000000007F3F9FCFE003F9FCFE7F3;
defparam \neuron9_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hF9FCFE00001FCFE7F3F9FC000000000000000000000000000007F3F9FCFE7F3F800007F3F9FCFE7F3F9FCFE00000000000000000000001FCFE7F3F9FCFE7F3F9FC00003F800FE7F3F9FCFE7F3F9FCFE7F3F9FC0000001FCFE7F3F9FCFE7F001FC007F001FCFE003F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F001FC007F001FC00003F800007F3F9FCFE7F3F9FCFE7F3F9FC0000001FCFE7F3F800007F3F800FE0000000FE7F001FC007F3F9FCFE7F3F9FCFE7F00000FE7F3F800007F000000000001FC0000001FC00003F9FC007F3F9FCFE7F3F800007F000000000001FC0000001FCFE00000000000001FCFE003F800FE003F9FC007F3F800FE00;
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneive_lcell_comb \n0|count[0]~10 (
// Equation(s):
// \n0|count[0]~10_combout  = (\n0|count [0] & (\inp_rdy~input_o  $ (VCC))) # (!\n0|count [0] & (\inp_rdy~input_o  & VCC))
// \n0|count[0]~11  = CARRY((\n0|count [0] & \inp_rdy~input_o ))

	.dataa(\n0|count [0]),
	.datab(\inp_rdy~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n0|count[0]~10_combout ),
	.cout(\n0|count[0]~11 ));
// synopsys translate_off
defparam \n0|count[0]~10 .lut_mask = 16'h6688;
defparam \n0|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \n0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[0] .is_wysiwyg = "true";
defparam \n0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneive_lcell_comb \n0|count[1]~12 (
// Equation(s):
// \n0|count[1]~12_combout  = (\n0|count [1] & (!\n0|count[0]~11 )) # (!\n0|count [1] & ((\n0|count[0]~11 ) # (GND)))
// \n0|count[1]~13  = CARRY((!\n0|count[0]~11 ) # (!\n0|count [1]))

	.dataa(gnd),
	.datab(\n0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[0]~11 ),
	.combout(\n0|count[1]~12_combout ),
	.cout(\n0|count[1]~13 ));
// synopsys translate_off
defparam \n0|count[1]~12 .lut_mask = 16'h3C3F;
defparam \n0|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N9
dffeas \n0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[1] .is_wysiwyg = "true";
defparam \n0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \n0|count[2]~14 (
// Equation(s):
// \n0|count[2]~14_combout  = (\n0|count [2] & (\n0|count[1]~13  $ (GND))) # (!\n0|count [2] & (!\n0|count[1]~13  & VCC))
// \n0|count[2]~15  = CARRY((\n0|count [2] & !\n0|count[1]~13 ))

	.dataa(\n0|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[1]~13 ),
	.combout(\n0|count[2]~14_combout ),
	.cout(\n0|count[2]~15 ));
// synopsys translate_off
defparam \n0|count[2]~14 .lut_mask = 16'hA50A;
defparam \n0|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \n0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[2] .is_wysiwyg = "true";
defparam \n0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \n0|count[3]~16 (
// Equation(s):
// \n0|count[3]~16_combout  = (\n0|count [3] & (!\n0|count[2]~15 )) # (!\n0|count [3] & ((\n0|count[2]~15 ) # (GND)))
// \n0|count[3]~17  = CARRY((!\n0|count[2]~15 ) # (!\n0|count [3]))

	.dataa(\n0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[2]~15 ),
	.combout(\n0|count[3]~16_combout ),
	.cout(\n0|count[3]~17 ));
// synopsys translate_off
defparam \n0|count[3]~16 .lut_mask = 16'h5A5F;
defparam \n0|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \n0|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[3] .is_wysiwyg = "true";
defparam \n0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneive_lcell_comb \n0|count[4]~18 (
// Equation(s):
// \n0|count[4]~18_combout  = (\n0|count [4] & (\n0|count[3]~17  $ (GND))) # (!\n0|count [4] & (!\n0|count[3]~17  & VCC))
// \n0|count[4]~19  = CARRY((\n0|count [4] & !\n0|count[3]~17 ))

	.dataa(gnd),
	.datab(\n0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[3]~17 ),
	.combout(\n0|count[4]~18_combout ),
	.cout(\n0|count[4]~19 ));
// synopsys translate_off
defparam \n0|count[4]~18 .lut_mask = 16'hC30C;
defparam \n0|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \n0|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[4] .is_wysiwyg = "true";
defparam \n0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \n0|count[5]~20 (
// Equation(s):
// \n0|count[5]~20_combout  = (\n0|count [5] & (!\n0|count[4]~19 )) # (!\n0|count [5] & ((\n0|count[4]~19 ) # (GND)))
// \n0|count[5]~21  = CARRY((!\n0|count[4]~19 ) # (!\n0|count [5]))

	.dataa(gnd),
	.datab(\n0|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[4]~19 ),
	.combout(\n0|count[5]~20_combout ),
	.cout(\n0|count[5]~21 ));
// synopsys translate_off
defparam \n0|count[5]~20 .lut_mask = 16'h3C3F;
defparam \n0|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \n0|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[5] .is_wysiwyg = "true";
defparam \n0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneive_lcell_comb \n0|count[6]~22 (
// Equation(s):
// \n0|count[6]~22_combout  = (\n0|count [6] & (\n0|count[5]~21  $ (GND))) # (!\n0|count [6] & (!\n0|count[5]~21  & VCC))
// \n0|count[6]~23  = CARRY((\n0|count [6] & !\n0|count[5]~21 ))

	.dataa(gnd),
	.datab(\n0|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[5]~21 ),
	.combout(\n0|count[6]~22_combout ),
	.cout(\n0|count[6]~23 ));
// synopsys translate_off
defparam \n0|count[6]~22 .lut_mask = 16'hC30C;
defparam \n0|count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \n0|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[6] .is_wysiwyg = "true";
defparam \n0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \n0|count[7]~24 (
// Equation(s):
// \n0|count[7]~24_combout  = (\n0|count [7] & (!\n0|count[6]~23 )) # (!\n0|count [7] & ((\n0|count[6]~23 ) # (GND)))
// \n0|count[7]~25  = CARRY((!\n0|count[6]~23 ) # (!\n0|count [7]))

	.dataa(gnd),
	.datab(\n0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[6]~23 ),
	.combout(\n0|count[7]~24_combout ),
	.cout(\n0|count[7]~25 ));
// synopsys translate_off
defparam \n0|count[7]~24 .lut_mask = 16'h3C3F;
defparam \n0|count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N21
dffeas \n0|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[7] .is_wysiwyg = "true";
defparam \n0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \n0|count[8]~26 (
// Equation(s):
// \n0|count[8]~26_combout  = (\n0|count [8] & (\n0|count[7]~25  $ (GND))) # (!\n0|count [8] & (!\n0|count[7]~25  & VCC))
// \n0|count[8]~27  = CARRY((\n0|count [8] & !\n0|count[7]~25 ))

	.dataa(\n0|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[7]~25 ),
	.combout(\n0|count[8]~26_combout ),
	.cout(\n0|count[8]~27 ));
// synopsys translate_off
defparam \n0|count[8]~26 .lut_mask = 16'hA50A;
defparam \n0|count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \n0|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[8] .is_wysiwyg = "true";
defparam \n0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \n0|count[9]~28 (
// Equation(s):
// \n0|count[9]~28_combout  = \n0|count[8]~27  $ (\n0|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|count [9]),
	.cin(\n0|count[8]~27 ),
	.combout(\n0|count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \n0|count[9]~28 .lut_mask = 16'h0FF0;
defparam \n0|count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \n0|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[9] .is_wysiwyg = "true";
defparam \n0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneive_lcell_comb \n0|Equal0~0 (
// Equation(s):
// \n0|Equal0~0_combout  = (\n0|count [0] & (\n0|count [1] & (\n0|count [2] & \n0|count [3])))

	.dataa(\n0|count [0]),
	.datab(\n0|count [1]),
	.datac(\n0|count [2]),
	.datad(\n0|count [3]),
	.cin(gnd),
	.combout(\n0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|Equal0~0 .lut_mask = 16'h8000;
defparam \n0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneive_lcell_comb \n0|Equal0~1 (
// Equation(s):
// \n0|Equal0~1_combout  = (!\n0|count [7] & (!\n0|count [5] & (!\n0|count [4] & !\n0|count [6])))

	.dataa(\n0|count [7]),
	.datab(\n0|count [5]),
	.datac(\n0|count [4]),
	.datad(\n0|count [6]),
	.cin(gnd),
	.combout(\n0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|Equal0~1 .lut_mask = 16'h0001;
defparam \n0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \n0|Equal0~2 (
// Equation(s):
// \n0|Equal0~2_combout  = (\n0|count [8] & (\n0|count [9] & (\n0|Equal0~0_combout  & \n0|Equal0~1_combout )))

	.dataa(\n0|count [8]),
	.datab(\n0|count [9]),
	.datac(\n0|Equal0~0_combout ),
	.datad(\n0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\n0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|Equal0~2 .lut_mask = 16'h8000;
defparam \n0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
cycloneive_lcell_comb \n0|out_ready~0 (
// Equation(s):
// \n0|out_ready~0_combout  = (\inp_rdy~input_o  & (!\reset~input_o  & \n0|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\inp_rdy~input_o ),
	.datac(\reset~input_o ),
	.datad(\n0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\n0|out_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|out_ready~0 .lut_mask = 16'h0C00;
defparam \n0|out_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \n0|out_ready~feeder (
// Equation(s):
// \n0|out_ready~feeder_combout  = \n0|out_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\n0|out_ready~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\n0|out_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \n0|out_ready~feeder .lut_mask = 16'hF0F0;
defparam \n0|out_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N5
dffeas \n0|out_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|out_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|out_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|out_ready .is_wysiwyg = "true";
defparam \n0|out_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\n0|out_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneive_lcell_comb \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\n0|out_ready~q ) # (\n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q )

	.dataa(gnd),
	.datab(\n0|out_ready~q ),
	.datac(\n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFCFC;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \inp_data[0]~input (
	.i(inp_data[0]),
	.ibar(gnd),
	.o(\inp_data[0]~input_o ));
// synopsys translate_off
defparam \inp_data[0]~input .bus_hold = "false";
defparam \inp_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \inp_data[1]~input (
	.i(inp_data[1]),
	.ibar(gnd),
	.o(\inp_data[1]~input_o ));
// synopsys translate_off
defparam \inp_data[1]~input .bus_hold = "false";
defparam \inp_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
cycloneive_io_ibuf \inp_data[2]~input (
	.i(inp_data[2]),
	.ibar(gnd),
	.o(\inp_data[2]~input_o ));
// synopsys translate_off
defparam \inp_data[2]~input .bus_hold = "false";
defparam \inp_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \inp_data[3]~input (
	.i(inp_data[3]),
	.ibar(gnd),
	.o(\inp_data[3]~input_o ));
// synopsys translate_off
defparam \inp_data[3]~input .bus_hold = "false";
defparam \inp_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \inp_data[4]~input (
	.i(inp_data[4]),
	.ibar(gnd),
	.o(\inp_data[4]~input_o ));
// synopsys translate_off
defparam \inp_data[4]~input .bus_hold = "false";
defparam \inp_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \inp_data[5]~input (
	.i(inp_data[5]),
	.ibar(gnd),
	.o(\inp_data[5]~input_o ));
// synopsys translate_off
defparam \inp_data[5]~input .bus_hold = "false";
defparam \inp_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N15
cycloneive_io_ibuf \inp_data[6]~input (
	.i(inp_data[6]),
	.ibar(gnd),
	.o(\inp_data[6]~input_o ));
// synopsys translate_off
defparam \inp_data[6]~input .bus_hold = "false";
defparam \inp_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \inp_data[7]~input (
	.i(inp_data[7]),
	.ibar(gnd),
	.o(\inp_data[7]~input_o ));
// synopsys translate_off
defparam \inp_data[7]~input .bus_hold = "false";
defparam \inp_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \inp_data[8]~input (
	.i(inp_data[8]),
	.ibar(gnd),
	.o(\inp_data[8]~input_o ));
// synopsys translate_off
defparam \inp_data[8]~input .bus_hold = "false";
defparam \inp_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \inp_data[9]~input (
	.i(inp_data[9]),
	.ibar(gnd),
	.o(\inp_data[9]~input_o ));
// synopsys translate_off
defparam \inp_data[9]~input .bus_hold = "false";
defparam \inp_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \inp_data[10]~input (
	.i(inp_data[10]),
	.ibar(gnd),
	.o(\inp_data[10]~input_o ));
// synopsys translate_off
defparam \inp_data[10]~input .bus_hold = "false";
defparam \inp_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \inp_data[11]~input (
	.i(inp_data[11]),
	.ibar(gnd),
	.o(\inp_data[11]~input_o ));
// synopsys translate_off
defparam \inp_data[11]~input .bus_hold = "false";
defparam \inp_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \inp_data[12]~input (
	.i(inp_data[12]),
	.ibar(gnd),
	.o(\inp_data[12]~input_o ));
// synopsys translate_off
defparam \inp_data[12]~input .bus_hold = "false";
defparam \inp_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \inp_data[13]~input (
	.i(inp_data[13]),
	.ibar(gnd),
	.o(\inp_data[13]~input_o ));
// synopsys translate_off
defparam \inp_data[13]~input .bus_hold = "false";
defparam \inp_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \inp_data[14]~input (
	.i(inp_data[14]),
	.ibar(gnd),
	.o(\inp_data[14]~input_o ));
// synopsys translate_off
defparam \inp_data[14]~input .bus_hold = "false";
defparam \inp_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \inp_data[15]~input (
	.i(inp_data[15]),
	.ibar(gnd),
	.o(\inp_data[15]~input_o ));
// synopsys translate_off
defparam \inp_data[15]~input .bus_hold = "false";
defparam \inp_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X44_Y15_N0
cycloneive_mac_mult \n0|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron0_weights|altsyncram_component|auto_generated|q_a [15],\neuron0_weights|altsyncram_component|auto_generated|q_a [14],\neuron0_weights|altsyncram_component|auto_generated|q_a [13],\neuron0_weights|altsyncram_component|auto_generated|q_a [12],
\neuron0_weights|altsyncram_component|auto_generated|q_a [11],\neuron0_weights|altsyncram_component|auto_generated|q_a [10],\neuron0_weights|altsyncram_component|auto_generated|q_a [9],\neuron0_weights|altsyncram_component|auto_generated|q_a [8],
\neuron0_weights|altsyncram_component|auto_generated|q_a [7],\neuron0_weights|altsyncram_component|auto_generated|q_a [6],\neuron0_weights|altsyncram_component|auto_generated|q_a [5],\neuron0_weights|altsyncram_component|auto_generated|q_a [4],
\neuron0_weights|altsyncram_component|auto_generated|q_a [3],\neuron0_weights|altsyncram_component|auto_generated|q_a [2],\neuron0_weights|altsyncram_component|auto_generated|q_a [1],\neuron0_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y15_N2
cycloneive_mac_out \n0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n0|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n0|Mult0|auto_generated|mac_mult1~dataout ,\n0|Mult0|auto_generated|mac_mult1~3 ,\n0|Mult0|auto_generated|mac_mult1~2 ,\n0|Mult0|auto_generated|mac_mult1~1 ,\n0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N0
cycloneive_lcell_comb \n0|acc[0]~32 (
// Equation(s):
// \n0|acc[0]~32_combout  = (\n0|Mult0|auto_generated|mac_out2~dataout  & (\n0|acc [0] $ (VCC))) # (!\n0|Mult0|auto_generated|mac_out2~dataout  & (\n0|acc [0] & VCC))
// \n0|acc[0]~33  = CARRY((\n0|Mult0|auto_generated|mac_out2~dataout  & \n0|acc [0]))

	.dataa(\n0|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n0|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n0|acc[0]~32_combout ),
	.cout(\n0|acc[0]~33 ));
// synopsys translate_off
defparam \n0|acc[0]~32 .lut_mask = 16'h6688;
defparam \n0|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneive_lcell_comb \n2|acc[6]~32 (
// Equation(s):
// \n2|acc[6]~32_combout  = (\reset~input_o ) # (\inp_rdy~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\inp_rdy~input_o ),
	.cin(gnd),
	.combout(\n2|acc[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \n2|acc[6]~32 .lut_mask = 16'hFFF0;
defparam \n2|acc[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N1
dffeas \n0|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[0] .is_wysiwyg = "true";
defparam \n0|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N2
cycloneive_lcell_comb \n0|acc[1]~34 (
// Equation(s):
// \n0|acc[1]~34_combout  = (\n0|acc [1] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n0|acc[0]~33  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n0|acc[0]~33 )))) # (!\n0|acc [1] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n0|acc[0]~33 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n0|acc[0]~33 ) # (GND)))))
// \n0|acc[1]~35  = CARRY((\n0|acc [1] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n0|acc[0]~33 )) # (!\n0|acc [1] & ((!\n0|acc[0]~33 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n0|acc [1]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[0]~33 ),
	.combout(\n0|acc[1]~34_combout ),
	.cout(\n0|acc[1]~35 ));
// synopsys translate_off
defparam \n0|acc[1]~34 .lut_mask = 16'h9617;
defparam \n0|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N3
dffeas \n0|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[1] .is_wysiwyg = "true";
defparam \n0|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N4
cycloneive_lcell_comb \n0|acc[2]~36 (
// Equation(s):
// \n0|acc[2]~36_combout  = ((\n0|acc [2] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n0|acc[1]~35 )))) # (GND)
// \n0|acc[2]~37  = CARRY((\n0|acc [2] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n0|acc[1]~35 ))) # (!\n0|acc [2] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n0|acc[1]~35 )))

	.dataa(\n0|acc [2]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[1]~35 ),
	.combout(\n0|acc[2]~36_combout ),
	.cout(\n0|acc[2]~37 ));
// synopsys translate_off
defparam \n0|acc[2]~36 .lut_mask = 16'h698E;
defparam \n0|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N5
dffeas \n0|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[2] .is_wysiwyg = "true";
defparam \n0|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N6
cycloneive_lcell_comb \n0|acc[3]~38 (
// Equation(s):
// \n0|acc[3]~38_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n0|acc [3] & (\n0|acc[2]~37  & VCC)) # (!\n0|acc [3] & (!\n0|acc[2]~37 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n0|acc [3] & (!\n0|acc[2]~37 )) # (!\n0|acc [3] & 
// ((\n0|acc[2]~37 ) # (GND)))))
// \n0|acc[3]~39  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n0|acc [3] & !\n0|acc[2]~37 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n0|acc[2]~37 ) # (!\n0|acc [3]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n0|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[2]~37 ),
	.combout(\n0|acc[3]~38_combout ),
	.cout(\n0|acc[3]~39 ));
// synopsys translate_off
defparam \n0|acc[3]~38 .lut_mask = 16'h9617;
defparam \n0|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N7
dffeas \n0|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[3] .is_wysiwyg = "true";
defparam \n0|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N8
cycloneive_lcell_comb \n0|acc[4]~40 (
// Equation(s):
// \n0|acc[4]~40_combout  = ((\n0|acc [4] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\n0|acc[3]~39 )))) # (GND)
// \n0|acc[4]~41  = CARRY((\n0|acc [4] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\n0|acc[3]~39 ))) # (!\n0|acc [4] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT4  & !\n0|acc[3]~39 )))

	.dataa(\n0|acc [4]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[3]~39 ),
	.combout(\n0|acc[4]~40_combout ),
	.cout(\n0|acc[4]~41 ));
// synopsys translate_off
defparam \n0|acc[4]~40 .lut_mask = 16'h698E;
defparam \n0|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N9
dffeas \n0|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[4] .is_wysiwyg = "true";
defparam \n0|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N10
cycloneive_lcell_comb \n0|acc[5]~42 (
// Equation(s):
// \n0|acc[5]~42_combout  = (\n0|acc [5] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n0|acc[4]~41  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n0|acc[4]~41 )))) # (!\n0|acc [5] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n0|acc[4]~41 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n0|acc[4]~41 ) # (GND)))))
// \n0|acc[5]~43  = CARRY((\n0|acc [5] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n0|acc[4]~41 )) # (!\n0|acc [5] & ((!\n0|acc[4]~41 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n0|acc [5]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[4]~41 ),
	.combout(\n0|acc[5]~42_combout ),
	.cout(\n0|acc[5]~43 ));
// synopsys translate_off
defparam \n0|acc[5]~42 .lut_mask = 16'h9617;
defparam \n0|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N11
dffeas \n0|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[5] .is_wysiwyg = "true";
defparam \n0|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N12
cycloneive_lcell_comb \n0|acc[6]~44 (
// Equation(s):
// \n0|acc[6]~44_combout  = ((\n0|acc [6] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n0|acc[5]~43 )))) # (GND)
// \n0|acc[6]~45  = CARRY((\n0|acc [6] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n0|acc[5]~43 ))) # (!\n0|acc [6] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n0|acc[5]~43 )))

	.dataa(\n0|acc [6]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[5]~43 ),
	.combout(\n0|acc[6]~44_combout ),
	.cout(\n0|acc[6]~45 ));
// synopsys translate_off
defparam \n0|acc[6]~44 .lut_mask = 16'h698E;
defparam \n0|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N13
dffeas \n0|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[6] .is_wysiwyg = "true";
defparam \n0|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N14
cycloneive_lcell_comb \n0|acc[7]~46 (
// Equation(s):
// \n0|acc[7]~46_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n0|acc [7] & (\n0|acc[6]~45  & VCC)) # (!\n0|acc [7] & (!\n0|acc[6]~45 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n0|acc [7] & (!\n0|acc[6]~45 )) # (!\n0|acc [7] & 
// ((\n0|acc[6]~45 ) # (GND)))))
// \n0|acc[7]~47  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n0|acc [7] & !\n0|acc[6]~45 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n0|acc[6]~45 ) # (!\n0|acc [7]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n0|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[6]~45 ),
	.combout(\n0|acc[7]~46_combout ),
	.cout(\n0|acc[7]~47 ));
// synopsys translate_off
defparam \n0|acc[7]~46 .lut_mask = 16'h9617;
defparam \n0|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N15
dffeas \n0|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[7] .is_wysiwyg = "true";
defparam \n0|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N16
cycloneive_lcell_comb \n0|acc[8]~48 (
// Equation(s):
// \n0|acc[8]~48_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n0|acc [8] $ (!\n0|acc[7]~47 )))) # (GND)
// \n0|acc[8]~49  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n0|acc [8]) # (!\n0|acc[7]~47 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n0|acc [8] & !\n0|acc[7]~47 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n0|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[7]~47 ),
	.combout(\n0|acc[8]~48_combout ),
	.cout(\n0|acc[8]~49 ));
// synopsys translate_off
defparam \n0|acc[8]~48 .lut_mask = 16'h698E;
defparam \n0|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N17
dffeas \n0|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[8] .is_wysiwyg = "true";
defparam \n0|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N18
cycloneive_lcell_comb \n0|acc[9]~50 (
// Equation(s):
// \n0|acc[9]~50_combout  = (\n0|acc [9] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & (\n0|acc[8]~49  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n0|acc[8]~49 )))) # (!\n0|acc [9] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (!\n0|acc[8]~49 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n0|acc[8]~49 ) # (GND)))))
// \n0|acc[9]~51  = CARRY((\n0|acc [9] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & !\n0|acc[8]~49 )) # (!\n0|acc [9] & ((!\n0|acc[8]~49 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\n0|acc [9]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[8]~49 ),
	.combout(\n0|acc[9]~50_combout ),
	.cout(\n0|acc[9]~51 ));
// synopsys translate_off
defparam \n0|acc[9]~50 .lut_mask = 16'h9617;
defparam \n0|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N19
dffeas \n0|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[9] .is_wysiwyg = "true";
defparam \n0|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N20
cycloneive_lcell_comb \n0|acc[10]~52 (
// Equation(s):
// \n0|acc[10]~52_combout  = ((\n0|acc [10] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n0|acc[9]~51 )))) # (GND)
// \n0|acc[10]~53  = CARRY((\n0|acc [10] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n0|acc[9]~51 ))) # (!\n0|acc [10] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n0|acc[9]~51 )))

	.dataa(\n0|acc [10]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[9]~51 ),
	.combout(\n0|acc[10]~52_combout ),
	.cout(\n0|acc[10]~53 ));
// synopsys translate_off
defparam \n0|acc[10]~52 .lut_mask = 16'h698E;
defparam \n0|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N21
dffeas \n0|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[10] .is_wysiwyg = "true";
defparam \n0|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N22
cycloneive_lcell_comb \n0|acc[11]~54 (
// Equation(s):
// \n0|acc[11]~54_combout  = (\n0|acc [11] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n0|acc[10]~53  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n0|acc[10]~53 )))) # (!\n0|acc [11] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n0|acc[10]~53 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n0|acc[10]~53 ) # (GND)))))
// \n0|acc[11]~55  = CARRY((\n0|acc [11] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n0|acc[10]~53 )) # (!\n0|acc [11] & ((!\n0|acc[10]~53 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n0|acc [11]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[10]~53 ),
	.combout(\n0|acc[11]~54_combout ),
	.cout(\n0|acc[11]~55 ));
// synopsys translate_off
defparam \n0|acc[11]~54 .lut_mask = 16'h9617;
defparam \n0|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N23
dffeas \n0|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[11] .is_wysiwyg = "true";
defparam \n0|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N24
cycloneive_lcell_comb \n0|acc[12]~56 (
// Equation(s):
// \n0|acc[12]~56_combout  = ((\n0|acc [12] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\n0|acc[11]~55 )))) # (GND)
// \n0|acc[12]~57  = CARRY((\n0|acc [12] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\n0|acc[11]~55 ))) # (!\n0|acc [12] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT12  & !\n0|acc[11]~55 )))

	.dataa(\n0|acc [12]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[11]~55 ),
	.combout(\n0|acc[12]~56_combout ),
	.cout(\n0|acc[12]~57 ));
// synopsys translate_off
defparam \n0|acc[12]~56 .lut_mask = 16'h698E;
defparam \n0|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N25
dffeas \n0|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[12] .is_wysiwyg = "true";
defparam \n0|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N26
cycloneive_lcell_comb \n0|acc[13]~58 (
// Equation(s):
// \n0|acc[13]~58_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n0|acc [13] & (\n0|acc[12]~57  & VCC)) # (!\n0|acc [13] & (!\n0|acc[12]~57 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n0|acc [13] & (!\n0|acc[12]~57 )) # 
// (!\n0|acc [13] & ((\n0|acc[12]~57 ) # (GND)))))
// \n0|acc[13]~59  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n0|acc [13] & !\n0|acc[12]~57 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n0|acc[12]~57 ) # (!\n0|acc [13]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n0|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[12]~57 ),
	.combout(\n0|acc[13]~58_combout ),
	.cout(\n0|acc[13]~59 ));
// synopsys translate_off
defparam \n0|acc[13]~58 .lut_mask = 16'h9617;
defparam \n0|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N27
dffeas \n0|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[13] .is_wysiwyg = "true";
defparam \n0|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N28
cycloneive_lcell_comb \n0|acc[14]~60 (
// Equation(s):
// \n0|acc[14]~60_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n0|acc [14] $ (!\n0|acc[13]~59 )))) # (GND)
// \n0|acc[14]~61  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n0|acc [14]) # (!\n0|acc[13]~59 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n0|acc [14] & !\n0|acc[13]~59 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n0|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[13]~59 ),
	.combout(\n0|acc[14]~60_combout ),
	.cout(\n0|acc[14]~61 ));
// synopsys translate_off
defparam \n0|acc[14]~60 .lut_mask = 16'h698E;
defparam \n0|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N29
dffeas \n0|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[14] .is_wysiwyg = "true";
defparam \n0|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N30
cycloneive_lcell_comb \n0|acc[15]~62 (
// Equation(s):
// \n0|acc[15]~62_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n0|acc [15] & (\n0|acc[14]~61  & VCC)) # (!\n0|acc [15] & (!\n0|acc[14]~61 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n0|acc [15] & (!\n0|acc[14]~61 )) # 
// (!\n0|acc [15] & ((\n0|acc[14]~61 ) # (GND)))))
// \n0|acc[15]~63  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n0|acc [15] & !\n0|acc[14]~61 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\n0|acc[14]~61 ) # (!\n0|acc [15]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\n0|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[14]~61 ),
	.combout(\n0|acc[15]~62_combout ),
	.cout(\n0|acc[15]~63 ));
// synopsys translate_off
defparam \n0|acc[15]~62 .lut_mask = 16'h9617;
defparam \n0|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y15_N31
dffeas \n0|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[15] .is_wysiwyg = "true";
defparam \n0|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N0
cycloneive_lcell_comb \n0|acc[16]~64 (
// Equation(s):
// \n0|acc[16]~64_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n0|acc [16] $ (!\n0|acc[15]~63 )))) # (GND)
// \n0|acc[16]~65  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n0|acc [16]) # (!\n0|acc[15]~63 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n0|acc [16] & !\n0|acc[15]~63 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n0|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[15]~63 ),
	.combout(\n0|acc[16]~64_combout ),
	.cout(\n0|acc[16]~65 ));
// synopsys translate_off
defparam \n0|acc[16]~64 .lut_mask = 16'h698E;
defparam \n0|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N1
dffeas \n0|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[16] .is_wysiwyg = "true";
defparam \n0|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N2
cycloneive_lcell_comb \n0|acc[17]~66 (
// Equation(s):
// \n0|acc[17]~66_combout  = (\n0|acc [17] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & (\n0|acc[16]~65  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n0|acc[16]~65 )))) # (!\n0|acc [17] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT17  
// & (!\n0|acc[16]~65 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n0|acc[16]~65 ) # (GND)))))
// \n0|acc[17]~67  = CARRY((\n0|acc [17] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & !\n0|acc[16]~65 )) # (!\n0|acc [17] & ((!\n0|acc[16]~65 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\n0|acc [17]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[16]~65 ),
	.combout(\n0|acc[17]~66_combout ),
	.cout(\n0|acc[17]~67 ));
// synopsys translate_off
defparam \n0|acc[17]~66 .lut_mask = 16'h9617;
defparam \n0|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N3
dffeas \n0|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[17] .is_wysiwyg = "true";
defparam \n0|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N4
cycloneive_lcell_comb \n0|acc[18]~68 (
// Equation(s):
// \n0|acc[18]~68_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n0|acc [18] $ (!\n0|acc[17]~67 )))) # (GND)
// \n0|acc[18]~69  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n0|acc [18]) # (!\n0|acc[17]~67 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n0|acc [18] & !\n0|acc[17]~67 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n0|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[17]~67 ),
	.combout(\n0|acc[18]~68_combout ),
	.cout(\n0|acc[18]~69 ));
// synopsys translate_off
defparam \n0|acc[18]~68 .lut_mask = 16'h698E;
defparam \n0|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N5
dffeas \n0|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[18] .is_wysiwyg = "true";
defparam \n0|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N6
cycloneive_lcell_comb \n0|acc[19]~70 (
// Equation(s):
// \n0|acc[19]~70_combout  = (\n0|acc [19] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n0|acc[18]~69  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n0|acc[18]~69 )))) # (!\n0|acc [19] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n0|acc[18]~69 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n0|acc[18]~69 ) # (GND)))))
// \n0|acc[19]~71  = CARRY((\n0|acc [19] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n0|acc[18]~69 )) # (!\n0|acc [19] & ((!\n0|acc[18]~69 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n0|acc [19]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[18]~69 ),
	.combout(\n0|acc[19]~70_combout ),
	.cout(\n0|acc[19]~71 ));
// synopsys translate_off
defparam \n0|acc[19]~70 .lut_mask = 16'h9617;
defparam \n0|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N7
dffeas \n0|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[19] .is_wysiwyg = "true";
defparam \n0|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N8
cycloneive_lcell_comb \n0|acc[20]~72 (
// Equation(s):
// \n0|acc[20]~72_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\n0|acc [20] $ (!\n0|acc[19]~71 )))) # (GND)
// \n0|acc[20]~73  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\n0|acc [20]) # (!\n0|acc[19]~71 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT20  & (\n0|acc [20] & !\n0|acc[19]~71 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\n0|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[19]~71 ),
	.combout(\n0|acc[20]~72_combout ),
	.cout(\n0|acc[20]~73 ));
// synopsys translate_off
defparam \n0|acc[20]~72 .lut_mask = 16'h698E;
defparam \n0|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N9
dffeas \n0|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[20] .is_wysiwyg = "true";
defparam \n0|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N10
cycloneive_lcell_comb \n0|acc[21]~74 (
// Equation(s):
// \n0|acc[21]~74_combout  = (\n0|acc [21] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n0|acc[20]~73  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n0|acc[20]~73 )))) # (!\n0|acc [21] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n0|acc[20]~73 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n0|acc[20]~73 ) # (GND)))))
// \n0|acc[21]~75  = CARRY((\n0|acc [21] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n0|acc[20]~73 )) # (!\n0|acc [21] & ((!\n0|acc[20]~73 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n0|acc [21]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[20]~73 ),
	.combout(\n0|acc[21]~74_combout ),
	.cout(\n0|acc[21]~75 ));
// synopsys translate_off
defparam \n0|acc[21]~74 .lut_mask = 16'h9617;
defparam \n0|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N11
dffeas \n0|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[21] .is_wysiwyg = "true";
defparam \n0|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N12
cycloneive_lcell_comb \n0|acc[22]~76 (
// Equation(s):
// \n0|acc[22]~76_combout  = ((\n0|acc [22] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\n0|acc[21]~75 )))) # (GND)
// \n0|acc[22]~77  = CARRY((\n0|acc [22] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\n0|acc[21]~75 ))) # (!\n0|acc [22] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT22  & !\n0|acc[21]~75 )))

	.dataa(\n0|acc [22]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[21]~75 ),
	.combout(\n0|acc[22]~76_combout ),
	.cout(\n0|acc[22]~77 ));
// synopsys translate_off
defparam \n0|acc[22]~76 .lut_mask = 16'h698E;
defparam \n0|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N13
dffeas \n0|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[22] .is_wysiwyg = "true";
defparam \n0|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N14
cycloneive_lcell_comb \n0|acc[23]~78 (
// Equation(s):
// \n0|acc[23]~78_combout  = (\n0|acc [23] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n0|acc[22]~77  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n0|acc[22]~77 )))) # (!\n0|acc [23] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n0|acc[22]~77 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n0|acc[22]~77 ) # (GND)))))
// \n0|acc[23]~79  = CARRY((\n0|acc [23] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n0|acc[22]~77 )) # (!\n0|acc [23] & ((!\n0|acc[22]~77 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n0|acc [23]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[22]~77 ),
	.combout(\n0|acc[23]~78_combout ),
	.cout(\n0|acc[23]~79 ));
// synopsys translate_off
defparam \n0|acc[23]~78 .lut_mask = 16'h9617;
defparam \n0|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N15
dffeas \n0|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[23] .is_wysiwyg = "true";
defparam \n0|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N16
cycloneive_lcell_comb \n0|acc[24]~80 (
// Equation(s):
// \n0|acc[24]~80_combout  = ((\n0|acc [24] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n0|acc[23]~79 )))) # (GND)
// \n0|acc[24]~81  = CARRY((\n0|acc [24] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n0|acc[23]~79 ))) # (!\n0|acc [24] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n0|acc[23]~79 )))

	.dataa(\n0|acc [24]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[23]~79 ),
	.combout(\n0|acc[24]~80_combout ),
	.cout(\n0|acc[24]~81 ));
// synopsys translate_off
defparam \n0|acc[24]~80 .lut_mask = 16'h698E;
defparam \n0|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N17
dffeas \n0|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[24] .is_wysiwyg = "true";
defparam \n0|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N18
cycloneive_lcell_comb \n0|acc[25]~82 (
// Equation(s):
// \n0|acc[25]~82_combout  = (\n0|acc [25] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & (\n0|acc[24]~81  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n0|acc[24]~81 )))) # (!\n0|acc [25] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT25  
// & (!\n0|acc[24]~81 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n0|acc[24]~81 ) # (GND)))))
// \n0|acc[25]~83  = CARRY((\n0|acc [25] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & !\n0|acc[24]~81 )) # (!\n0|acc [25] & ((!\n0|acc[24]~81 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\n0|acc [25]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[24]~81 ),
	.combout(\n0|acc[25]~82_combout ),
	.cout(\n0|acc[25]~83 ));
// synopsys translate_off
defparam \n0|acc[25]~82 .lut_mask = 16'h9617;
defparam \n0|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N19
dffeas \n0|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[25] .is_wysiwyg = "true";
defparam \n0|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N20
cycloneive_lcell_comb \n0|acc[26]~84 (
// Equation(s):
// \n0|acc[26]~84_combout  = ((\n0|acc [26] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\n0|acc[25]~83 )))) # (GND)
// \n0|acc[26]~85  = CARRY((\n0|acc [26] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\n0|acc[25]~83 ))) # (!\n0|acc [26] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT26  & !\n0|acc[25]~83 )))

	.dataa(\n0|acc [26]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[25]~83 ),
	.combout(\n0|acc[26]~84_combout ),
	.cout(\n0|acc[26]~85 ));
// synopsys translate_off
defparam \n0|acc[26]~84 .lut_mask = 16'h698E;
defparam \n0|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N21
dffeas \n0|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[26] .is_wysiwyg = "true";
defparam \n0|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N8
cycloneive_lcell_comb \n0|acc_final[9]~24 (
// Equation(s):
// \n0|acc_final[9]~24_cout  = CARRY(\n0|acc [8])

	.dataa(gnd),
	.datab(\n0|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\n0|acc_final[9]~24_cout ));
// synopsys translate_off
defparam \n0|acc_final[9]~24 .lut_mask = 16'h00CC;
defparam \n0|acc_final[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N10
cycloneive_lcell_comb \n0|acc_final[9]~25 (
// Equation(s):
// \n0|acc_final[9]~25_combout  = (\n0|acc [9] & (\n0|acc_final[9]~24_cout  & VCC)) # (!\n0|acc [9] & (!\n0|acc_final[9]~24_cout ))
// \n0|acc_final[9]~26  = CARRY((!\n0|acc [9] & !\n0|acc_final[9]~24_cout ))

	.dataa(gnd),
	.datab(\n0|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[9]~24_cout ),
	.combout(\n0|acc_final[9]~25_combout ),
	.cout(\n0|acc_final[9]~26 ));
// synopsys translate_off
defparam \n0|acc_final[9]~25 .lut_mask = 16'hC303;
defparam \n0|acc_final[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N12
cycloneive_lcell_comb \n0|acc_final[10]~27 (
// Equation(s):
// \n0|acc_final[10]~27_combout  = (\n0|acc [10] & (\n0|acc_final[9]~26  $ (GND))) # (!\n0|acc [10] & (!\n0|acc_final[9]~26  & VCC))
// \n0|acc_final[10]~28  = CARRY((\n0|acc [10] & !\n0|acc_final[9]~26 ))

	.dataa(\n0|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[9]~26 ),
	.combout(\n0|acc_final[10]~27_combout ),
	.cout(\n0|acc_final[10]~28 ));
// synopsys translate_off
defparam \n0|acc_final[10]~27 .lut_mask = 16'hA50A;
defparam \n0|acc_final[10]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N14
cycloneive_lcell_comb \n0|acc_final[11]~29 (
// Equation(s):
// \n0|acc_final[11]~29_combout  = (\n0|acc [11] & (\n0|acc_final[10]~28  & VCC)) # (!\n0|acc [11] & (!\n0|acc_final[10]~28 ))
// \n0|acc_final[11]~30  = CARRY((!\n0|acc [11] & !\n0|acc_final[10]~28 ))

	.dataa(gnd),
	.datab(\n0|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[10]~28 ),
	.combout(\n0|acc_final[11]~29_combout ),
	.cout(\n0|acc_final[11]~30 ));
// synopsys translate_off
defparam \n0|acc_final[11]~29 .lut_mask = 16'hC303;
defparam \n0|acc_final[11]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N16
cycloneive_lcell_comb \n0|acc_final[12]~31 (
// Equation(s):
// \n0|acc_final[12]~31_combout  = (\n0|acc [12] & (\n0|acc_final[11]~30  $ (GND))) # (!\n0|acc [12] & (!\n0|acc_final[11]~30  & VCC))
// \n0|acc_final[12]~32  = CARRY((\n0|acc [12] & !\n0|acc_final[11]~30 ))

	.dataa(gnd),
	.datab(\n0|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[11]~30 ),
	.combout(\n0|acc_final[12]~31_combout ),
	.cout(\n0|acc_final[12]~32 ));
// synopsys translate_off
defparam \n0|acc_final[12]~31 .lut_mask = 16'hC30C;
defparam \n0|acc_final[12]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N18
cycloneive_lcell_comb \n0|acc_final[13]~33 (
// Equation(s):
// \n0|acc_final[13]~33_combout  = (\n0|acc [13] & (!\n0|acc_final[12]~32 )) # (!\n0|acc [13] & ((\n0|acc_final[12]~32 ) # (GND)))
// \n0|acc_final[13]~34  = CARRY((!\n0|acc_final[12]~32 ) # (!\n0|acc [13]))

	.dataa(\n0|acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[12]~32 ),
	.combout(\n0|acc_final[13]~33_combout ),
	.cout(\n0|acc_final[13]~34 ));
// synopsys translate_off
defparam \n0|acc_final[13]~33 .lut_mask = 16'h5A5F;
defparam \n0|acc_final[13]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N20
cycloneive_lcell_comb \n0|acc_final[14]~35 (
// Equation(s):
// \n0|acc_final[14]~35_combout  = (\n0|acc [14] & ((GND) # (!\n0|acc_final[13]~34 ))) # (!\n0|acc [14] & (\n0|acc_final[13]~34  $ (GND)))
// \n0|acc_final[14]~36  = CARRY((\n0|acc [14]) # (!\n0|acc_final[13]~34 ))

	.dataa(gnd),
	.datab(\n0|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[13]~34 ),
	.combout(\n0|acc_final[14]~35_combout ),
	.cout(\n0|acc_final[14]~36 ));
// synopsys translate_off
defparam \n0|acc_final[14]~35 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[14]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N22
cycloneive_lcell_comb \n0|acc_final[15]~37 (
// Equation(s):
// \n0|acc_final[15]~37_combout  = (\n0|acc [15] & (!\n0|acc_final[14]~36 )) # (!\n0|acc [15] & ((\n0|acc_final[14]~36 ) # (GND)))
// \n0|acc_final[15]~38  = CARRY((!\n0|acc_final[14]~36 ) # (!\n0|acc [15]))

	.dataa(\n0|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[14]~36 ),
	.combout(\n0|acc_final[15]~37_combout ),
	.cout(\n0|acc_final[15]~38 ));
// synopsys translate_off
defparam \n0|acc_final[15]~37 .lut_mask = 16'h5A5F;
defparam \n0|acc_final[15]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N24
cycloneive_lcell_comb \n0|acc_final[16]~39 (
// Equation(s):
// \n0|acc_final[16]~39_combout  = (\n0|acc [16] & ((GND) # (!\n0|acc_final[15]~38 ))) # (!\n0|acc [16] & (\n0|acc_final[15]~38  $ (GND)))
// \n0|acc_final[16]~40  = CARRY((\n0|acc [16]) # (!\n0|acc_final[15]~38 ))

	.dataa(gnd),
	.datab(\n0|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[15]~38 ),
	.combout(\n0|acc_final[16]~39_combout ),
	.cout(\n0|acc_final[16]~40 ));
// synopsys translate_off
defparam \n0|acc_final[16]~39 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[16]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N26
cycloneive_lcell_comb \n0|acc_final[17]~41 (
// Equation(s):
// \n0|acc_final[17]~41_combout  = (\n0|acc [17] & (\n0|acc_final[16]~40  & VCC)) # (!\n0|acc [17] & (!\n0|acc_final[16]~40 ))
// \n0|acc_final[17]~42  = CARRY((!\n0|acc [17] & !\n0|acc_final[16]~40 ))

	.dataa(gnd),
	.datab(\n0|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[16]~40 ),
	.combout(\n0|acc_final[17]~41_combout ),
	.cout(\n0|acc_final[17]~42 ));
// synopsys translate_off
defparam \n0|acc_final[17]~41 .lut_mask = 16'hC303;
defparam \n0|acc_final[17]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N28
cycloneive_lcell_comb \n0|acc_final[18]~43 (
// Equation(s):
// \n0|acc_final[18]~43_combout  = (\n0|acc [18] & ((GND) # (!\n0|acc_final[17]~42 ))) # (!\n0|acc [18] & (\n0|acc_final[17]~42  $ (GND)))
// \n0|acc_final[18]~44  = CARRY((\n0|acc [18]) # (!\n0|acc_final[17]~42 ))

	.dataa(\n0|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[17]~42 ),
	.combout(\n0|acc_final[18]~43_combout ),
	.cout(\n0|acc_final[18]~44 ));
// synopsys translate_off
defparam \n0|acc_final[18]~43 .lut_mask = 16'h5AAF;
defparam \n0|acc_final[18]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N30
cycloneive_lcell_comb \n0|acc_final[19]~45 (
// Equation(s):
// \n0|acc_final[19]~45_combout  = (\n0|acc [19] & (\n0|acc_final[18]~44  & VCC)) # (!\n0|acc [19] & (!\n0|acc_final[18]~44 ))
// \n0|acc_final[19]~46  = CARRY((!\n0|acc [19] & !\n0|acc_final[18]~44 ))

	.dataa(gnd),
	.datab(\n0|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[18]~44 ),
	.combout(\n0|acc_final[19]~45_combout ),
	.cout(\n0|acc_final[19]~46 ));
// synopsys translate_off
defparam \n0|acc_final[19]~45 .lut_mask = 16'hC303;
defparam \n0|acc_final[19]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N0
cycloneive_lcell_comb \n0|acc_final[20]~47 (
// Equation(s):
// \n0|acc_final[20]~47_combout  = (\n0|acc [20] & ((GND) # (!\n0|acc_final[19]~46 ))) # (!\n0|acc [20] & (\n0|acc_final[19]~46  $ (GND)))
// \n0|acc_final[20]~48  = CARRY((\n0|acc [20]) # (!\n0|acc_final[19]~46 ))

	.dataa(gnd),
	.datab(\n0|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[19]~46 ),
	.combout(\n0|acc_final[20]~47_combout ),
	.cout(\n0|acc_final[20]~48 ));
// synopsys translate_off
defparam \n0|acc_final[20]~47 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[20]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N2
cycloneive_lcell_comb \n0|acc_final[21]~49 (
// Equation(s):
// \n0|acc_final[21]~49_combout  = (\n0|acc [21] & (\n0|acc_final[20]~48  & VCC)) # (!\n0|acc [21] & (!\n0|acc_final[20]~48 ))
// \n0|acc_final[21]~50  = CARRY((!\n0|acc [21] & !\n0|acc_final[20]~48 ))

	.dataa(gnd),
	.datab(\n0|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[20]~48 ),
	.combout(\n0|acc_final[21]~49_combout ),
	.cout(\n0|acc_final[21]~50 ));
// synopsys translate_off
defparam \n0|acc_final[21]~49 .lut_mask = 16'hC303;
defparam \n0|acc_final[21]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N4
cycloneive_lcell_comb \n0|acc_final[22]~51 (
// Equation(s):
// \n0|acc_final[22]~51_combout  = (\n0|acc [22] & ((GND) # (!\n0|acc_final[21]~50 ))) # (!\n0|acc [22] & (\n0|acc_final[21]~50  $ (GND)))
// \n0|acc_final[22]~52  = CARRY((\n0|acc [22]) # (!\n0|acc_final[21]~50 ))

	.dataa(gnd),
	.datab(\n0|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[21]~50 ),
	.combout(\n0|acc_final[22]~51_combout ),
	.cout(\n0|acc_final[22]~52 ));
// synopsys translate_off
defparam \n0|acc_final[22]~51 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[22]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N6
cycloneive_lcell_comb \n0|acc_final[23]~53 (
// Equation(s):
// \n0|acc_final[23]~53_combout  = (\n0|acc [23] & (\n0|acc_final[22]~52  & VCC)) # (!\n0|acc [23] & (!\n0|acc_final[22]~52 ))
// \n0|acc_final[23]~54  = CARRY((!\n0|acc [23] & !\n0|acc_final[22]~52 ))

	.dataa(gnd),
	.datab(\n0|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[22]~52 ),
	.combout(\n0|acc_final[23]~53_combout ),
	.cout(\n0|acc_final[23]~54 ));
// synopsys translate_off
defparam \n0|acc_final[23]~53 .lut_mask = 16'hC303;
defparam \n0|acc_final[23]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N8
cycloneive_lcell_comb \n0|acc_final[24]~55 (
// Equation(s):
// \n0|acc_final[24]~55_combout  = (\n0|acc [24] & ((GND) # (!\n0|acc_final[23]~54 ))) # (!\n0|acc [24] & (\n0|acc_final[23]~54  $ (GND)))
// \n0|acc_final[24]~56  = CARRY((\n0|acc [24]) # (!\n0|acc_final[23]~54 ))

	.dataa(gnd),
	.datab(\n0|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[23]~54 ),
	.combout(\n0|acc_final[24]~55_combout ),
	.cout(\n0|acc_final[24]~56 ));
// synopsys translate_off
defparam \n0|acc_final[24]~55 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[24]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N10
cycloneive_lcell_comb \n0|acc_final[25]~57 (
// Equation(s):
// \n0|acc_final[25]~57_combout  = (\n0|acc [25] & (\n0|acc_final[24]~56  & VCC)) # (!\n0|acc [25] & (!\n0|acc_final[24]~56 ))
// \n0|acc_final[25]~58  = CARRY((!\n0|acc [25] & !\n0|acc_final[24]~56 ))

	.dataa(gnd),
	.datab(\n0|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[24]~56 ),
	.combout(\n0|acc_final[25]~57_combout ),
	.cout(\n0|acc_final[25]~58 ));
// synopsys translate_off
defparam \n0|acc_final[25]~57 .lut_mask = 16'hC303;
defparam \n0|acc_final[25]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N12
cycloneive_lcell_comb \n0|acc_final[26]~59 (
// Equation(s):
// \n0|acc_final[26]~59_combout  = (\n0|acc [26] & ((GND) # (!\n0|acc_final[25]~58 ))) # (!\n0|acc [26] & (\n0|acc_final[25]~58  $ (GND)))
// \n0|acc_final[26]~60  = CARRY((\n0|acc [26]) # (!\n0|acc_final[25]~58 ))

	.dataa(\n0|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[25]~58 ),
	.combout(\n0|acc_final[26]~59_combout ),
	.cout(\n0|acc_final[26]~60 ));
// synopsys translate_off
defparam \n0|acc_final[26]~59 .lut_mask = 16'h5AAF;
defparam \n0|acc_final[26]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y14_N13
dffeas \n0|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[26]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[26] .is_wysiwyg = "true";
defparam \n0|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N22
cycloneive_lcell_comb \n0|acc[27]~86 (
// Equation(s):
// \n0|acc[27]~86_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n0|acc [27] & (\n0|acc[26]~85  & VCC)) # (!\n0|acc [27] & (!\n0|acc[26]~85 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n0|acc [27] & (!\n0|acc[26]~85 )) # 
// (!\n0|acc [27] & ((\n0|acc[26]~85 ) # (GND)))))
// \n0|acc[27]~87  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n0|acc [27] & !\n0|acc[26]~85 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n0|acc[26]~85 ) # (!\n0|acc [27]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n0|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[26]~85 ),
	.combout(\n0|acc[27]~86_combout ),
	.cout(\n0|acc[27]~87 ));
// synopsys translate_off
defparam \n0|acc[27]~86 .lut_mask = 16'h9617;
defparam \n0|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N23
dffeas \n0|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[27] .is_wysiwyg = "true";
defparam \n0|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N14
cycloneive_lcell_comb \n0|acc_final[27]~61 (
// Equation(s):
// \n0|acc_final[27]~61_combout  = (\n0|acc [27] & (\n0|acc_final[26]~60  & VCC)) # (!\n0|acc [27] & (!\n0|acc_final[26]~60 ))
// \n0|acc_final[27]~62  = CARRY((!\n0|acc [27] & !\n0|acc_final[26]~60 ))

	.dataa(gnd),
	.datab(\n0|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[26]~60 ),
	.combout(\n0|acc_final[27]~61_combout ),
	.cout(\n0|acc_final[27]~62 ));
// synopsys translate_off
defparam \n0|acc_final[27]~61 .lut_mask = 16'hC303;
defparam \n0|acc_final[27]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y14_N15
dffeas \n0|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[27]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[27] .is_wysiwyg = "true";
defparam \n0|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N9
dffeas \n0|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[24]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[24] .is_wysiwyg = "true";
defparam \n0|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N11
dffeas \n0|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[25]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[25] .is_wysiwyg = "true";
defparam \n0|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N30
cycloneive_lcell_comb \n0|LessThan0~1 (
// Equation(s):
// \n0|LessThan0~1_combout  = (\n0|acc_final [26]) # ((\n0|acc_final [27]) # ((\n0|acc_final [24]) # (\n0|acc_final [25])))

	.dataa(\n0|acc_final [26]),
	.datab(\n0|acc_final [27]),
	.datac(\n0|acc_final [24]),
	.datad(\n0|acc_final [25]),
	.cin(gnd),
	.combout(\n0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N24
cycloneive_lcell_comb \n0|acc[28]~88 (
// Equation(s):
// \n0|acc[28]~88_combout  = ((\n0|acc [28] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n0|acc[27]~87 )))) # (GND)
// \n0|acc[28]~89  = CARRY((\n0|acc [28] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n0|acc[27]~87 ))) # (!\n0|acc [28] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n0|acc[27]~87 )))

	.dataa(\n0|acc [28]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[27]~87 ),
	.combout(\n0|acc[28]~88_combout ),
	.cout(\n0|acc[28]~89 ));
// synopsys translate_off
defparam \n0|acc[28]~88 .lut_mask = 16'h698E;
defparam \n0|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N25
dffeas \n0|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[28] .is_wysiwyg = "true";
defparam \n0|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N26
cycloneive_lcell_comb \n0|acc[29]~90 (
// Equation(s):
// \n0|acc[29]~90_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n0|acc [29] & (\n0|acc[28]~89  & VCC)) # (!\n0|acc [29] & (!\n0|acc[28]~89 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n0|acc [29] & (!\n0|acc[28]~89 )) # 
// (!\n0|acc [29] & ((\n0|acc[28]~89 ) # (GND)))))
// \n0|acc[29]~91  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n0|acc [29] & !\n0|acc[28]~89 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n0|acc[28]~89 ) # (!\n0|acc [29]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n0|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[28]~89 ),
	.combout(\n0|acc[29]~90_combout ),
	.cout(\n0|acc[29]~91 ));
// synopsys translate_off
defparam \n0|acc[29]~90 .lut_mask = 16'h9617;
defparam \n0|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N27
dffeas \n0|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[29] .is_wysiwyg = "true";
defparam \n0|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N28
cycloneive_lcell_comb \n0|acc[30]~92 (
// Equation(s):
// \n0|acc[30]~92_combout  = ((\n0|acc [30] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n0|acc[29]~91 )))) # (GND)
// \n0|acc[30]~93  = CARRY((\n0|acc [30] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n0|acc[29]~91 ))) # (!\n0|acc [30] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n0|acc[29]~91 )))

	.dataa(\n0|acc [30]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[29]~91 ),
	.combout(\n0|acc[30]~92_combout ),
	.cout(\n0|acc[30]~93 ));
// synopsys translate_off
defparam \n0|acc[30]~92 .lut_mask = 16'h698E;
defparam \n0|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N29
dffeas \n0|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[30] .is_wysiwyg = "true";
defparam \n0|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N30
cycloneive_lcell_comb \n0|acc[31]~94 (
// Equation(s):
// \n0|acc[31]~94_combout  = \n0|acc [31] $ (\n0|acc[30]~93  $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n0|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n0|acc[30]~93 ),
	.combout(\n0|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n0|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y14_N31
dffeas \n0|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[31] .is_wysiwyg = "true";
defparam \n0|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N16
cycloneive_lcell_comb \n0|acc_final[28]~63 (
// Equation(s):
// \n0|acc_final[28]~63_combout  = (\n0|acc [28] & ((GND) # (!\n0|acc_final[27]~62 ))) # (!\n0|acc [28] & (\n0|acc_final[27]~62  $ (GND)))
// \n0|acc_final[28]~64  = CARRY((\n0|acc [28]) # (!\n0|acc_final[27]~62 ))

	.dataa(gnd),
	.datab(\n0|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[27]~62 ),
	.combout(\n0|acc_final[28]~63_combout ),
	.cout(\n0|acc_final[28]~64 ));
// synopsys translate_off
defparam \n0|acc_final[28]~63 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[28]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N18
cycloneive_lcell_comb \n0|acc_final[29]~65 (
// Equation(s):
// \n0|acc_final[29]~65_combout  = (\n0|acc [29] & (\n0|acc_final[28]~64  & VCC)) # (!\n0|acc [29] & (!\n0|acc_final[28]~64 ))
// \n0|acc_final[29]~66  = CARRY((!\n0|acc [29] & !\n0|acc_final[28]~64 ))

	.dataa(gnd),
	.datab(\n0|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[28]~64 ),
	.combout(\n0|acc_final[29]~65_combout ),
	.cout(\n0|acc_final[29]~66 ));
// synopsys translate_off
defparam \n0|acc_final[29]~65 .lut_mask = 16'hC303;
defparam \n0|acc_final[29]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N20
cycloneive_lcell_comb \n0|acc_final[30]~67 (
// Equation(s):
// \n0|acc_final[30]~67_combout  = (\n0|acc [30] & ((GND) # (!\n0|acc_final[29]~66 ))) # (!\n0|acc [30] & (\n0|acc_final[29]~66  $ (GND)))
// \n0|acc_final[30]~68  = CARRY((\n0|acc [30]) # (!\n0|acc_final[29]~66 ))

	.dataa(gnd),
	.datab(\n0|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[29]~66 ),
	.combout(\n0|acc_final[30]~67_combout ),
	.cout(\n0|acc_final[30]~68 ));
// synopsys translate_off
defparam \n0|acc_final[30]~67 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[30]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N22
cycloneive_lcell_comb \n0|acc_final[31]~69 (
// Equation(s):
// \n0|acc_final[31]~69_combout  = \n0|acc [31] $ (!\n0|acc_final[30]~68 )

	.dataa(\n0|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n0|acc_final[30]~68 ),
	.combout(\n0|acc_final[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc_final[31]~69 .lut_mask = 16'hA5A5;
defparam \n0|acc_final[31]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y14_N23
dffeas \n0|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[31]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[31] .is_wysiwyg = "true";
defparam \n0|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N19
dffeas \n0|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[29]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[29] .is_wysiwyg = "true";
defparam \n0|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N21
dffeas \n0|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[30]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[30] .is_wysiwyg = "true";
defparam \n0|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N17
dffeas \n0|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[28]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[28] .is_wysiwyg = "true";
defparam \n0|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \n0|LessThan0~2 (
// Equation(s):
// \n0|LessThan0~2_combout  = (\n0|acc_final [29]) # ((\n0|acc_final [30]) # (\n0|acc_final [28]))

	.dataa(\n0|acc_final [29]),
	.datab(gnd),
	.datac(\n0|acc_final [30]),
	.datad(\n0|acc_final [28]),
	.cin(gnd),
	.combout(\n0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan0~2 .lut_mask = 16'hFFFA;
defparam \n0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N7
dffeas \n0|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[23]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[23] .is_wysiwyg = "true";
defparam \n0|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N3
dffeas \n0|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[21]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[21] .is_wysiwyg = "true";
defparam \n0|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N5
dffeas \n0|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[22]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[22] .is_wysiwyg = "true";
defparam \n0|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y14_N1
dffeas \n0|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[20]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[20] .is_wysiwyg = "true";
defparam \n0|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N28
cycloneive_lcell_comb \n0|LessThan0~0 (
// Equation(s):
// \n0|LessThan0~0_combout  = (\n0|acc_final [23]) # ((\n0|acc_final [21]) # ((\n0|acc_final [22]) # (\n0|acc_final [20])))

	.dataa(\n0|acc_final [23]),
	.datab(\n0|acc_final [21]),
	.datac(\n0|acc_final [22]),
	.datad(\n0|acc_final [20]),
	.cin(gnd),
	.combout(\n0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneive_lcell_comb \n0|sigmoid_address[0]~1 (
// Equation(s):
// \n0|sigmoid_address[0]~1_combout  = (!\n0|acc_final [31] & ((\n0|LessThan0~1_combout ) # ((\n0|LessThan0~2_combout ) # (\n0|LessThan0~0_combout ))))

	.dataa(\n0|LessThan0~1_combout ),
	.datab(\n0|acc_final [31]),
	.datac(\n0|LessThan0~2_combout ),
	.datad(\n0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[0]~1 .lut_mask = 16'h3332;
defparam \n0|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N26
cycloneive_lcell_comb \n0|LessThan1~1 (
// Equation(s):
// \n0|LessThan1~1_combout  = (\n0|acc_final [26] & (\n0|acc_final [27] & (\n0|acc_final [24] & \n0|acc_final [25])))

	.dataa(\n0|acc_final [26]),
	.datab(\n0|acc_final [27]),
	.datac(\n0|acc_final [24]),
	.datad(\n0|acc_final [25]),
	.cin(gnd),
	.combout(\n0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan1~1 .lut_mask = 16'h8000;
defparam \n0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
cycloneive_lcell_comb \n0|LessThan1~2 (
// Equation(s):
// \n0|LessThan1~2_combout  = (\n0|acc_final [29] & (\n0|acc_final [30] & \n0|acc_final [28]))

	.dataa(\n0|acc_final [29]),
	.datab(gnd),
	.datac(\n0|acc_final [30]),
	.datad(\n0|acc_final [28]),
	.cin(gnd),
	.combout(\n0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan1~2 .lut_mask = 16'hA000;
defparam \n0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N24
cycloneive_lcell_comb \n0|LessThan1~0 (
// Equation(s):
// \n0|LessThan1~0_combout  = (\n0|acc_final [23] & (\n0|acc_final [21] & (\n0|acc_final [22] & \n0|acc_final [20])))

	.dataa(\n0|acc_final [23]),
	.datab(\n0|acc_final [21]),
	.datac(\n0|acc_final [22]),
	.datad(\n0|acc_final [20]),
	.cin(gnd),
	.combout(\n0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan1~0 .lut_mask = 16'h8000;
defparam \n0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
cycloneive_lcell_comb \n0|sigmoid_address[0]~0 (
// Equation(s):
// \n0|sigmoid_address[0]~0_combout  = ((\n0|LessThan1~1_combout  & (\n0|LessThan1~2_combout  & \n0|LessThan1~0_combout ))) # (!\n0|acc_final [31])

	.dataa(\n0|LessThan1~1_combout ),
	.datab(\n0|acc_final [31]),
	.datac(\n0|LessThan1~2_combout ),
	.datad(\n0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[0]~0 .lut_mask = 16'hB333;
defparam \n0|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N11
dffeas \n0|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[9] .is_wysiwyg = "true";
defparam \n0|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneive_lcell_comb \n0|sigmoid_address[0]~2 (
// Equation(s):
// \n0|sigmoid_address[0]~2_combout  = (\n0|acc_final [9] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [9] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~1_combout ),
	.datac(\n0|sigmoid_address[0]~0_combout ),
	.datad(\n0|acc_final [9]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[0]~2 .lut_mask = 16'hF0CC;
defparam \n0|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N13
dffeas \n0|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[10] .is_wysiwyg = "true";
defparam \n0|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \n0|sigmoid_address[1]~3 (
// Equation(s):
// \n0|sigmoid_address[1]~3_combout  = (\n0|acc_final [10] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [10] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~1_combout ),
	.datac(\n0|sigmoid_address[0]~0_combout ),
	.datad(\n0|acc_final [10]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[1]~3 .lut_mask = 16'hF0CC;
defparam \n0|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N15
dffeas \n0|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[11]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[11] .is_wysiwyg = "true";
defparam \n0|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneive_lcell_comb \n0|sigmoid_address[2]~4 (
// Equation(s):
// \n0|sigmoid_address[2]~4_combout  = (\n0|acc_final [11] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [11] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~1_combout ),
	.datac(\n0|sigmoid_address[0]~0_combout ),
	.datad(\n0|acc_final [11]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[2]~4 .lut_mask = 16'hF0CC;
defparam \n0|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N17
dffeas \n0|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[12]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[12] .is_wysiwyg = "true";
defparam \n0|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N4
cycloneive_lcell_comb \n0|sigmoid_address[3]~5 (
// Equation(s):
// \n0|sigmoid_address[3]~5_combout  = (\n0|acc_final [12] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [12] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(\n0|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n0|sigmoid_address[0]~1_combout ),
	.datad(\n0|acc_final [12]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[3]~5 .lut_mask = 16'hAAF0;
defparam \n0|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N19
dffeas \n0|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[13]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[13] .is_wysiwyg = "true";
defparam \n0|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N6
cycloneive_lcell_comb \n0|sigmoid_address[4]~6 (
// Equation(s):
// \n0|sigmoid_address[4]~6_combout  = (\n0|acc_final [13] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [13] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(\n0|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n0|sigmoid_address[0]~1_combout ),
	.datad(\n0|acc_final [13]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[4]~6 .lut_mask = 16'hAAF0;
defparam \n0|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N21
dffeas \n0|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[14]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[14] .is_wysiwyg = "true";
defparam \n0|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneive_lcell_comb \n0|sigmoid_address[5]~7 (
// Equation(s):
// \n0|sigmoid_address[5]~7_combout  = (\n0|acc_final [14] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [14] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(\n0|acc_final [14]),
	.datad(\n0|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[5]~7 .lut_mask = 16'hCFC0;
defparam \n0|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N23
dffeas \n0|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[15]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[15] .is_wysiwyg = "true";
defparam \n0|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
cycloneive_lcell_comb \n0|sigmoid_address[6]~8 (
// Equation(s):
// \n0|sigmoid_address[6]~8_combout  = (\n0|acc_final [15] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [15] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~1_combout ),
	.datac(\n0|sigmoid_address[0]~0_combout ),
	.datad(\n0|acc_final [15]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[6]~8 .lut_mask = 16'hF0CC;
defparam \n0|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N25
dffeas \n0|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[16]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[16] .is_wysiwyg = "true";
defparam \n0|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N0
cycloneive_lcell_comb \n0|sigmoid_address[7]~9 (
// Equation(s):
// \n0|sigmoid_address[7]~9_combout  = (\n0|acc_final [16] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [16] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(\n0|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n0|sigmoid_address[0]~1_combout ),
	.datad(\n0|acc_final [16]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[7]~9 .lut_mask = 16'hAAF0;
defparam \n0|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N27
dffeas \n0|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[17]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[17] .is_wysiwyg = "true";
defparam \n0|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N2
cycloneive_lcell_comb \n0|sigmoid_address[8]~10 (
// Equation(s):
// \n0|sigmoid_address[8]~10_combout  = (\n0|acc_final [17] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [17] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n0|acc_final [17]),
	.datad(\n0|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[8]~10 .lut_mask = 16'hFA0A;
defparam \n0|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N29
dffeas \n0|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[18]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[18] .is_wysiwyg = "true";
defparam \n0|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneive_lcell_comb \n0|sigmoid_address[9]~11 (
// Equation(s):
// \n0|sigmoid_address[9]~11_combout  = (\n0|acc_final [18] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [18] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~1_combout ),
	.datac(\n0|sigmoid_address[0]~0_combout ),
	.datad(\n0|acc_final [18]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[9]~11 .lut_mask = 16'hF0CC;
defparam \n0|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N31
dffeas \n0|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[19]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[19] .is_wysiwyg = "true";
defparam \n0|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneive_lcell_comb \n0|sigmoid_address[10]~12 (
// Equation(s):
// \n0|sigmoid_address[10]~12_combout  = (\n0|acc_final [19] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [19] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(\n0|acc_final [19]),
	.datad(\n0|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[10]~12 .lut_mask = 16'hCFC0;
defparam \n0|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
cycloneive_lcell_comb \n0|acc_final[31]~_wirecell (
// Equation(s):
// \n0|acc_final[31]~_wirecell_combout  = !\n0|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|acc_final [31]),
	.cin(gnd),
	.combout(\n0|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n0|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y22_N0
cycloneive_mac_mult \n1|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron1_weights|altsyncram_component|auto_generated|q_a [15],\neuron1_weights|altsyncram_component|auto_generated|q_a [14],\neuron1_weights|altsyncram_component|auto_generated|q_a [13],\neuron1_weights|altsyncram_component|auto_generated|q_a [12],
\neuron1_weights|altsyncram_component|auto_generated|q_a [11],\neuron1_weights|altsyncram_component|auto_generated|q_a [10],\neuron1_weights|altsyncram_component|auto_generated|q_a [9],\neuron1_weights|altsyncram_component|auto_generated|q_a [8],
\neuron1_weights|altsyncram_component|auto_generated|q_a [7],\neuron1_weights|altsyncram_component|auto_generated|q_a [6],\neuron1_weights|altsyncram_component|auto_generated|q_a [5],\neuron1_weights|altsyncram_component|auto_generated|q_a [4],
\neuron1_weights|altsyncram_component|auto_generated|q_a [3],\neuron1_weights|altsyncram_component|auto_generated|q_a [2],\neuron1_weights|altsyncram_component|auto_generated|q_a [1],\neuron1_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y22_N2
cycloneive_mac_out \n1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n1|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n1|Mult0|auto_generated|mac_mult1~dataout ,\n1|Mult0|auto_generated|mac_mult1~3 ,\n1|Mult0|auto_generated|mac_mult1~2 ,\n1|Mult0|auto_generated|mac_mult1~1 ,\n1|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneive_lcell_comb \n1|acc[0]~32 (
// Equation(s):
// \n1|acc[0]~32_combout  = (\n1|Mult0|auto_generated|mac_out2~dataout  & (\n1|acc [0] $ (VCC))) # (!\n1|Mult0|auto_generated|mac_out2~dataout  & (\n1|acc [0] & VCC))
// \n1|acc[0]~33  = CARRY((\n1|Mult0|auto_generated|mac_out2~dataout  & \n1|acc [0]))

	.dataa(\n1|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n1|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n1|acc[0]~32_combout ),
	.cout(\n1|acc[0]~33 ));
// synopsys translate_off
defparam \n1|acc[0]~32 .lut_mask = 16'h6688;
defparam \n1|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N1
dffeas \n1|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[0] .is_wysiwyg = "true";
defparam \n1|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneive_lcell_comb \n1|acc[1]~34 (
// Equation(s):
// \n1|acc[1]~34_combout  = (\n1|acc [1] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n1|acc[0]~33  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n1|acc[0]~33 )))) # (!\n1|acc [1] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n1|acc[0]~33 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n1|acc[0]~33 ) # (GND)))))
// \n1|acc[1]~35  = CARRY((\n1|acc [1] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n1|acc[0]~33 )) # (!\n1|acc [1] & ((!\n1|acc[0]~33 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n1|acc [1]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[0]~33 ),
	.combout(\n1|acc[1]~34_combout ),
	.cout(\n1|acc[1]~35 ));
// synopsys translate_off
defparam \n1|acc[1]~34 .lut_mask = 16'h9617;
defparam \n1|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N3
dffeas \n1|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[1] .is_wysiwyg = "true";
defparam \n1|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneive_lcell_comb \n1|acc[2]~36 (
// Equation(s):
// \n1|acc[2]~36_combout  = ((\n1|acc [2] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n1|acc[1]~35 )))) # (GND)
// \n1|acc[2]~37  = CARRY((\n1|acc [2] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n1|acc[1]~35 ))) # (!\n1|acc [2] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n1|acc[1]~35 )))

	.dataa(\n1|acc [2]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[1]~35 ),
	.combout(\n1|acc[2]~36_combout ),
	.cout(\n1|acc[2]~37 ));
// synopsys translate_off
defparam \n1|acc[2]~36 .lut_mask = 16'h698E;
defparam \n1|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \n1|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[2] .is_wysiwyg = "true";
defparam \n1|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneive_lcell_comb \n1|acc[3]~38 (
// Equation(s):
// \n1|acc[3]~38_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n1|acc [3] & (\n1|acc[2]~37  & VCC)) # (!\n1|acc [3] & (!\n1|acc[2]~37 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n1|acc [3] & (!\n1|acc[2]~37 )) # (!\n1|acc [3] & 
// ((\n1|acc[2]~37 ) # (GND)))))
// \n1|acc[3]~39  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n1|acc [3] & !\n1|acc[2]~37 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n1|acc[2]~37 ) # (!\n1|acc [3]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n1|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[2]~37 ),
	.combout(\n1|acc[3]~38_combout ),
	.cout(\n1|acc[3]~39 ));
// synopsys translate_off
defparam \n1|acc[3]~38 .lut_mask = 16'h9617;
defparam \n1|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \n1|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[3] .is_wysiwyg = "true";
defparam \n1|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneive_lcell_comb \n1|acc[4]~40 (
// Equation(s):
// \n1|acc[4]~40_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n1|acc [4] $ (!\n1|acc[3]~39 )))) # (GND)
// \n1|acc[4]~41  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n1|acc [4]) # (!\n1|acc[3]~39 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n1|acc [4] & !\n1|acc[3]~39 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n1|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[3]~39 ),
	.combout(\n1|acc[4]~40_combout ),
	.cout(\n1|acc[4]~41 ));
// synopsys translate_off
defparam \n1|acc[4]~40 .lut_mask = 16'h698E;
defparam \n1|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N9
dffeas \n1|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[4] .is_wysiwyg = "true";
defparam \n1|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneive_lcell_comb \n1|acc[5]~42 (
// Equation(s):
// \n1|acc[5]~42_combout  = (\n1|acc [5] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n1|acc[4]~41  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n1|acc[4]~41 )))) # (!\n1|acc [5] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n1|acc[4]~41 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n1|acc[4]~41 ) # (GND)))))
// \n1|acc[5]~43  = CARRY((\n1|acc [5] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n1|acc[4]~41 )) # (!\n1|acc [5] & ((!\n1|acc[4]~41 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n1|acc [5]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[4]~41 ),
	.combout(\n1|acc[5]~42_combout ),
	.cout(\n1|acc[5]~43 ));
// synopsys translate_off
defparam \n1|acc[5]~42 .lut_mask = 16'h9617;
defparam \n1|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N11
dffeas \n1|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[5] .is_wysiwyg = "true";
defparam \n1|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneive_lcell_comb \n1|acc[6]~44 (
// Equation(s):
// \n1|acc[6]~44_combout  = ((\n1|acc [6] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n1|acc[5]~43 )))) # (GND)
// \n1|acc[6]~45  = CARRY((\n1|acc [6] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n1|acc[5]~43 ))) # (!\n1|acc [6] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n1|acc[5]~43 )))

	.dataa(\n1|acc [6]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[5]~43 ),
	.combout(\n1|acc[6]~44_combout ),
	.cout(\n1|acc[6]~45 ));
// synopsys translate_off
defparam \n1|acc[6]~44 .lut_mask = 16'h698E;
defparam \n1|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N13
dffeas \n1|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[6] .is_wysiwyg = "true";
defparam \n1|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneive_lcell_comb \n1|acc[7]~46 (
// Equation(s):
// \n1|acc[7]~46_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n1|acc [7] & (\n1|acc[6]~45  & VCC)) # (!\n1|acc [7] & (!\n1|acc[6]~45 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n1|acc [7] & (!\n1|acc[6]~45 )) # (!\n1|acc [7] & 
// ((\n1|acc[6]~45 ) # (GND)))))
// \n1|acc[7]~47  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n1|acc [7] & !\n1|acc[6]~45 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n1|acc[6]~45 ) # (!\n1|acc [7]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n1|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[6]~45 ),
	.combout(\n1|acc[7]~46_combout ),
	.cout(\n1|acc[7]~47 ));
// synopsys translate_off
defparam \n1|acc[7]~46 .lut_mask = 16'h9617;
defparam \n1|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N15
dffeas \n1|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[7] .is_wysiwyg = "true";
defparam \n1|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneive_lcell_comb \n1|acc[8]~48 (
// Equation(s):
// \n1|acc[8]~48_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n1|acc [8] $ (!\n1|acc[7]~47 )))) # (GND)
// \n1|acc[8]~49  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n1|acc [8]) # (!\n1|acc[7]~47 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n1|acc [8] & !\n1|acc[7]~47 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n1|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[7]~47 ),
	.combout(\n1|acc[8]~48_combout ),
	.cout(\n1|acc[8]~49 ));
// synopsys translate_off
defparam \n1|acc[8]~48 .lut_mask = 16'h698E;
defparam \n1|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \n1|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[8] .is_wysiwyg = "true";
defparam \n1|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneive_lcell_comb \n1|acc[9]~50 (
// Equation(s):
// \n1|acc[9]~50_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n1|acc [9] & (\n1|acc[8]~49  & VCC)) # (!\n1|acc [9] & (!\n1|acc[8]~49 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n1|acc [9] & (!\n1|acc[8]~49 )) # (!\n1|acc [9] & 
// ((\n1|acc[8]~49 ) # (GND)))))
// \n1|acc[9]~51  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n1|acc [9] & !\n1|acc[8]~49 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n1|acc[8]~49 ) # (!\n1|acc [9]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n1|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[8]~49 ),
	.combout(\n1|acc[9]~50_combout ),
	.cout(\n1|acc[9]~51 ));
// synopsys translate_off
defparam \n1|acc[9]~50 .lut_mask = 16'h9617;
defparam \n1|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \n1|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[9] .is_wysiwyg = "true";
defparam \n1|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneive_lcell_comb \n1|acc[10]~52 (
// Equation(s):
// \n1|acc[10]~52_combout  = ((\n1|acc [10] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n1|acc[9]~51 )))) # (GND)
// \n1|acc[10]~53  = CARRY((\n1|acc [10] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n1|acc[9]~51 ))) # (!\n1|acc [10] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n1|acc[9]~51 )))

	.dataa(\n1|acc [10]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[9]~51 ),
	.combout(\n1|acc[10]~52_combout ),
	.cout(\n1|acc[10]~53 ));
// synopsys translate_off
defparam \n1|acc[10]~52 .lut_mask = 16'h698E;
defparam \n1|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \n1|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[10] .is_wysiwyg = "true";
defparam \n1|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneive_lcell_comb \n1|acc[11]~54 (
// Equation(s):
// \n1|acc[11]~54_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n1|acc [11] & (\n1|acc[10]~53  & VCC)) # (!\n1|acc [11] & (!\n1|acc[10]~53 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n1|acc [11] & (!\n1|acc[10]~53 )) # 
// (!\n1|acc [11] & ((\n1|acc[10]~53 ) # (GND)))))
// \n1|acc[11]~55  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n1|acc [11] & !\n1|acc[10]~53 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\n1|acc[10]~53 ) # (!\n1|acc [11]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\n1|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[10]~53 ),
	.combout(\n1|acc[11]~54_combout ),
	.cout(\n1|acc[11]~55 ));
// synopsys translate_off
defparam \n1|acc[11]~54 .lut_mask = 16'h9617;
defparam \n1|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \n1|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[11] .is_wysiwyg = "true";
defparam \n1|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneive_lcell_comb \n1|acc[12]~56 (
// Equation(s):
// \n1|acc[12]~56_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n1|acc [12] $ (!\n1|acc[11]~55 )))) # (GND)
// \n1|acc[12]~57  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n1|acc [12]) # (!\n1|acc[11]~55 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n1|acc [12] & !\n1|acc[11]~55 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n1|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[11]~55 ),
	.combout(\n1|acc[12]~56_combout ),
	.cout(\n1|acc[12]~57 ));
// synopsys translate_off
defparam \n1|acc[12]~56 .lut_mask = 16'h698E;
defparam \n1|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \n1|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[12] .is_wysiwyg = "true";
defparam \n1|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneive_lcell_comb \n1|acc[13]~58 (
// Equation(s):
// \n1|acc[13]~58_combout  = (\n1|acc [13] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & (\n1|acc[12]~57  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n1|acc[12]~57 )))) # (!\n1|acc [13] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT13  
// & (!\n1|acc[12]~57 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n1|acc[12]~57 ) # (GND)))))
// \n1|acc[13]~59  = CARRY((\n1|acc [13] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & !\n1|acc[12]~57 )) # (!\n1|acc [13] & ((!\n1|acc[12]~57 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\n1|acc [13]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[12]~57 ),
	.combout(\n1|acc[13]~58_combout ),
	.cout(\n1|acc[13]~59 ));
// synopsys translate_off
defparam \n1|acc[13]~58 .lut_mask = 16'h9617;
defparam \n1|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N27
dffeas \n1|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[13] .is_wysiwyg = "true";
defparam \n1|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneive_lcell_comb \n1|acc[14]~60 (
// Equation(s):
// \n1|acc[14]~60_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n1|acc [14] $ (!\n1|acc[13]~59 )))) # (GND)
// \n1|acc[14]~61  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n1|acc [14]) # (!\n1|acc[13]~59 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n1|acc [14] & !\n1|acc[13]~59 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n1|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[13]~59 ),
	.combout(\n1|acc[14]~60_combout ),
	.cout(\n1|acc[14]~61 ));
// synopsys translate_off
defparam \n1|acc[14]~60 .lut_mask = 16'h698E;
defparam \n1|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \n1|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[14] .is_wysiwyg = "true";
defparam \n1|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneive_lcell_comb \n1|acc[15]~62 (
// Equation(s):
// \n1|acc[15]~62_combout  = (\n1|acc [15] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n1|acc[14]~61  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n1|acc[14]~61 )))) # (!\n1|acc [15] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n1|acc[14]~61 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n1|acc[14]~61 ) # (GND)))))
// \n1|acc[15]~63  = CARRY((\n1|acc [15] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n1|acc[14]~61 )) # (!\n1|acc [15] & ((!\n1|acc[14]~61 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n1|acc [15]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[14]~61 ),
	.combout(\n1|acc[15]~62_combout ),
	.cout(\n1|acc[15]~63 ));
// synopsys translate_off
defparam \n1|acc[15]~62 .lut_mask = 16'h9617;
defparam \n1|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \n1|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[15] .is_wysiwyg = "true";
defparam \n1|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_lcell_comb \n1|acc[16]~64 (
// Equation(s):
// \n1|acc[16]~64_combout  = ((\n1|acc [16] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\n1|acc[15]~63 )))) # (GND)
// \n1|acc[16]~65  = CARRY((\n1|acc [16] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\n1|acc[15]~63 ))) # (!\n1|acc [16] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT16  & !\n1|acc[15]~63 )))

	.dataa(\n1|acc [16]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[15]~63 ),
	.combout(\n1|acc[16]~64_combout ),
	.cout(\n1|acc[16]~65 ));
// synopsys translate_off
defparam \n1|acc[16]~64 .lut_mask = 16'h698E;
defparam \n1|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \n1|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[16] .is_wysiwyg = "true";
defparam \n1|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_lcell_comb \n1|acc[17]~66 (
// Equation(s):
// \n1|acc[17]~66_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n1|acc [17] & (\n1|acc[16]~65  & VCC)) # (!\n1|acc [17] & (!\n1|acc[16]~65 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n1|acc [17] & (!\n1|acc[16]~65 )) # 
// (!\n1|acc [17] & ((\n1|acc[16]~65 ) # (GND)))))
// \n1|acc[17]~67  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n1|acc [17] & !\n1|acc[16]~65 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n1|acc[16]~65 ) # (!\n1|acc [17]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n1|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[16]~65 ),
	.combout(\n1|acc[17]~66_combout ),
	.cout(\n1|acc[17]~67 ));
// synopsys translate_off
defparam \n1|acc[17]~66 .lut_mask = 16'h9617;
defparam \n1|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N3
dffeas \n1|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[17] .is_wysiwyg = "true";
defparam \n1|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \n1|acc[18]~68 (
// Equation(s):
// \n1|acc[18]~68_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n1|acc [18] $ (!\n1|acc[17]~67 )))) # (GND)
// \n1|acc[18]~69  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n1|acc [18]) # (!\n1|acc[17]~67 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n1|acc [18] & !\n1|acc[17]~67 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n1|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[17]~67 ),
	.combout(\n1|acc[18]~68_combout ),
	.cout(\n1|acc[18]~69 ));
// synopsys translate_off
defparam \n1|acc[18]~68 .lut_mask = 16'h698E;
defparam \n1|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \n1|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[18] .is_wysiwyg = "true";
defparam \n1|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \n1|acc[19]~70 (
// Equation(s):
// \n1|acc[19]~70_combout  = (\n1|acc [19] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n1|acc[18]~69  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n1|acc[18]~69 )))) # (!\n1|acc [19] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n1|acc[18]~69 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n1|acc[18]~69 ) # (GND)))))
// \n1|acc[19]~71  = CARRY((\n1|acc [19] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n1|acc[18]~69 )) # (!\n1|acc [19] & ((!\n1|acc[18]~69 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n1|acc [19]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[18]~69 ),
	.combout(\n1|acc[19]~70_combout ),
	.cout(\n1|acc[19]~71 ));
// synopsys translate_off
defparam \n1|acc[19]~70 .lut_mask = 16'h9617;
defparam \n1|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N7
dffeas \n1|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[19] .is_wysiwyg = "true";
defparam \n1|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \n1|acc[20]~72 (
// Equation(s):
// \n1|acc[20]~72_combout  = ((\n1|acc [20] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n1|acc[19]~71 )))) # (GND)
// \n1|acc[20]~73  = CARRY((\n1|acc [20] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n1|acc[19]~71 ))) # (!\n1|acc [20] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n1|acc[19]~71 )))

	.dataa(\n1|acc [20]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[19]~71 ),
	.combout(\n1|acc[20]~72_combout ),
	.cout(\n1|acc[20]~73 ));
// synopsys translate_off
defparam \n1|acc[20]~72 .lut_mask = 16'h698E;
defparam \n1|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \n1|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[20] .is_wysiwyg = "true";
defparam \n1|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \n1|acc[21]~74 (
// Equation(s):
// \n1|acc[21]~74_combout  = (\n1|acc [21] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n1|acc[20]~73  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n1|acc[20]~73 )))) # (!\n1|acc [21] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n1|acc[20]~73 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n1|acc[20]~73 ) # (GND)))))
// \n1|acc[21]~75  = CARRY((\n1|acc [21] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n1|acc[20]~73 )) # (!\n1|acc [21] & ((!\n1|acc[20]~73 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n1|acc [21]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[20]~73 ),
	.combout(\n1|acc[21]~74_combout ),
	.cout(\n1|acc[21]~75 ));
// synopsys translate_off
defparam \n1|acc[21]~74 .lut_mask = 16'h9617;
defparam \n1|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N11
dffeas \n1|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[21] .is_wysiwyg = "true";
defparam \n1|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \n1|acc[22]~76 (
// Equation(s):
// \n1|acc[22]~76_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n1|acc [22] $ (!\n1|acc[21]~75 )))) # (GND)
// \n1|acc[22]~77  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n1|acc [22]) # (!\n1|acc[21]~75 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n1|acc [22] & !\n1|acc[21]~75 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n1|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[21]~75 ),
	.combout(\n1|acc[22]~76_combout ),
	.cout(\n1|acc[22]~77 ));
// synopsys translate_off
defparam \n1|acc[22]~76 .lut_mask = 16'h698E;
defparam \n1|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \n1|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[22] .is_wysiwyg = "true";
defparam \n1|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \n1|acc[23]~78 (
// Equation(s):
// \n1|acc[23]~78_combout  = (\n1|acc [23] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n1|acc[22]~77  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n1|acc[22]~77 )))) # (!\n1|acc [23] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n1|acc[22]~77 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n1|acc[22]~77 ) # (GND)))))
// \n1|acc[23]~79  = CARRY((\n1|acc [23] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n1|acc[22]~77 )) # (!\n1|acc [23] & ((!\n1|acc[22]~77 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n1|acc [23]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[22]~77 ),
	.combout(\n1|acc[23]~78_combout ),
	.cout(\n1|acc[23]~79 ));
// synopsys translate_off
defparam \n1|acc[23]~78 .lut_mask = 16'h9617;
defparam \n1|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \n1|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[23] .is_wysiwyg = "true";
defparam \n1|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \n1|acc[24]~80 (
// Equation(s):
// \n1|acc[24]~80_combout  = ((\n1|acc [24] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n1|acc[23]~79 )))) # (GND)
// \n1|acc[24]~81  = CARRY((\n1|acc [24] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n1|acc[23]~79 ))) # (!\n1|acc [24] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n1|acc[23]~79 )))

	.dataa(\n1|acc [24]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[23]~79 ),
	.combout(\n1|acc[24]~80_combout ),
	.cout(\n1|acc[24]~81 ));
// synopsys translate_off
defparam \n1|acc[24]~80 .lut_mask = 16'h698E;
defparam \n1|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \n1|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[24] .is_wysiwyg = "true";
defparam \n1|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \n1|acc[25]~82 (
// Equation(s):
// \n1|acc[25]~82_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n1|acc [25] & (\n1|acc[24]~81  & VCC)) # (!\n1|acc [25] & (!\n1|acc[24]~81 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n1|acc [25] & (!\n1|acc[24]~81 )) # 
// (!\n1|acc [25] & ((\n1|acc[24]~81 ) # (GND)))))
// \n1|acc[25]~83  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n1|acc [25] & !\n1|acc[24]~81 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n1|acc[24]~81 ) # (!\n1|acc [25]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n1|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[24]~81 ),
	.combout(\n1|acc[25]~82_combout ),
	.cout(\n1|acc[25]~83 ));
// synopsys translate_off
defparam \n1|acc[25]~82 .lut_mask = 16'h9617;
defparam \n1|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \n1|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[25] .is_wysiwyg = "true";
defparam \n1|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneive_lcell_comb \n1|acc[26]~84 (
// Equation(s):
// \n1|acc[26]~84_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n1|acc [26] $ (!\n1|acc[25]~83 )))) # (GND)
// \n1|acc[26]~85  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n1|acc [26]) # (!\n1|acc[25]~83 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n1|acc [26] & !\n1|acc[25]~83 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n1|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[25]~83 ),
	.combout(\n1|acc[26]~84_combout ),
	.cout(\n1|acc[26]~85 ));
// synopsys translate_off
defparam \n1|acc[26]~84 .lut_mask = 16'h698E;
defparam \n1|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \n1|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[26] .is_wysiwyg = "true";
defparam \n1|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \n1|acc[27]~86 (
// Equation(s):
// \n1|acc[27]~86_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n1|acc [27] & (\n1|acc[26]~85  & VCC)) # (!\n1|acc [27] & (!\n1|acc[26]~85 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n1|acc [27] & (!\n1|acc[26]~85 )) # 
// (!\n1|acc [27] & ((\n1|acc[26]~85 ) # (GND)))))
// \n1|acc[27]~87  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n1|acc [27] & !\n1|acc[26]~85 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n1|acc[26]~85 ) # (!\n1|acc [27]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n1|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[26]~85 ),
	.combout(\n1|acc[27]~86_combout ),
	.cout(\n1|acc[27]~87 ));
// synopsys translate_off
defparam \n1|acc[27]~86 .lut_mask = 16'h9617;
defparam \n1|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \n1|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[27] .is_wysiwyg = "true";
defparam \n1|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneive_lcell_comb \n1|acc_final[10]~24 (
// Equation(s):
// \n1|acc_final[10]~24_combout  = \n1|acc [10] $ (VCC)
// \n1|acc_final[10]~25  = CARRY(\n1|acc [10])

	.dataa(\n1|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n1|acc_final[10]~24_combout ),
	.cout(\n1|acc_final[10]~25 ));
// synopsys translate_off
defparam \n1|acc_final[10]~24 .lut_mask = 16'h55AA;
defparam \n1|acc_final[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneive_lcell_comb \n1|acc_final[11]~26 (
// Equation(s):
// \n1|acc_final[11]~26_combout  = (\n1|acc [11] & (\n1|acc_final[10]~25  & VCC)) # (!\n1|acc [11] & (!\n1|acc_final[10]~25 ))
// \n1|acc_final[11]~27  = CARRY((!\n1|acc [11] & !\n1|acc_final[10]~25 ))

	.dataa(\n1|acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[10]~25 ),
	.combout(\n1|acc_final[11]~26_combout ),
	.cout(\n1|acc_final[11]~27 ));
// synopsys translate_off
defparam \n1|acc_final[11]~26 .lut_mask = 16'hA505;
defparam \n1|acc_final[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
cycloneive_lcell_comb \n1|acc_final[12]~28 (
// Equation(s):
// \n1|acc_final[12]~28_combout  = (\n1|acc [12] & (\n1|acc_final[11]~27  $ (GND))) # (!\n1|acc [12] & (!\n1|acc_final[11]~27  & VCC))
// \n1|acc_final[12]~29  = CARRY((\n1|acc [12] & !\n1|acc_final[11]~27 ))

	.dataa(\n1|acc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[11]~27 ),
	.combout(\n1|acc_final[12]~28_combout ),
	.cout(\n1|acc_final[12]~29 ));
// synopsys translate_off
defparam \n1|acc_final[12]~28 .lut_mask = 16'hA50A;
defparam \n1|acc_final[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneive_lcell_comb \n1|acc_final[13]~30 (
// Equation(s):
// \n1|acc_final[13]~30_combout  = (\n1|acc [13] & (!\n1|acc_final[12]~29 )) # (!\n1|acc [13] & ((\n1|acc_final[12]~29 ) # (GND)))
// \n1|acc_final[13]~31  = CARRY((!\n1|acc_final[12]~29 ) # (!\n1|acc [13]))

	.dataa(gnd),
	.datab(\n1|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[12]~29 ),
	.combout(\n1|acc_final[13]~30_combout ),
	.cout(\n1|acc_final[13]~31 ));
// synopsys translate_off
defparam \n1|acc_final[13]~30 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneive_lcell_comb \n1|acc_final[14]~32 (
// Equation(s):
// \n1|acc_final[14]~32_combout  = (\n1|acc [14] & (\n1|acc_final[13]~31  $ (GND))) # (!\n1|acc [14] & (!\n1|acc_final[13]~31  & VCC))
// \n1|acc_final[14]~33  = CARRY((\n1|acc [14] & !\n1|acc_final[13]~31 ))

	.dataa(\n1|acc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[13]~31 ),
	.combout(\n1|acc_final[14]~32_combout ),
	.cout(\n1|acc_final[14]~33 ));
// synopsys translate_off
defparam \n1|acc_final[14]~32 .lut_mask = 16'hA50A;
defparam \n1|acc_final[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneive_lcell_comb \n1|acc_final[15]~34 (
// Equation(s):
// \n1|acc_final[15]~34_combout  = (\n1|acc [15] & (\n1|acc_final[14]~33  & VCC)) # (!\n1|acc [15] & (!\n1|acc_final[14]~33 ))
// \n1|acc_final[15]~35  = CARRY((!\n1|acc [15] & !\n1|acc_final[14]~33 ))

	.dataa(gnd),
	.datab(\n1|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[14]~33 ),
	.combout(\n1|acc_final[15]~34_combout ),
	.cout(\n1|acc_final[15]~35 ));
// synopsys translate_off
defparam \n1|acc_final[15]~34 .lut_mask = 16'hC303;
defparam \n1|acc_final[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneive_lcell_comb \n1|acc_final[16]~36 (
// Equation(s):
// \n1|acc_final[16]~36_combout  = (\n1|acc [16] & (\n1|acc_final[15]~35  $ (GND))) # (!\n1|acc [16] & (!\n1|acc_final[15]~35  & VCC))
// \n1|acc_final[16]~37  = CARRY((\n1|acc [16] & !\n1|acc_final[15]~35 ))

	.dataa(gnd),
	.datab(\n1|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[15]~35 ),
	.combout(\n1|acc_final[16]~36_combout ),
	.cout(\n1|acc_final[16]~37 ));
// synopsys translate_off
defparam \n1|acc_final[16]~36 .lut_mask = 16'hC30C;
defparam \n1|acc_final[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneive_lcell_comb \n1|acc_final[17]~38 (
// Equation(s):
// \n1|acc_final[17]~38_combout  = (\n1|acc [17] & (!\n1|acc_final[16]~37 )) # (!\n1|acc [17] & ((\n1|acc_final[16]~37 ) # (GND)))
// \n1|acc_final[17]~39  = CARRY((!\n1|acc_final[16]~37 ) # (!\n1|acc [17]))

	.dataa(gnd),
	.datab(\n1|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[16]~37 ),
	.combout(\n1|acc_final[17]~38_combout ),
	.cout(\n1|acc_final[17]~39 ));
// synopsys translate_off
defparam \n1|acc_final[17]~38 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneive_lcell_comb \n1|acc_final[18]~40 (
// Equation(s):
// \n1|acc_final[18]~40_combout  = (\n1|acc [18] & (\n1|acc_final[17]~39  $ (GND))) # (!\n1|acc [18] & (!\n1|acc_final[17]~39  & VCC))
// \n1|acc_final[18]~41  = CARRY((\n1|acc [18] & !\n1|acc_final[17]~39 ))

	.dataa(\n1|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[17]~39 ),
	.combout(\n1|acc_final[18]~40_combout ),
	.cout(\n1|acc_final[18]~41 ));
// synopsys translate_off
defparam \n1|acc_final[18]~40 .lut_mask = 16'hA50A;
defparam \n1|acc_final[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneive_lcell_comb \n1|acc_final[19]~42 (
// Equation(s):
// \n1|acc_final[19]~42_combout  = (\n1|acc [19] & (!\n1|acc_final[18]~41 )) # (!\n1|acc [19] & ((\n1|acc_final[18]~41 ) # (GND)))
// \n1|acc_final[19]~43  = CARRY((!\n1|acc_final[18]~41 ) # (!\n1|acc [19]))

	.dataa(gnd),
	.datab(\n1|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[18]~41 ),
	.combout(\n1|acc_final[19]~42_combout ),
	.cout(\n1|acc_final[19]~43 ));
// synopsys translate_off
defparam \n1|acc_final[19]~42 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneive_lcell_comb \n1|acc_final[20]~44 (
// Equation(s):
// \n1|acc_final[20]~44_combout  = (\n1|acc [20] & (\n1|acc_final[19]~43  $ (GND))) # (!\n1|acc [20] & (!\n1|acc_final[19]~43  & VCC))
// \n1|acc_final[20]~45  = CARRY((\n1|acc [20] & !\n1|acc_final[19]~43 ))

	.dataa(\n1|acc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[19]~43 ),
	.combout(\n1|acc_final[20]~44_combout ),
	.cout(\n1|acc_final[20]~45 ));
// synopsys translate_off
defparam \n1|acc_final[20]~44 .lut_mask = 16'hA50A;
defparam \n1|acc_final[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneive_lcell_comb \n1|acc_final[21]~46 (
// Equation(s):
// \n1|acc_final[21]~46_combout  = (\n1|acc [21] & (!\n1|acc_final[20]~45 )) # (!\n1|acc [21] & ((\n1|acc_final[20]~45 ) # (GND)))
// \n1|acc_final[21]~47  = CARRY((!\n1|acc_final[20]~45 ) # (!\n1|acc [21]))

	.dataa(gnd),
	.datab(\n1|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[20]~45 ),
	.combout(\n1|acc_final[21]~46_combout ),
	.cout(\n1|acc_final[21]~47 ));
// synopsys translate_off
defparam \n1|acc_final[21]~46 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneive_lcell_comb \n1|acc_final[22]~48 (
// Equation(s):
// \n1|acc_final[22]~48_combout  = (\n1|acc [22] & (\n1|acc_final[21]~47  $ (GND))) # (!\n1|acc [22] & (!\n1|acc_final[21]~47  & VCC))
// \n1|acc_final[22]~49  = CARRY((\n1|acc [22] & !\n1|acc_final[21]~47 ))

	.dataa(\n1|acc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[21]~47 ),
	.combout(\n1|acc_final[22]~48_combout ),
	.cout(\n1|acc_final[22]~49 ));
// synopsys translate_off
defparam \n1|acc_final[22]~48 .lut_mask = 16'hA50A;
defparam \n1|acc_final[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneive_lcell_comb \n1|acc_final[23]~50 (
// Equation(s):
// \n1|acc_final[23]~50_combout  = (\n1|acc [23] & (!\n1|acc_final[22]~49 )) # (!\n1|acc [23] & ((\n1|acc_final[22]~49 ) # (GND)))
// \n1|acc_final[23]~51  = CARRY((!\n1|acc_final[22]~49 ) # (!\n1|acc [23]))

	.dataa(gnd),
	.datab(\n1|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[22]~49 ),
	.combout(\n1|acc_final[23]~50_combout ),
	.cout(\n1|acc_final[23]~51 ));
// synopsys translate_off
defparam \n1|acc_final[23]~50 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[23]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N6
cycloneive_lcell_comb \n1|acc_final[24]~52 (
// Equation(s):
// \n1|acc_final[24]~52_combout  = (\n1|acc [24] & (\n1|acc_final[23]~51  $ (GND))) # (!\n1|acc [24] & (!\n1|acc_final[23]~51  & VCC))
// \n1|acc_final[24]~53  = CARRY((\n1|acc [24] & !\n1|acc_final[23]~51 ))

	.dataa(gnd),
	.datab(\n1|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[23]~51 ),
	.combout(\n1|acc_final[24]~52_combout ),
	.cout(\n1|acc_final[24]~53 ));
// synopsys translate_off
defparam \n1|acc_final[24]~52 .lut_mask = 16'hC30C;
defparam \n1|acc_final[24]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneive_lcell_comb \n1|acc_final[25]~54 (
// Equation(s):
// \n1|acc_final[25]~54_combout  = (\n1|acc [25] & (!\n1|acc_final[24]~53 )) # (!\n1|acc [25] & ((\n1|acc_final[24]~53 ) # (GND)))
// \n1|acc_final[25]~55  = CARRY((!\n1|acc_final[24]~53 ) # (!\n1|acc [25]))

	.dataa(gnd),
	.datab(\n1|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[24]~53 ),
	.combout(\n1|acc_final[25]~54_combout ),
	.cout(\n1|acc_final[25]~55 ));
// synopsys translate_off
defparam \n1|acc_final[25]~54 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[25]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneive_lcell_comb \n1|acc_final[26]~56 (
// Equation(s):
// \n1|acc_final[26]~56_combout  = (\n1|acc [26] & (\n1|acc_final[25]~55  $ (GND))) # (!\n1|acc [26] & (!\n1|acc_final[25]~55  & VCC))
// \n1|acc_final[26]~57  = CARRY((\n1|acc [26] & !\n1|acc_final[25]~55 ))

	.dataa(\n1|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[25]~55 ),
	.combout(\n1|acc_final[26]~56_combout ),
	.cout(\n1|acc_final[26]~57 ));
// synopsys translate_off
defparam \n1|acc_final[26]~56 .lut_mask = 16'hA50A;
defparam \n1|acc_final[26]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneive_lcell_comb \n1|acc_final[27]~58 (
// Equation(s):
// \n1|acc_final[27]~58_combout  = (\n1|acc [27] & (!\n1|acc_final[26]~57 )) # (!\n1|acc [27] & ((\n1|acc_final[26]~57 ) # (GND)))
// \n1|acc_final[27]~59  = CARRY((!\n1|acc_final[26]~57 ) # (!\n1|acc [27]))

	.dataa(\n1|acc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[26]~57 ),
	.combout(\n1|acc_final[27]~58_combout ),
	.cout(\n1|acc_final[27]~59 ));
// synopsys translate_off
defparam \n1|acc_final[27]~58 .lut_mask = 16'h5A5F;
defparam \n1|acc_final[27]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N13
dffeas \n1|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[27]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[27] .is_wysiwyg = "true";
defparam \n1|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N7
dffeas \n1|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[24]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[24] .is_wysiwyg = "true";
defparam \n1|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N9
dffeas \n1|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[25]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[25] .is_wysiwyg = "true";
defparam \n1|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N11
dffeas \n1|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[26]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[26] .is_wysiwyg = "true";
defparam \n1|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N30
cycloneive_lcell_comb \n1|LessThan0~1 (
// Equation(s):
// \n1|LessThan0~1_combout  = (\n1|acc_final [27]) # ((\n1|acc_final [24]) # ((\n1|acc_final [25]) # (\n1|acc_final [26])))

	.dataa(\n1|acc_final [27]),
	.datab(\n1|acc_final [24]),
	.datac(\n1|acc_final [25]),
	.datad(\n1|acc_final [26]),
	.cin(gnd),
	.combout(\n1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \n1|acc[28]~88 (
// Equation(s):
// \n1|acc[28]~88_combout  = ((\n1|acc [28] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n1|acc[27]~87 )))) # (GND)
// \n1|acc[28]~89  = CARRY((\n1|acc [28] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n1|acc[27]~87 ))) # (!\n1|acc [28] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n1|acc[27]~87 )))

	.dataa(\n1|acc [28]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[27]~87 ),
	.combout(\n1|acc[28]~88_combout ),
	.cout(\n1|acc[28]~89 ));
// synopsys translate_off
defparam \n1|acc[28]~88 .lut_mask = 16'h698E;
defparam \n1|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \n1|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[28] .is_wysiwyg = "true";
defparam \n1|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \n1|acc[29]~90 (
// Equation(s):
// \n1|acc[29]~90_combout  = (\n1|acc [29] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & (\n1|acc[28]~89  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n1|acc[28]~89 )))) # (!\n1|acc [29] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT29  
// & (!\n1|acc[28]~89 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n1|acc[28]~89 ) # (GND)))))
// \n1|acc[29]~91  = CARRY((\n1|acc [29] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & !\n1|acc[28]~89 )) # (!\n1|acc [29] & ((!\n1|acc[28]~89 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\n1|acc [29]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[28]~89 ),
	.combout(\n1|acc[29]~90_combout ),
	.cout(\n1|acc[29]~91 ));
// synopsys translate_off
defparam \n1|acc[29]~90 .lut_mask = 16'h9617;
defparam \n1|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \n1|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[29] .is_wysiwyg = "true";
defparam \n1|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneive_lcell_comb \n1|acc_final[28]~60 (
// Equation(s):
// \n1|acc_final[28]~60_combout  = (\n1|acc [28] & (\n1|acc_final[27]~59  $ (GND))) # (!\n1|acc [28] & (!\n1|acc_final[27]~59  & VCC))
// \n1|acc_final[28]~61  = CARRY((\n1|acc [28] & !\n1|acc_final[27]~59 ))

	.dataa(gnd),
	.datab(\n1|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[27]~59 ),
	.combout(\n1|acc_final[28]~60_combout ),
	.cout(\n1|acc_final[28]~61 ));
// synopsys translate_off
defparam \n1|acc_final[28]~60 .lut_mask = 16'hC30C;
defparam \n1|acc_final[28]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneive_lcell_comb \n1|acc_final[29]~62 (
// Equation(s):
// \n1|acc_final[29]~62_combout  = (\n1|acc [29] & (!\n1|acc_final[28]~61 )) # (!\n1|acc [29] & ((\n1|acc_final[28]~61 ) # (GND)))
// \n1|acc_final[29]~63  = CARRY((!\n1|acc_final[28]~61 ) # (!\n1|acc [29]))

	.dataa(\n1|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[28]~61 ),
	.combout(\n1|acc_final[29]~62_combout ),
	.cout(\n1|acc_final[29]~63 ));
// synopsys translate_off
defparam \n1|acc_final[29]~62 .lut_mask = 16'h5A5F;
defparam \n1|acc_final[29]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N17
dffeas \n1|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[29] .is_wysiwyg = "true";
defparam \n1|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N15
dffeas \n1|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[28]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[28] .is_wysiwyg = "true";
defparam \n1|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \n1|acc[30]~92 (
// Equation(s):
// \n1|acc[30]~92_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\n1|acc [30] $ (!\n1|acc[29]~91 )))) # (GND)
// \n1|acc[30]~93  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\n1|acc [30]) # (!\n1|acc[29]~91 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT30  & (\n1|acc [30] & !\n1|acc[29]~91 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\n1|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[29]~91 ),
	.combout(\n1|acc[30]~92_combout ),
	.cout(\n1|acc[30]~93 ));
// synopsys translate_off
defparam \n1|acc[30]~92 .lut_mask = 16'h698E;
defparam \n1|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \n1|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[30] .is_wysiwyg = "true";
defparam \n1|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneive_lcell_comb \n1|acc_final[30]~64 (
// Equation(s):
// \n1|acc_final[30]~64_combout  = (\n1|acc [30] & (\n1|acc_final[29]~63  $ (GND))) # (!\n1|acc [30] & (!\n1|acc_final[29]~63  & VCC))
// \n1|acc_final[30]~65  = CARRY((\n1|acc [30] & !\n1|acc_final[29]~63 ))

	.dataa(gnd),
	.datab(\n1|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[29]~63 ),
	.combout(\n1|acc_final[30]~64_combout ),
	.cout(\n1|acc_final[30]~65 ));
// synopsys translate_off
defparam \n1|acc_final[30]~64 .lut_mask = 16'hC30C;
defparam \n1|acc_final[30]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N19
dffeas \n1|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[30]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[30] .is_wysiwyg = "true";
defparam \n1|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N28
cycloneive_lcell_comb \n1|LessThan0~2 (
// Equation(s):
// \n1|LessThan0~2_combout  = (\n1|acc_final [29]) # ((\n1|acc_final [28]) # (\n1|acc_final [30]))

	.dataa(gnd),
	.datab(\n1|acc_final [29]),
	.datac(\n1|acc_final [28]),
	.datad(\n1|acc_final [30]),
	.cin(gnd),
	.combout(\n1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \n1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneive_lcell_comb \n1|acc[31]~94 (
// Equation(s):
// \n1|acc[31]~94_combout  = \n1|acc [31] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\n1|acc[30]~93 ))

	.dataa(\n1|acc [31]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\n1|acc[30]~93 ),
	.combout(\n1|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc[31]~94 .lut_mask = 16'h9696;
defparam \n1|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \n1|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[31] .is_wysiwyg = "true";
defparam \n1|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneive_lcell_comb \n1|acc_final[31]~66 (
// Equation(s):
// \n1|acc_final[31]~66_combout  = \n1|acc_final[30]~65  $ (\n1|acc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n1|acc [31]),
	.cin(\n1|acc_final[30]~65 ),
	.combout(\n1|acc_final[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc_final[31]~66 .lut_mask = 16'h0FF0;
defparam \n1|acc_final[31]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N21
dffeas \n1|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[31]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[31] .is_wysiwyg = "true";
defparam \n1|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N3
dffeas \n1|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[22]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[22] .is_wysiwyg = "true";
defparam \n1|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N5
dffeas \n1|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[23]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[23] .is_wysiwyg = "true";
defparam \n1|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N1
dffeas \n1|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[21]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[21] .is_wysiwyg = "true";
defparam \n1|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \n1|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[20]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[20] .is_wysiwyg = "true";
defparam \n1|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneive_lcell_comb \n1|LessThan0~0 (
// Equation(s):
// \n1|LessThan0~0_combout  = (\n1|acc_final [22]) # ((\n1|acc_final [23]) # ((\n1|acc_final [21]) # (\n1|acc_final [20])))

	.dataa(\n1|acc_final [22]),
	.datab(\n1|acc_final [23]),
	.datac(\n1|acc_final [21]),
	.datad(\n1|acc_final [20]),
	.cin(gnd),
	.combout(\n1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
cycloneive_lcell_comb \n1|sigmoid_address[0]~1 (
// Equation(s):
// \n1|sigmoid_address[0]~1_combout  = (!\n1|acc_final [31] & ((\n1|LessThan0~1_combout ) # ((\n1|LessThan0~2_combout ) # (\n1|LessThan0~0_combout ))))

	.dataa(\n1|LessThan0~1_combout ),
	.datab(\n1|LessThan0~2_combout ),
	.datac(\n1|acc_final [31]),
	.datad(\n1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[0]~1 .lut_mask = 16'h0F0E;
defparam \n1|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneive_lcell_comb \n1|LessThan1~0 (
// Equation(s):
// \n1|LessThan1~0_combout  = (\n1|acc_final [22] & (\n1|acc_final [23] & (\n1|acc_final [21] & \n1|acc_final [20])))

	.dataa(\n1|acc_final [22]),
	.datab(\n1|acc_final [23]),
	.datac(\n1|acc_final [21]),
	.datad(\n1|acc_final [20]),
	.cin(gnd),
	.combout(\n1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan1~0 .lut_mask = 16'h8000;
defparam \n1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneive_lcell_comb \n1|LessThan1~2 (
// Equation(s):
// \n1|LessThan1~2_combout  = (\n1|acc_final [29] & (\n1|acc_final [28] & \n1|acc_final [30]))

	.dataa(gnd),
	.datab(\n1|acc_final [29]),
	.datac(\n1|acc_final [28]),
	.datad(\n1|acc_final [30]),
	.cin(gnd),
	.combout(\n1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan1~2 .lut_mask = 16'hC000;
defparam \n1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneive_lcell_comb \n1|LessThan1~1 (
// Equation(s):
// \n1|LessThan1~1_combout  = (\n1|acc_final [27] & (\n1|acc_final [24] & (\n1|acc_final [25] & \n1|acc_final [26])))

	.dataa(\n1|acc_final [27]),
	.datab(\n1|acc_final [24]),
	.datac(\n1|acc_final [25]),
	.datad(\n1|acc_final [26]),
	.cin(gnd),
	.combout(\n1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan1~1 .lut_mask = 16'h8000;
defparam \n1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneive_lcell_comb \n1|sigmoid_address[0]~0 (
// Equation(s):
// \n1|sigmoid_address[0]~0_combout  = ((\n1|LessThan1~0_combout  & (\n1|LessThan1~2_combout  & \n1|LessThan1~1_combout ))) # (!\n1|acc_final [31])

	.dataa(\n1|acc_final [31]),
	.datab(\n1|LessThan1~0_combout ),
	.datac(\n1|LessThan1~2_combout ),
	.datad(\n1|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[0]~0 .lut_mask = 16'hD555;
defparam \n1|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \n1|acc_final~68 (
// Equation(s):
// \n1|acc_final~68_combout  = (\n1|acc [9] & (\inp_rdy~input_o  & (!\reset~input_o  & \n0|Equal0~2_combout )))

	.dataa(\n1|acc [9]),
	.datab(\inp_rdy~input_o ),
	.datac(\reset~input_o ),
	.datad(\n0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\n1|acc_final~68_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc_final~68 .lut_mask = 16'h0800;
defparam \n1|acc_final~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \n1|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[9] .is_wysiwyg = "true";
defparam \n1|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneive_lcell_comb \n1|sigmoid_address[0]~2 (
// Equation(s):
// \n1|sigmoid_address[0]~2_combout  = (\n1|acc_final [9] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [9] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(\n1|sigmoid_address[0]~0_combout ),
	.datac(\n1|acc_final [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n1|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[0]~2 .lut_mask = 16'hCACA;
defparam \n1|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \n1|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[10] .is_wysiwyg = "true";
defparam \n1|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneive_lcell_comb \n1|sigmoid_address[1]~3 (
// Equation(s):
// \n1|sigmoid_address[1]~3_combout  = (\n1|acc_final [10] & (\n1|sigmoid_address[0]~0_combout )) # (!\n1|acc_final [10] & ((\n1|sigmoid_address[0]~1_combout )))

	.dataa(\n1|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|acc_final [10]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[1]~3 .lut_mask = 16'hAAF0;
defparam \n1|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \n1|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[11] .is_wysiwyg = "true";
defparam \n1|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneive_lcell_comb \n1|sigmoid_address[2]~4 (
// Equation(s):
// \n1|sigmoid_address[2]~4_combout  = (\n1|acc_final [11] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [11] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(\n1|sigmoid_address[0]~0_combout ),
	.datac(\n1|acc_final [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n1|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[2]~4 .lut_mask = 16'hCACA;
defparam \n1|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N15
dffeas \n1|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[12] .is_wysiwyg = "true";
defparam \n1|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneive_lcell_comb \n1|sigmoid_address[3]~5 (
// Equation(s):
// \n1|sigmoid_address[3]~5_combout  = (\n1|acc_final [12] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [12] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(\n1|sigmoid_address[0]~0_combout ),
	.datac(\n1|acc_final [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n1|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[3]~5 .lut_mask = 16'hCACA;
defparam \n1|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \n1|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[13] .is_wysiwyg = "true";
defparam \n1|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneive_lcell_comb \n1|sigmoid_address[4]~6 (
// Equation(s):
// \n1|sigmoid_address[4]~6_combout  = (\n1|acc_final [13] & (\n1|sigmoid_address[0]~0_combout )) # (!\n1|acc_final [13] & ((\n1|sigmoid_address[0]~1_combout )))

	.dataa(\n1|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|acc_final [13]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[4]~6 .lut_mask = 16'hAAF0;
defparam \n1|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \n1|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[14] .is_wysiwyg = "true";
defparam \n1|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneive_lcell_comb \n1|sigmoid_address[5]~7 (
// Equation(s):
// \n1|sigmoid_address[5]~7_combout  = (\n1|acc_final [14] & (\n1|sigmoid_address[0]~0_combout )) # (!\n1|acc_final [14] & ((\n1|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n1|sigmoid_address[0]~0_combout ),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|acc_final [14]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[5]~7 .lut_mask = 16'hCCF0;
defparam \n1|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N21
dffeas \n1|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[15] .is_wysiwyg = "true";
defparam \n1|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneive_lcell_comb \n1|sigmoid_address[6]~8 (
// Equation(s):
// \n1|sigmoid_address[6]~8_combout  = (\n1|acc_final [15] & (\n1|sigmoid_address[0]~0_combout )) # (!\n1|acc_final [15] & ((\n1|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n1|sigmoid_address[0]~0_combout ),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|acc_final [15]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[6]~8 .lut_mask = 16'hCCF0;
defparam \n1|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N23
dffeas \n1|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[16]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[16] .is_wysiwyg = "true";
defparam \n1|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneive_lcell_comb \n1|sigmoid_address[7]~9 (
// Equation(s):
// \n1|sigmoid_address[7]~9_combout  = (\n1|acc_final [16] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [16] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n1|acc_final [16]),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[7]~9 .lut_mask = 16'hFA0A;
defparam \n1|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \n1|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[17]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[17] .is_wysiwyg = "true";
defparam \n1|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneive_lcell_comb \n1|sigmoid_address[8]~10 (
// Equation(s):
// \n1|sigmoid_address[8]~10_combout  = (\n1|acc_final [17] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [17] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(\n1|sigmoid_address[0]~0_combout ),
	.datac(\n1|acc_final [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n1|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[8]~10 .lut_mask = 16'hCACA;
defparam \n1|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N27
dffeas \n1|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[18]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[18] .is_wysiwyg = "true";
defparam \n1|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneive_lcell_comb \n1|sigmoid_address[9]~11 (
// Equation(s):
// \n1|sigmoid_address[9]~11_combout  = (\n1|acc_final [18] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [18] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n1|acc_final [18]),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[9]~11 .lut_mask = 16'hFA0A;
defparam \n1|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \n1|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[19]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[19] .is_wysiwyg = "true";
defparam \n1|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneive_lcell_comb \n1|sigmoid_address[10]~12 (
// Equation(s):
// \n1|sigmoid_address[10]~12_combout  = (\n1|acc_final [19] & (\n1|sigmoid_address[0]~0_combout )) # (!\n1|acc_final [19] & ((\n1|sigmoid_address[0]~1_combout )))

	.dataa(\n1|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|acc_final [19]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[10]~12 .lut_mask = 16'hAAF0;
defparam \n1|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N16
cycloneive_lcell_comb \n1|acc_final[31]~_wirecell (
// Equation(s):
// \n1|acc_final[31]~_wirecell_combout  = !\n1|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n1|acc_final [31]),
	.cin(gnd),
	.combout(\n1|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n1|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y24_N0
cycloneive_mac_mult \n2|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron2_weights|altsyncram_component|auto_generated|q_a [15],\neuron2_weights|altsyncram_component|auto_generated|q_a [14],\neuron2_weights|altsyncram_component|auto_generated|q_a [13],\neuron2_weights|altsyncram_component|auto_generated|q_a [12],
\neuron2_weights|altsyncram_component|auto_generated|q_a [11],\neuron2_weights|altsyncram_component|auto_generated|q_a [10],\neuron2_weights|altsyncram_component|auto_generated|q_a [9],\neuron2_weights|altsyncram_component|auto_generated|q_a [8],
\neuron2_weights|altsyncram_component|auto_generated|q_a [7],\neuron2_weights|altsyncram_component|auto_generated|q_a [6],\neuron2_weights|altsyncram_component|auto_generated|q_a [5],\neuron2_weights|altsyncram_component|auto_generated|q_a [4],
\neuron2_weights|altsyncram_component|auto_generated|q_a [3],\neuron2_weights|altsyncram_component|auto_generated|q_a [2],\neuron2_weights|altsyncram_component|auto_generated|q_a [1],\neuron2_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n2|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n2|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n2|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n2|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n2|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n2|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y24_N2
cycloneive_mac_out \n2|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n2|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n2|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n2|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n2|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n2|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n2|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n2|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n2|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n2|Mult0|auto_generated|mac_mult1~dataout ,\n2|Mult0|auto_generated|mac_mult1~3 ,\n2|Mult0|auto_generated|mac_mult1~2 ,\n2|Mult0|auto_generated|mac_mult1~1 ,\n2|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n2|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n2|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n2|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \n2|acc[0]~33 (
// Equation(s):
// \n2|acc[0]~33_combout  = (\n2|Mult0|auto_generated|mac_out2~dataout  & (\n2|acc [0] $ (VCC))) # (!\n2|Mult0|auto_generated|mac_out2~dataout  & (\n2|acc [0] & VCC))
// \n2|acc[0]~34  = CARRY((\n2|Mult0|auto_generated|mac_out2~dataout  & \n2|acc [0]))

	.dataa(\n2|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n2|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n2|acc[0]~33_combout ),
	.cout(\n2|acc[0]~34 ));
// synopsys translate_off
defparam \n2|acc[0]~33 .lut_mask = 16'h6688;
defparam \n2|acc[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N1
dffeas \n2|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[0] .is_wysiwyg = "true";
defparam \n2|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \n2|acc[1]~35 (
// Equation(s):
// \n2|acc[1]~35_combout  = (\n2|acc [1] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n2|acc[0]~34  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n2|acc[0]~34 )))) # (!\n2|acc [1] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n2|acc[0]~34 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n2|acc[0]~34 ) # (GND)))))
// \n2|acc[1]~36  = CARRY((\n2|acc [1] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n2|acc[0]~34 )) # (!\n2|acc [1] & ((!\n2|acc[0]~34 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n2|acc [1]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[0]~34 ),
	.combout(\n2|acc[1]~35_combout ),
	.cout(\n2|acc[1]~36 ));
// synopsys translate_off
defparam \n2|acc[1]~35 .lut_mask = 16'h9617;
defparam \n2|acc[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \n2|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[1] .is_wysiwyg = "true";
defparam \n2|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \n2|acc[2]~37 (
// Equation(s):
// \n2|acc[2]~37_combout  = ((\n2|acc [2] $ (\n2|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n2|acc[1]~36 )))) # (GND)
// \n2|acc[2]~38  = CARRY((\n2|acc [2] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n2|acc[1]~36 ))) # (!\n2|acc [2] & (\n2|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n2|acc[1]~36 )))

	.dataa(\n2|acc [2]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[1]~36 ),
	.combout(\n2|acc[2]~37_combout ),
	.cout(\n2|acc[2]~38 ));
// synopsys translate_off
defparam \n2|acc[2]~37 .lut_mask = 16'h698E;
defparam \n2|acc[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \n2|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[2] .is_wysiwyg = "true";
defparam \n2|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \n2|acc[3]~39 (
// Equation(s):
// \n2|acc[3]~39_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n2|acc [3] & (\n2|acc[2]~38  & VCC)) # (!\n2|acc [3] & (!\n2|acc[2]~38 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n2|acc [3] & (!\n2|acc[2]~38 )) # (!\n2|acc [3] & 
// ((\n2|acc[2]~38 ) # (GND)))))
// \n2|acc[3]~40  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n2|acc [3] & !\n2|acc[2]~38 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n2|acc[2]~38 ) # (!\n2|acc [3]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n2|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[2]~38 ),
	.combout(\n2|acc[3]~39_combout ),
	.cout(\n2|acc[3]~40 ));
// synopsys translate_off
defparam \n2|acc[3]~39 .lut_mask = 16'h9617;
defparam \n2|acc[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \n2|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[3] .is_wysiwyg = "true";
defparam \n2|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \n2|acc[4]~41 (
// Equation(s):
// \n2|acc[4]~41_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n2|acc [4] $ (!\n2|acc[3]~40 )))) # (GND)
// \n2|acc[4]~42  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n2|acc [4]) # (!\n2|acc[3]~40 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n2|acc [4] & !\n2|acc[3]~40 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n2|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[3]~40 ),
	.combout(\n2|acc[4]~41_combout ),
	.cout(\n2|acc[4]~42 ));
// synopsys translate_off
defparam \n2|acc[4]~41 .lut_mask = 16'h698E;
defparam \n2|acc[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N9
dffeas \n2|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[4] .is_wysiwyg = "true";
defparam \n2|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \n2|acc[5]~43 (
// Equation(s):
// \n2|acc[5]~43_combout  = (\n2|acc [5] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n2|acc[4]~42  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n2|acc[4]~42 )))) # (!\n2|acc [5] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n2|acc[4]~42 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n2|acc[4]~42 ) # (GND)))))
// \n2|acc[5]~44  = CARRY((\n2|acc [5] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n2|acc[4]~42 )) # (!\n2|acc [5] & ((!\n2|acc[4]~42 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n2|acc [5]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[4]~42 ),
	.combout(\n2|acc[5]~43_combout ),
	.cout(\n2|acc[5]~44 ));
// synopsys translate_off
defparam \n2|acc[5]~43 .lut_mask = 16'h9617;
defparam \n2|acc[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N11
dffeas \n2|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[5] .is_wysiwyg = "true";
defparam \n2|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \n2|acc[6]~45 (
// Equation(s):
// \n2|acc[6]~45_combout  = ((\n2|acc [6] $ (\n2|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n2|acc[5]~44 )))) # (GND)
// \n2|acc[6]~46  = CARRY((\n2|acc [6] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n2|acc[5]~44 ))) # (!\n2|acc [6] & (\n2|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n2|acc[5]~44 )))

	.dataa(\n2|acc [6]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[5]~44 ),
	.combout(\n2|acc[6]~45_combout ),
	.cout(\n2|acc[6]~46 ));
// synopsys translate_off
defparam \n2|acc[6]~45 .lut_mask = 16'h698E;
defparam \n2|acc[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N13
dffeas \n2|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[6] .is_wysiwyg = "true";
defparam \n2|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \n2|acc[7]~47 (
// Equation(s):
// \n2|acc[7]~47_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n2|acc [7] & (\n2|acc[6]~46  & VCC)) # (!\n2|acc [7] & (!\n2|acc[6]~46 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n2|acc [7] & (!\n2|acc[6]~46 )) # (!\n2|acc [7] & 
// ((\n2|acc[6]~46 ) # (GND)))))
// \n2|acc[7]~48  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n2|acc [7] & !\n2|acc[6]~46 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n2|acc[6]~46 ) # (!\n2|acc [7]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n2|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[6]~46 ),
	.combout(\n2|acc[7]~47_combout ),
	.cout(\n2|acc[7]~48 ));
// synopsys translate_off
defparam \n2|acc[7]~47 .lut_mask = 16'h9617;
defparam \n2|acc[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N15
dffeas \n2|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[7] .is_wysiwyg = "true";
defparam \n2|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \n2|acc[8]~49 (
// Equation(s):
// \n2|acc[8]~49_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n2|acc [8] $ (!\n2|acc[7]~48 )))) # (GND)
// \n2|acc[8]~50  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n2|acc [8]) # (!\n2|acc[7]~48 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n2|acc [8] & !\n2|acc[7]~48 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n2|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[7]~48 ),
	.combout(\n2|acc[8]~49_combout ),
	.cout(\n2|acc[8]~50 ));
// synopsys translate_off
defparam \n2|acc[8]~49 .lut_mask = 16'h698E;
defparam \n2|acc[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \n2|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[8] .is_wysiwyg = "true";
defparam \n2|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \n2|acc[9]~51 (
// Equation(s):
// \n2|acc[9]~51_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n2|acc [9] & (\n2|acc[8]~50  & VCC)) # (!\n2|acc [9] & (!\n2|acc[8]~50 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n2|acc [9] & (!\n2|acc[8]~50 )) # (!\n2|acc [9] & 
// ((\n2|acc[8]~50 ) # (GND)))))
// \n2|acc[9]~52  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n2|acc [9] & !\n2|acc[8]~50 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n2|acc[8]~50 ) # (!\n2|acc [9]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n2|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[8]~50 ),
	.combout(\n2|acc[9]~51_combout ),
	.cout(\n2|acc[9]~52 ));
// synopsys translate_off
defparam \n2|acc[9]~51 .lut_mask = 16'h9617;
defparam \n2|acc[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N19
dffeas \n2|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[9] .is_wysiwyg = "true";
defparam \n2|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \n2|acc[10]~53 (
// Equation(s):
// \n2|acc[10]~53_combout  = ((\n2|acc [10] $ (\n2|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n2|acc[9]~52 )))) # (GND)
// \n2|acc[10]~54  = CARRY((\n2|acc [10] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n2|acc[9]~52 ))) # (!\n2|acc [10] & (\n2|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n2|acc[9]~52 )))

	.dataa(\n2|acc [10]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[9]~52 ),
	.combout(\n2|acc[10]~53_combout ),
	.cout(\n2|acc[10]~54 ));
// synopsys translate_off
defparam \n2|acc[10]~53 .lut_mask = 16'h698E;
defparam \n2|acc[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \n2|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[10] .is_wysiwyg = "true";
defparam \n2|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \n2|acc[11]~55 (
// Equation(s):
// \n2|acc[11]~55_combout  = (\n2|acc [11] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n2|acc[10]~54  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n2|acc[10]~54 )))) # (!\n2|acc [11] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n2|acc[10]~54 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n2|acc[10]~54 ) # (GND)))))
// \n2|acc[11]~56  = CARRY((\n2|acc [11] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n2|acc[10]~54 )) # (!\n2|acc [11] & ((!\n2|acc[10]~54 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n2|acc [11]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[10]~54 ),
	.combout(\n2|acc[11]~55_combout ),
	.cout(\n2|acc[11]~56 ));
// synopsys translate_off
defparam \n2|acc[11]~55 .lut_mask = 16'h9617;
defparam \n2|acc[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N23
dffeas \n2|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[11] .is_wysiwyg = "true";
defparam \n2|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \n2|acc[12]~57 (
// Equation(s):
// \n2|acc[12]~57_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n2|acc [12] $ (!\n2|acc[11]~56 )))) # (GND)
// \n2|acc[12]~58  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n2|acc [12]) # (!\n2|acc[11]~56 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n2|acc [12] & !\n2|acc[11]~56 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n2|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[11]~56 ),
	.combout(\n2|acc[12]~57_combout ),
	.cout(\n2|acc[12]~58 ));
// synopsys translate_off
defparam \n2|acc[12]~57 .lut_mask = 16'h698E;
defparam \n2|acc[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \n2|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[12] .is_wysiwyg = "true";
defparam \n2|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \n2|acc[13]~59 (
// Equation(s):
// \n2|acc[13]~59_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n2|acc [13] & (\n2|acc[12]~58  & VCC)) # (!\n2|acc [13] & (!\n2|acc[12]~58 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n2|acc [13] & (!\n2|acc[12]~58 )) # 
// (!\n2|acc [13] & ((\n2|acc[12]~58 ) # (GND)))))
// \n2|acc[13]~60  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n2|acc [13] & !\n2|acc[12]~58 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n2|acc[12]~58 ) # (!\n2|acc [13]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n2|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[12]~58 ),
	.combout(\n2|acc[13]~59_combout ),
	.cout(\n2|acc[13]~60 ));
// synopsys translate_off
defparam \n2|acc[13]~59 .lut_mask = 16'h9617;
defparam \n2|acc[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N27
dffeas \n2|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[13] .is_wysiwyg = "true";
defparam \n2|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \n2|acc[14]~61 (
// Equation(s):
// \n2|acc[14]~61_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n2|acc [14] $ (!\n2|acc[13]~60 )))) # (GND)
// \n2|acc[14]~62  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n2|acc [14]) # (!\n2|acc[13]~60 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n2|acc [14] & !\n2|acc[13]~60 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n2|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[13]~60 ),
	.combout(\n2|acc[14]~61_combout ),
	.cout(\n2|acc[14]~62 ));
// synopsys translate_off
defparam \n2|acc[14]~61 .lut_mask = 16'h698E;
defparam \n2|acc[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \n2|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[14] .is_wysiwyg = "true";
defparam \n2|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \n2|acc[15]~63 (
// Equation(s):
// \n2|acc[15]~63_combout  = (\n2|acc [15] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n2|acc[14]~62  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n2|acc[14]~62 )))) # (!\n2|acc [15] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n2|acc[14]~62 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n2|acc[14]~62 ) # (GND)))))
// \n2|acc[15]~64  = CARRY((\n2|acc [15] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n2|acc[14]~62 )) # (!\n2|acc [15] & ((!\n2|acc[14]~62 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n2|acc [15]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[14]~62 ),
	.combout(\n2|acc[15]~63_combout ),
	.cout(\n2|acc[15]~64 ));
// synopsys translate_off
defparam \n2|acc[15]~63 .lut_mask = 16'h9617;
defparam \n2|acc[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N31
dffeas \n2|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[15] .is_wysiwyg = "true";
defparam \n2|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneive_lcell_comb \n2|acc[16]~65 (
// Equation(s):
// \n2|acc[16]~65_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n2|acc [16] $ (!\n2|acc[15]~64 )))) # (GND)
// \n2|acc[16]~66  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n2|acc [16]) # (!\n2|acc[15]~64 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n2|acc [16] & !\n2|acc[15]~64 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n2|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[15]~64 ),
	.combout(\n2|acc[16]~65_combout ),
	.cout(\n2|acc[16]~66 ));
// synopsys translate_off
defparam \n2|acc[16]~65 .lut_mask = 16'h698E;
defparam \n2|acc[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \n2|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[16] .is_wysiwyg = "true";
defparam \n2|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneive_lcell_comb \n2|acc[17]~67 (
// Equation(s):
// \n2|acc[17]~67_combout  = (\n2|acc [17] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT17  & (\n2|acc[16]~66  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n2|acc[16]~66 )))) # (!\n2|acc [17] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT17  
// & (!\n2|acc[16]~66 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n2|acc[16]~66 ) # (GND)))))
// \n2|acc[17]~68  = CARRY((\n2|acc [17] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT17  & !\n2|acc[16]~66 )) # (!\n2|acc [17] & ((!\n2|acc[16]~66 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\n2|acc [17]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[16]~66 ),
	.combout(\n2|acc[17]~67_combout ),
	.cout(\n2|acc[17]~68 ));
// synopsys translate_off
defparam \n2|acc[17]~67 .lut_mask = 16'h9617;
defparam \n2|acc[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N3
dffeas \n2|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[17] .is_wysiwyg = "true";
defparam \n2|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \n2|acc[18]~69 (
// Equation(s):
// \n2|acc[18]~69_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n2|acc [18] $ (!\n2|acc[17]~68 )))) # (GND)
// \n2|acc[18]~70  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n2|acc [18]) # (!\n2|acc[17]~68 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n2|acc [18] & !\n2|acc[17]~68 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n2|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[17]~68 ),
	.combout(\n2|acc[18]~69_combout ),
	.cout(\n2|acc[18]~70 ));
// synopsys translate_off
defparam \n2|acc[18]~69 .lut_mask = 16'h698E;
defparam \n2|acc[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \n2|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[18] .is_wysiwyg = "true";
defparam \n2|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneive_lcell_comb \n2|acc[19]~71 (
// Equation(s):
// \n2|acc[19]~71_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n2|acc [19] & (\n2|acc[18]~70  & VCC)) # (!\n2|acc [19] & (!\n2|acc[18]~70 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n2|acc [19] & (!\n2|acc[18]~70 )) # 
// (!\n2|acc [19] & ((\n2|acc[18]~70 ) # (GND)))))
// \n2|acc[19]~72  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n2|acc [19] & !\n2|acc[18]~70 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\n2|acc[18]~70 ) # (!\n2|acc [19]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\n2|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[18]~70 ),
	.combout(\n2|acc[19]~71_combout ),
	.cout(\n2|acc[19]~72 ));
// synopsys translate_off
defparam \n2|acc[19]~71 .lut_mask = 16'h9617;
defparam \n2|acc[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N7
dffeas \n2|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[19] .is_wysiwyg = "true";
defparam \n2|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneive_lcell_comb \n2|acc[20]~73 (
// Equation(s):
// \n2|acc[20]~73_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\n2|acc [20] $ (!\n2|acc[19]~72 )))) # (GND)
// \n2|acc[20]~74  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\n2|acc [20]) # (!\n2|acc[19]~72 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT20  & (\n2|acc [20] & !\n2|acc[19]~72 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\n2|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[19]~72 ),
	.combout(\n2|acc[20]~73_combout ),
	.cout(\n2|acc[20]~74 ));
// synopsys translate_off
defparam \n2|acc[20]~73 .lut_mask = 16'h698E;
defparam \n2|acc[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \n2|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[20] .is_wysiwyg = "true";
defparam \n2|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneive_lcell_comb \n2|acc[21]~75 (
// Equation(s):
// \n2|acc[21]~75_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n2|acc [21] & (\n2|acc[20]~74  & VCC)) # (!\n2|acc [21] & (!\n2|acc[20]~74 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n2|acc [21] & (!\n2|acc[20]~74 )) # 
// (!\n2|acc [21] & ((\n2|acc[20]~74 ) # (GND)))))
// \n2|acc[21]~76  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n2|acc [21] & !\n2|acc[20]~74 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\n2|acc[20]~74 ) # (!\n2|acc [21]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\n2|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[20]~74 ),
	.combout(\n2|acc[21]~75_combout ),
	.cout(\n2|acc[21]~76 ));
// synopsys translate_off
defparam \n2|acc[21]~75 .lut_mask = 16'h9617;
defparam \n2|acc[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \n2|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[21] .is_wysiwyg = "true";
defparam \n2|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \n2|acc[22]~77 (
// Equation(s):
// \n2|acc[22]~77_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n2|acc [22] $ (!\n2|acc[21]~76 )))) # (GND)
// \n2|acc[22]~78  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n2|acc [22]) # (!\n2|acc[21]~76 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n2|acc [22] & !\n2|acc[21]~76 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n2|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[21]~76 ),
	.combout(\n2|acc[22]~77_combout ),
	.cout(\n2|acc[22]~78 ));
// synopsys translate_off
defparam \n2|acc[22]~77 .lut_mask = 16'h698E;
defparam \n2|acc[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \n2|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[22] .is_wysiwyg = "true";
defparam \n2|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneive_lcell_comb \n2|acc[23]~79 (
// Equation(s):
// \n2|acc[23]~79_combout  = (\n2|acc [23] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n2|acc[22]~78  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n2|acc[22]~78 )))) # (!\n2|acc [23] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n2|acc[22]~78 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n2|acc[22]~78 ) # (GND)))))
// \n2|acc[23]~80  = CARRY((\n2|acc [23] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n2|acc[22]~78 )) # (!\n2|acc [23] & ((!\n2|acc[22]~78 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n2|acc [23]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[22]~78 ),
	.combout(\n2|acc[23]~79_combout ),
	.cout(\n2|acc[23]~80 ));
// synopsys translate_off
defparam \n2|acc[23]~79 .lut_mask = 16'h9617;
defparam \n2|acc[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N15
dffeas \n2|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[23] .is_wysiwyg = "true";
defparam \n2|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \n2|acc[24]~81 (
// Equation(s):
// \n2|acc[24]~81_combout  = ((\n2|acc [24] $ (\n2|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n2|acc[23]~80 )))) # (GND)
// \n2|acc[24]~82  = CARRY((\n2|acc [24] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n2|acc[23]~80 ))) # (!\n2|acc [24] & (\n2|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n2|acc[23]~80 )))

	.dataa(\n2|acc [24]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[23]~80 ),
	.combout(\n2|acc[24]~81_combout ),
	.cout(\n2|acc[24]~82 ));
// synopsys translate_off
defparam \n2|acc[24]~81 .lut_mask = 16'h698E;
defparam \n2|acc[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \n2|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[24] .is_wysiwyg = "true";
defparam \n2|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneive_lcell_comb \n2|acc[25]~83 (
// Equation(s):
// \n2|acc[25]~83_combout  = (\n2|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n2|acc [25] & (\n2|acc[24]~82  & VCC)) # (!\n2|acc [25] & (!\n2|acc[24]~82 )))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n2|acc [25] & (!\n2|acc[24]~82 )) # 
// (!\n2|acc [25] & ((\n2|acc[24]~82 ) # (GND)))))
// \n2|acc[25]~84  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n2|acc [25] & !\n2|acc[24]~82 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n2|acc[24]~82 ) # (!\n2|acc [25]))))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n2|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[24]~82 ),
	.combout(\n2|acc[25]~83_combout ),
	.cout(\n2|acc[25]~84 ));
// synopsys translate_off
defparam \n2|acc[25]~83 .lut_mask = 16'h9617;
defparam \n2|acc[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N19
dffeas \n2|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[25] .is_wysiwyg = "true";
defparam \n2|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneive_lcell_comb \n2|acc[26]~85 (
// Equation(s):
// \n2|acc[26]~85_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n2|acc [26] $ (!\n2|acc[25]~84 )))) # (GND)
// \n2|acc[26]~86  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n2|acc [26]) # (!\n2|acc[25]~84 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n2|acc [26] & !\n2|acc[25]~84 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n2|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[25]~84 ),
	.combout(\n2|acc[26]~85_combout ),
	.cout(\n2|acc[26]~86 ));
// synopsys translate_off
defparam \n2|acc[26]~85 .lut_mask = 16'h698E;
defparam \n2|acc[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \n2|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[26] .is_wysiwyg = "true";
defparam \n2|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \n2|acc_final[9]~23 (
// Equation(s):
// \n2|acc_final[9]~23_combout  = (\n2|acc [8] & (\n2|acc [9] $ (VCC))) # (!\n2|acc [8] & (\n2|acc [9] & VCC))
// \n2|acc_final[9]~24  = CARRY((\n2|acc [8] & \n2|acc [9]))

	.dataa(\n2|acc [8]),
	.datab(\n2|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n2|acc_final[9]~23_combout ),
	.cout(\n2|acc_final[9]~24 ));
// synopsys translate_off
defparam \n2|acc_final[9]~23 .lut_mask = 16'h6688;
defparam \n2|acc_final[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \n2|acc_final[10]~25 (
// Equation(s):
// \n2|acc_final[10]~25_combout  = (\n2|acc [10] & (\n2|acc_final[9]~24  & VCC)) # (!\n2|acc [10] & (!\n2|acc_final[9]~24 ))
// \n2|acc_final[10]~26  = CARRY((!\n2|acc [10] & !\n2|acc_final[9]~24 ))

	.dataa(\n2|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[9]~24 ),
	.combout(\n2|acc_final[10]~25_combout ),
	.cout(\n2|acc_final[10]~26 ));
// synopsys translate_off
defparam \n2|acc_final[10]~25 .lut_mask = 16'hA505;
defparam \n2|acc_final[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \n2|acc_final[11]~27 (
// Equation(s):
// \n2|acc_final[11]~27_combout  = (\n2|acc [11] & ((GND) # (!\n2|acc_final[10]~26 ))) # (!\n2|acc [11] & (\n2|acc_final[10]~26  $ (GND)))
// \n2|acc_final[11]~28  = CARRY((\n2|acc [11]) # (!\n2|acc_final[10]~26 ))

	.dataa(gnd),
	.datab(\n2|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[10]~26 ),
	.combout(\n2|acc_final[11]~27_combout ),
	.cout(\n2|acc_final[11]~28 ));
// synopsys translate_off
defparam \n2|acc_final[11]~27 .lut_mask = 16'h3CCF;
defparam \n2|acc_final[11]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \n2|acc_final[12]~29 (
// Equation(s):
// \n2|acc_final[12]~29_combout  = (\n2|acc [12] & (\n2|acc_final[11]~28  & VCC)) # (!\n2|acc [12] & (!\n2|acc_final[11]~28 ))
// \n2|acc_final[12]~30  = CARRY((!\n2|acc [12] & !\n2|acc_final[11]~28 ))

	.dataa(gnd),
	.datab(\n2|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[11]~28 ),
	.combout(\n2|acc_final[12]~29_combout ),
	.cout(\n2|acc_final[12]~30 ));
// synopsys translate_off
defparam \n2|acc_final[12]~29 .lut_mask = 16'hC303;
defparam \n2|acc_final[12]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \n2|acc_final[13]~31 (
// Equation(s):
// \n2|acc_final[13]~31_combout  = (\n2|acc [13] & ((GND) # (!\n2|acc_final[12]~30 ))) # (!\n2|acc [13] & (\n2|acc_final[12]~30  $ (GND)))
// \n2|acc_final[13]~32  = CARRY((\n2|acc [13]) # (!\n2|acc_final[12]~30 ))

	.dataa(gnd),
	.datab(\n2|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[12]~30 ),
	.combout(\n2|acc_final[13]~31_combout ),
	.cout(\n2|acc_final[13]~32 ));
// synopsys translate_off
defparam \n2|acc_final[13]~31 .lut_mask = 16'h3CCF;
defparam \n2|acc_final[13]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \n2|acc_final[14]~33 (
// Equation(s):
// \n2|acc_final[14]~33_combout  = (\n2|acc [14] & (!\n2|acc_final[13]~32 )) # (!\n2|acc [14] & ((\n2|acc_final[13]~32 ) # (GND)))
// \n2|acc_final[14]~34  = CARRY((!\n2|acc_final[13]~32 ) # (!\n2|acc [14]))

	.dataa(gnd),
	.datab(\n2|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[13]~32 ),
	.combout(\n2|acc_final[14]~33_combout ),
	.cout(\n2|acc_final[14]~34 ));
// synopsys translate_off
defparam \n2|acc_final[14]~33 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[14]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \n2|acc_final[15]~35 (
// Equation(s):
// \n2|acc_final[15]~35_combout  = (\n2|acc [15] & (\n2|acc_final[14]~34  $ (GND))) # (!\n2|acc [15] & (!\n2|acc_final[14]~34  & VCC))
// \n2|acc_final[15]~36  = CARRY((\n2|acc [15] & !\n2|acc_final[14]~34 ))

	.dataa(\n2|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[14]~34 ),
	.combout(\n2|acc_final[15]~35_combout ),
	.cout(\n2|acc_final[15]~36 ));
// synopsys translate_off
defparam \n2|acc_final[15]~35 .lut_mask = 16'hA50A;
defparam \n2|acc_final[15]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \n2|acc_final[16]~37 (
// Equation(s):
// \n2|acc_final[16]~37_combout  = (\n2|acc [16] & (!\n2|acc_final[15]~36 )) # (!\n2|acc [16] & ((\n2|acc_final[15]~36 ) # (GND)))
// \n2|acc_final[16]~38  = CARRY((!\n2|acc_final[15]~36 ) # (!\n2|acc [16]))

	.dataa(gnd),
	.datab(\n2|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[15]~36 ),
	.combout(\n2|acc_final[16]~37_combout ),
	.cout(\n2|acc_final[16]~38 ));
// synopsys translate_off
defparam \n2|acc_final[16]~37 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[16]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \n2|acc_final[17]~39 (
// Equation(s):
// \n2|acc_final[17]~39_combout  = (\n2|acc [17] & (\n2|acc_final[16]~38  $ (GND))) # (!\n2|acc [17] & (!\n2|acc_final[16]~38  & VCC))
// \n2|acc_final[17]~40  = CARRY((\n2|acc [17] & !\n2|acc_final[16]~38 ))

	.dataa(\n2|acc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[16]~38 ),
	.combout(\n2|acc_final[17]~39_combout ),
	.cout(\n2|acc_final[17]~40 ));
// synopsys translate_off
defparam \n2|acc_final[17]~39 .lut_mask = 16'hA50A;
defparam \n2|acc_final[17]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \n2|acc_final[18]~41 (
// Equation(s):
// \n2|acc_final[18]~41_combout  = (\n2|acc [18] & (!\n2|acc_final[17]~40 )) # (!\n2|acc [18] & ((\n2|acc_final[17]~40 ) # (GND)))
// \n2|acc_final[18]~42  = CARRY((!\n2|acc_final[17]~40 ) # (!\n2|acc [18]))

	.dataa(\n2|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[17]~40 ),
	.combout(\n2|acc_final[18]~41_combout ),
	.cout(\n2|acc_final[18]~42 ));
// synopsys translate_off
defparam \n2|acc_final[18]~41 .lut_mask = 16'h5A5F;
defparam \n2|acc_final[18]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneive_lcell_comb \n2|acc_final[19]~43 (
// Equation(s):
// \n2|acc_final[19]~43_combout  = (\n2|acc [19] & (\n2|acc_final[18]~42  $ (GND))) # (!\n2|acc [19] & (!\n2|acc_final[18]~42  & VCC))
// \n2|acc_final[19]~44  = CARRY((\n2|acc [19] & !\n2|acc_final[18]~42 ))

	.dataa(gnd),
	.datab(\n2|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[18]~42 ),
	.combout(\n2|acc_final[19]~43_combout ),
	.cout(\n2|acc_final[19]~44 ));
// synopsys translate_off
defparam \n2|acc_final[19]~43 .lut_mask = 16'hC30C;
defparam \n2|acc_final[19]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneive_lcell_comb \n2|acc_final[20]~45 (
// Equation(s):
// \n2|acc_final[20]~45_combout  = (\n2|acc [20] & (!\n2|acc_final[19]~44 )) # (!\n2|acc [20] & ((\n2|acc_final[19]~44 ) # (GND)))
// \n2|acc_final[20]~46  = CARRY((!\n2|acc_final[19]~44 ) # (!\n2|acc [20]))

	.dataa(gnd),
	.datab(\n2|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[19]~44 ),
	.combout(\n2|acc_final[20]~45_combout ),
	.cout(\n2|acc_final[20]~46 ));
// synopsys translate_off
defparam \n2|acc_final[20]~45 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[20]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneive_lcell_comb \n2|acc_final[21]~47 (
// Equation(s):
// \n2|acc_final[21]~47_combout  = (\n2|acc [21] & (\n2|acc_final[20]~46  $ (GND))) # (!\n2|acc [21] & (!\n2|acc_final[20]~46  & VCC))
// \n2|acc_final[21]~48  = CARRY((\n2|acc [21] & !\n2|acc_final[20]~46 ))

	.dataa(gnd),
	.datab(\n2|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[20]~46 ),
	.combout(\n2|acc_final[21]~47_combout ),
	.cout(\n2|acc_final[21]~48 ));
// synopsys translate_off
defparam \n2|acc_final[21]~47 .lut_mask = 16'hC30C;
defparam \n2|acc_final[21]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneive_lcell_comb \n2|acc_final[22]~49 (
// Equation(s):
// \n2|acc_final[22]~49_combout  = (\n2|acc [22] & (!\n2|acc_final[21]~48 )) # (!\n2|acc [22] & ((\n2|acc_final[21]~48 ) # (GND)))
// \n2|acc_final[22]~50  = CARRY((!\n2|acc_final[21]~48 ) # (!\n2|acc [22]))

	.dataa(gnd),
	.datab(\n2|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[21]~48 ),
	.combout(\n2|acc_final[22]~49_combout ),
	.cout(\n2|acc_final[22]~50 ));
// synopsys translate_off
defparam \n2|acc_final[22]~49 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[22]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneive_lcell_comb \n2|acc_final[23]~51 (
// Equation(s):
// \n2|acc_final[23]~51_combout  = (\n2|acc [23] & (\n2|acc_final[22]~50  $ (GND))) # (!\n2|acc [23] & (!\n2|acc_final[22]~50  & VCC))
// \n2|acc_final[23]~52  = CARRY((\n2|acc [23] & !\n2|acc_final[22]~50 ))

	.dataa(gnd),
	.datab(\n2|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[22]~50 ),
	.combout(\n2|acc_final[23]~51_combout ),
	.cout(\n2|acc_final[23]~52 ));
// synopsys translate_off
defparam \n2|acc_final[23]~51 .lut_mask = 16'hC30C;
defparam \n2|acc_final[23]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneive_lcell_comb \n2|acc_final[24]~53 (
// Equation(s):
// \n2|acc_final[24]~53_combout  = (\n2|acc [24] & (!\n2|acc_final[23]~52 )) # (!\n2|acc [24] & ((\n2|acc_final[23]~52 ) # (GND)))
// \n2|acc_final[24]~54  = CARRY((!\n2|acc_final[23]~52 ) # (!\n2|acc [24]))

	.dataa(gnd),
	.datab(\n2|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[23]~52 ),
	.combout(\n2|acc_final[24]~53_combout ),
	.cout(\n2|acc_final[24]~54 ));
// synopsys translate_off
defparam \n2|acc_final[24]~53 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[24]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneive_lcell_comb \n2|acc_final[25]~55 (
// Equation(s):
// \n2|acc_final[25]~55_combout  = (\n2|acc [25] & (\n2|acc_final[24]~54  $ (GND))) # (!\n2|acc [25] & (!\n2|acc_final[24]~54  & VCC))
// \n2|acc_final[25]~56  = CARRY((\n2|acc [25] & !\n2|acc_final[24]~54 ))

	.dataa(gnd),
	.datab(\n2|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[24]~54 ),
	.combout(\n2|acc_final[25]~55_combout ),
	.cout(\n2|acc_final[25]~56 ));
// synopsys translate_off
defparam \n2|acc_final[25]~55 .lut_mask = 16'hC30C;
defparam \n2|acc_final[25]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneive_lcell_comb \n2|acc_final[26]~57 (
// Equation(s):
// \n2|acc_final[26]~57_combout  = (\n2|acc [26] & (!\n2|acc_final[25]~56 )) # (!\n2|acc [26] & ((\n2|acc_final[25]~56 ) # (GND)))
// \n2|acc_final[26]~58  = CARRY((!\n2|acc_final[25]~56 ) # (!\n2|acc [26]))

	.dataa(\n2|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[25]~56 ),
	.combout(\n2|acc_final[26]~57_combout ),
	.cout(\n2|acc_final[26]~58 ));
// synopsys translate_off
defparam \n2|acc_final[26]~57 .lut_mask = 16'h5A5F;
defparam \n2|acc_final[26]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \n2|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[26]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[26] .is_wysiwyg = "true";
defparam \n2|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \n2|acc[27]~87 (
// Equation(s):
// \n2|acc[27]~87_combout  = (\n2|acc [27] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT27  & (\n2|acc[26]~86  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n2|acc[26]~86 )))) # (!\n2|acc [27] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT27  
// & (!\n2|acc[26]~86 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n2|acc[26]~86 ) # (GND)))))
// \n2|acc[27]~88  = CARRY((\n2|acc [27] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT27  & !\n2|acc[26]~86 )) # (!\n2|acc [27] & ((!\n2|acc[26]~86 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\n2|acc [27]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[26]~86 ),
	.combout(\n2|acc[27]~87_combout ),
	.cout(\n2|acc[27]~88 ));
// synopsys translate_off
defparam \n2|acc[27]~87 .lut_mask = 16'h9617;
defparam \n2|acc[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \n2|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[27] .is_wysiwyg = "true";
defparam \n2|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneive_lcell_comb \n2|acc_final[27]~59 (
// Equation(s):
// \n2|acc_final[27]~59_combout  = (\n2|acc [27] & (\n2|acc_final[26]~58  $ (GND))) # (!\n2|acc [27] & (!\n2|acc_final[26]~58  & VCC))
// \n2|acc_final[27]~60  = CARRY((\n2|acc [27] & !\n2|acc_final[26]~58 ))

	.dataa(gnd),
	.datab(\n2|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[26]~58 ),
	.combout(\n2|acc_final[27]~59_combout ),
	.cout(\n2|acc_final[27]~60 ));
// synopsys translate_off
defparam \n2|acc_final[27]~59 .lut_mask = 16'hC30C;
defparam \n2|acc_final[27]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \n2|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[27]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[27] .is_wysiwyg = "true";
defparam \n2|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N9
dffeas \n2|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[24]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[24] .is_wysiwyg = "true";
defparam \n2|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \n2|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[25]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[25] .is_wysiwyg = "true";
defparam \n2|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneive_lcell_comb \n2|LessThan1~1 (
// Equation(s):
// \n2|LessThan1~1_combout  = (\n2|acc_final [26] & (\n2|acc_final [27] & (\n2|acc_final [24] & \n2|acc_final [25])))

	.dataa(\n2|acc_final [26]),
	.datab(\n2|acc_final [27]),
	.datac(\n2|acc_final [24]),
	.datad(\n2|acc_final [25]),
	.cin(gnd),
	.combout(\n2|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n2|LessThan1~1 .lut_mask = 16'h8000;
defparam \n2|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneive_lcell_comb \n2|acc[28]~89 (
// Equation(s):
// \n2|acc[28]~89_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\n2|acc [28] $ (!\n2|acc[27]~88 )))) # (GND)
// \n2|acc[28]~90  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\n2|acc [28]) # (!\n2|acc[27]~88 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT28  & (\n2|acc [28] & !\n2|acc[27]~88 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\n2|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[27]~88 ),
	.combout(\n2|acc[28]~89_combout ),
	.cout(\n2|acc[28]~90 ));
// synopsys translate_off
defparam \n2|acc[28]~89 .lut_mask = 16'h698E;
defparam \n2|acc[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \n2|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[28] .is_wysiwyg = "true";
defparam \n2|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \n2|acc[29]~91 (
// Equation(s):
// \n2|acc[29]~91_combout  = (\n2|acc [29] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT29  & (\n2|acc[28]~90  & VCC)) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n2|acc[28]~90 )))) # (!\n2|acc [29] & ((\n2|Mult0|auto_generated|mac_out2~DATAOUT29  
// & (!\n2|acc[28]~90 )) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n2|acc[28]~90 ) # (GND)))))
// \n2|acc[29]~92  = CARRY((\n2|acc [29] & (!\n2|Mult0|auto_generated|mac_out2~DATAOUT29  & !\n2|acc[28]~90 )) # (!\n2|acc [29] & ((!\n2|acc[28]~90 ) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\n2|acc [29]),
	.datab(\n2|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[28]~90 ),
	.combout(\n2|acc[29]~91_combout ),
	.cout(\n2|acc[29]~92 ));
// synopsys translate_off
defparam \n2|acc[29]~91 .lut_mask = 16'h9617;
defparam \n2|acc[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \n2|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[29] .is_wysiwyg = "true";
defparam \n2|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneive_lcell_comb \n2|acc[30]~93 (
// Equation(s):
// \n2|acc[30]~93_combout  = ((\n2|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\n2|acc [30] $ (!\n2|acc[29]~92 )))) # (GND)
// \n2|acc[30]~94  = CARRY((\n2|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\n2|acc [30]) # (!\n2|acc[29]~92 ))) # (!\n2|Mult0|auto_generated|mac_out2~DATAOUT30  & (\n2|acc [30] & !\n2|acc[29]~92 )))

	.dataa(\n2|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\n2|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc[29]~92 ),
	.combout(\n2|acc[30]~93_combout ),
	.cout(\n2|acc[30]~94 ));
// synopsys translate_off
defparam \n2|acc[30]~93 .lut_mask = 16'h698E;
defparam \n2|acc[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \n2|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[30] .is_wysiwyg = "true";
defparam \n2|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneive_lcell_comb \n2|acc[31]~95 (
// Equation(s):
// \n2|acc[31]~95_combout  = \n2|acc [31] $ (\n2|acc[30]~94  $ (\n2|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n2|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n2|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n2|acc[30]~94 ),
	.combout(\n2|acc[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \n2|acc[31]~95 .lut_mask = 16'hA55A;
defparam \n2|acc[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \n2|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc[31] .is_wysiwyg = "true";
defparam \n2|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneive_lcell_comb \n2|acc_final[28]~61 (
// Equation(s):
// \n2|acc_final[28]~61_combout  = (\n2|acc [28] & (!\n2|acc_final[27]~60 )) # (!\n2|acc [28] & ((\n2|acc_final[27]~60 ) # (GND)))
// \n2|acc_final[28]~62  = CARRY((!\n2|acc_final[27]~60 ) # (!\n2|acc [28]))

	.dataa(gnd),
	.datab(\n2|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[27]~60 ),
	.combout(\n2|acc_final[28]~61_combout ),
	.cout(\n2|acc_final[28]~62 ));
// synopsys translate_off
defparam \n2|acc_final[28]~61 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[28]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneive_lcell_comb \n2|acc_final[29]~63 (
// Equation(s):
// \n2|acc_final[29]~63_combout  = (\n2|acc [29] & (\n2|acc_final[28]~62  $ (GND))) # (!\n2|acc [29] & (!\n2|acc_final[28]~62  & VCC))
// \n2|acc_final[29]~64  = CARRY((\n2|acc [29] & !\n2|acc_final[28]~62 ))

	.dataa(\n2|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[28]~62 ),
	.combout(\n2|acc_final[29]~63_combout ),
	.cout(\n2|acc_final[29]~64 ));
// synopsys translate_off
defparam \n2|acc_final[29]~63 .lut_mask = 16'hA50A;
defparam \n2|acc_final[29]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneive_lcell_comb \n2|acc_final[30]~65 (
// Equation(s):
// \n2|acc_final[30]~65_combout  = (\n2|acc [30] & (!\n2|acc_final[29]~64 )) # (!\n2|acc [30] & ((\n2|acc_final[29]~64 ) # (GND)))
// \n2|acc_final[30]~66  = CARRY((!\n2|acc_final[29]~64 ) # (!\n2|acc [30]))

	.dataa(gnd),
	.datab(\n2|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n2|acc_final[29]~64 ),
	.combout(\n2|acc_final[30]~65_combout ),
	.cout(\n2|acc_final[30]~66 ));
// synopsys translate_off
defparam \n2|acc_final[30]~65 .lut_mask = 16'h3C3F;
defparam \n2|acc_final[30]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneive_lcell_comb \n2|acc_final[31]~67 (
// Equation(s):
// \n2|acc_final[31]~67_combout  = \n2|acc [31] $ (!\n2|acc_final[30]~66 )

	.dataa(\n2|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n2|acc_final[30]~66 ),
	.combout(\n2|acc_final[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \n2|acc_final[31]~67 .lut_mask = 16'hA5A5;
defparam \n2|acc_final[31]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \n2|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[31]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[31] .is_wysiwyg = "true";
defparam \n2|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \n2|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[29]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[29] .is_wysiwyg = "true";
defparam \n2|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \n2|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[30]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[30] .is_wysiwyg = "true";
defparam \n2|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \n2|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[28] .is_wysiwyg = "true";
defparam \n2|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \n2|LessThan1~2 (
// Equation(s):
// \n2|LessThan1~2_combout  = (\n2|acc_final [29] & (\n2|acc_final [30] & \n2|acc_final [28]))

	.dataa(gnd),
	.datab(\n2|acc_final [29]),
	.datac(\n2|acc_final [30]),
	.datad(\n2|acc_final [28]),
	.cin(gnd),
	.combout(\n2|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n2|LessThan1~2 .lut_mask = 16'hC000;
defparam \n2|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \n2|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[23]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[23] .is_wysiwyg = "true";
defparam \n2|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N3
dffeas \n2|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[21]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[21] .is_wysiwyg = "true";
defparam \n2|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \n2|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[22]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[22] .is_wysiwyg = "true";
defparam \n2|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \n2|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[20]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[20] .is_wysiwyg = "true";
defparam \n2|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneive_lcell_comb \n2|LessThan1~0 (
// Equation(s):
// \n2|LessThan1~0_combout  = (\n2|acc_final [23] & (\n2|acc_final [21] & (\n2|acc_final [22] & \n2|acc_final [20])))

	.dataa(\n2|acc_final [23]),
	.datab(\n2|acc_final [21]),
	.datac(\n2|acc_final [22]),
	.datad(\n2|acc_final [20]),
	.cin(gnd),
	.combout(\n2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n2|LessThan1~0 .lut_mask = 16'h8000;
defparam \n2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneive_lcell_comb \n2|sigmoid_address[0]~0 (
// Equation(s):
// \n2|sigmoid_address[0]~0_combout  = ((\n2|LessThan1~1_combout  & (\n2|LessThan1~2_combout  & \n2|LessThan1~0_combout ))) # (!\n2|acc_final [31])

	.dataa(\n2|LessThan1~1_combout ),
	.datab(\n2|acc_final [31]),
	.datac(\n2|LessThan1~2_combout ),
	.datad(\n2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\n2|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[0]~0 .lut_mask = 16'hB333;
defparam \n2|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneive_lcell_comb \n2|LessThan0~1 (
// Equation(s):
// \n2|LessThan0~1_combout  = (\n2|acc_final [26]) # ((\n2|acc_final [27]) # ((\n2|acc_final [24]) # (\n2|acc_final [25])))

	.dataa(\n2|acc_final [26]),
	.datab(\n2|acc_final [27]),
	.datac(\n2|acc_final [24]),
	.datad(\n2|acc_final [25]),
	.cin(gnd),
	.combout(\n2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n2|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \n2|LessThan0~2 (
// Equation(s):
// \n2|LessThan0~2_combout  = (\n2|acc_final [29]) # ((\n2|acc_final [30]) # (\n2|acc_final [28]))

	.dataa(gnd),
	.datab(\n2|acc_final [29]),
	.datac(\n2|acc_final [30]),
	.datad(\n2|acc_final [28]),
	.cin(gnd),
	.combout(\n2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n2|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \n2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneive_lcell_comb \n2|LessThan0~0 (
// Equation(s):
// \n2|LessThan0~0_combout  = (\n2|acc_final [23]) # ((\n2|acc_final [21]) # ((\n2|acc_final [22]) # (\n2|acc_final [20])))

	.dataa(\n2|acc_final [23]),
	.datab(\n2|acc_final [21]),
	.datac(\n2|acc_final [22]),
	.datad(\n2|acc_final [20]),
	.cin(gnd),
	.combout(\n2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n2|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \n2|sigmoid_address[0]~1 (
// Equation(s):
// \n2|sigmoid_address[0]~1_combout  = (!\n2|acc_final [31] & ((\n2|LessThan0~1_combout ) # ((\n2|LessThan0~2_combout ) # (\n2|LessThan0~0_combout ))))

	.dataa(\n2|LessThan0~1_combout ),
	.datab(\n2|acc_final [31]),
	.datac(\n2|LessThan0~2_combout ),
	.datad(\n2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\n2|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[0]~1 .lut_mask = 16'h3332;
defparam \n2|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \n2|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[9] .is_wysiwyg = "true";
defparam \n2|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \n2|sigmoid_address[0]~2 (
// Equation(s):
// \n2|sigmoid_address[0]~2_combout  = (\n2|acc_final [9] & (\n2|sigmoid_address[0]~0_combout )) # (!\n2|acc_final [9] & ((\n2|sigmoid_address[0]~1_combout )))

	.dataa(\n2|sigmoid_address[0]~0_combout ),
	.datab(\n2|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [9]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[0]~2 .lut_mask = 16'hAACC;
defparam \n2|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \n2|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[10] .is_wysiwyg = "true";
defparam \n2|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \n2|sigmoid_address[1]~3 (
// Equation(s):
// \n2|sigmoid_address[1]~3_combout  = (\n2|acc_final [10] & ((\n2|sigmoid_address[0]~0_combout ))) # (!\n2|acc_final [10] & (\n2|sigmoid_address[0]~1_combout ))

	.dataa(\n2|sigmoid_address[0]~1_combout ),
	.datab(\n2|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [10]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[1]~3 .lut_mask = 16'hCCAA;
defparam \n2|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N15
dffeas \n2|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[11] .is_wysiwyg = "true";
defparam \n2|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \n2|sigmoid_address[2]~4 (
// Equation(s):
// \n2|sigmoid_address[2]~4_combout  = (\n2|acc_final [11] & (\n2|sigmoid_address[0]~0_combout )) # (!\n2|acc_final [11] & ((\n2|sigmoid_address[0]~1_combout )))

	.dataa(\n2|sigmoid_address[0]~0_combout ),
	.datab(\n2|sigmoid_address[0]~1_combout ),
	.datac(\n2|acc_final [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n2|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[2]~4 .lut_mask = 16'hACAC;
defparam \n2|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \n2|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[12] .is_wysiwyg = "true";
defparam \n2|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \n2|sigmoid_address[3]~5 (
// Equation(s):
// \n2|sigmoid_address[3]~5_combout  = (\n2|acc_final [12] & ((\n2|sigmoid_address[0]~0_combout ))) # (!\n2|acc_final [12] & (\n2|sigmoid_address[0]~1_combout ))

	.dataa(\n2|sigmoid_address[0]~1_combout ),
	.datab(\n2|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [12]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[3]~5 .lut_mask = 16'hCCAA;
defparam \n2|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N19
dffeas \n2|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[13] .is_wysiwyg = "true";
defparam \n2|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \n2|sigmoid_address[4]~6 (
// Equation(s):
// \n2|sigmoid_address[4]~6_combout  = (\n2|acc_final [13] & ((\n2|sigmoid_address[0]~0_combout ))) # (!\n2|acc_final [13] & (\n2|sigmoid_address[0]~1_combout ))

	.dataa(\n2|sigmoid_address[0]~1_combout ),
	.datab(\n2|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [13]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[4]~6 .lut_mask = 16'hCCAA;
defparam \n2|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \n2|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[14]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[14] .is_wysiwyg = "true";
defparam \n2|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \n2|sigmoid_address[5]~7 (
// Equation(s):
// \n2|sigmoid_address[5]~7_combout  = (\n2|acc_final [14] & (\n2|sigmoid_address[0]~0_combout )) # (!\n2|acc_final [14] & ((\n2|sigmoid_address[0]~1_combout )))

	.dataa(\n2|sigmoid_address[0]~0_combout ),
	.datab(\n2|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [14]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[5]~7 .lut_mask = 16'hAACC;
defparam \n2|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \n2|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[15] .is_wysiwyg = "true";
defparam \n2|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \n2|sigmoid_address[6]~8 (
// Equation(s):
// \n2|sigmoid_address[6]~8_combout  = (\n2|acc_final [15] & ((\n2|sigmoid_address[0]~0_combout ))) # (!\n2|acc_final [15] & (\n2|sigmoid_address[0]~1_combout ))

	.dataa(\n2|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n2|acc_final [15]),
	.datad(\n2|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n2|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[6]~8 .lut_mask = 16'hFA0A;
defparam \n2|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N25
dffeas \n2|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[16]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[16] .is_wysiwyg = "true";
defparam \n2|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \n2|sigmoid_address[7]~9 (
// Equation(s):
// \n2|sigmoid_address[7]~9_combout  = (\n2|acc_final [16] & (\n2|sigmoid_address[0]~0_combout )) # (!\n2|acc_final [16] & ((\n2|sigmoid_address[0]~1_combout )))

	.dataa(\n2|sigmoid_address[0]~0_combout ),
	.datab(\n2|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [16]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[7]~9 .lut_mask = 16'hAACC;
defparam \n2|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N27
dffeas \n2|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[17]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[17] .is_wysiwyg = "true";
defparam \n2|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \n2|sigmoid_address[8]~10 (
// Equation(s):
// \n2|sigmoid_address[8]~10_combout  = (\n2|acc_final [17] & (\n2|sigmoid_address[0]~0_combout )) # (!\n2|acc_final [17] & ((\n2|sigmoid_address[0]~1_combout )))

	.dataa(\n2|sigmoid_address[0]~0_combout ),
	.datab(\n2|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n2|acc_final [17]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[8]~10 .lut_mask = 16'hAACC;
defparam \n2|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \n2|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[18]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[18] .is_wysiwyg = "true";
defparam \n2|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \n2|sigmoid_address[9]~11 (
// Equation(s):
// \n2|sigmoid_address[9]~11_combout  = (\n2|acc_final [18] & (\n2|sigmoid_address[0]~0_combout )) # (!\n2|acc_final [18] & ((\n2|sigmoid_address[0]~1_combout )))

	.dataa(\n2|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n2|sigmoid_address[0]~1_combout ),
	.datad(\n2|acc_final [18]),
	.cin(gnd),
	.combout(\n2|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[9]~11 .lut_mask = 16'hAAF0;
defparam \n2|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N31
dffeas \n2|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n2|acc_final[19]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n2|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n2|acc_final[19] .is_wysiwyg = "true";
defparam \n2|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \n2|sigmoid_address[10]~12 (
// Equation(s):
// \n2|sigmoid_address[10]~12_combout  = (\n2|acc_final [19] & ((\n2|sigmoid_address[0]~0_combout ))) # (!\n2|acc_final [19] & (\n2|sigmoid_address[0]~1_combout ))

	.dataa(\n2|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n2|acc_final [19]),
	.datad(\n2|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n2|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n2|sigmoid_address[10]~12 .lut_mask = 16'hFA0A;
defparam \n2|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \n2|acc_final[31]~_wirecell (
// Equation(s):
// \n2|acc_final[31]~_wirecell_combout  = !\n2|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n2|acc_final [31]),
	.cin(gnd),
	.combout(\n2|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n2|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n2|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n2|acc_final[31]~_wirecell_combout ,\n2|sigmoid_address[10]~12_combout ,\n2|sigmoid_address[9]~11_combout ,\n2|sigmoid_address[8]~10_combout ,\n2|sigmoid_address[7]~9_combout ,\n2|sigmoid_address[6]~8_combout ,\n2|sigmoid_address[5]~7_combout ,
\n2|sigmoid_address[4]~6_combout ,\n2|sigmoid_address[3]~5_combout ,\n2|sigmoid_address[2]~4_combout ,\n2|sigmoid_address[1]~3_combout ,\n2|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n2|acc_final[31]~_wirecell_combout ,\n2|sigmoid_address[10]~12_combout ,\n2|sigmoid_address[9]~11_combout ,\n2|sigmoid_address[8]~10_combout ,\n2|sigmoid_address[7]~9_combout ,\n2|sigmoid_address[6]~8_combout ,\n2|sigmoid_address[5]~7_combout ,
\n2|sigmoid_address[4]~6_combout ,\n2|sigmoid_address[3]~5_combout ,\n2|sigmoid_address[2]~4_combout ,\n2|sigmoid_address[1]~3_combout ,\n2|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n2|acc_final[31]~_wirecell_combout ,\n2|sigmoid_address[10]~12_combout ,\n2|sigmoid_address[9]~11_combout ,\n2|sigmoid_address[8]~10_combout ,\n2|sigmoid_address[7]~9_combout ,\n2|sigmoid_address[6]~8_combout ,\n2|sigmoid_address[5]~7_combout ,
\n2|sigmoid_address[4]~6_combout ,\n2|sigmoid_address[3]~5_combout ,\n2|sigmoid_address[2]~4_combout ,\n2|sigmoid_address[1]~3_combout ,\n2|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n2|acc_final[31]~_wirecell_combout ,\n2|sigmoid_address[10]~12_combout ,\n2|sigmoid_address[9]~11_combout ,\n2|sigmoid_address[8]~10_combout ,\n2|sigmoid_address[7]~9_combout ,\n2|sigmoid_address[6]~8_combout ,\n2|sigmoid_address[5]~7_combout ,
\n2|sigmoid_address[4]~6_combout ,\n2|sigmoid_address[3]~5_combout ,\n2|sigmoid_address[2]~4_combout ,\n2|sigmoid_address[1]~3_combout ,\n2|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n2|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y29_N0
cycloneive_mac_mult \n3|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron3_weights|altsyncram_component|auto_generated|q_a [15],\neuron3_weights|altsyncram_component|auto_generated|q_a [14],\neuron3_weights|altsyncram_component|auto_generated|q_a [13],\neuron3_weights|altsyncram_component|auto_generated|q_a [12],
\neuron3_weights|altsyncram_component|auto_generated|q_a [11],\neuron3_weights|altsyncram_component|auto_generated|q_a [10],\neuron3_weights|altsyncram_component|auto_generated|q_a [9],\neuron3_weights|altsyncram_component|auto_generated|q_a [8],
\neuron3_weights|altsyncram_component|auto_generated|q_a [7],\neuron3_weights|altsyncram_component|auto_generated|q_a [6],\neuron3_weights|altsyncram_component|auto_generated|q_a [5],\neuron3_weights|altsyncram_component|auto_generated|q_a [4],
\neuron3_weights|altsyncram_component|auto_generated|q_a [3],\neuron3_weights|altsyncram_component|auto_generated|q_a [2],\neuron3_weights|altsyncram_component|auto_generated|q_a [1],\neuron3_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n3|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n3|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n3|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n3|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n3|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n3|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y29_N2
cycloneive_mac_out \n3|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n3|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n3|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n3|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n3|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n3|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n3|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n3|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n3|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n3|Mult0|auto_generated|mac_mult1~dataout ,\n3|Mult0|auto_generated|mac_mult1~3 ,\n3|Mult0|auto_generated|mac_mult1~2 ,\n3|Mult0|auto_generated|mac_mult1~1 ,\n3|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n3|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n3|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n3|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneive_lcell_comb \n3|acc[0]~32 (
// Equation(s):
// \n3|acc[0]~32_combout  = (\n3|Mult0|auto_generated|mac_out2~dataout  & (\n3|acc [0] $ (VCC))) # (!\n3|Mult0|auto_generated|mac_out2~dataout  & (\n3|acc [0] & VCC))
// \n3|acc[0]~33  = CARRY((\n3|Mult0|auto_generated|mac_out2~dataout  & \n3|acc [0]))

	.dataa(\n3|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n3|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n3|acc[0]~32_combout ),
	.cout(\n3|acc[0]~33 ));
// synopsys translate_off
defparam \n3|acc[0]~32 .lut_mask = 16'h6688;
defparam \n3|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N1
dffeas \n3|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[0] .is_wysiwyg = "true";
defparam \n3|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneive_lcell_comb \n3|acc[1]~34 (
// Equation(s):
// \n3|acc[1]~34_combout  = (\n3|acc [1] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n3|acc[0]~33  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n3|acc[0]~33 )))) # (!\n3|acc [1] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n3|acc[0]~33 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n3|acc[0]~33 ) # (GND)))))
// \n3|acc[1]~35  = CARRY((\n3|acc [1] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n3|acc[0]~33 )) # (!\n3|acc [1] & ((!\n3|acc[0]~33 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n3|acc [1]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[0]~33 ),
	.combout(\n3|acc[1]~34_combout ),
	.cout(\n3|acc[1]~35 ));
// synopsys translate_off
defparam \n3|acc[1]~34 .lut_mask = 16'h9617;
defparam \n3|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N3
dffeas \n3|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[1] .is_wysiwyg = "true";
defparam \n3|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneive_lcell_comb \n3|acc[2]~36 (
// Equation(s):
// \n3|acc[2]~36_combout  = ((\n3|acc [2] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n3|acc[1]~35 )))) # (GND)
// \n3|acc[2]~37  = CARRY((\n3|acc [2] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n3|acc[1]~35 ))) # (!\n3|acc [2] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n3|acc[1]~35 )))

	.dataa(\n3|acc [2]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[1]~35 ),
	.combout(\n3|acc[2]~36_combout ),
	.cout(\n3|acc[2]~37 ));
// synopsys translate_off
defparam \n3|acc[2]~36 .lut_mask = 16'h698E;
defparam \n3|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N5
dffeas \n3|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[2] .is_wysiwyg = "true";
defparam \n3|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneive_lcell_comb \n3|acc[3]~38 (
// Equation(s):
// \n3|acc[3]~38_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n3|acc [3] & (\n3|acc[2]~37  & VCC)) # (!\n3|acc [3] & (!\n3|acc[2]~37 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n3|acc [3] & (!\n3|acc[2]~37 )) # (!\n3|acc [3] & 
// ((\n3|acc[2]~37 ) # (GND)))))
// \n3|acc[3]~39  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n3|acc [3] & !\n3|acc[2]~37 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n3|acc[2]~37 ) # (!\n3|acc [3]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n3|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[2]~37 ),
	.combout(\n3|acc[3]~38_combout ),
	.cout(\n3|acc[3]~39 ));
// synopsys translate_off
defparam \n3|acc[3]~38 .lut_mask = 16'h9617;
defparam \n3|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N7
dffeas \n3|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[3] .is_wysiwyg = "true";
defparam \n3|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneive_lcell_comb \n3|acc[4]~40 (
// Equation(s):
// \n3|acc[4]~40_combout  = ((\n3|acc [4] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\n3|acc[3]~39 )))) # (GND)
// \n3|acc[4]~41  = CARRY((\n3|acc [4] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\n3|acc[3]~39 ))) # (!\n3|acc [4] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT4  & !\n3|acc[3]~39 )))

	.dataa(\n3|acc [4]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[3]~39 ),
	.combout(\n3|acc[4]~40_combout ),
	.cout(\n3|acc[4]~41 ));
// synopsys translate_off
defparam \n3|acc[4]~40 .lut_mask = 16'h698E;
defparam \n3|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N9
dffeas \n3|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[4] .is_wysiwyg = "true";
defparam \n3|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneive_lcell_comb \n3|acc[5]~42 (
// Equation(s):
// \n3|acc[5]~42_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n3|acc [5] & (\n3|acc[4]~41  & VCC)) # (!\n3|acc [5] & (!\n3|acc[4]~41 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n3|acc [5] & (!\n3|acc[4]~41 )) # (!\n3|acc [5] & 
// ((\n3|acc[4]~41 ) # (GND)))))
// \n3|acc[5]~43  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n3|acc [5] & !\n3|acc[4]~41 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\n3|acc[4]~41 ) # (!\n3|acc [5]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\n3|acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[4]~41 ),
	.combout(\n3|acc[5]~42_combout ),
	.cout(\n3|acc[5]~43 ));
// synopsys translate_off
defparam \n3|acc[5]~42 .lut_mask = 16'h9617;
defparam \n3|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \n3|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[5] .is_wysiwyg = "true";
defparam \n3|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneive_lcell_comb \n3|acc[6]~44 (
// Equation(s):
// \n3|acc[6]~44_combout  = ((\n3|acc [6] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n3|acc[5]~43 )))) # (GND)
// \n3|acc[6]~45  = CARRY((\n3|acc [6] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n3|acc[5]~43 ))) # (!\n3|acc [6] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n3|acc[5]~43 )))

	.dataa(\n3|acc [6]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[5]~43 ),
	.combout(\n3|acc[6]~44_combout ),
	.cout(\n3|acc[6]~45 ));
// synopsys translate_off
defparam \n3|acc[6]~44 .lut_mask = 16'h698E;
defparam \n3|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N13
dffeas \n3|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[6] .is_wysiwyg = "true";
defparam \n3|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneive_lcell_comb \n3|acc[7]~46 (
// Equation(s):
// \n3|acc[7]~46_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n3|acc [7] & (\n3|acc[6]~45  & VCC)) # (!\n3|acc [7] & (!\n3|acc[6]~45 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n3|acc [7] & (!\n3|acc[6]~45 )) # (!\n3|acc [7] & 
// ((\n3|acc[6]~45 ) # (GND)))))
// \n3|acc[7]~47  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n3|acc [7] & !\n3|acc[6]~45 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n3|acc[6]~45 ) # (!\n3|acc [7]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n3|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[6]~45 ),
	.combout(\n3|acc[7]~46_combout ),
	.cout(\n3|acc[7]~47 ));
// synopsys translate_off
defparam \n3|acc[7]~46 .lut_mask = 16'h9617;
defparam \n3|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N15
dffeas \n3|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[7] .is_wysiwyg = "true";
defparam \n3|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneive_lcell_comb \n3|acc[8]~48 (
// Equation(s):
// \n3|acc[8]~48_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n3|acc [8] $ (!\n3|acc[7]~47 )))) # (GND)
// \n3|acc[8]~49  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n3|acc [8]) # (!\n3|acc[7]~47 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n3|acc [8] & !\n3|acc[7]~47 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n3|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[7]~47 ),
	.combout(\n3|acc[8]~48_combout ),
	.cout(\n3|acc[8]~49 ));
// synopsys translate_off
defparam \n3|acc[8]~48 .lut_mask = 16'h698E;
defparam \n3|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N17
dffeas \n3|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[8] .is_wysiwyg = "true";
defparam \n3|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneive_lcell_comb \n3|acc[9]~50 (
// Equation(s):
// \n3|acc[9]~50_combout  = (\n3|acc [9] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT9  & (\n3|acc[8]~49  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n3|acc[8]~49 )))) # (!\n3|acc [9] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (!\n3|acc[8]~49 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n3|acc[8]~49 ) # (GND)))))
// \n3|acc[9]~51  = CARRY((\n3|acc [9] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT9  & !\n3|acc[8]~49 )) # (!\n3|acc [9] & ((!\n3|acc[8]~49 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\n3|acc [9]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[8]~49 ),
	.combout(\n3|acc[9]~50_combout ),
	.cout(\n3|acc[9]~51 ));
// synopsys translate_off
defparam \n3|acc[9]~50 .lut_mask = 16'h9617;
defparam \n3|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \n3|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[9] .is_wysiwyg = "true";
defparam \n3|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneive_lcell_comb \n3|acc[10]~52 (
// Equation(s):
// \n3|acc[10]~52_combout  = ((\n3|acc [10] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n3|acc[9]~51 )))) # (GND)
// \n3|acc[10]~53  = CARRY((\n3|acc [10] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n3|acc[9]~51 ))) # (!\n3|acc [10] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n3|acc[9]~51 )))

	.dataa(\n3|acc [10]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[9]~51 ),
	.combout(\n3|acc[10]~52_combout ),
	.cout(\n3|acc[10]~53 ));
// synopsys translate_off
defparam \n3|acc[10]~52 .lut_mask = 16'h698E;
defparam \n3|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N21
dffeas \n3|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[10] .is_wysiwyg = "true";
defparam \n3|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneive_lcell_comb \n3|acc[11]~54 (
// Equation(s):
// \n3|acc[11]~54_combout  = (\n3|acc [11] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n3|acc[10]~53  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n3|acc[10]~53 )))) # (!\n3|acc [11] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n3|acc[10]~53 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n3|acc[10]~53 ) # (GND)))))
// \n3|acc[11]~55  = CARRY((\n3|acc [11] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n3|acc[10]~53 )) # (!\n3|acc [11] & ((!\n3|acc[10]~53 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n3|acc [11]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[10]~53 ),
	.combout(\n3|acc[11]~54_combout ),
	.cout(\n3|acc[11]~55 ));
// synopsys translate_off
defparam \n3|acc[11]~54 .lut_mask = 16'h9617;
defparam \n3|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \n3|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[11] .is_wysiwyg = "true";
defparam \n3|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneive_lcell_comb \n3|acc[12]~56 (
// Equation(s):
// \n3|acc[12]~56_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n3|acc [12] $ (!\n3|acc[11]~55 )))) # (GND)
// \n3|acc[12]~57  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n3|acc [12]) # (!\n3|acc[11]~55 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n3|acc [12] & !\n3|acc[11]~55 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n3|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[11]~55 ),
	.combout(\n3|acc[12]~56_combout ),
	.cout(\n3|acc[12]~57 ));
// synopsys translate_off
defparam \n3|acc[12]~56 .lut_mask = 16'h698E;
defparam \n3|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \n3|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[12] .is_wysiwyg = "true";
defparam \n3|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneive_lcell_comb \n3|acc[13]~58 (
// Equation(s):
// \n3|acc[13]~58_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n3|acc [13] & (\n3|acc[12]~57  & VCC)) # (!\n3|acc [13] & (!\n3|acc[12]~57 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n3|acc [13] & (!\n3|acc[12]~57 )) # 
// (!\n3|acc [13] & ((\n3|acc[12]~57 ) # (GND)))))
// \n3|acc[13]~59  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n3|acc [13] & !\n3|acc[12]~57 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n3|acc[12]~57 ) # (!\n3|acc [13]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n3|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[12]~57 ),
	.combout(\n3|acc[13]~58_combout ),
	.cout(\n3|acc[13]~59 ));
// synopsys translate_off
defparam \n3|acc[13]~58 .lut_mask = 16'h9617;
defparam \n3|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N27
dffeas \n3|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[13] .is_wysiwyg = "true";
defparam \n3|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneive_lcell_comb \n3|acc[14]~60 (
// Equation(s):
// \n3|acc[14]~60_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n3|acc [14] $ (!\n3|acc[13]~59 )))) # (GND)
// \n3|acc[14]~61  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n3|acc [14]) # (!\n3|acc[13]~59 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n3|acc [14] & !\n3|acc[13]~59 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n3|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[13]~59 ),
	.combout(\n3|acc[14]~60_combout ),
	.cout(\n3|acc[14]~61 ));
// synopsys translate_off
defparam \n3|acc[14]~60 .lut_mask = 16'h698E;
defparam \n3|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \n3|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[14] .is_wysiwyg = "true";
defparam \n3|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneive_lcell_comb \n3|acc[15]~62 (
// Equation(s):
// \n3|acc[15]~62_combout  = (\n3|acc [15] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n3|acc[14]~61  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n3|acc[14]~61 )))) # (!\n3|acc [15] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n3|acc[14]~61 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n3|acc[14]~61 ) # (GND)))))
// \n3|acc[15]~63  = CARRY((\n3|acc [15] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n3|acc[14]~61 )) # (!\n3|acc [15] & ((!\n3|acc[14]~61 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n3|acc [15]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[14]~61 ),
	.combout(\n3|acc[15]~62_combout ),
	.cout(\n3|acc[15]~63 ));
// synopsys translate_off
defparam \n3|acc[15]~62 .lut_mask = 16'h9617;
defparam \n3|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \n3|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[15] .is_wysiwyg = "true";
defparam \n3|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneive_lcell_comb \n3|acc[16]~64 (
// Equation(s):
// \n3|acc[16]~64_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n3|acc [16] $ (!\n3|acc[15]~63 )))) # (GND)
// \n3|acc[16]~65  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n3|acc [16]) # (!\n3|acc[15]~63 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n3|acc [16] & !\n3|acc[15]~63 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n3|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[15]~63 ),
	.combout(\n3|acc[16]~64_combout ),
	.cout(\n3|acc[16]~65 ));
// synopsys translate_off
defparam \n3|acc[16]~64 .lut_mask = 16'h698E;
defparam \n3|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N1
dffeas \n3|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[16] .is_wysiwyg = "true";
defparam \n3|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneive_lcell_comb \n3|acc[17]~66 (
// Equation(s):
// \n3|acc[17]~66_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n3|acc [17] & (\n3|acc[16]~65  & VCC)) # (!\n3|acc [17] & (!\n3|acc[16]~65 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n3|acc [17] & (!\n3|acc[16]~65 )) # 
// (!\n3|acc [17] & ((\n3|acc[16]~65 ) # (GND)))))
// \n3|acc[17]~67  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n3|acc [17] & !\n3|acc[16]~65 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n3|acc[16]~65 ) # (!\n3|acc [17]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n3|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[16]~65 ),
	.combout(\n3|acc[17]~66_combout ),
	.cout(\n3|acc[17]~67 ));
// synopsys translate_off
defparam \n3|acc[17]~66 .lut_mask = 16'h9617;
defparam \n3|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N3
dffeas \n3|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[17] .is_wysiwyg = "true";
defparam \n3|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneive_lcell_comb \n3|acc[18]~68 (
// Equation(s):
// \n3|acc[18]~68_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n3|acc [18] $ (!\n3|acc[17]~67 )))) # (GND)
// \n3|acc[18]~69  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n3|acc [18]) # (!\n3|acc[17]~67 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n3|acc [18] & !\n3|acc[17]~67 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n3|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[17]~67 ),
	.combout(\n3|acc[18]~68_combout ),
	.cout(\n3|acc[18]~69 ));
// synopsys translate_off
defparam \n3|acc[18]~68 .lut_mask = 16'h698E;
defparam \n3|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N5
dffeas \n3|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[18] .is_wysiwyg = "true";
defparam \n3|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneive_lcell_comb \n3|acc[19]~70 (
// Equation(s):
// \n3|acc[19]~70_combout  = (\n3|acc [19] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n3|acc[18]~69  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n3|acc[18]~69 )))) # (!\n3|acc [19] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n3|acc[18]~69 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n3|acc[18]~69 ) # (GND)))))
// \n3|acc[19]~71  = CARRY((\n3|acc [19] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n3|acc[18]~69 )) # (!\n3|acc [19] & ((!\n3|acc[18]~69 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n3|acc [19]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[18]~69 ),
	.combout(\n3|acc[19]~70_combout ),
	.cout(\n3|acc[19]~71 ));
// synopsys translate_off
defparam \n3|acc[19]~70 .lut_mask = 16'h9617;
defparam \n3|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N7
dffeas \n3|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[19] .is_wysiwyg = "true";
defparam \n3|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneive_lcell_comb \n3|acc[20]~72 (
// Equation(s):
// \n3|acc[20]~72_combout  = ((\n3|acc [20] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n3|acc[19]~71 )))) # (GND)
// \n3|acc[20]~73  = CARRY((\n3|acc [20] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n3|acc[19]~71 ))) # (!\n3|acc [20] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n3|acc[19]~71 )))

	.dataa(\n3|acc [20]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[19]~71 ),
	.combout(\n3|acc[20]~72_combout ),
	.cout(\n3|acc[20]~73 ));
// synopsys translate_off
defparam \n3|acc[20]~72 .lut_mask = 16'h698E;
defparam \n3|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N9
dffeas \n3|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[20] .is_wysiwyg = "true";
defparam \n3|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneive_lcell_comb \n3|acc[21]~74 (
// Equation(s):
// \n3|acc[21]~74_combout  = (\n3|acc [21] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n3|acc[20]~73  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n3|acc[20]~73 )))) # (!\n3|acc [21] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n3|acc[20]~73 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n3|acc[20]~73 ) # (GND)))))
// \n3|acc[21]~75  = CARRY((\n3|acc [21] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n3|acc[20]~73 )) # (!\n3|acc [21] & ((!\n3|acc[20]~73 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n3|acc [21]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[20]~73 ),
	.combout(\n3|acc[21]~74_combout ),
	.cout(\n3|acc[21]~75 ));
// synopsys translate_off
defparam \n3|acc[21]~74 .lut_mask = 16'h9617;
defparam \n3|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N11
dffeas \n3|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[21] .is_wysiwyg = "true";
defparam \n3|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneive_lcell_comb \n3|acc[22]~76 (
// Equation(s):
// \n3|acc[22]~76_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n3|acc [22] $ (!\n3|acc[21]~75 )))) # (GND)
// \n3|acc[22]~77  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n3|acc [22]) # (!\n3|acc[21]~75 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n3|acc [22] & !\n3|acc[21]~75 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n3|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[21]~75 ),
	.combout(\n3|acc[22]~76_combout ),
	.cout(\n3|acc[22]~77 ));
// synopsys translate_off
defparam \n3|acc[22]~76 .lut_mask = 16'h698E;
defparam \n3|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \n3|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[22] .is_wysiwyg = "true";
defparam \n3|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneive_lcell_comb \n3|acc[23]~78 (
// Equation(s):
// \n3|acc[23]~78_combout  = (\n3|acc [23] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n3|acc[22]~77  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n3|acc[22]~77 )))) # (!\n3|acc [23] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n3|acc[22]~77 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n3|acc[22]~77 ) # (GND)))))
// \n3|acc[23]~79  = CARRY((\n3|acc [23] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n3|acc[22]~77 )) # (!\n3|acc [23] & ((!\n3|acc[22]~77 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n3|acc [23]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[22]~77 ),
	.combout(\n3|acc[23]~78_combout ),
	.cout(\n3|acc[23]~79 ));
// synopsys translate_off
defparam \n3|acc[23]~78 .lut_mask = 16'h9617;
defparam \n3|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N15
dffeas \n3|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[23] .is_wysiwyg = "true";
defparam \n3|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneive_lcell_comb \n3|acc[24]~80 (
// Equation(s):
// \n3|acc[24]~80_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\n3|acc [24] $ (!\n3|acc[23]~79 )))) # (GND)
// \n3|acc[24]~81  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\n3|acc [24]) # (!\n3|acc[23]~79 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT24  & (\n3|acc [24] & !\n3|acc[23]~79 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\n3|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[23]~79 ),
	.combout(\n3|acc[24]~80_combout ),
	.cout(\n3|acc[24]~81 ));
// synopsys translate_off
defparam \n3|acc[24]~80 .lut_mask = 16'h698E;
defparam \n3|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N17
dffeas \n3|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[24] .is_wysiwyg = "true";
defparam \n3|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneive_lcell_comb \n3|acc[25]~82 (
// Equation(s):
// \n3|acc[25]~82_combout  = (\n3|acc [25] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT25  & (\n3|acc[24]~81  & VCC)) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n3|acc[24]~81 )))) # (!\n3|acc [25] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT25  
// & (!\n3|acc[24]~81 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n3|acc[24]~81 ) # (GND)))))
// \n3|acc[25]~83  = CARRY((\n3|acc [25] & (!\n3|Mult0|auto_generated|mac_out2~DATAOUT25  & !\n3|acc[24]~81 )) # (!\n3|acc [25] & ((!\n3|acc[24]~81 ) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\n3|acc [25]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[24]~81 ),
	.combout(\n3|acc[25]~82_combout ),
	.cout(\n3|acc[25]~83 ));
// synopsys translate_off
defparam \n3|acc[25]~82 .lut_mask = 16'h9617;
defparam \n3|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \n3|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[25] .is_wysiwyg = "true";
defparam \n3|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneive_lcell_comb \n3|acc[26]~84 (
// Equation(s):
// \n3|acc[26]~84_combout  = ((\n3|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n3|acc [26] $ (!\n3|acc[25]~83 )))) # (GND)
// \n3|acc[26]~85  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n3|acc [26]) # (!\n3|acc[25]~83 ))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n3|acc [26] & !\n3|acc[25]~83 )))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n3|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[25]~83 ),
	.combout(\n3|acc[26]~84_combout ),
	.cout(\n3|acc[26]~85 ));
// synopsys translate_off
defparam \n3|acc[26]~84 .lut_mask = 16'h698E;
defparam \n3|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N21
dffeas \n3|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[26] .is_wysiwyg = "true";
defparam \n3|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneive_lcell_comb \n3|acc_final[10]~24 (
// Equation(s):
// \n3|acc_final[10]~24_combout  = \n3|acc [10] $ (VCC)
// \n3|acc_final[10]~25  = CARRY(\n3|acc [10])

	.dataa(\n3|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n3|acc_final[10]~24_combout ),
	.cout(\n3|acc_final[10]~25 ));
// synopsys translate_off
defparam \n3|acc_final[10]~24 .lut_mask = 16'h55AA;
defparam \n3|acc_final[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneive_lcell_comb \n3|acc_final[11]~26 (
// Equation(s):
// \n3|acc_final[11]~26_combout  = (\n3|acc [11] & (\n3|acc_final[10]~25  & VCC)) # (!\n3|acc [11] & (!\n3|acc_final[10]~25 ))
// \n3|acc_final[11]~27  = CARRY((!\n3|acc [11] & !\n3|acc_final[10]~25 ))

	.dataa(gnd),
	.datab(\n3|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[10]~25 ),
	.combout(\n3|acc_final[11]~26_combout ),
	.cout(\n3|acc_final[11]~27 ));
// synopsys translate_off
defparam \n3|acc_final[11]~26 .lut_mask = 16'hC303;
defparam \n3|acc_final[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneive_lcell_comb \n3|acc_final[12]~28 (
// Equation(s):
// \n3|acc_final[12]~28_combout  = (\n3|acc [12] & (\n3|acc_final[11]~27  $ (GND))) # (!\n3|acc [12] & (!\n3|acc_final[11]~27  & VCC))
// \n3|acc_final[12]~29  = CARRY((\n3|acc [12] & !\n3|acc_final[11]~27 ))

	.dataa(gnd),
	.datab(\n3|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[11]~27 ),
	.combout(\n3|acc_final[12]~28_combout ),
	.cout(\n3|acc_final[12]~29 ));
// synopsys translate_off
defparam \n3|acc_final[12]~28 .lut_mask = 16'hC30C;
defparam \n3|acc_final[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneive_lcell_comb \n3|acc_final[13]~30 (
// Equation(s):
// \n3|acc_final[13]~30_combout  = (\n3|acc [13] & (!\n3|acc_final[12]~29 )) # (!\n3|acc [13] & ((\n3|acc_final[12]~29 ) # (GND)))
// \n3|acc_final[13]~31  = CARRY((!\n3|acc_final[12]~29 ) # (!\n3|acc [13]))

	.dataa(gnd),
	.datab(\n3|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[12]~29 ),
	.combout(\n3|acc_final[13]~30_combout ),
	.cout(\n3|acc_final[13]~31 ));
// synopsys translate_off
defparam \n3|acc_final[13]~30 .lut_mask = 16'h3C3F;
defparam \n3|acc_final[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneive_lcell_comb \n3|acc_final[14]~32 (
// Equation(s):
// \n3|acc_final[14]~32_combout  = (\n3|acc [14] & (\n3|acc_final[13]~31  $ (GND))) # (!\n3|acc [14] & (!\n3|acc_final[13]~31  & VCC))
// \n3|acc_final[14]~33  = CARRY((\n3|acc [14] & !\n3|acc_final[13]~31 ))

	.dataa(gnd),
	.datab(\n3|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[13]~31 ),
	.combout(\n3|acc_final[14]~32_combout ),
	.cout(\n3|acc_final[14]~33 ));
// synopsys translate_off
defparam \n3|acc_final[14]~32 .lut_mask = 16'hC30C;
defparam \n3|acc_final[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cycloneive_lcell_comb \n3|acc_final[15]~34 (
// Equation(s):
// \n3|acc_final[15]~34_combout  = (\n3|acc [15] & (\n3|acc_final[14]~33  & VCC)) # (!\n3|acc [15] & (!\n3|acc_final[14]~33 ))
// \n3|acc_final[15]~35  = CARRY((!\n3|acc [15] & !\n3|acc_final[14]~33 ))

	.dataa(\n3|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[14]~33 ),
	.combout(\n3|acc_final[15]~34_combout ),
	.cout(\n3|acc_final[15]~35 ));
// synopsys translate_off
defparam \n3|acc_final[15]~34 .lut_mask = 16'hA505;
defparam \n3|acc_final[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneive_lcell_comb \n3|acc_final[16]~36 (
// Equation(s):
// \n3|acc_final[16]~36_combout  = (\n3|acc [16] & ((GND) # (!\n3|acc_final[15]~35 ))) # (!\n3|acc [16] & (\n3|acc_final[15]~35  $ (GND)))
// \n3|acc_final[16]~37  = CARRY((\n3|acc [16]) # (!\n3|acc_final[15]~35 ))

	.dataa(gnd),
	.datab(\n3|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[15]~35 ),
	.combout(\n3|acc_final[16]~36_combout ),
	.cout(\n3|acc_final[16]~37 ));
// synopsys translate_off
defparam \n3|acc_final[16]~36 .lut_mask = 16'h3CCF;
defparam \n3|acc_final[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneive_lcell_comb \n3|acc_final[17]~38 (
// Equation(s):
// \n3|acc_final[17]~38_combout  = (\n3|acc [17] & (\n3|acc_final[16]~37  & VCC)) # (!\n3|acc [17] & (!\n3|acc_final[16]~37 ))
// \n3|acc_final[17]~39  = CARRY((!\n3|acc [17] & !\n3|acc_final[16]~37 ))

	.dataa(gnd),
	.datab(\n3|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[16]~37 ),
	.combout(\n3|acc_final[17]~38_combout ),
	.cout(\n3|acc_final[17]~39 ));
// synopsys translate_off
defparam \n3|acc_final[17]~38 .lut_mask = 16'hC303;
defparam \n3|acc_final[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneive_lcell_comb \n3|acc_final[18]~40 (
// Equation(s):
// \n3|acc_final[18]~40_combout  = (\n3|acc [18] & ((GND) # (!\n3|acc_final[17]~39 ))) # (!\n3|acc [18] & (\n3|acc_final[17]~39  $ (GND)))
// \n3|acc_final[18]~41  = CARRY((\n3|acc [18]) # (!\n3|acc_final[17]~39 ))

	.dataa(\n3|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[17]~39 ),
	.combout(\n3|acc_final[18]~40_combout ),
	.cout(\n3|acc_final[18]~41 ));
// synopsys translate_off
defparam \n3|acc_final[18]~40 .lut_mask = 16'h5AAF;
defparam \n3|acc_final[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cycloneive_lcell_comb \n3|acc_final[19]~42 (
// Equation(s):
// \n3|acc_final[19]~42_combout  = (\n3|acc [19] & (\n3|acc_final[18]~41  & VCC)) # (!\n3|acc [19] & (!\n3|acc_final[18]~41 ))
// \n3|acc_final[19]~43  = CARRY((!\n3|acc [19] & !\n3|acc_final[18]~41 ))

	.dataa(gnd),
	.datab(\n3|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[18]~41 ),
	.combout(\n3|acc_final[19]~42_combout ),
	.cout(\n3|acc_final[19]~43 ));
// synopsys translate_off
defparam \n3|acc_final[19]~42 .lut_mask = 16'hC303;
defparam \n3|acc_final[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
cycloneive_lcell_comb \n3|acc_final[20]~44 (
// Equation(s):
// \n3|acc_final[20]~44_combout  = (\n3|acc [20] & ((GND) # (!\n3|acc_final[19]~43 ))) # (!\n3|acc [20] & (\n3|acc_final[19]~43  $ (GND)))
// \n3|acc_final[20]~45  = CARRY((\n3|acc [20]) # (!\n3|acc_final[19]~43 ))

	.dataa(\n3|acc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[19]~43 ),
	.combout(\n3|acc_final[20]~44_combout ),
	.cout(\n3|acc_final[20]~45 ));
// synopsys translate_off
defparam \n3|acc_final[20]~44 .lut_mask = 16'h5AAF;
defparam \n3|acc_final[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneive_lcell_comb \n3|acc_final[21]~46 (
// Equation(s):
// \n3|acc_final[21]~46_combout  = (\n3|acc [21] & (\n3|acc_final[20]~45  & VCC)) # (!\n3|acc [21] & (!\n3|acc_final[20]~45 ))
// \n3|acc_final[21]~47  = CARRY((!\n3|acc [21] & !\n3|acc_final[20]~45 ))

	.dataa(gnd),
	.datab(\n3|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[20]~45 ),
	.combout(\n3|acc_final[21]~46_combout ),
	.cout(\n3|acc_final[21]~47 ));
// synopsys translate_off
defparam \n3|acc_final[21]~46 .lut_mask = 16'hC303;
defparam \n3|acc_final[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneive_lcell_comb \n3|acc_final[22]~48 (
// Equation(s):
// \n3|acc_final[22]~48_combout  = (\n3|acc [22] & ((GND) # (!\n3|acc_final[21]~47 ))) # (!\n3|acc [22] & (\n3|acc_final[21]~47  $ (GND)))
// \n3|acc_final[22]~49  = CARRY((\n3|acc [22]) # (!\n3|acc_final[21]~47 ))

	.dataa(gnd),
	.datab(\n3|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[21]~47 ),
	.combout(\n3|acc_final[22]~48_combout ),
	.cout(\n3|acc_final[22]~49 ));
// synopsys translate_off
defparam \n3|acc_final[22]~48 .lut_mask = 16'h3CCF;
defparam \n3|acc_final[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneive_lcell_comb \n3|acc_final[23]~50 (
// Equation(s):
// \n3|acc_final[23]~50_combout  = (\n3|acc [23] & (\n3|acc_final[22]~49  & VCC)) # (!\n3|acc [23] & (!\n3|acc_final[22]~49 ))
// \n3|acc_final[23]~51  = CARRY((!\n3|acc [23] & !\n3|acc_final[22]~49 ))

	.dataa(gnd),
	.datab(\n3|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[22]~49 ),
	.combout(\n3|acc_final[23]~50_combout ),
	.cout(\n3|acc_final[23]~51 ));
// synopsys translate_off
defparam \n3|acc_final[23]~50 .lut_mask = 16'hC303;
defparam \n3|acc_final[23]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneive_lcell_comb \n3|acc_final[24]~52 (
// Equation(s):
// \n3|acc_final[24]~52_combout  = (\n3|acc [24] & ((GND) # (!\n3|acc_final[23]~51 ))) # (!\n3|acc [24] & (\n3|acc_final[23]~51  $ (GND)))
// \n3|acc_final[24]~53  = CARRY((\n3|acc [24]) # (!\n3|acc_final[23]~51 ))

	.dataa(gnd),
	.datab(\n3|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[23]~51 ),
	.combout(\n3|acc_final[24]~52_combout ),
	.cout(\n3|acc_final[24]~53 ));
// synopsys translate_off
defparam \n3|acc_final[24]~52 .lut_mask = 16'h3CCF;
defparam \n3|acc_final[24]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneive_lcell_comb \n3|acc_final[25]~54 (
// Equation(s):
// \n3|acc_final[25]~54_combout  = (\n3|acc [25] & (\n3|acc_final[24]~53  & VCC)) # (!\n3|acc [25] & (!\n3|acc_final[24]~53 ))
// \n3|acc_final[25]~55  = CARRY((!\n3|acc [25] & !\n3|acc_final[24]~53 ))

	.dataa(gnd),
	.datab(\n3|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[24]~53 ),
	.combout(\n3|acc_final[25]~54_combout ),
	.cout(\n3|acc_final[25]~55 ));
// synopsys translate_off
defparam \n3|acc_final[25]~54 .lut_mask = 16'hC303;
defparam \n3|acc_final[25]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneive_lcell_comb \n3|acc_final[26]~56 (
// Equation(s):
// \n3|acc_final[26]~56_combout  = (\n3|acc [26] & ((GND) # (!\n3|acc_final[25]~55 ))) # (!\n3|acc [26] & (\n3|acc_final[25]~55  $ (GND)))
// \n3|acc_final[26]~57  = CARRY((\n3|acc [26]) # (!\n3|acc_final[25]~55 ))

	.dataa(\n3|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[25]~55 ),
	.combout(\n3|acc_final[26]~56_combout ),
	.cout(\n3|acc_final[26]~57 ));
// synopsys translate_off
defparam \n3|acc_final[26]~56 .lut_mask = 16'h5AAF;
defparam \n3|acc_final[26]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \n3|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[26]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[26] .is_wysiwyg = "true";
defparam \n3|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N7
dffeas \n3|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[24]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[24] .is_wysiwyg = "true";
defparam \n3|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N9
dffeas \n3|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[25]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[25] .is_wysiwyg = "true";
defparam \n3|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneive_lcell_comb \n3|acc[27]~86 (
// Equation(s):
// \n3|acc[27]~86_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n3|acc [27] & (\n3|acc[26]~85  & VCC)) # (!\n3|acc [27] & (!\n3|acc[26]~85 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n3|acc [27] & (!\n3|acc[26]~85 )) # 
// (!\n3|acc [27] & ((\n3|acc[26]~85 ) # (GND)))))
// \n3|acc[27]~87  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n3|acc [27] & !\n3|acc[26]~85 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n3|acc[26]~85 ) # (!\n3|acc [27]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n3|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[26]~85 ),
	.combout(\n3|acc[27]~86_combout ),
	.cout(\n3|acc[27]~87 ));
// synopsys translate_off
defparam \n3|acc[27]~86 .lut_mask = 16'h9617;
defparam \n3|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N23
dffeas \n3|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[27] .is_wysiwyg = "true";
defparam \n3|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneive_lcell_comb \n3|acc_final[27]~58 (
// Equation(s):
// \n3|acc_final[27]~58_combout  = (\n3|acc [27] & (\n3|acc_final[26]~57  & VCC)) # (!\n3|acc [27] & (!\n3|acc_final[26]~57 ))
// \n3|acc_final[27]~59  = CARRY((!\n3|acc [27] & !\n3|acc_final[26]~57 ))

	.dataa(gnd),
	.datab(\n3|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[26]~57 ),
	.combout(\n3|acc_final[27]~58_combout ),
	.cout(\n3|acc_final[27]~59 ));
// synopsys translate_off
defparam \n3|acc_final[27]~58 .lut_mask = 16'hC303;
defparam \n3|acc_final[27]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y28_N13
dffeas \n3|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[27]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[27] .is_wysiwyg = "true";
defparam \n3|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneive_lcell_comb \n3|LessThan0~1 (
// Equation(s):
// \n3|LessThan0~1_combout  = (\n3|acc_final [26]) # ((\n3|acc_final [24]) # ((\n3|acc_final [25]) # (\n3|acc_final [27])))

	.dataa(\n3|acc_final [26]),
	.datab(\n3|acc_final [24]),
	.datac(\n3|acc_final [25]),
	.datad(\n3|acc_final [27]),
	.cin(gnd),
	.combout(\n3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n3|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N5
dffeas \n3|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[23]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[23] .is_wysiwyg = "true";
defparam \n3|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \n3|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[21]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[21] .is_wysiwyg = "true";
defparam \n3|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N31
dffeas \n3|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[20]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[20] .is_wysiwyg = "true";
defparam \n3|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N3
dffeas \n3|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[22]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[22] .is_wysiwyg = "true";
defparam \n3|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \n3|LessThan0~0 (
// Equation(s):
// \n3|LessThan0~0_combout  = (\n3|acc_final [23]) # ((\n3|acc_final [21]) # ((\n3|acc_final [20]) # (\n3|acc_final [22])))

	.dataa(\n3|acc_final [23]),
	.datab(\n3|acc_final [21]),
	.datac(\n3|acc_final [20]),
	.datad(\n3|acc_final [22]),
	.cin(gnd),
	.combout(\n3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n3|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneive_lcell_comb \n3|acc[28]~88 (
// Equation(s):
// \n3|acc[28]~88_combout  = ((\n3|acc [28] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n3|acc[27]~87 )))) # (GND)
// \n3|acc[28]~89  = CARRY((\n3|acc [28] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n3|acc[27]~87 ))) # (!\n3|acc [28] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n3|acc[27]~87 )))

	.dataa(\n3|acc [28]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[27]~87 ),
	.combout(\n3|acc[28]~88_combout ),
	.cout(\n3|acc[28]~89 ));
// synopsys translate_off
defparam \n3|acc[28]~88 .lut_mask = 16'h698E;
defparam \n3|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N25
dffeas \n3|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[28] .is_wysiwyg = "true";
defparam \n3|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneive_lcell_comb \n3|acc[29]~90 (
// Equation(s):
// \n3|acc[29]~90_combout  = (\n3|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n3|acc [29] & (\n3|acc[28]~89  & VCC)) # (!\n3|acc [29] & (!\n3|acc[28]~89 )))) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n3|acc [29] & (!\n3|acc[28]~89 )) # 
// (!\n3|acc [29] & ((\n3|acc[28]~89 ) # (GND)))))
// \n3|acc[29]~91  = CARRY((\n3|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n3|acc [29] & !\n3|acc[28]~89 )) # (!\n3|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n3|acc[28]~89 ) # (!\n3|acc [29]))))

	.dataa(\n3|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n3|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[28]~89 ),
	.combout(\n3|acc[29]~90_combout ),
	.cout(\n3|acc[29]~91 ));
// synopsys translate_off
defparam \n3|acc[29]~90 .lut_mask = 16'h9617;
defparam \n3|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N27
dffeas \n3|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[29] .is_wysiwyg = "true";
defparam \n3|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneive_lcell_comb \n3|acc[30]~92 (
// Equation(s):
// \n3|acc[30]~92_combout  = ((\n3|acc [30] $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n3|acc[29]~91 )))) # (GND)
// \n3|acc[30]~93  = CARRY((\n3|acc [30] & ((\n3|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n3|acc[29]~91 ))) # (!\n3|acc [30] & (\n3|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n3|acc[29]~91 )))

	.dataa(\n3|acc [30]),
	.datab(\n3|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc[29]~91 ),
	.combout(\n3|acc[30]~92_combout ),
	.cout(\n3|acc[30]~93 ));
// synopsys translate_off
defparam \n3|acc[30]~92 .lut_mask = 16'h698E;
defparam \n3|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \n3|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[30] .is_wysiwyg = "true";
defparam \n3|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneive_lcell_comb \n3|acc[31]~94 (
// Equation(s):
// \n3|acc[31]~94_combout  = \n3|acc [31] $ (\n3|acc[30]~93  $ (\n3|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n3|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n3|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n3|acc[30]~93 ),
	.combout(\n3|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n3|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n3|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y28_N31
dffeas \n3|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc[31] .is_wysiwyg = "true";
defparam \n3|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneive_lcell_comb \n3|acc_final[28]~60 (
// Equation(s):
// \n3|acc_final[28]~60_combout  = (\n3|acc [28] & ((GND) # (!\n3|acc_final[27]~59 ))) # (!\n3|acc [28] & (\n3|acc_final[27]~59  $ (GND)))
// \n3|acc_final[28]~61  = CARRY((\n3|acc [28]) # (!\n3|acc_final[27]~59 ))

	.dataa(gnd),
	.datab(\n3|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[27]~59 ),
	.combout(\n3|acc_final[28]~60_combout ),
	.cout(\n3|acc_final[28]~61 ));
// synopsys translate_off
defparam \n3|acc_final[28]~60 .lut_mask = 16'h3CCF;
defparam \n3|acc_final[28]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneive_lcell_comb \n3|acc_final[29]~62 (
// Equation(s):
// \n3|acc_final[29]~62_combout  = (\n3|acc [29] & (\n3|acc_final[28]~61  & VCC)) # (!\n3|acc [29] & (!\n3|acc_final[28]~61 ))
// \n3|acc_final[29]~63  = CARRY((!\n3|acc [29] & !\n3|acc_final[28]~61 ))

	.dataa(gnd),
	.datab(\n3|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[28]~61 ),
	.combout(\n3|acc_final[29]~62_combout ),
	.cout(\n3|acc_final[29]~63 ));
// synopsys translate_off
defparam \n3|acc_final[29]~62 .lut_mask = 16'hC303;
defparam \n3|acc_final[29]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneive_lcell_comb \n3|acc_final[30]~64 (
// Equation(s):
// \n3|acc_final[30]~64_combout  = (\n3|acc [30] & ((GND) # (!\n3|acc_final[29]~63 ))) # (!\n3|acc [30] & (\n3|acc_final[29]~63  $ (GND)))
// \n3|acc_final[30]~65  = CARRY((\n3|acc [30]) # (!\n3|acc_final[29]~63 ))

	.dataa(gnd),
	.datab(\n3|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n3|acc_final[29]~63 ),
	.combout(\n3|acc_final[30]~64_combout ),
	.cout(\n3|acc_final[30]~65 ));
// synopsys translate_off
defparam \n3|acc_final[30]~64 .lut_mask = 16'h3CCF;
defparam \n3|acc_final[30]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneive_lcell_comb \n3|acc_final[31]~66 (
// Equation(s):
// \n3|acc_final[31]~66_combout  = \n3|acc [31] $ (!\n3|acc_final[30]~65 )

	.dataa(\n3|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n3|acc_final[30]~65 ),
	.combout(\n3|acc_final[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \n3|acc_final[31]~66 .lut_mask = 16'hA5A5;
defparam \n3|acc_final[31]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \n3|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[31]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[31] .is_wysiwyg = "true";
defparam \n3|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N19
dffeas \n3|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[30]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[30] .is_wysiwyg = "true";
defparam \n3|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N15
dffeas \n3|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[28]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[28] .is_wysiwyg = "true";
defparam \n3|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N17
dffeas \n3|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[29] .is_wysiwyg = "true";
defparam \n3|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cycloneive_lcell_comb \n3|LessThan0~2 (
// Equation(s):
// \n3|LessThan0~2_combout  = (\n3|acc_final [30]) # ((\n3|acc_final [28]) # (\n3|acc_final [29]))

	.dataa(gnd),
	.datab(\n3|acc_final [30]),
	.datac(\n3|acc_final [28]),
	.datad(\n3|acc_final [29]),
	.cin(gnd),
	.combout(\n3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n3|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \n3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneive_lcell_comb \n3|sigmoid_address[0]~1 (
// Equation(s):
// \n3|sigmoid_address[0]~1_combout  = (!\n3|acc_final [31] & ((\n3|LessThan0~1_combout ) # ((\n3|LessThan0~0_combout ) # (\n3|LessThan0~2_combout ))))

	.dataa(\n3|LessThan0~1_combout ),
	.datab(\n3|LessThan0~0_combout ),
	.datac(\n3|acc_final [31]),
	.datad(\n3|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\n3|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[0]~1 .lut_mask = 16'h0F0E;
defparam \n3|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \n3|acc_final~68 (
// Equation(s):
// \n3|acc_final~68_combout  = (\n3|acc [9] & (\inp_rdy~input_o  & (!\reset~input_o  & \n0|Equal0~2_combout )))

	.dataa(\n3|acc [9]),
	.datab(\inp_rdy~input_o ),
	.datac(\reset~input_o ),
	.datad(\n0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\n3|acc_final~68_combout ),
	.cout());
// synopsys translate_off
defparam \n3|acc_final~68 .lut_mask = 16'h0800;
defparam \n3|acc_final~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N27
dffeas \n3|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[9] .is_wysiwyg = "true";
defparam \n3|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneive_lcell_comb \n3|LessThan1~0 (
// Equation(s):
// \n3|LessThan1~0_combout  = (\n3|acc_final [23] & (\n3|acc_final [21] & (\n3|acc_final [20] & \n3|acc_final [22])))

	.dataa(\n3|acc_final [23]),
	.datab(\n3|acc_final [21]),
	.datac(\n3|acc_final [20]),
	.datad(\n3|acc_final [22]),
	.cin(gnd),
	.combout(\n3|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n3|LessThan1~0 .lut_mask = 16'h8000;
defparam \n3|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneive_lcell_comb \n3|LessThan1~2 (
// Equation(s):
// \n3|LessThan1~2_combout  = (\n3|acc_final [30] & (\n3|acc_final [28] & \n3|acc_final [29]))

	.dataa(gnd),
	.datab(\n3|acc_final [30]),
	.datac(\n3|acc_final [28]),
	.datad(\n3|acc_final [29]),
	.cin(gnd),
	.combout(\n3|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n3|LessThan1~2 .lut_mask = 16'hC000;
defparam \n3|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cycloneive_lcell_comb \n3|LessThan1~1 (
// Equation(s):
// \n3|LessThan1~1_combout  = (\n3|acc_final [26] & (\n3|acc_final [24] & (\n3|acc_final [25] & \n3|acc_final [27])))

	.dataa(\n3|acc_final [26]),
	.datab(\n3|acc_final [24]),
	.datac(\n3|acc_final [25]),
	.datad(\n3|acc_final [27]),
	.cin(gnd),
	.combout(\n3|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n3|LessThan1~1 .lut_mask = 16'h8000;
defparam \n3|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \n3|sigmoid_address[0]~0 (
// Equation(s):
// \n3|sigmoid_address[0]~0_combout  = ((\n3|LessThan1~0_combout  & (\n3|LessThan1~2_combout  & \n3|LessThan1~1_combout ))) # (!\n3|acc_final [31])

	.dataa(\n3|LessThan1~0_combout ),
	.datab(\n3|LessThan1~2_combout ),
	.datac(\n3|acc_final [31]),
	.datad(\n3|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\n3|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[0]~0 .lut_mask = 16'h8F0F;
defparam \n3|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneive_lcell_comb \n3|sigmoid_address[0]~2 (
// Equation(s):
// \n3|sigmoid_address[0]~2_combout  = (\n3|acc_final [9] & ((\n3|sigmoid_address[0]~0_combout ))) # (!\n3|acc_final [9] & (\n3|sigmoid_address[0]~1_combout ))

	.dataa(\n3|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n3|acc_final [9]),
	.datad(\n3|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n3|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[0]~2 .lut_mask = 16'hFA0A;
defparam \n3|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N11
dffeas \n3|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[10] .is_wysiwyg = "true";
defparam \n3|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneive_lcell_comb \n3|sigmoid_address[1]~3 (
// Equation(s):
// \n3|sigmoid_address[1]~3_combout  = (\n3|acc_final [10] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [10] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [10]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[1]~3 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N13
dffeas \n3|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[11] .is_wysiwyg = "true";
defparam \n3|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneive_lcell_comb \n3|sigmoid_address[2]~4 (
// Equation(s):
// \n3|sigmoid_address[2]~4_combout  = (\n3|acc_final [11] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [11] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [11]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[2]~4 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N15
dffeas \n3|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[12] .is_wysiwyg = "true";
defparam \n3|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cycloneive_lcell_comb \n3|sigmoid_address[3]~5 (
// Equation(s):
// \n3|sigmoid_address[3]~5_combout  = (\n3|acc_final [12] & ((\n3|sigmoid_address[0]~0_combout ))) # (!\n3|acc_final [12] & (\n3|sigmoid_address[0]~1_combout ))

	.dataa(\n3|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n3|acc_final [12]),
	.datad(\n3|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n3|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[3]~5 .lut_mask = 16'hFA0A;
defparam \n3|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \n3|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[13] .is_wysiwyg = "true";
defparam \n3|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneive_lcell_comb \n3|sigmoid_address[4]~6 (
// Equation(s):
// \n3|sigmoid_address[4]~6_combout  = (\n3|acc_final [13] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [13] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [13]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[4]~6 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N19
dffeas \n3|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[14] .is_wysiwyg = "true";
defparam \n3|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneive_lcell_comb \n3|sigmoid_address[5]~7 (
// Equation(s):
// \n3|sigmoid_address[5]~7_combout  = (\n3|acc_final [14] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [14] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [14]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[5]~7 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N21
dffeas \n3|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[15] .is_wysiwyg = "true";
defparam \n3|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneive_lcell_comb \n3|sigmoid_address[6]~8 (
// Equation(s):
// \n3|sigmoid_address[6]~8_combout  = (\n3|acc_final [15] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [15] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [15]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[6]~8 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \n3|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[16]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[16] .is_wysiwyg = "true";
defparam \n3|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneive_lcell_comb \n3|sigmoid_address[7]~9 (
// Equation(s):
// \n3|sigmoid_address[7]~9_combout  = (\n3|acc_final [16] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [16] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [16]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[7]~9 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N25
dffeas \n3|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[17]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[17] .is_wysiwyg = "true";
defparam \n3|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneive_lcell_comb \n3|sigmoid_address[8]~10 (
// Equation(s):
// \n3|sigmoid_address[8]~10_combout  = (\n3|acc_final [17] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [17] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [17]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[8]~10 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N27
dffeas \n3|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[18]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[18] .is_wysiwyg = "true";
defparam \n3|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \n3|sigmoid_address[9]~11 (
// Equation(s):
// \n3|sigmoid_address[9]~11_combout  = (\n3|acc_final [18] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [18] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(\n3|acc_final [18]),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\n3|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[9]~11 .lut_mask = 16'hB8B8;
defparam \n3|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \n3|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n3|acc_final[19]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n3|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n3|acc_final[19] .is_wysiwyg = "true";
defparam \n3|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cycloneive_lcell_comb \n3|sigmoid_address[10]~12 (
// Equation(s):
// \n3|sigmoid_address[10]~12_combout  = (\n3|acc_final [19] & (\n3|sigmoid_address[0]~0_combout )) # (!\n3|acc_final [19] & ((\n3|sigmoid_address[0]~1_combout )))

	.dataa(\n3|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n3|sigmoid_address[0]~1_combout ),
	.datad(\n3|acc_final [19]),
	.cin(gnd),
	.combout(\n3|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n3|sigmoid_address[10]~12 .lut_mask = 16'hAAF0;
defparam \n3|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \n3|acc_final[31]~_wirecell (
// Equation(s):
// \n3|acc_final[31]~_wirecell_combout  = !\n3|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n3|acc_final [31]),
	.cin(gnd),
	.combout(\n3|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n3|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n3|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n3|acc_final[31]~_wirecell_combout ,\n3|sigmoid_address[10]~12_combout ,\n3|sigmoid_address[9]~11_combout ,\n3|sigmoid_address[8]~10_combout ,\n3|sigmoid_address[7]~9_combout ,\n3|sigmoid_address[6]~8_combout ,\n3|sigmoid_address[5]~7_combout ,
\n3|sigmoid_address[4]~6_combout ,\n3|sigmoid_address[3]~5_combout ,\n3|sigmoid_address[2]~4_combout ,\n3|sigmoid_address[1]~3_combout ,\n3|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n3|acc_final[31]~_wirecell_combout ,\n3|sigmoid_address[10]~12_combout ,\n3|sigmoid_address[9]~11_combout ,\n3|sigmoid_address[8]~10_combout ,\n3|sigmoid_address[7]~9_combout ,\n3|sigmoid_address[6]~8_combout ,\n3|sigmoid_address[5]~7_combout ,
\n3|sigmoid_address[4]~6_combout ,\n3|sigmoid_address[3]~5_combout ,\n3|sigmoid_address[2]~4_combout ,\n3|sigmoid_address[1]~3_combout ,\n3|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n3|acc_final[31]~_wirecell_combout ,\n3|sigmoid_address[10]~12_combout ,\n3|sigmoid_address[9]~11_combout ,\n3|sigmoid_address[8]~10_combout ,\n3|sigmoid_address[7]~9_combout ,\n3|sigmoid_address[6]~8_combout ,\n3|sigmoid_address[5]~7_combout ,
\n3|sigmoid_address[4]~6_combout ,\n3|sigmoid_address[3]~5_combout ,\n3|sigmoid_address[2]~4_combout ,\n3|sigmoid_address[1]~3_combout ,\n3|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n3|acc_final[31]~_wirecell_combout ,\n3|sigmoid_address[10]~12_combout ,\n3|sigmoid_address[9]~11_combout ,\n3|sigmoid_address[8]~10_combout ,\n3|sigmoid_address[7]~9_combout ,\n3|sigmoid_address[6]~8_combout ,\n3|sigmoid_address[5]~7_combout ,
\n3|sigmoid_address[4]~6_combout ,\n3|sigmoid_address[3]~5_combout ,\n3|sigmoid_address[2]~4_combout ,\n3|sigmoid_address[1]~3_combout ,\n3|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n3|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X71_Y27_N0
cycloneive_mac_mult \n4|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron4_weights|altsyncram_component|auto_generated|q_a [15],\neuron4_weights|altsyncram_component|auto_generated|q_a [14],\neuron4_weights|altsyncram_component|auto_generated|q_a [13],\neuron4_weights|altsyncram_component|auto_generated|q_a [12],
\neuron4_weights|altsyncram_component|auto_generated|q_a [11],\neuron4_weights|altsyncram_component|auto_generated|q_a [10],\neuron4_weights|altsyncram_component|auto_generated|q_a [9],\neuron4_weights|altsyncram_component|auto_generated|q_a [8],
\neuron4_weights|altsyncram_component|auto_generated|q_a [7],\neuron4_weights|altsyncram_component|auto_generated|q_a [6],\neuron4_weights|altsyncram_component|auto_generated|q_a [5],\neuron4_weights|altsyncram_component|auto_generated|q_a [4],
\neuron4_weights|altsyncram_component|auto_generated|q_a [3],\neuron4_weights|altsyncram_component|auto_generated|q_a [2],\neuron4_weights|altsyncram_component|auto_generated|q_a [1],\neuron4_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n4|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n4|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n4|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n4|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n4|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n4|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n4|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y27_N2
cycloneive_mac_out \n4|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n4|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n4|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n4|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n4|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n4|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n4|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n4|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n4|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n4|Mult0|auto_generated|mac_mult1~dataout ,\n4|Mult0|auto_generated|mac_mult1~3 ,\n4|Mult0|auto_generated|mac_mult1~2 ,\n4|Mult0|auto_generated|mac_mult1~1 ,\n4|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n4|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n4|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n4|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneive_lcell_comb \n4|acc[0]~32 (
// Equation(s):
// \n4|acc[0]~32_combout  = (\n4|Mult0|auto_generated|mac_out2~dataout  & (\n4|acc [0] $ (VCC))) # (!\n4|Mult0|auto_generated|mac_out2~dataout  & (\n4|acc [0] & VCC))
// \n4|acc[0]~33  = CARRY((\n4|Mult0|auto_generated|mac_out2~dataout  & \n4|acc [0]))

	.dataa(\n4|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n4|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n4|acc[0]~32_combout ),
	.cout(\n4|acc[0]~33 ));
// synopsys translate_off
defparam \n4|acc[0]~32 .lut_mask = 16'h6688;
defparam \n4|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N1
dffeas \n4|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[0] .is_wysiwyg = "true";
defparam \n4|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneive_lcell_comb \n4|acc[1]~34 (
// Equation(s):
// \n4|acc[1]~34_combout  = (\n4|acc [1] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n4|acc[0]~33  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n4|acc[0]~33 )))) # (!\n4|acc [1] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n4|acc[0]~33 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n4|acc[0]~33 ) # (GND)))))
// \n4|acc[1]~35  = CARRY((\n4|acc [1] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n4|acc[0]~33 )) # (!\n4|acc [1] & ((!\n4|acc[0]~33 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n4|acc [1]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[0]~33 ),
	.combout(\n4|acc[1]~34_combout ),
	.cout(\n4|acc[1]~35 ));
// synopsys translate_off
defparam \n4|acc[1]~34 .lut_mask = 16'h9617;
defparam \n4|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N3
dffeas \n4|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[1] .is_wysiwyg = "true";
defparam \n4|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneive_lcell_comb \n4|acc[2]~36 (
// Equation(s):
// \n4|acc[2]~36_combout  = ((\n4|acc [2] $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n4|acc[1]~35 )))) # (GND)
// \n4|acc[2]~37  = CARRY((\n4|acc [2] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n4|acc[1]~35 ))) # (!\n4|acc [2] & (\n4|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n4|acc[1]~35 )))

	.dataa(\n4|acc [2]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[1]~35 ),
	.combout(\n4|acc[2]~36_combout ),
	.cout(\n4|acc[2]~37 ));
// synopsys translate_off
defparam \n4|acc[2]~36 .lut_mask = 16'h698E;
defparam \n4|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \n4|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[2] .is_wysiwyg = "true";
defparam \n4|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneive_lcell_comb \n4|acc[3]~38 (
// Equation(s):
// \n4|acc[3]~38_combout  = (\n4|acc [3] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT3  & (\n4|acc[2]~37  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n4|acc[2]~37 )))) # (!\n4|acc [3] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// (!\n4|acc[2]~37 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n4|acc[2]~37 ) # (GND)))))
// \n4|acc[3]~39  = CARRY((\n4|acc [3] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT3  & !\n4|acc[2]~37 )) # (!\n4|acc [3] & ((!\n4|acc[2]~37 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\n4|acc [3]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[2]~37 ),
	.combout(\n4|acc[3]~38_combout ),
	.cout(\n4|acc[3]~39 ));
// synopsys translate_off
defparam \n4|acc[3]~38 .lut_mask = 16'h9617;
defparam \n4|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N7
dffeas \n4|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[3] .is_wysiwyg = "true";
defparam \n4|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneive_lcell_comb \n4|acc[4]~40 (
// Equation(s):
// \n4|acc[4]~40_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n4|acc [4] $ (!\n4|acc[3]~39 )))) # (GND)
// \n4|acc[4]~41  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n4|acc [4]) # (!\n4|acc[3]~39 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n4|acc [4] & !\n4|acc[3]~39 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n4|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[3]~39 ),
	.combout(\n4|acc[4]~40_combout ),
	.cout(\n4|acc[4]~41 ));
// synopsys translate_off
defparam \n4|acc[4]~40 .lut_mask = 16'h698E;
defparam \n4|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N9
dffeas \n4|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[4] .is_wysiwyg = "true";
defparam \n4|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneive_lcell_comb \n4|acc[5]~42 (
// Equation(s):
// \n4|acc[5]~42_combout  = (\n4|acc [5] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n4|acc[4]~41  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n4|acc[4]~41 )))) # (!\n4|acc [5] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n4|acc[4]~41 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n4|acc[4]~41 ) # (GND)))))
// \n4|acc[5]~43  = CARRY((\n4|acc [5] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n4|acc[4]~41 )) # (!\n4|acc [5] & ((!\n4|acc[4]~41 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n4|acc [5]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[4]~41 ),
	.combout(\n4|acc[5]~42_combout ),
	.cout(\n4|acc[5]~43 ));
// synopsys translate_off
defparam \n4|acc[5]~42 .lut_mask = 16'h9617;
defparam \n4|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N11
dffeas \n4|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[5] .is_wysiwyg = "true";
defparam \n4|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneive_lcell_comb \n4|acc[6]~44 (
// Equation(s):
// \n4|acc[6]~44_combout  = ((\n4|acc [6] $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n4|acc[5]~43 )))) # (GND)
// \n4|acc[6]~45  = CARRY((\n4|acc [6] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n4|acc[5]~43 ))) # (!\n4|acc [6] & (\n4|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n4|acc[5]~43 )))

	.dataa(\n4|acc [6]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[5]~43 ),
	.combout(\n4|acc[6]~44_combout ),
	.cout(\n4|acc[6]~45 ));
// synopsys translate_off
defparam \n4|acc[6]~44 .lut_mask = 16'h698E;
defparam \n4|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N13
dffeas \n4|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[6] .is_wysiwyg = "true";
defparam \n4|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneive_lcell_comb \n4|acc[7]~46 (
// Equation(s):
// \n4|acc[7]~46_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n4|acc [7] & (\n4|acc[6]~45  & VCC)) # (!\n4|acc [7] & (!\n4|acc[6]~45 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n4|acc [7] & (!\n4|acc[6]~45 )) # (!\n4|acc [7] & 
// ((\n4|acc[6]~45 ) # (GND)))))
// \n4|acc[7]~47  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n4|acc [7] & !\n4|acc[6]~45 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n4|acc[6]~45 ) # (!\n4|acc [7]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n4|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[6]~45 ),
	.combout(\n4|acc[7]~46_combout ),
	.cout(\n4|acc[7]~47 ));
// synopsys translate_off
defparam \n4|acc[7]~46 .lut_mask = 16'h9617;
defparam \n4|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N15
dffeas \n4|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[7] .is_wysiwyg = "true";
defparam \n4|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneive_lcell_comb \n4|acc[8]~48 (
// Equation(s):
// \n4|acc[8]~48_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n4|acc [8] $ (!\n4|acc[7]~47 )))) # (GND)
// \n4|acc[8]~49  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n4|acc [8]) # (!\n4|acc[7]~47 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n4|acc [8] & !\n4|acc[7]~47 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n4|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[7]~47 ),
	.combout(\n4|acc[8]~48_combout ),
	.cout(\n4|acc[8]~49 ));
// synopsys translate_off
defparam \n4|acc[8]~48 .lut_mask = 16'h698E;
defparam \n4|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N17
dffeas \n4|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[8] .is_wysiwyg = "true";
defparam \n4|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneive_lcell_comb \n4|acc[9]~50 (
// Equation(s):
// \n4|acc[9]~50_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n4|acc [9] & (\n4|acc[8]~49  & VCC)) # (!\n4|acc [9] & (!\n4|acc[8]~49 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n4|acc [9] & (!\n4|acc[8]~49 )) # (!\n4|acc [9] & 
// ((\n4|acc[8]~49 ) # (GND)))))
// \n4|acc[9]~51  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n4|acc [9] & !\n4|acc[8]~49 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n4|acc[8]~49 ) # (!\n4|acc [9]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n4|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[8]~49 ),
	.combout(\n4|acc[9]~50_combout ),
	.cout(\n4|acc[9]~51 ));
// synopsys translate_off
defparam \n4|acc[9]~50 .lut_mask = 16'h9617;
defparam \n4|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N19
dffeas \n4|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[9] .is_wysiwyg = "true";
defparam \n4|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneive_lcell_comb \n4|acc[10]~52 (
// Equation(s):
// \n4|acc[10]~52_combout  = ((\n4|acc [10] $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n4|acc[9]~51 )))) # (GND)
// \n4|acc[10]~53  = CARRY((\n4|acc [10] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n4|acc[9]~51 ))) # (!\n4|acc [10] & (\n4|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n4|acc[9]~51 )))

	.dataa(\n4|acc [10]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[9]~51 ),
	.combout(\n4|acc[10]~52_combout ),
	.cout(\n4|acc[10]~53 ));
// synopsys translate_off
defparam \n4|acc[10]~52 .lut_mask = 16'h698E;
defparam \n4|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N21
dffeas \n4|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[10] .is_wysiwyg = "true";
defparam \n4|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneive_lcell_comb \n4|acc[11]~54 (
// Equation(s):
// \n4|acc[11]~54_combout  = (\n4|acc [11] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n4|acc[10]~53  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n4|acc[10]~53 )))) # (!\n4|acc [11] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n4|acc[10]~53 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n4|acc[10]~53 ) # (GND)))))
// \n4|acc[11]~55  = CARRY((\n4|acc [11] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n4|acc[10]~53 )) # (!\n4|acc [11] & ((!\n4|acc[10]~53 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n4|acc [11]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[10]~53 ),
	.combout(\n4|acc[11]~54_combout ),
	.cout(\n4|acc[11]~55 ));
// synopsys translate_off
defparam \n4|acc[11]~54 .lut_mask = 16'h9617;
defparam \n4|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \n4|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[11] .is_wysiwyg = "true";
defparam \n4|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneive_lcell_comb \n4|acc[12]~56 (
// Equation(s):
// \n4|acc[12]~56_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n4|acc [12] $ (!\n4|acc[11]~55 )))) # (GND)
// \n4|acc[12]~57  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n4|acc [12]) # (!\n4|acc[11]~55 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n4|acc [12] & !\n4|acc[11]~55 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n4|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[11]~55 ),
	.combout(\n4|acc[12]~56_combout ),
	.cout(\n4|acc[12]~57 ));
// synopsys translate_off
defparam \n4|acc[12]~56 .lut_mask = 16'h698E;
defparam \n4|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N25
dffeas \n4|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[12] .is_wysiwyg = "true";
defparam \n4|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneive_lcell_comb \n4|acc[13]~58 (
// Equation(s):
// \n4|acc[13]~58_combout  = (\n4|acc [13] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT13  & (\n4|acc[12]~57  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n4|acc[12]~57 )))) # (!\n4|acc [13] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT13  
// & (!\n4|acc[12]~57 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n4|acc[12]~57 ) # (GND)))))
// \n4|acc[13]~59  = CARRY((\n4|acc [13] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT13  & !\n4|acc[12]~57 )) # (!\n4|acc [13] & ((!\n4|acc[12]~57 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\n4|acc [13]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[12]~57 ),
	.combout(\n4|acc[13]~58_combout ),
	.cout(\n4|acc[13]~59 ));
// synopsys translate_off
defparam \n4|acc[13]~58 .lut_mask = 16'h9617;
defparam \n4|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N27
dffeas \n4|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[13] .is_wysiwyg = "true";
defparam \n4|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneive_lcell_comb \n4|acc[14]~60 (
// Equation(s):
// \n4|acc[14]~60_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n4|acc [14] $ (!\n4|acc[13]~59 )))) # (GND)
// \n4|acc[14]~61  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n4|acc [14]) # (!\n4|acc[13]~59 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n4|acc [14] & !\n4|acc[13]~59 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n4|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[13]~59 ),
	.combout(\n4|acc[14]~60_combout ),
	.cout(\n4|acc[14]~61 ));
// synopsys translate_off
defparam \n4|acc[14]~60 .lut_mask = 16'h698E;
defparam \n4|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N29
dffeas \n4|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[14] .is_wysiwyg = "true";
defparam \n4|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
cycloneive_lcell_comb \n4|acc[15]~62 (
// Equation(s):
// \n4|acc[15]~62_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n4|acc [15] & (\n4|acc[14]~61  & VCC)) # (!\n4|acc [15] & (!\n4|acc[14]~61 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n4|acc [15] & (!\n4|acc[14]~61 )) # 
// (!\n4|acc [15] & ((\n4|acc[14]~61 ) # (GND)))))
// \n4|acc[15]~63  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n4|acc [15] & !\n4|acc[14]~61 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\n4|acc[14]~61 ) # (!\n4|acc [15]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\n4|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[14]~61 ),
	.combout(\n4|acc[15]~62_combout ),
	.cout(\n4|acc[15]~63 ));
// synopsys translate_off
defparam \n4|acc[15]~62 .lut_mask = 16'h9617;
defparam \n4|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N31
dffeas \n4|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[15] .is_wysiwyg = "true";
defparam \n4|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
cycloneive_lcell_comb \n4|acc[16]~64 (
// Equation(s):
// \n4|acc[16]~64_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n4|acc [16] $ (!\n4|acc[15]~63 )))) # (GND)
// \n4|acc[16]~65  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n4|acc [16]) # (!\n4|acc[15]~63 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n4|acc [16] & !\n4|acc[15]~63 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n4|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[15]~63 ),
	.combout(\n4|acc[16]~64_combout ),
	.cout(\n4|acc[16]~65 ));
// synopsys translate_off
defparam \n4|acc[16]~64 .lut_mask = 16'h698E;
defparam \n4|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N1
dffeas \n4|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[16] .is_wysiwyg = "true";
defparam \n4|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
cycloneive_lcell_comb \n4|acc[17]~66 (
// Equation(s):
// \n4|acc[17]~66_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n4|acc [17] & (\n4|acc[16]~65  & VCC)) # (!\n4|acc [17] & (!\n4|acc[16]~65 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n4|acc [17] & (!\n4|acc[16]~65 )) # 
// (!\n4|acc [17] & ((\n4|acc[16]~65 ) # (GND)))))
// \n4|acc[17]~67  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n4|acc [17] & !\n4|acc[16]~65 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n4|acc[16]~65 ) # (!\n4|acc [17]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n4|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[16]~65 ),
	.combout(\n4|acc[17]~66_combout ),
	.cout(\n4|acc[17]~67 ));
// synopsys translate_off
defparam \n4|acc[17]~66 .lut_mask = 16'h9617;
defparam \n4|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N3
dffeas \n4|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[17] .is_wysiwyg = "true";
defparam \n4|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
cycloneive_lcell_comb \n4|acc[18]~68 (
// Equation(s):
// \n4|acc[18]~68_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n4|acc [18] $ (!\n4|acc[17]~67 )))) # (GND)
// \n4|acc[18]~69  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n4|acc [18]) # (!\n4|acc[17]~67 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n4|acc [18] & !\n4|acc[17]~67 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n4|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[17]~67 ),
	.combout(\n4|acc[18]~68_combout ),
	.cout(\n4|acc[18]~69 ));
// synopsys translate_off
defparam \n4|acc[18]~68 .lut_mask = 16'h698E;
defparam \n4|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N5
dffeas \n4|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[18] .is_wysiwyg = "true";
defparam \n4|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
cycloneive_lcell_comb \n4|acc[19]~70 (
// Equation(s):
// \n4|acc[19]~70_combout  = (\n4|acc [19] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n4|acc[18]~69  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n4|acc[18]~69 )))) # (!\n4|acc [19] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n4|acc[18]~69 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n4|acc[18]~69 ) # (GND)))))
// \n4|acc[19]~71  = CARRY((\n4|acc [19] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n4|acc[18]~69 )) # (!\n4|acc [19] & ((!\n4|acc[18]~69 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n4|acc [19]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[18]~69 ),
	.combout(\n4|acc[19]~70_combout ),
	.cout(\n4|acc[19]~71 ));
// synopsys translate_off
defparam \n4|acc[19]~70 .lut_mask = 16'h9617;
defparam \n4|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N7
dffeas \n4|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[19] .is_wysiwyg = "true";
defparam \n4|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
cycloneive_lcell_comb \n4|acc[20]~72 (
// Equation(s):
// \n4|acc[20]~72_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\n4|acc [20] $ (!\n4|acc[19]~71 )))) # (GND)
// \n4|acc[20]~73  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\n4|acc [20]) # (!\n4|acc[19]~71 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT20  & (\n4|acc [20] & !\n4|acc[19]~71 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\n4|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[19]~71 ),
	.combout(\n4|acc[20]~72_combout ),
	.cout(\n4|acc[20]~73 ));
// synopsys translate_off
defparam \n4|acc[20]~72 .lut_mask = 16'h698E;
defparam \n4|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N9
dffeas \n4|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[20] .is_wysiwyg = "true";
defparam \n4|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
cycloneive_lcell_comb \n4|acc_final[10]~24 (
// Equation(s):
// \n4|acc_final[10]~24_combout  = \n4|acc [10] $ (VCC)
// \n4|acc_final[10]~25  = CARRY(\n4|acc [10])

	.dataa(gnd),
	.datab(\n4|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n4|acc_final[10]~24_combout ),
	.cout(\n4|acc_final[10]~25 ));
// synopsys translate_off
defparam \n4|acc_final[10]~24 .lut_mask = 16'h33CC;
defparam \n4|acc_final[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
cycloneive_lcell_comb \n4|acc_final[11]~26 (
// Equation(s):
// \n4|acc_final[11]~26_combout  = (\n4|acc [11] & (\n4|acc_final[10]~25  & VCC)) # (!\n4|acc [11] & (!\n4|acc_final[10]~25 ))
// \n4|acc_final[11]~27  = CARRY((!\n4|acc [11] & !\n4|acc_final[10]~25 ))

	.dataa(\n4|acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[10]~25 ),
	.combout(\n4|acc_final[11]~26_combout ),
	.cout(\n4|acc_final[11]~27 ));
// synopsys translate_off
defparam \n4|acc_final[11]~26 .lut_mask = 16'hA505;
defparam \n4|acc_final[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N14
cycloneive_lcell_comb \n4|acc_final[12]~28 (
// Equation(s):
// \n4|acc_final[12]~28_combout  = (\n4|acc [12] & ((GND) # (!\n4|acc_final[11]~27 ))) # (!\n4|acc [12] & (\n4|acc_final[11]~27  $ (GND)))
// \n4|acc_final[12]~29  = CARRY((\n4|acc [12]) # (!\n4|acc_final[11]~27 ))

	.dataa(gnd),
	.datab(\n4|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[11]~27 ),
	.combout(\n4|acc_final[12]~28_combout ),
	.cout(\n4|acc_final[12]~29 ));
// synopsys translate_off
defparam \n4|acc_final[12]~28 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
cycloneive_lcell_comb \n4|acc_final[13]~30 (
// Equation(s):
// \n4|acc_final[13]~30_combout  = (\n4|acc [13] & (\n4|acc_final[12]~29  & VCC)) # (!\n4|acc [13] & (!\n4|acc_final[12]~29 ))
// \n4|acc_final[13]~31  = CARRY((!\n4|acc [13] & !\n4|acc_final[12]~29 ))

	.dataa(\n4|acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[12]~29 ),
	.combout(\n4|acc_final[13]~30_combout ),
	.cout(\n4|acc_final[13]~31 ));
// synopsys translate_off
defparam \n4|acc_final[13]~30 .lut_mask = 16'hA505;
defparam \n4|acc_final[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N18
cycloneive_lcell_comb \n4|acc_final[14]~32 (
// Equation(s):
// \n4|acc_final[14]~32_combout  = (\n4|acc [14] & ((GND) # (!\n4|acc_final[13]~31 ))) # (!\n4|acc [14] & (\n4|acc_final[13]~31  $ (GND)))
// \n4|acc_final[14]~33  = CARRY((\n4|acc [14]) # (!\n4|acc_final[13]~31 ))

	.dataa(\n4|acc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[13]~31 ),
	.combout(\n4|acc_final[14]~32_combout ),
	.cout(\n4|acc_final[14]~33 ));
// synopsys translate_off
defparam \n4|acc_final[14]~32 .lut_mask = 16'h5AAF;
defparam \n4|acc_final[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N20
cycloneive_lcell_comb \n4|acc_final[15]~34 (
// Equation(s):
// \n4|acc_final[15]~34_combout  = (\n4|acc [15] & (\n4|acc_final[14]~33  & VCC)) # (!\n4|acc [15] & (!\n4|acc_final[14]~33 ))
// \n4|acc_final[15]~35  = CARRY((!\n4|acc [15] & !\n4|acc_final[14]~33 ))

	.dataa(gnd),
	.datab(\n4|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[14]~33 ),
	.combout(\n4|acc_final[15]~34_combout ),
	.cout(\n4|acc_final[15]~35 ));
// synopsys translate_off
defparam \n4|acc_final[15]~34 .lut_mask = 16'hC303;
defparam \n4|acc_final[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
cycloneive_lcell_comb \n4|acc_final[16]~36 (
// Equation(s):
// \n4|acc_final[16]~36_combout  = (\n4|acc [16] & ((GND) # (!\n4|acc_final[15]~35 ))) # (!\n4|acc [16] & (\n4|acc_final[15]~35  $ (GND)))
// \n4|acc_final[16]~37  = CARRY((\n4|acc [16]) # (!\n4|acc_final[15]~35 ))

	.dataa(gnd),
	.datab(\n4|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[15]~35 ),
	.combout(\n4|acc_final[16]~36_combout ),
	.cout(\n4|acc_final[16]~37 ));
// synopsys translate_off
defparam \n4|acc_final[16]~36 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N24
cycloneive_lcell_comb \n4|acc_final[17]~38 (
// Equation(s):
// \n4|acc_final[17]~38_combout  = (\n4|acc [17] & (\n4|acc_final[16]~37  & VCC)) # (!\n4|acc [17] & (!\n4|acc_final[16]~37 ))
// \n4|acc_final[17]~39  = CARRY((!\n4|acc [17] & !\n4|acc_final[16]~37 ))

	.dataa(gnd),
	.datab(\n4|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[16]~37 ),
	.combout(\n4|acc_final[17]~38_combout ),
	.cout(\n4|acc_final[17]~39 ));
// synopsys translate_off
defparam \n4|acc_final[17]~38 .lut_mask = 16'hC303;
defparam \n4|acc_final[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N26
cycloneive_lcell_comb \n4|acc_final[18]~40 (
// Equation(s):
// \n4|acc_final[18]~40_combout  = (\n4|acc [18] & ((GND) # (!\n4|acc_final[17]~39 ))) # (!\n4|acc [18] & (\n4|acc_final[17]~39  $ (GND)))
// \n4|acc_final[18]~41  = CARRY((\n4|acc [18]) # (!\n4|acc_final[17]~39 ))

	.dataa(\n4|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[17]~39 ),
	.combout(\n4|acc_final[18]~40_combout ),
	.cout(\n4|acc_final[18]~41 ));
// synopsys translate_off
defparam \n4|acc_final[18]~40 .lut_mask = 16'h5AAF;
defparam \n4|acc_final[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N28
cycloneive_lcell_comb \n4|acc_final[19]~42 (
// Equation(s):
// \n4|acc_final[19]~42_combout  = (\n4|acc [19] & (\n4|acc_final[18]~41  & VCC)) # (!\n4|acc [19] & (!\n4|acc_final[18]~41 ))
// \n4|acc_final[19]~43  = CARRY((!\n4|acc [19] & !\n4|acc_final[18]~41 ))

	.dataa(\n4|acc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[18]~41 ),
	.combout(\n4|acc_final[19]~42_combout ),
	.cout(\n4|acc_final[19]~43 ));
// synopsys translate_off
defparam \n4|acc_final[19]~42 .lut_mask = 16'hA505;
defparam \n4|acc_final[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N30
cycloneive_lcell_comb \n4|acc_final[20]~44 (
// Equation(s):
// \n4|acc_final[20]~44_combout  = (\n4|acc [20] & ((GND) # (!\n4|acc_final[19]~43 ))) # (!\n4|acc [20] & (\n4|acc_final[19]~43  $ (GND)))
// \n4|acc_final[20]~45  = CARRY((\n4|acc [20]) # (!\n4|acc_final[19]~43 ))

	.dataa(gnd),
	.datab(\n4|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[19]~43 ),
	.combout(\n4|acc_final[20]~44_combout ),
	.cout(\n4|acc_final[20]~45 ));
// synopsys translate_off
defparam \n4|acc_final[20]~44 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N31
dffeas \n4|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[20]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[20] .is_wysiwyg = "true";
defparam \n4|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
cycloneive_lcell_comb \n4|acc[21]~74 (
// Equation(s):
// \n4|acc[21]~74_combout  = (\n4|acc [21] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n4|acc[20]~73  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n4|acc[20]~73 )))) # (!\n4|acc [21] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n4|acc[20]~73 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n4|acc[20]~73 ) # (GND)))))
// \n4|acc[21]~75  = CARRY((\n4|acc [21] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n4|acc[20]~73 )) # (!\n4|acc [21] & ((!\n4|acc[20]~73 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n4|acc [21]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[20]~73 ),
	.combout(\n4|acc[21]~74_combout ),
	.cout(\n4|acc[21]~75 ));
// synopsys translate_off
defparam \n4|acc[21]~74 .lut_mask = 16'h9617;
defparam \n4|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N11
dffeas \n4|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[21] .is_wysiwyg = "true";
defparam \n4|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N0
cycloneive_lcell_comb \n4|acc_final[21]~46 (
// Equation(s):
// \n4|acc_final[21]~46_combout  = (\n4|acc [21] & (\n4|acc_final[20]~45  & VCC)) # (!\n4|acc [21] & (!\n4|acc_final[20]~45 ))
// \n4|acc_final[21]~47  = CARRY((!\n4|acc [21] & !\n4|acc_final[20]~45 ))

	.dataa(gnd),
	.datab(\n4|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[20]~45 ),
	.combout(\n4|acc_final[21]~46_combout ),
	.cout(\n4|acc_final[21]~47 ));
// synopsys translate_off
defparam \n4|acc_final[21]~46 .lut_mask = 16'hC303;
defparam \n4|acc_final[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N1
dffeas \n4|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[21]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[21] .is_wysiwyg = "true";
defparam \n4|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneive_lcell_comb \n4|acc[22]~76 (
// Equation(s):
// \n4|acc[22]~76_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n4|acc [22] $ (!\n4|acc[21]~75 )))) # (GND)
// \n4|acc[22]~77  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n4|acc [22]) # (!\n4|acc[21]~75 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n4|acc [22] & !\n4|acc[21]~75 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n4|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[21]~75 ),
	.combout(\n4|acc[22]~76_combout ),
	.cout(\n4|acc[22]~77 ));
// synopsys translate_off
defparam \n4|acc[22]~76 .lut_mask = 16'h698E;
defparam \n4|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N13
dffeas \n4|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[22] .is_wysiwyg = "true";
defparam \n4|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
cycloneive_lcell_comb \n4|acc[23]~78 (
// Equation(s):
// \n4|acc[23]~78_combout  = (\n4|acc [23] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n4|acc[22]~77  & VCC)) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n4|acc[22]~77 )))) # (!\n4|acc [23] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n4|acc[22]~77 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n4|acc[22]~77 ) # (GND)))))
// \n4|acc[23]~79  = CARRY((\n4|acc [23] & (!\n4|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n4|acc[22]~77 )) # (!\n4|acc [23] & ((!\n4|acc[22]~77 ) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n4|acc [23]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[22]~77 ),
	.combout(\n4|acc[23]~78_combout ),
	.cout(\n4|acc[23]~79 ));
// synopsys translate_off
defparam \n4|acc[23]~78 .lut_mask = 16'h9617;
defparam \n4|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N15
dffeas \n4|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[23] .is_wysiwyg = "true";
defparam \n4|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N2
cycloneive_lcell_comb \n4|acc_final[22]~48 (
// Equation(s):
// \n4|acc_final[22]~48_combout  = (\n4|acc [22] & ((GND) # (!\n4|acc_final[21]~47 ))) # (!\n4|acc [22] & (\n4|acc_final[21]~47  $ (GND)))
// \n4|acc_final[22]~49  = CARRY((\n4|acc [22]) # (!\n4|acc_final[21]~47 ))

	.dataa(gnd),
	.datab(\n4|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[21]~47 ),
	.combout(\n4|acc_final[22]~48_combout ),
	.cout(\n4|acc_final[22]~49 ));
// synopsys translate_off
defparam \n4|acc_final[22]~48 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N4
cycloneive_lcell_comb \n4|acc_final[23]~50 (
// Equation(s):
// \n4|acc_final[23]~50_combout  = (\n4|acc [23] & (\n4|acc_final[22]~49  & VCC)) # (!\n4|acc [23] & (!\n4|acc_final[22]~49 ))
// \n4|acc_final[23]~51  = CARRY((!\n4|acc [23] & !\n4|acc_final[22]~49 ))

	.dataa(gnd),
	.datab(\n4|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[22]~49 ),
	.combout(\n4|acc_final[23]~50_combout ),
	.cout(\n4|acc_final[23]~51 ));
// synopsys translate_off
defparam \n4|acc_final[23]~50 .lut_mask = 16'hC303;
defparam \n4|acc_final[23]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N5
dffeas \n4|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[23]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[23] .is_wysiwyg = "true";
defparam \n4|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N3
dffeas \n4|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[22]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[22] .is_wysiwyg = "true";
defparam \n4|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N30
cycloneive_lcell_comb \n4|LessThan1~0 (
// Equation(s):
// \n4|LessThan1~0_combout  = (\n4|acc_final [20] & (\n4|acc_final [21] & (\n4|acc_final [23] & \n4|acc_final [22])))

	.dataa(\n4|acc_final [20]),
	.datab(\n4|acc_final [21]),
	.datac(\n4|acc_final [23]),
	.datad(\n4|acc_final [22]),
	.cin(gnd),
	.combout(\n4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n4|LessThan1~0 .lut_mask = 16'h8000;
defparam \n4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
cycloneive_lcell_comb \n4|acc[24]~80 (
// Equation(s):
// \n4|acc[24]~80_combout  = ((\n4|acc [24] $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n4|acc[23]~79 )))) # (GND)
// \n4|acc[24]~81  = CARRY((\n4|acc [24] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n4|acc[23]~79 ))) # (!\n4|acc [24] & (\n4|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n4|acc[23]~79 )))

	.dataa(\n4|acc [24]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[23]~79 ),
	.combout(\n4|acc[24]~80_combout ),
	.cout(\n4|acc[24]~81 ));
// synopsys translate_off
defparam \n4|acc[24]~80 .lut_mask = 16'h698E;
defparam \n4|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N17
dffeas \n4|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[24] .is_wysiwyg = "true";
defparam \n4|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
cycloneive_lcell_comb \n4|acc[25]~82 (
// Equation(s):
// \n4|acc[25]~82_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n4|acc [25] & (\n4|acc[24]~81  & VCC)) # (!\n4|acc [25] & (!\n4|acc[24]~81 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n4|acc [25] & (!\n4|acc[24]~81 )) # 
// (!\n4|acc [25] & ((\n4|acc[24]~81 ) # (GND)))))
// \n4|acc[25]~83  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n4|acc [25] & !\n4|acc[24]~81 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n4|acc[24]~81 ) # (!\n4|acc [25]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n4|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[24]~81 ),
	.combout(\n4|acc[25]~82_combout ),
	.cout(\n4|acc[25]~83 ));
// synopsys translate_off
defparam \n4|acc[25]~82 .lut_mask = 16'h9617;
defparam \n4|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N19
dffeas \n4|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[25] .is_wysiwyg = "true";
defparam \n4|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
cycloneive_lcell_comb \n4|acc[26]~84 (
// Equation(s):
// \n4|acc[26]~84_combout  = ((\n4|acc [26] $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\n4|acc[25]~83 )))) # (GND)
// \n4|acc[26]~85  = CARRY((\n4|acc [26] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\n4|acc[25]~83 ))) # (!\n4|acc [26] & (\n4|Mult0|auto_generated|mac_out2~DATAOUT26  & !\n4|acc[25]~83 )))

	.dataa(\n4|acc [26]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[25]~83 ),
	.combout(\n4|acc[26]~84_combout ),
	.cout(\n4|acc[26]~85 ));
// synopsys translate_off
defparam \n4|acc[26]~84 .lut_mask = 16'h698E;
defparam \n4|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N21
dffeas \n4|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[26] .is_wysiwyg = "true";
defparam \n4|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
cycloneive_lcell_comb \n4|acc[27]~86 (
// Equation(s):
// \n4|acc[27]~86_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n4|acc [27] & (\n4|acc[26]~85  & VCC)) # (!\n4|acc [27] & (!\n4|acc[26]~85 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n4|acc [27] & (!\n4|acc[26]~85 )) # 
// (!\n4|acc [27] & ((\n4|acc[26]~85 ) # (GND)))))
// \n4|acc[27]~87  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n4|acc [27] & !\n4|acc[26]~85 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n4|acc[26]~85 ) # (!\n4|acc [27]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n4|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[26]~85 ),
	.combout(\n4|acc[27]~86_combout ),
	.cout(\n4|acc[27]~87 ));
// synopsys translate_off
defparam \n4|acc[27]~86 .lut_mask = 16'h9617;
defparam \n4|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N23
dffeas \n4|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[27] .is_wysiwyg = "true";
defparam \n4|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
cycloneive_lcell_comb \n4|acc[28]~88 (
// Equation(s):
// \n4|acc[28]~88_combout  = ((\n4|acc [28] $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n4|acc[27]~87 )))) # (GND)
// \n4|acc[28]~89  = CARRY((\n4|acc [28] & ((\n4|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n4|acc[27]~87 ))) # (!\n4|acc [28] & (\n4|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n4|acc[27]~87 )))

	.dataa(\n4|acc [28]),
	.datab(\n4|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[27]~87 ),
	.combout(\n4|acc[28]~88_combout ),
	.cout(\n4|acc[28]~89 ));
// synopsys translate_off
defparam \n4|acc[28]~88 .lut_mask = 16'h698E;
defparam \n4|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N25
dffeas \n4|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[28] .is_wysiwyg = "true";
defparam \n4|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneive_lcell_comb \n4|acc[29]~90 (
// Equation(s):
// \n4|acc[29]~90_combout  = (\n4|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n4|acc [29] & (\n4|acc[28]~89  & VCC)) # (!\n4|acc [29] & (!\n4|acc[28]~89 )))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n4|acc [29] & (!\n4|acc[28]~89 )) # 
// (!\n4|acc [29] & ((\n4|acc[28]~89 ) # (GND)))))
// \n4|acc[29]~91  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n4|acc [29] & !\n4|acc[28]~89 )) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n4|acc[28]~89 ) # (!\n4|acc [29]))))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n4|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[28]~89 ),
	.combout(\n4|acc[29]~90_combout ),
	.cout(\n4|acc[29]~91 ));
// synopsys translate_off
defparam \n4|acc[29]~90 .lut_mask = 16'h9617;
defparam \n4|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N27
dffeas \n4|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[29] .is_wysiwyg = "true";
defparam \n4|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N6
cycloneive_lcell_comb \n4|acc_final[24]~52 (
// Equation(s):
// \n4|acc_final[24]~52_combout  = (\n4|acc [24] & ((GND) # (!\n4|acc_final[23]~51 ))) # (!\n4|acc [24] & (\n4|acc_final[23]~51  $ (GND)))
// \n4|acc_final[24]~53  = CARRY((\n4|acc [24]) # (!\n4|acc_final[23]~51 ))

	.dataa(gnd),
	.datab(\n4|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[23]~51 ),
	.combout(\n4|acc_final[24]~52_combout ),
	.cout(\n4|acc_final[24]~53 ));
// synopsys translate_off
defparam \n4|acc_final[24]~52 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[24]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N8
cycloneive_lcell_comb \n4|acc_final[25]~54 (
// Equation(s):
// \n4|acc_final[25]~54_combout  = (\n4|acc [25] & (\n4|acc_final[24]~53  & VCC)) # (!\n4|acc [25] & (!\n4|acc_final[24]~53 ))
// \n4|acc_final[25]~55  = CARRY((!\n4|acc [25] & !\n4|acc_final[24]~53 ))

	.dataa(gnd),
	.datab(\n4|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[24]~53 ),
	.combout(\n4|acc_final[25]~54_combout ),
	.cout(\n4|acc_final[25]~55 ));
// synopsys translate_off
defparam \n4|acc_final[25]~54 .lut_mask = 16'hC303;
defparam \n4|acc_final[25]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N10
cycloneive_lcell_comb \n4|acc_final[26]~56 (
// Equation(s):
// \n4|acc_final[26]~56_combout  = (\n4|acc [26] & ((GND) # (!\n4|acc_final[25]~55 ))) # (!\n4|acc [26] & (\n4|acc_final[25]~55  $ (GND)))
// \n4|acc_final[26]~57  = CARRY((\n4|acc [26]) # (!\n4|acc_final[25]~55 ))

	.dataa(gnd),
	.datab(\n4|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[25]~55 ),
	.combout(\n4|acc_final[26]~56_combout ),
	.cout(\n4|acc_final[26]~57 ));
// synopsys translate_off
defparam \n4|acc_final[26]~56 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[26]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
cycloneive_lcell_comb \n4|acc_final[27]~58 (
// Equation(s):
// \n4|acc_final[27]~58_combout  = (\n4|acc [27] & (\n4|acc_final[26]~57  & VCC)) # (!\n4|acc [27] & (!\n4|acc_final[26]~57 ))
// \n4|acc_final[27]~59  = CARRY((!\n4|acc [27] & !\n4|acc_final[26]~57 ))

	.dataa(\n4|acc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[26]~57 ),
	.combout(\n4|acc_final[27]~58_combout ),
	.cout(\n4|acc_final[27]~59 ));
// synopsys translate_off
defparam \n4|acc_final[27]~58 .lut_mask = 16'hA505;
defparam \n4|acc_final[27]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
cycloneive_lcell_comb \n4|acc_final[28]~60 (
// Equation(s):
// \n4|acc_final[28]~60_combout  = (\n4|acc [28] & ((GND) # (!\n4|acc_final[27]~59 ))) # (!\n4|acc [28] & (\n4|acc_final[27]~59  $ (GND)))
// \n4|acc_final[28]~61  = CARRY((\n4|acc [28]) # (!\n4|acc_final[27]~59 ))

	.dataa(gnd),
	.datab(\n4|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[27]~59 ),
	.combout(\n4|acc_final[28]~60_combout ),
	.cout(\n4|acc_final[28]~61 ));
// synopsys translate_off
defparam \n4|acc_final[28]~60 .lut_mask = 16'h3CCF;
defparam \n4|acc_final[28]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N16
cycloneive_lcell_comb \n4|acc_final[29]~62 (
// Equation(s):
// \n4|acc_final[29]~62_combout  = (\n4|acc [29] & (\n4|acc_final[28]~61  & VCC)) # (!\n4|acc [29] & (!\n4|acc_final[28]~61 ))
// \n4|acc_final[29]~63  = CARRY((!\n4|acc [29] & !\n4|acc_final[28]~61 ))

	.dataa(\n4|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[28]~61 ),
	.combout(\n4|acc_final[29]~62_combout ),
	.cout(\n4|acc_final[29]~63 ));
// synopsys translate_off
defparam \n4|acc_final[29]~62 .lut_mask = 16'hA505;
defparam \n4|acc_final[29]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N17
dffeas \n4|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[29] .is_wysiwyg = "true";
defparam \n4|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N15
dffeas \n4|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[28]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[28] .is_wysiwyg = "true";
defparam \n4|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
cycloneive_lcell_comb \n4|acc[30]~92 (
// Equation(s):
// \n4|acc[30]~92_combout  = ((\n4|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\n4|acc [30] $ (!\n4|acc[29]~91 )))) # (GND)
// \n4|acc[30]~93  = CARRY((\n4|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\n4|acc [30]) # (!\n4|acc[29]~91 ))) # (!\n4|Mult0|auto_generated|mac_out2~DATAOUT30  & (\n4|acc [30] & !\n4|acc[29]~91 )))

	.dataa(\n4|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\n4|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc[29]~91 ),
	.combout(\n4|acc[30]~92_combout ),
	.cout(\n4|acc[30]~93 ));
// synopsys translate_off
defparam \n4|acc[30]~92 .lut_mask = 16'h698E;
defparam \n4|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \n4|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[30] .is_wysiwyg = "true";
defparam \n4|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N18
cycloneive_lcell_comb \n4|acc_final[30]~64 (
// Equation(s):
// \n4|acc_final[30]~64_combout  = (\n4|acc [30] & ((GND) # (!\n4|acc_final[29]~63 ))) # (!\n4|acc [30] & (\n4|acc_final[29]~63  $ (GND)))
// \n4|acc_final[30]~65  = CARRY((\n4|acc [30]) # (!\n4|acc_final[29]~63 ))

	.dataa(\n4|acc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n4|acc_final[29]~63 ),
	.combout(\n4|acc_final[30]~64_combout ),
	.cout(\n4|acc_final[30]~65 ));
// synopsys translate_off
defparam \n4|acc_final[30]~64 .lut_mask = 16'h5AAF;
defparam \n4|acc_final[30]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N19
dffeas \n4|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[30]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[30] .is_wysiwyg = "true";
defparam \n4|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \n4|LessThan1~2 (
// Equation(s):
// \n4|LessThan1~2_combout  = (\n4|acc_final [29] & (\n4|acc_final [28] & \n4|acc_final [30]))

	.dataa(gnd),
	.datab(\n4|acc_final [29]),
	.datac(\n4|acc_final [28]),
	.datad(\n4|acc_final [30]),
	.cin(gnd),
	.combout(\n4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n4|LessThan1~2 .lut_mask = 16'hC000;
defparam \n4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneive_lcell_comb \n4|acc[31]~94 (
// Equation(s):
// \n4|acc[31]~94_combout  = \n4|acc [31] $ (\n4|acc[30]~93  $ (\n4|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n4|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n4|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n4|acc[30]~93 ),
	.combout(\n4|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n4|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n4|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N31
dffeas \n4|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc[31] .is_wysiwyg = "true";
defparam \n4|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
cycloneive_lcell_comb \n4|acc_final[31]~66 (
// Equation(s):
// \n4|acc_final[31]~66_combout  = \n4|acc_final[30]~65  $ (!\n4|acc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n4|acc [31]),
	.cin(\n4|acc_final[30]~65 ),
	.combout(\n4|acc_final[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \n4|acc_final[31]~66 .lut_mask = 16'hF00F;
defparam \n4|acc_final[31]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N21
dffeas \n4|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[31]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[31] .is_wysiwyg = "true";
defparam \n4|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N13
dffeas \n4|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[27]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[27] .is_wysiwyg = "true";
defparam \n4|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N7
dffeas \n4|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[24]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[24] .is_wysiwyg = "true";
defparam \n4|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N9
dffeas \n4|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[25]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[25] .is_wysiwyg = "true";
defparam \n4|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N11
dffeas \n4|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[26]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[26] .is_wysiwyg = "true";
defparam \n4|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N28
cycloneive_lcell_comb \n4|LessThan1~1 (
// Equation(s):
// \n4|LessThan1~1_combout  = (\n4|acc_final [27] & (\n4|acc_final [24] & (\n4|acc_final [25] & \n4|acc_final [26])))

	.dataa(\n4|acc_final [27]),
	.datab(\n4|acc_final [24]),
	.datac(\n4|acc_final [25]),
	.datad(\n4|acc_final [26]),
	.cin(gnd),
	.combout(\n4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n4|LessThan1~1 .lut_mask = 16'h8000;
defparam \n4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneive_lcell_comb \n4|sigmoid_address[0]~0 (
// Equation(s):
// \n4|sigmoid_address[0]~0_combout  = ((\n4|LessThan1~0_combout  & (\n4|LessThan1~2_combout  & \n4|LessThan1~1_combout ))) # (!\n4|acc_final [31])

	.dataa(\n4|LessThan1~0_combout ),
	.datab(\n4|LessThan1~2_combout ),
	.datac(\n4|acc_final [31]),
	.datad(\n4|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\n4|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[0]~0 .lut_mask = 16'h8F0F;
defparam \n4|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \n4|LessThan0~2 (
// Equation(s):
// \n4|LessThan0~2_combout  = (\n4|acc_final [29]) # ((\n4|acc_final [28]) # (\n4|acc_final [30]))

	.dataa(gnd),
	.datab(\n4|acc_final [29]),
	.datac(\n4|acc_final [28]),
	.datad(\n4|acc_final [30]),
	.cin(gnd),
	.combout(\n4|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n4|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \n4|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
cycloneive_lcell_comb \n4|LessThan0~0 (
// Equation(s):
// \n4|LessThan0~0_combout  = (\n4|acc_final [20]) # ((\n4|acc_final [21]) # ((\n4|acc_final [23]) # (\n4|acc_final [22])))

	.dataa(\n4|acc_final [20]),
	.datab(\n4|acc_final [21]),
	.datac(\n4|acc_final [23]),
	.datad(\n4|acc_final [22]),
	.cin(gnd),
	.combout(\n4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n4|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N24
cycloneive_lcell_comb \n4|LessThan0~1 (
// Equation(s):
// \n4|LessThan0~1_combout  = (\n4|acc_final [27]) # ((\n4|acc_final [24]) # ((\n4|acc_final [25]) # (\n4|acc_final [26])))

	.dataa(\n4|acc_final [27]),
	.datab(\n4|acc_final [24]),
	.datac(\n4|acc_final [25]),
	.datad(\n4|acc_final [26]),
	.cin(gnd),
	.combout(\n4|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n4|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n4|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneive_lcell_comb \n4|sigmoid_address[0]~1 (
// Equation(s):
// \n4|sigmoid_address[0]~1_combout  = (!\n4|acc_final [31] & ((\n4|LessThan0~2_combout ) # ((\n4|LessThan0~0_combout ) # (\n4|LessThan0~1_combout ))))

	.dataa(\n4|LessThan0~2_combout ),
	.datab(\n4|LessThan0~0_combout ),
	.datac(\n4|acc_final [31]),
	.datad(\n4|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\n4|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[0]~1 .lut_mask = 16'h0F0E;
defparam \n4|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N16
cycloneive_lcell_comb \n4|acc_final~68 (
// Equation(s):
// \n4|acc_final~68_combout  = (!\reset~input_o  & (\n4|acc [9] & (\inp_rdy~input_o  & \n0|Equal0~2_combout )))

	.dataa(\reset~input_o ),
	.datab(\n4|acc [9]),
	.datac(\inp_rdy~input_o ),
	.datad(\n0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\n4|acc_final~68_combout ),
	.cout());
// synopsys translate_off
defparam \n4|acc_final~68 .lut_mask = 16'h4000;
defparam \n4|acc_final~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N17
dffeas \n4|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[9] .is_wysiwyg = "true";
defparam \n4|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N30
cycloneive_lcell_comb \n4|sigmoid_address[0]~2 (
// Equation(s):
// \n4|sigmoid_address[0]~2_combout  = (\n4|acc_final [9] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [9] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [9]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[0]~2 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N11
dffeas \n4|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[10] .is_wysiwyg = "true";
defparam \n4|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneive_lcell_comb \n4|sigmoid_address[1]~3 (
// Equation(s):
// \n4|sigmoid_address[1]~3_combout  = (\n4|acc_final [10] & ((\n4|sigmoid_address[0]~0_combout ))) # (!\n4|acc_final [10] & (\n4|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n4|sigmoid_address[0]~1_combout ),
	.datac(\n4|acc_final [10]),
	.datad(\n4|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n4|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[1]~3 .lut_mask = 16'hFC0C;
defparam \n4|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N13
dffeas \n4|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[11] .is_wysiwyg = "true";
defparam \n4|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
cycloneive_lcell_comb \n4|sigmoid_address[2]~4 (
// Equation(s):
// \n4|sigmoid_address[2]~4_combout  = (\n4|acc_final [11] & ((\n4|sigmoid_address[0]~0_combout ))) # (!\n4|acc_final [11] & (\n4|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n4|sigmoid_address[0]~1_combout ),
	.datac(\n4|acc_final [11]),
	.datad(\n4|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n4|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[2]~4 .lut_mask = 16'hFC0C;
defparam \n4|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N15
dffeas \n4|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[12] .is_wysiwyg = "true";
defparam \n4|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneive_lcell_comb \n4|sigmoid_address[3]~5 (
// Equation(s):
// \n4|sigmoid_address[3]~5_combout  = (\n4|acc_final [12] & ((\n4|sigmoid_address[0]~0_combout ))) # (!\n4|acc_final [12] & (\n4|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n4|sigmoid_address[0]~1_combout ),
	.datac(\n4|acc_final [12]),
	.datad(\n4|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n4|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[3]~5 .lut_mask = 16'hFC0C;
defparam \n4|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N17
dffeas \n4|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[13] .is_wysiwyg = "true";
defparam \n4|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneive_lcell_comb \n4|sigmoid_address[4]~6 (
// Equation(s):
// \n4|sigmoid_address[4]~6_combout  = (\n4|acc_final [13] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [13] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [13]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[4]~6 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N19
dffeas \n4|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[14] .is_wysiwyg = "true";
defparam \n4|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
cycloneive_lcell_comb \n4|sigmoid_address[5]~7 (
// Equation(s):
// \n4|sigmoid_address[5]~7_combout  = (\n4|acc_final [14] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [14] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [14]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[5]~7 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N21
dffeas \n4|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[15] .is_wysiwyg = "true";
defparam \n4|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneive_lcell_comb \n4|sigmoid_address[6]~8 (
// Equation(s):
// \n4|sigmoid_address[6]~8_combout  = (\n4|acc_final [15] & ((\n4|sigmoid_address[0]~0_combout ))) # (!\n4|acc_final [15] & (\n4|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n4|sigmoid_address[0]~1_combout ),
	.datac(\n4|acc_final [15]),
	.datad(\n4|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n4|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[6]~8 .lut_mask = 16'hFC0C;
defparam \n4|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N23
dffeas \n4|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[16]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[16] .is_wysiwyg = "true";
defparam \n4|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneive_lcell_comb \n4|sigmoid_address[7]~9 (
// Equation(s):
// \n4|sigmoid_address[7]~9_combout  = (\n4|acc_final [16] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [16] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [16]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[7]~9 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N25
dffeas \n4|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[17]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[17] .is_wysiwyg = "true";
defparam \n4|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
cycloneive_lcell_comb \n4|sigmoid_address[8]~10 (
// Equation(s):
// \n4|sigmoid_address[8]~10_combout  = (\n4|acc_final [17] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [17] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [17]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[8]~10 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N27
dffeas \n4|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[18]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[18] .is_wysiwyg = "true";
defparam \n4|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
cycloneive_lcell_comb \n4|sigmoid_address[9]~11 (
// Equation(s):
// \n4|sigmoid_address[9]~11_combout  = (\n4|acc_final [18] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [18] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [18]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[9]~11 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N29
dffeas \n4|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n4|acc_final[19]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n4|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n4|acc_final[19] .is_wysiwyg = "true";
defparam \n4|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
cycloneive_lcell_comb \n4|sigmoid_address[10]~12 (
// Equation(s):
// \n4|sigmoid_address[10]~12_combout  = (\n4|acc_final [19] & (\n4|sigmoid_address[0]~0_combout )) # (!\n4|acc_final [19] & ((\n4|sigmoid_address[0]~1_combout )))

	.dataa(\n4|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n4|sigmoid_address[0]~1_combout ),
	.datad(\n4|acc_final [19]),
	.cin(gnd),
	.combout(\n4|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n4|sigmoid_address[10]~12 .lut_mask = 16'hAAF0;
defparam \n4|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \n4|acc_final[31]~_wirecell (
// Equation(s):
// \n4|acc_final[31]~_wirecell_combout  = !\n4|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\n4|acc_final [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n4|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n4|acc_final[31]~_wirecell .lut_mask = 16'h0F0F;
defparam \n4|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n4|acc_final[31]~_wirecell_combout ,\n4|sigmoid_address[10]~12_combout ,\n4|sigmoid_address[9]~11_combout ,\n4|sigmoid_address[8]~10_combout ,\n4|sigmoid_address[7]~9_combout ,\n4|sigmoid_address[6]~8_combout ,\n4|sigmoid_address[5]~7_combout ,
\n4|sigmoid_address[4]~6_combout ,\n4|sigmoid_address[3]~5_combout ,\n4|sigmoid_address[2]~4_combout ,\n4|sigmoid_address[1]~3_combout ,\n4|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n4|acc_final[31]~_wirecell_combout ,\n4|sigmoid_address[10]~12_combout ,\n4|sigmoid_address[9]~11_combout ,\n4|sigmoid_address[8]~10_combout ,\n4|sigmoid_address[7]~9_combout ,\n4|sigmoid_address[6]~8_combout ,\n4|sigmoid_address[5]~7_combout ,
\n4|sigmoid_address[4]~6_combout ,\n4|sigmoid_address[3]~5_combout ,\n4|sigmoid_address[2]~4_combout ,\n4|sigmoid_address[1]~3_combout ,\n4|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n4|acc_final[31]~_wirecell_combout ,\n4|sigmoid_address[10]~12_combout ,\n4|sigmoid_address[9]~11_combout ,\n4|sigmoid_address[8]~10_combout ,\n4|sigmoid_address[7]~9_combout ,\n4|sigmoid_address[6]~8_combout ,\n4|sigmoid_address[5]~7_combout ,
\n4|sigmoid_address[4]~6_combout ,\n4|sigmoid_address[3]~5_combout ,\n4|sigmoid_address[2]~4_combout ,\n4|sigmoid_address[1]~3_combout ,\n4|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n4|acc_final[31]~_wirecell_combout ,\n4|sigmoid_address[10]~12_combout ,\n4|sigmoid_address[9]~11_combout ,\n4|sigmoid_address[8]~10_combout ,\n4|sigmoid_address[7]~9_combout ,\n4|sigmoid_address[6]~8_combout ,\n4|sigmoid_address[5]~7_combout ,
\n4|sigmoid_address[4]~6_combout ,\n4|sigmoid_address[3]~5_combout ,\n4|sigmoid_address[2]~4_combout ,\n4|sigmoid_address[1]~3_combout ,\n4|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n4|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X71_Y29_N0
cycloneive_mac_mult \n5|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron5_weights|altsyncram_component|auto_generated|q_a [15],\neuron5_weights|altsyncram_component|auto_generated|q_a [14],\neuron5_weights|altsyncram_component|auto_generated|q_a [13],\neuron5_weights|altsyncram_component|auto_generated|q_a [12],
\neuron5_weights|altsyncram_component|auto_generated|q_a [11],\neuron5_weights|altsyncram_component|auto_generated|q_a [10],\neuron5_weights|altsyncram_component|auto_generated|q_a [9],\neuron5_weights|altsyncram_component|auto_generated|q_a [8],
\neuron5_weights|altsyncram_component|auto_generated|q_a [7],\neuron5_weights|altsyncram_component|auto_generated|q_a [6],\neuron5_weights|altsyncram_component|auto_generated|q_a [5],\neuron5_weights|altsyncram_component|auto_generated|q_a [4],
\neuron5_weights|altsyncram_component|auto_generated|q_a [3],\neuron5_weights|altsyncram_component|auto_generated|q_a [2],\neuron5_weights|altsyncram_component|auto_generated|q_a [1],\neuron5_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n5|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n5|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n5|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n5|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n5|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n5|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n5|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y29_N2
cycloneive_mac_out \n5|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n5|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n5|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n5|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n5|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n5|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n5|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n5|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n5|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n5|Mult0|auto_generated|mac_mult1~dataout ,\n5|Mult0|auto_generated|mac_mult1~3 ,\n5|Mult0|auto_generated|mac_mult1~2 ,\n5|Mult0|auto_generated|mac_mult1~1 ,\n5|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n5|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n5|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n5|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \n5|acc[0]~32 (
// Equation(s):
// \n5|acc[0]~32_combout  = (\n5|Mult0|auto_generated|mac_out2~dataout  & (\n5|acc [0] $ (VCC))) # (!\n5|Mult0|auto_generated|mac_out2~dataout  & (\n5|acc [0] & VCC))
// \n5|acc[0]~33  = CARRY((\n5|Mult0|auto_generated|mac_out2~dataout  & \n5|acc [0]))

	.dataa(\n5|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n5|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n5|acc[0]~32_combout ),
	.cout(\n5|acc[0]~33 ));
// synopsys translate_off
defparam \n5|acc[0]~32 .lut_mask = 16'h6688;
defparam \n5|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \n5|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[0] .is_wysiwyg = "true";
defparam \n5|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneive_lcell_comb \n5|acc[1]~34 (
// Equation(s):
// \n5|acc[1]~34_combout  = (\n5|acc [1] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n5|acc[0]~33  & VCC)) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n5|acc[0]~33 )))) # (!\n5|acc [1] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n5|acc[0]~33 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n5|acc[0]~33 ) # (GND)))))
// \n5|acc[1]~35  = CARRY((\n5|acc [1] & (!\n5|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n5|acc[0]~33 )) # (!\n5|acc [1] & ((!\n5|acc[0]~33 ) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n5|acc [1]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[0]~33 ),
	.combout(\n5|acc[1]~34_combout ),
	.cout(\n5|acc[1]~35 ));
// synopsys translate_off
defparam \n5|acc[1]~34 .lut_mask = 16'h9617;
defparam \n5|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \n5|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[1] .is_wysiwyg = "true";
defparam \n5|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneive_lcell_comb \n5|acc[2]~36 (
// Equation(s):
// \n5|acc[2]~36_combout  = ((\n5|acc [2] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n5|acc[1]~35 )))) # (GND)
// \n5|acc[2]~37  = CARRY((\n5|acc [2] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n5|acc[1]~35 ))) # (!\n5|acc [2] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n5|acc[1]~35 )))

	.dataa(\n5|acc [2]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[1]~35 ),
	.combout(\n5|acc[2]~36_combout ),
	.cout(\n5|acc[2]~37 ));
// synopsys translate_off
defparam \n5|acc[2]~36 .lut_mask = 16'h698E;
defparam \n5|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \n5|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[2] .is_wysiwyg = "true";
defparam \n5|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \n5|acc[3]~38 (
// Equation(s):
// \n5|acc[3]~38_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n5|acc [3] & (\n5|acc[2]~37  & VCC)) # (!\n5|acc [3] & (!\n5|acc[2]~37 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n5|acc [3] & (!\n5|acc[2]~37 )) # (!\n5|acc [3] & 
// ((\n5|acc[2]~37 ) # (GND)))))
// \n5|acc[3]~39  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n5|acc [3] & !\n5|acc[2]~37 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n5|acc[2]~37 ) # (!\n5|acc [3]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n5|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[2]~37 ),
	.combout(\n5|acc[3]~38_combout ),
	.cout(\n5|acc[3]~39 ));
// synopsys translate_off
defparam \n5|acc[3]~38 .lut_mask = 16'h9617;
defparam \n5|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \n5|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[3] .is_wysiwyg = "true";
defparam \n5|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \n5|acc[4]~40 (
// Equation(s):
// \n5|acc[4]~40_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n5|acc [4] $ (!\n5|acc[3]~39 )))) # (GND)
// \n5|acc[4]~41  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n5|acc [4]) # (!\n5|acc[3]~39 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n5|acc [4] & !\n5|acc[3]~39 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n5|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[3]~39 ),
	.combout(\n5|acc[4]~40_combout ),
	.cout(\n5|acc[4]~41 ));
// synopsys translate_off
defparam \n5|acc[4]~40 .lut_mask = 16'h698E;
defparam \n5|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \n5|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[4] .is_wysiwyg = "true";
defparam \n5|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \n5|acc[5]~42 (
// Equation(s):
// \n5|acc[5]~42_combout  = (\n5|acc [5] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n5|acc[4]~41  & VCC)) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n5|acc[4]~41 )))) # (!\n5|acc [5] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n5|acc[4]~41 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n5|acc[4]~41 ) # (GND)))))
// \n5|acc[5]~43  = CARRY((\n5|acc [5] & (!\n5|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n5|acc[4]~41 )) # (!\n5|acc [5] & ((!\n5|acc[4]~41 ) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n5|acc [5]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[4]~41 ),
	.combout(\n5|acc[5]~42_combout ),
	.cout(\n5|acc[5]~43 ));
// synopsys translate_off
defparam \n5|acc[5]~42 .lut_mask = 16'h9617;
defparam \n5|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \n5|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[5] .is_wysiwyg = "true";
defparam \n5|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneive_lcell_comb \n5|acc[6]~44 (
// Equation(s):
// \n5|acc[6]~44_combout  = ((\n5|acc [6] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n5|acc[5]~43 )))) # (GND)
// \n5|acc[6]~45  = CARRY((\n5|acc [6] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n5|acc[5]~43 ))) # (!\n5|acc [6] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n5|acc[5]~43 )))

	.dataa(\n5|acc [6]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[5]~43 ),
	.combout(\n5|acc[6]~44_combout ),
	.cout(\n5|acc[6]~45 ));
// synopsys translate_off
defparam \n5|acc[6]~44 .lut_mask = 16'h698E;
defparam \n5|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \n5|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[6] .is_wysiwyg = "true";
defparam \n5|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneive_lcell_comb \n5|acc[7]~46 (
// Equation(s):
// \n5|acc[7]~46_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n5|acc [7] & (\n5|acc[6]~45  & VCC)) # (!\n5|acc [7] & (!\n5|acc[6]~45 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n5|acc [7] & (!\n5|acc[6]~45 )) # (!\n5|acc [7] & 
// ((\n5|acc[6]~45 ) # (GND)))))
// \n5|acc[7]~47  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n5|acc [7] & !\n5|acc[6]~45 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n5|acc[6]~45 ) # (!\n5|acc [7]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n5|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[6]~45 ),
	.combout(\n5|acc[7]~46_combout ),
	.cout(\n5|acc[7]~47 ));
// synopsys translate_off
defparam \n5|acc[7]~46 .lut_mask = 16'h9617;
defparam \n5|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \n5|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[7] .is_wysiwyg = "true";
defparam \n5|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \n5|acc[8]~48 (
// Equation(s):
// \n5|acc[8]~48_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n5|acc [8] $ (!\n5|acc[7]~47 )))) # (GND)
// \n5|acc[8]~49  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n5|acc [8]) # (!\n5|acc[7]~47 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n5|acc [8] & !\n5|acc[7]~47 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n5|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[7]~47 ),
	.combout(\n5|acc[8]~48_combout ),
	.cout(\n5|acc[8]~49 ));
// synopsys translate_off
defparam \n5|acc[8]~48 .lut_mask = 16'h698E;
defparam \n5|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \n5|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[8] .is_wysiwyg = "true";
defparam \n5|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \n5|acc[9]~50 (
// Equation(s):
// \n5|acc[9]~50_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n5|acc [9] & (\n5|acc[8]~49  & VCC)) # (!\n5|acc [9] & (!\n5|acc[8]~49 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n5|acc [9] & (!\n5|acc[8]~49 )) # (!\n5|acc [9] & 
// ((\n5|acc[8]~49 ) # (GND)))))
// \n5|acc[9]~51  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n5|acc [9] & !\n5|acc[8]~49 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n5|acc[8]~49 ) # (!\n5|acc [9]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n5|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[8]~49 ),
	.combout(\n5|acc[9]~50_combout ),
	.cout(\n5|acc[9]~51 ));
// synopsys translate_off
defparam \n5|acc[9]~50 .lut_mask = 16'h9617;
defparam \n5|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \n5|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[9] .is_wysiwyg = "true";
defparam \n5|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \n5|acc[10]~52 (
// Equation(s):
// \n5|acc[10]~52_combout  = ((\n5|acc [10] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n5|acc[9]~51 )))) # (GND)
// \n5|acc[10]~53  = CARRY((\n5|acc [10] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n5|acc[9]~51 ))) # (!\n5|acc [10] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n5|acc[9]~51 )))

	.dataa(\n5|acc [10]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[9]~51 ),
	.combout(\n5|acc[10]~52_combout ),
	.cout(\n5|acc[10]~53 ));
// synopsys translate_off
defparam \n5|acc[10]~52 .lut_mask = 16'h698E;
defparam \n5|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \n5|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[10] .is_wysiwyg = "true";
defparam \n5|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \n5|acc[11]~54 (
// Equation(s):
// \n5|acc[11]~54_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n5|acc [11] & (\n5|acc[10]~53  & VCC)) # (!\n5|acc [11] & (!\n5|acc[10]~53 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n5|acc [11] & (!\n5|acc[10]~53 )) # 
// (!\n5|acc [11] & ((\n5|acc[10]~53 ) # (GND)))))
// \n5|acc[11]~55  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n5|acc [11] & !\n5|acc[10]~53 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\n5|acc[10]~53 ) # (!\n5|acc [11]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\n5|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[10]~53 ),
	.combout(\n5|acc[11]~54_combout ),
	.cout(\n5|acc[11]~55 ));
// synopsys translate_off
defparam \n5|acc[11]~54 .lut_mask = 16'h9617;
defparam \n5|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \n5|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[11] .is_wysiwyg = "true";
defparam \n5|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \n5|acc[12]~56 (
// Equation(s):
// \n5|acc[12]~56_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n5|acc [12] $ (!\n5|acc[11]~55 )))) # (GND)
// \n5|acc[12]~57  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n5|acc [12]) # (!\n5|acc[11]~55 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n5|acc [12] & !\n5|acc[11]~55 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n5|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[11]~55 ),
	.combout(\n5|acc[12]~56_combout ),
	.cout(\n5|acc[12]~57 ));
// synopsys translate_off
defparam \n5|acc[12]~56 .lut_mask = 16'h698E;
defparam \n5|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N25
dffeas \n5|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[12] .is_wysiwyg = "true";
defparam \n5|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \n5|acc[13]~58 (
// Equation(s):
// \n5|acc[13]~58_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n5|acc [13] & (\n5|acc[12]~57  & VCC)) # (!\n5|acc [13] & (!\n5|acc[12]~57 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n5|acc [13] & (!\n5|acc[12]~57 )) # 
// (!\n5|acc [13] & ((\n5|acc[12]~57 ) # (GND)))))
// \n5|acc[13]~59  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n5|acc [13] & !\n5|acc[12]~57 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n5|acc[12]~57 ) # (!\n5|acc [13]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n5|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[12]~57 ),
	.combout(\n5|acc[13]~58_combout ),
	.cout(\n5|acc[13]~59 ));
// synopsys translate_off
defparam \n5|acc[13]~58 .lut_mask = 16'h9617;
defparam \n5|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N27
dffeas \n5|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[13] .is_wysiwyg = "true";
defparam \n5|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \n5|acc[14]~60 (
// Equation(s):
// \n5|acc[14]~60_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n5|acc [14] $ (!\n5|acc[13]~59 )))) # (GND)
// \n5|acc[14]~61  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n5|acc [14]) # (!\n5|acc[13]~59 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n5|acc [14] & !\n5|acc[13]~59 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n5|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[13]~59 ),
	.combout(\n5|acc[14]~60_combout ),
	.cout(\n5|acc[14]~61 ));
// synopsys translate_off
defparam \n5|acc[14]~60 .lut_mask = 16'h698E;
defparam \n5|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N29
dffeas \n5|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[14] .is_wysiwyg = "true";
defparam \n5|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneive_lcell_comb \n5|acc[15]~62 (
// Equation(s):
// \n5|acc[15]~62_combout  = (\n5|acc [15] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n5|acc[14]~61  & VCC)) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n5|acc[14]~61 )))) # (!\n5|acc [15] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n5|acc[14]~61 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n5|acc[14]~61 ) # (GND)))))
// \n5|acc[15]~63  = CARRY((\n5|acc [15] & (!\n5|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n5|acc[14]~61 )) # (!\n5|acc [15] & ((!\n5|acc[14]~61 ) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n5|acc [15]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[14]~61 ),
	.combout(\n5|acc[15]~62_combout ),
	.cout(\n5|acc[15]~63 ));
// synopsys translate_off
defparam \n5|acc[15]~62 .lut_mask = 16'h9617;
defparam \n5|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N31
dffeas \n5|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[15] .is_wysiwyg = "true";
defparam \n5|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \n5|acc[16]~64 (
// Equation(s):
// \n5|acc[16]~64_combout  = ((\n5|acc [16] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\n5|acc[15]~63 )))) # (GND)
// \n5|acc[16]~65  = CARRY((\n5|acc [16] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\n5|acc[15]~63 ))) # (!\n5|acc [16] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT16  & !\n5|acc[15]~63 )))

	.dataa(\n5|acc [16]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[15]~63 ),
	.combout(\n5|acc[16]~64_combout ),
	.cout(\n5|acc[16]~65 ));
// synopsys translate_off
defparam \n5|acc[16]~64 .lut_mask = 16'h698E;
defparam \n5|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \n5|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[16] .is_wysiwyg = "true";
defparam \n5|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \n5|acc[17]~66 (
// Equation(s):
// \n5|acc[17]~66_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n5|acc [17] & (\n5|acc[16]~65  & VCC)) # (!\n5|acc [17] & (!\n5|acc[16]~65 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n5|acc [17] & (!\n5|acc[16]~65 )) # 
// (!\n5|acc [17] & ((\n5|acc[16]~65 ) # (GND)))))
// \n5|acc[17]~67  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n5|acc [17] & !\n5|acc[16]~65 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n5|acc[16]~65 ) # (!\n5|acc [17]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n5|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[16]~65 ),
	.combout(\n5|acc[17]~66_combout ),
	.cout(\n5|acc[17]~67 ));
// synopsys translate_off
defparam \n5|acc[17]~66 .lut_mask = 16'h9617;
defparam \n5|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N3
dffeas \n5|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[17] .is_wysiwyg = "true";
defparam \n5|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \n5|acc[18]~68 (
// Equation(s):
// \n5|acc[18]~68_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n5|acc [18] $ (!\n5|acc[17]~67 )))) # (GND)
// \n5|acc[18]~69  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n5|acc [18]) # (!\n5|acc[17]~67 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n5|acc [18] & !\n5|acc[17]~67 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n5|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[17]~67 ),
	.combout(\n5|acc[18]~68_combout ),
	.cout(\n5|acc[18]~69 ));
// synopsys translate_off
defparam \n5|acc[18]~68 .lut_mask = 16'h698E;
defparam \n5|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N5
dffeas \n5|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[18] .is_wysiwyg = "true";
defparam \n5|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \n5|acc[19]~70 (
// Equation(s):
// \n5|acc[19]~70_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n5|acc [19] & (\n5|acc[18]~69  & VCC)) # (!\n5|acc [19] & (!\n5|acc[18]~69 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n5|acc [19] & (!\n5|acc[18]~69 )) # 
// (!\n5|acc [19] & ((\n5|acc[18]~69 ) # (GND)))))
// \n5|acc[19]~71  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n5|acc [19] & !\n5|acc[18]~69 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\n5|acc[18]~69 ) # (!\n5|acc [19]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\n5|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[18]~69 ),
	.combout(\n5|acc[19]~70_combout ),
	.cout(\n5|acc[19]~71 ));
// synopsys translate_off
defparam \n5|acc[19]~70 .lut_mask = 16'h9617;
defparam \n5|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N7
dffeas \n5|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[19] .is_wysiwyg = "true";
defparam \n5|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \n5|acc[20]~72 (
// Equation(s):
// \n5|acc[20]~72_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\n5|acc [20] $ (!\n5|acc[19]~71 )))) # (GND)
// \n5|acc[20]~73  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\n5|acc [20]) # (!\n5|acc[19]~71 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT20  & (\n5|acc [20] & !\n5|acc[19]~71 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\n5|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[19]~71 ),
	.combout(\n5|acc[20]~72_combout ),
	.cout(\n5|acc[20]~73 ));
// synopsys translate_off
defparam \n5|acc[20]~72 .lut_mask = 16'h698E;
defparam \n5|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N9
dffeas \n5|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[20] .is_wysiwyg = "true";
defparam \n5|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \n5|acc[21]~74 (
// Equation(s):
// \n5|acc[21]~74_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n5|acc [21] & (\n5|acc[20]~73  & VCC)) # (!\n5|acc [21] & (!\n5|acc[20]~73 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n5|acc [21] & (!\n5|acc[20]~73 )) # 
// (!\n5|acc [21] & ((\n5|acc[20]~73 ) # (GND)))))
// \n5|acc[21]~75  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n5|acc [21] & !\n5|acc[20]~73 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\n5|acc[20]~73 ) # (!\n5|acc [21]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\n5|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[20]~73 ),
	.combout(\n5|acc[21]~74_combout ),
	.cout(\n5|acc[21]~75 ));
// synopsys translate_off
defparam \n5|acc[21]~74 .lut_mask = 16'h9617;
defparam \n5|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N11
dffeas \n5|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[21] .is_wysiwyg = "true";
defparam \n5|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \n5|acc[22]~76 (
// Equation(s):
// \n5|acc[22]~76_combout  = ((\n5|acc [22] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\n5|acc[21]~75 )))) # (GND)
// \n5|acc[22]~77  = CARRY((\n5|acc [22] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\n5|acc[21]~75 ))) # (!\n5|acc [22] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT22  & !\n5|acc[21]~75 )))

	.dataa(\n5|acc [22]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[21]~75 ),
	.combout(\n5|acc[22]~76_combout ),
	.cout(\n5|acc[22]~77 ));
// synopsys translate_off
defparam \n5|acc[22]~76 .lut_mask = 16'h698E;
defparam \n5|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N13
dffeas \n5|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[22] .is_wysiwyg = "true";
defparam \n5|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \n5|acc[23]~78 (
// Equation(s):
// \n5|acc[23]~78_combout  = (\n5|acc [23] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n5|acc[22]~77  & VCC)) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n5|acc[22]~77 )))) # (!\n5|acc [23] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n5|acc[22]~77 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n5|acc[22]~77 ) # (GND)))))
// \n5|acc[23]~79  = CARRY((\n5|acc [23] & (!\n5|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n5|acc[22]~77 )) # (!\n5|acc [23] & ((!\n5|acc[22]~77 ) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n5|acc [23]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[22]~77 ),
	.combout(\n5|acc[23]~78_combout ),
	.cout(\n5|acc[23]~79 ));
// synopsys translate_off
defparam \n5|acc[23]~78 .lut_mask = 16'h9617;
defparam \n5|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N15
dffeas \n5|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[23] .is_wysiwyg = "true";
defparam \n5|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \n5|acc[24]~80 (
// Equation(s):
// \n5|acc[24]~80_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\n5|acc [24] $ (!\n5|acc[23]~79 )))) # (GND)
// \n5|acc[24]~81  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\n5|acc [24]) # (!\n5|acc[23]~79 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT24  & (\n5|acc [24] & !\n5|acc[23]~79 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\n5|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[23]~79 ),
	.combout(\n5|acc[24]~80_combout ),
	.cout(\n5|acc[24]~81 ));
// synopsys translate_off
defparam \n5|acc[24]~80 .lut_mask = 16'h698E;
defparam \n5|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \n5|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[24] .is_wysiwyg = "true";
defparam \n5|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \n5|acc[25]~82 (
// Equation(s):
// \n5|acc[25]~82_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n5|acc [25] & (\n5|acc[24]~81  & VCC)) # (!\n5|acc [25] & (!\n5|acc[24]~81 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n5|acc [25] & (!\n5|acc[24]~81 )) # 
// (!\n5|acc [25] & ((\n5|acc[24]~81 ) # (GND)))))
// \n5|acc[25]~83  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n5|acc [25] & !\n5|acc[24]~81 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n5|acc[24]~81 ) # (!\n5|acc [25]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n5|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[24]~81 ),
	.combout(\n5|acc[25]~82_combout ),
	.cout(\n5|acc[25]~83 ));
// synopsys translate_off
defparam \n5|acc[25]~82 .lut_mask = 16'h9617;
defparam \n5|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N19
dffeas \n5|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[25] .is_wysiwyg = "true";
defparam \n5|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \n5|acc[26]~84 (
// Equation(s):
// \n5|acc[26]~84_combout  = ((\n5|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n5|acc [26] $ (!\n5|acc[25]~83 )))) # (GND)
// \n5|acc[26]~85  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n5|acc [26]) # (!\n5|acc[25]~83 ))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n5|acc [26] & !\n5|acc[25]~83 )))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n5|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[25]~83 ),
	.combout(\n5|acc[26]~84_combout ),
	.cout(\n5|acc[26]~85 ));
// synopsys translate_off
defparam \n5|acc[26]~84 .lut_mask = 16'h698E;
defparam \n5|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N21
dffeas \n5|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[26] .is_wysiwyg = "true";
defparam \n5|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \n5|acc_final[9]~23 (
// Equation(s):
// \n5|acc_final[9]~23_combout  = (\n5|acc [8] & (\n5|acc [9] $ (VCC))) # (!\n5|acc [8] & (\n5|acc [9] & VCC))
// \n5|acc_final[9]~24  = CARRY((\n5|acc [8] & \n5|acc [9]))

	.dataa(\n5|acc [8]),
	.datab(\n5|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n5|acc_final[9]~23_combout ),
	.cout(\n5|acc_final[9]~24 ));
// synopsys translate_off
defparam \n5|acc_final[9]~23 .lut_mask = 16'h6688;
defparam \n5|acc_final[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \n5|acc_final[10]~25 (
// Equation(s):
// \n5|acc_final[10]~25_combout  = (\n5|acc [10] & (\n5|acc_final[9]~24  & VCC)) # (!\n5|acc [10] & (!\n5|acc_final[9]~24 ))
// \n5|acc_final[10]~26  = CARRY((!\n5|acc [10] & !\n5|acc_final[9]~24 ))

	.dataa(\n5|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[9]~24 ),
	.combout(\n5|acc_final[10]~25_combout ),
	.cout(\n5|acc_final[10]~26 ));
// synopsys translate_off
defparam \n5|acc_final[10]~25 .lut_mask = 16'hA505;
defparam \n5|acc_final[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \n5|acc_final[11]~27 (
// Equation(s):
// \n5|acc_final[11]~27_combout  = (\n5|acc [11] & ((GND) # (!\n5|acc_final[10]~26 ))) # (!\n5|acc [11] & (\n5|acc_final[10]~26  $ (GND)))
// \n5|acc_final[11]~28  = CARRY((\n5|acc [11]) # (!\n5|acc_final[10]~26 ))

	.dataa(gnd),
	.datab(\n5|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[10]~26 ),
	.combout(\n5|acc_final[11]~27_combout ),
	.cout(\n5|acc_final[11]~28 ));
// synopsys translate_off
defparam \n5|acc_final[11]~27 .lut_mask = 16'h3CCF;
defparam \n5|acc_final[11]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \n5|acc_final[12]~29 (
// Equation(s):
// \n5|acc_final[12]~29_combout  = (\n5|acc [12] & (!\n5|acc_final[11]~28 )) # (!\n5|acc [12] & ((\n5|acc_final[11]~28 ) # (GND)))
// \n5|acc_final[12]~30  = CARRY((!\n5|acc_final[11]~28 ) # (!\n5|acc [12]))

	.dataa(gnd),
	.datab(\n5|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[11]~28 ),
	.combout(\n5|acc_final[12]~29_combout ),
	.cout(\n5|acc_final[12]~30 ));
// synopsys translate_off
defparam \n5|acc_final[12]~29 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[12]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \n5|acc_final[13]~31 (
// Equation(s):
// \n5|acc_final[13]~31_combout  = (\n5|acc [13] & (\n5|acc_final[12]~30  $ (GND))) # (!\n5|acc [13] & (!\n5|acc_final[12]~30  & VCC))
// \n5|acc_final[13]~32  = CARRY((\n5|acc [13] & !\n5|acc_final[12]~30 ))

	.dataa(gnd),
	.datab(\n5|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[12]~30 ),
	.combout(\n5|acc_final[13]~31_combout ),
	.cout(\n5|acc_final[13]~32 ));
// synopsys translate_off
defparam \n5|acc_final[13]~31 .lut_mask = 16'hC30C;
defparam \n5|acc_final[13]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \n5|acc_final[14]~33 (
// Equation(s):
// \n5|acc_final[14]~33_combout  = (\n5|acc [14] & (!\n5|acc_final[13]~32 )) # (!\n5|acc [14] & ((\n5|acc_final[13]~32 ) # (GND)))
// \n5|acc_final[14]~34  = CARRY((!\n5|acc_final[13]~32 ) # (!\n5|acc [14]))

	.dataa(gnd),
	.datab(\n5|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[13]~32 ),
	.combout(\n5|acc_final[14]~33_combout ),
	.cout(\n5|acc_final[14]~34 ));
// synopsys translate_off
defparam \n5|acc_final[14]~33 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[14]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \n5|acc_final[15]~35 (
// Equation(s):
// \n5|acc_final[15]~35_combout  = (\n5|acc [15] & (\n5|acc_final[14]~34  $ (GND))) # (!\n5|acc [15] & (!\n5|acc_final[14]~34  & VCC))
// \n5|acc_final[15]~36  = CARRY((\n5|acc [15] & !\n5|acc_final[14]~34 ))

	.dataa(\n5|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[14]~34 ),
	.combout(\n5|acc_final[15]~35_combout ),
	.cout(\n5|acc_final[15]~36 ));
// synopsys translate_off
defparam \n5|acc_final[15]~35 .lut_mask = 16'hA50A;
defparam \n5|acc_final[15]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \n5|acc_final[16]~37 (
// Equation(s):
// \n5|acc_final[16]~37_combout  = (\n5|acc [16] & (!\n5|acc_final[15]~36 )) # (!\n5|acc [16] & ((\n5|acc_final[15]~36 ) # (GND)))
// \n5|acc_final[16]~38  = CARRY((!\n5|acc_final[15]~36 ) # (!\n5|acc [16]))

	.dataa(gnd),
	.datab(\n5|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[15]~36 ),
	.combout(\n5|acc_final[16]~37_combout ),
	.cout(\n5|acc_final[16]~38 ));
// synopsys translate_off
defparam \n5|acc_final[16]~37 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[16]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \n5|acc_final[17]~39 (
// Equation(s):
// \n5|acc_final[17]~39_combout  = (\n5|acc [17] & ((GND) # (!\n5|acc_final[16]~38 ))) # (!\n5|acc [17] & (\n5|acc_final[16]~38  $ (GND)))
// \n5|acc_final[17]~40  = CARRY((\n5|acc [17]) # (!\n5|acc_final[16]~38 ))

	.dataa(gnd),
	.datab(\n5|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[16]~38 ),
	.combout(\n5|acc_final[17]~39_combout ),
	.cout(\n5|acc_final[17]~40 ));
// synopsys translate_off
defparam \n5|acc_final[17]~39 .lut_mask = 16'h3CCF;
defparam \n5|acc_final[17]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \n5|acc_final[18]~41 (
// Equation(s):
// \n5|acc_final[18]~41_combout  = (\n5|acc [18] & (!\n5|acc_final[17]~40 )) # (!\n5|acc [18] & ((\n5|acc_final[17]~40 ) # (GND)))
// \n5|acc_final[18]~42  = CARRY((!\n5|acc_final[17]~40 ) # (!\n5|acc [18]))

	.dataa(gnd),
	.datab(\n5|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[17]~40 ),
	.combout(\n5|acc_final[18]~41_combout ),
	.cout(\n5|acc_final[18]~42 ));
// synopsys translate_off
defparam \n5|acc_final[18]~41 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[18]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \n5|acc_final[19]~43 (
// Equation(s):
// \n5|acc_final[19]~43_combout  = (\n5|acc [19] & (\n5|acc_final[18]~42  $ (GND))) # (!\n5|acc [19] & (!\n5|acc_final[18]~42  & VCC))
// \n5|acc_final[19]~44  = CARRY((\n5|acc [19] & !\n5|acc_final[18]~42 ))

	.dataa(gnd),
	.datab(\n5|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[18]~42 ),
	.combout(\n5|acc_final[19]~43_combout ),
	.cout(\n5|acc_final[19]~44 ));
// synopsys translate_off
defparam \n5|acc_final[19]~43 .lut_mask = 16'hC30C;
defparam \n5|acc_final[19]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \n5|acc_final[20]~45 (
// Equation(s):
// \n5|acc_final[20]~45_combout  = (\n5|acc [20] & (!\n5|acc_final[19]~44 )) # (!\n5|acc [20] & ((\n5|acc_final[19]~44 ) # (GND)))
// \n5|acc_final[20]~46  = CARRY((!\n5|acc_final[19]~44 ) # (!\n5|acc [20]))

	.dataa(gnd),
	.datab(\n5|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[19]~44 ),
	.combout(\n5|acc_final[20]~45_combout ),
	.cout(\n5|acc_final[20]~46 ));
// synopsys translate_off
defparam \n5|acc_final[20]~45 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[20]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \n5|acc_final[21]~47 (
// Equation(s):
// \n5|acc_final[21]~47_combout  = (\n5|acc [21] & (\n5|acc_final[20]~46  $ (GND))) # (!\n5|acc [21] & (!\n5|acc_final[20]~46  & VCC))
// \n5|acc_final[21]~48  = CARRY((\n5|acc [21] & !\n5|acc_final[20]~46 ))

	.dataa(gnd),
	.datab(\n5|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[20]~46 ),
	.combout(\n5|acc_final[21]~47_combout ),
	.cout(\n5|acc_final[21]~48 ));
// synopsys translate_off
defparam \n5|acc_final[21]~47 .lut_mask = 16'hC30C;
defparam \n5|acc_final[21]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \n5|acc_final[22]~49 (
// Equation(s):
// \n5|acc_final[22]~49_combout  = (\n5|acc [22] & (!\n5|acc_final[21]~48 )) # (!\n5|acc [22] & ((\n5|acc_final[21]~48 ) # (GND)))
// \n5|acc_final[22]~50  = CARRY((!\n5|acc_final[21]~48 ) # (!\n5|acc [22]))

	.dataa(gnd),
	.datab(\n5|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[21]~48 ),
	.combout(\n5|acc_final[22]~49_combout ),
	.cout(\n5|acc_final[22]~50 ));
// synopsys translate_off
defparam \n5|acc_final[22]~49 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[22]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \n5|acc_final[23]~51 (
// Equation(s):
// \n5|acc_final[23]~51_combout  = (\n5|acc [23] & (\n5|acc_final[22]~50  $ (GND))) # (!\n5|acc [23] & (!\n5|acc_final[22]~50  & VCC))
// \n5|acc_final[23]~52  = CARRY((\n5|acc [23] & !\n5|acc_final[22]~50 ))

	.dataa(gnd),
	.datab(\n5|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[22]~50 ),
	.combout(\n5|acc_final[23]~51_combout ),
	.cout(\n5|acc_final[23]~52 ));
// synopsys translate_off
defparam \n5|acc_final[23]~51 .lut_mask = 16'hC30C;
defparam \n5|acc_final[23]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \n5|acc_final[24]~53 (
// Equation(s):
// \n5|acc_final[24]~53_combout  = (\n5|acc [24] & (!\n5|acc_final[23]~52 )) # (!\n5|acc [24] & ((\n5|acc_final[23]~52 ) # (GND)))
// \n5|acc_final[24]~54  = CARRY((!\n5|acc_final[23]~52 ) # (!\n5|acc [24]))

	.dataa(gnd),
	.datab(\n5|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[23]~52 ),
	.combout(\n5|acc_final[24]~53_combout ),
	.cout(\n5|acc_final[24]~54 ));
// synopsys translate_off
defparam \n5|acc_final[24]~53 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[24]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \n5|acc_final[25]~55 (
// Equation(s):
// \n5|acc_final[25]~55_combout  = (\n5|acc [25] & (\n5|acc_final[24]~54  $ (GND))) # (!\n5|acc [25] & (!\n5|acc_final[24]~54  & VCC))
// \n5|acc_final[25]~56  = CARRY((\n5|acc [25] & !\n5|acc_final[24]~54 ))

	.dataa(gnd),
	.datab(\n5|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[24]~54 ),
	.combout(\n5|acc_final[25]~55_combout ),
	.cout(\n5|acc_final[25]~56 ));
// synopsys translate_off
defparam \n5|acc_final[25]~55 .lut_mask = 16'hC30C;
defparam \n5|acc_final[25]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \n5|acc_final[26]~57 (
// Equation(s):
// \n5|acc_final[26]~57_combout  = (\n5|acc [26] & (!\n5|acc_final[25]~56 )) # (!\n5|acc [26] & ((\n5|acc_final[25]~56 ) # (GND)))
// \n5|acc_final[26]~58  = CARRY((!\n5|acc_final[25]~56 ) # (!\n5|acc [26]))

	.dataa(\n5|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[25]~56 ),
	.combout(\n5|acc_final[26]~57_combout ),
	.cout(\n5|acc_final[26]~58 ));
// synopsys translate_off
defparam \n5|acc_final[26]~57 .lut_mask = 16'h5A5F;
defparam \n5|acc_final[26]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y28_N13
dffeas \n5|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[26]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[26] .is_wysiwyg = "true";
defparam \n5|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \n5|acc[27]~86 (
// Equation(s):
// \n5|acc[27]~86_combout  = (\n5|acc [27] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT27  & (\n5|acc[26]~85  & VCC)) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n5|acc[26]~85 )))) # (!\n5|acc [27] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT27  
// & (!\n5|acc[26]~85 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n5|acc[26]~85 ) # (GND)))))
// \n5|acc[27]~87  = CARRY((\n5|acc [27] & (!\n5|Mult0|auto_generated|mac_out2~DATAOUT27  & !\n5|acc[26]~85 )) # (!\n5|acc [27] & ((!\n5|acc[26]~85 ) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\n5|acc [27]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[26]~85 ),
	.combout(\n5|acc[27]~86_combout ),
	.cout(\n5|acc[27]~87 ));
// synopsys translate_off
defparam \n5|acc[27]~86 .lut_mask = 16'h9617;
defparam \n5|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N23
dffeas \n5|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[27] .is_wysiwyg = "true";
defparam \n5|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \n5|acc_final[27]~59 (
// Equation(s):
// \n5|acc_final[27]~59_combout  = (\n5|acc [27] & (\n5|acc_final[26]~58  $ (GND))) # (!\n5|acc [27] & (!\n5|acc_final[26]~58  & VCC))
// \n5|acc_final[27]~60  = CARRY((\n5|acc [27] & !\n5|acc_final[26]~58 ))

	.dataa(gnd),
	.datab(\n5|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[26]~58 ),
	.combout(\n5|acc_final[27]~59_combout ),
	.cout(\n5|acc_final[27]~60 ));
// synopsys translate_off
defparam \n5|acc_final[27]~59 .lut_mask = 16'hC30C;
defparam \n5|acc_final[27]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y28_N15
dffeas \n5|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[27]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[27] .is_wysiwyg = "true";
defparam \n5|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \n5|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[24]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[24] .is_wysiwyg = "true";
defparam \n5|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \n5|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[25]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[25] .is_wysiwyg = "true";
defparam \n5|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \n5|LessThan1~1 (
// Equation(s):
// \n5|LessThan1~1_combout  = (\n5|acc_final [26] & (\n5|acc_final [27] & (\n5|acc_final [24] & \n5|acc_final [25])))

	.dataa(\n5|acc_final [26]),
	.datab(\n5|acc_final [27]),
	.datac(\n5|acc_final [24]),
	.datad(\n5|acc_final [25]),
	.cin(gnd),
	.combout(\n5|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n5|LessThan1~1 .lut_mask = 16'h8000;
defparam \n5|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N7
dffeas \n5|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[23]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[23] .is_wysiwyg = "true";
defparam \n5|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \n5|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[21]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[21] .is_wysiwyg = "true";
defparam \n5|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N5
dffeas \n5|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[22]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[22] .is_wysiwyg = "true";
defparam \n5|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N1
dffeas \n5|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[20]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[20] .is_wysiwyg = "true";
defparam \n5|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \n5|LessThan1~0 (
// Equation(s):
// \n5|LessThan1~0_combout  = (\n5|acc_final [23] & (\n5|acc_final [21] & (\n5|acc_final [22] & \n5|acc_final [20])))

	.dataa(\n5|acc_final [23]),
	.datab(\n5|acc_final [21]),
	.datac(\n5|acc_final [22]),
	.datad(\n5|acc_final [20]),
	.cin(gnd),
	.combout(\n5|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n5|LessThan1~0 .lut_mask = 16'h8000;
defparam \n5|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \n5|acc[28]~88 (
// Equation(s):
// \n5|acc[28]~88_combout  = ((\n5|acc [28] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n5|acc[27]~87 )))) # (GND)
// \n5|acc[28]~89  = CARRY((\n5|acc [28] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n5|acc[27]~87 ))) # (!\n5|acc [28] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n5|acc[27]~87 )))

	.dataa(\n5|acc [28]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[27]~87 ),
	.combout(\n5|acc[28]~88_combout ),
	.cout(\n5|acc[28]~89 ));
// synopsys translate_off
defparam \n5|acc[28]~88 .lut_mask = 16'h698E;
defparam \n5|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \n5|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[28] .is_wysiwyg = "true";
defparam \n5|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \n5|acc[29]~90 (
// Equation(s):
// \n5|acc[29]~90_combout  = (\n5|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n5|acc [29] & (\n5|acc[28]~89  & VCC)) # (!\n5|acc [29] & (!\n5|acc[28]~89 )))) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n5|acc [29] & (!\n5|acc[28]~89 )) # 
// (!\n5|acc [29] & ((\n5|acc[28]~89 ) # (GND)))))
// \n5|acc[29]~91  = CARRY((\n5|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n5|acc [29] & !\n5|acc[28]~89 )) # (!\n5|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n5|acc[28]~89 ) # (!\n5|acc [29]))))

	.dataa(\n5|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n5|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[28]~89 ),
	.combout(\n5|acc[29]~90_combout ),
	.cout(\n5|acc[29]~91 ));
// synopsys translate_off
defparam \n5|acc[29]~90 .lut_mask = 16'h9617;
defparam \n5|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N27
dffeas \n5|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[29] .is_wysiwyg = "true";
defparam \n5|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \n5|acc_final[28]~61 (
// Equation(s):
// \n5|acc_final[28]~61_combout  = (\n5|acc [28] & (!\n5|acc_final[27]~60 )) # (!\n5|acc [28] & ((\n5|acc_final[27]~60 ) # (GND)))
// \n5|acc_final[28]~62  = CARRY((!\n5|acc_final[27]~60 ) # (!\n5|acc [28]))

	.dataa(gnd),
	.datab(\n5|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[27]~60 ),
	.combout(\n5|acc_final[28]~61_combout ),
	.cout(\n5|acc_final[28]~62 ));
// synopsys translate_off
defparam \n5|acc_final[28]~61 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[28]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \n5|acc_final[29]~63 (
// Equation(s):
// \n5|acc_final[29]~63_combout  = (\n5|acc [29] & (\n5|acc_final[28]~62  $ (GND))) # (!\n5|acc [29] & (!\n5|acc_final[28]~62  & VCC))
// \n5|acc_final[29]~64  = CARRY((\n5|acc [29] & !\n5|acc_final[28]~62 ))

	.dataa(\n5|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[28]~62 ),
	.combout(\n5|acc_final[29]~63_combout ),
	.cout(\n5|acc_final[29]~64 ));
// synopsys translate_off
defparam \n5|acc_final[29]~63 .lut_mask = 16'hA50A;
defparam \n5|acc_final[29]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y28_N19
dffeas \n5|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[29]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[29] .is_wysiwyg = "true";
defparam \n5|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \n5|acc[30]~92 (
// Equation(s):
// \n5|acc[30]~92_combout  = ((\n5|acc [30] $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n5|acc[29]~91 )))) # (GND)
// \n5|acc[30]~93  = CARRY((\n5|acc [30] & ((\n5|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n5|acc[29]~91 ))) # (!\n5|acc [30] & (\n5|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n5|acc[29]~91 )))

	.dataa(\n5|acc [30]),
	.datab(\n5|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc[29]~91 ),
	.combout(\n5|acc[30]~92_combout ),
	.cout(\n5|acc[30]~93 ));
// synopsys translate_off
defparam \n5|acc[30]~92 .lut_mask = 16'h698E;
defparam \n5|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N29
dffeas \n5|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[30] .is_wysiwyg = "true";
defparam \n5|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \n5|acc_final[30]~65 (
// Equation(s):
// \n5|acc_final[30]~65_combout  = (\n5|acc [30] & (!\n5|acc_final[29]~64 )) # (!\n5|acc [30] & ((\n5|acc_final[29]~64 ) # (GND)))
// \n5|acc_final[30]~66  = CARRY((!\n5|acc_final[29]~64 ) # (!\n5|acc [30]))

	.dataa(gnd),
	.datab(\n5|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n5|acc_final[29]~64 ),
	.combout(\n5|acc_final[30]~65_combout ),
	.cout(\n5|acc_final[30]~66 ));
// synopsys translate_off
defparam \n5|acc_final[30]~65 .lut_mask = 16'h3C3F;
defparam \n5|acc_final[30]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \n5|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[30]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[30] .is_wysiwyg = "true";
defparam \n5|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N17
dffeas \n5|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[28] .is_wysiwyg = "true";
defparam \n5|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \n5|LessThan1~2 (
// Equation(s):
// \n5|LessThan1~2_combout  = (\n5|acc_final [29] & (\n5|acc_final [30] & \n5|acc_final [28]))

	.dataa(\n5|acc_final [29]),
	.datab(gnd),
	.datac(\n5|acc_final [30]),
	.datad(\n5|acc_final [28]),
	.cin(gnd),
	.combout(\n5|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n5|LessThan1~2 .lut_mask = 16'hA000;
defparam \n5|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \n5|acc[31]~94 (
// Equation(s):
// \n5|acc[31]~94_combout  = \n5|acc [31] $ (\n5|acc[30]~93  $ (\n5|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n5|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n5|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n5|acc[30]~93 ),
	.combout(\n5|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n5|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n5|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N31
dffeas \n5|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc[31] .is_wysiwyg = "true";
defparam \n5|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \n5|acc_final[31]~67 (
// Equation(s):
// \n5|acc_final[31]~67_combout  = \n5|acc [31] $ (!\n5|acc_final[30]~66 )

	.dataa(\n5|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n5|acc_final[30]~66 ),
	.combout(\n5|acc_final[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \n5|acc_final[31]~67 .lut_mask = 16'hA5A5;
defparam \n5|acc_final[31]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \n5|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[31]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[31] .is_wysiwyg = "true";
defparam \n5|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \n5|sigmoid_address[0]~0 (
// Equation(s):
// \n5|sigmoid_address[0]~0_combout  = ((\n5|LessThan1~1_combout  & (\n5|LessThan1~0_combout  & \n5|LessThan1~2_combout ))) # (!\n5|acc_final [31])

	.dataa(\n5|LessThan1~1_combout ),
	.datab(\n5|LessThan1~0_combout ),
	.datac(\n5|LessThan1~2_combout ),
	.datad(\n5|acc_final [31]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[0]~0 .lut_mask = 16'h80FF;
defparam \n5|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \n5|LessThan0~2 (
// Equation(s):
// \n5|LessThan0~2_combout  = (\n5|acc_final [29]) # ((\n5|acc_final [30]) # (\n5|acc_final [28]))

	.dataa(\n5|acc_final [29]),
	.datab(gnd),
	.datac(\n5|acc_final [30]),
	.datad(\n5|acc_final [28]),
	.cin(gnd),
	.combout(\n5|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n5|LessThan0~2 .lut_mask = 16'hFFFA;
defparam \n5|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \n5|LessThan0~1 (
// Equation(s):
// \n5|LessThan0~1_combout  = (\n5|acc_final [26]) # ((\n5|acc_final [27]) # ((\n5|acc_final [24]) # (\n5|acc_final [25])))

	.dataa(\n5|acc_final [26]),
	.datab(\n5|acc_final [27]),
	.datac(\n5|acc_final [24]),
	.datad(\n5|acc_final [25]),
	.cin(gnd),
	.combout(\n5|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n5|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n5|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \n5|LessThan0~0 (
// Equation(s):
// \n5|LessThan0~0_combout  = (\n5|acc_final [23]) # ((\n5|acc_final [21]) # ((\n5|acc_final [22]) # (\n5|acc_final [20])))

	.dataa(\n5|acc_final [23]),
	.datab(\n5|acc_final [21]),
	.datac(\n5|acc_final [22]),
	.datad(\n5|acc_final [20]),
	.cin(gnd),
	.combout(\n5|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n5|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n5|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \n5|sigmoid_address[0]~1 (
// Equation(s):
// \n5|sigmoid_address[0]~1_combout  = (!\n5|acc_final [31] & ((\n5|LessThan0~2_combout ) # ((\n5|LessThan0~1_combout ) # (\n5|LessThan0~0_combout ))))

	.dataa(\n5|LessThan0~2_combout ),
	.datab(\n5|acc_final [31]),
	.datac(\n5|LessThan0~1_combout ),
	.datad(\n5|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\n5|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[0]~1 .lut_mask = 16'h3332;
defparam \n5|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N11
dffeas \n5|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[9] .is_wysiwyg = "true";
defparam \n5|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \n5|sigmoid_address[0]~2 (
// Equation(s):
// \n5|sigmoid_address[0]~2_combout  = (\n5|acc_final [9] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [9] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(\n5|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [9]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[0]~2 .lut_mask = 16'hAAF0;
defparam \n5|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N13
dffeas \n5|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[10] .is_wysiwyg = "true";
defparam \n5|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \n5|sigmoid_address[1]~3 (
// Equation(s):
// \n5|sigmoid_address[1]~3_combout  = (\n5|acc_final [10] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [10] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n5|sigmoid_address[0]~0_combout ),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [10]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[1]~3 .lut_mask = 16'hCCF0;
defparam \n5|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N15
dffeas \n5|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[11] .is_wysiwyg = "true";
defparam \n5|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \n5|sigmoid_address[2]~4 (
// Equation(s):
// \n5|sigmoid_address[2]~4_combout  = (\n5|acc_final [11] & ((\n5|sigmoid_address[0]~0_combout ))) # (!\n5|acc_final [11] & (\n5|sigmoid_address[0]~1_combout ))

	.dataa(\n5|sigmoid_address[0]~1_combout ),
	.datab(\n5|sigmoid_address[0]~0_combout ),
	.datac(\n5|acc_final [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n5|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[2]~4 .lut_mask = 16'hCACA;
defparam \n5|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N17
dffeas \n5|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[12] .is_wysiwyg = "true";
defparam \n5|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \n5|sigmoid_address[3]~5 (
// Equation(s):
// \n5|sigmoid_address[3]~5_combout  = (\n5|acc_final [12] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [12] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n5|sigmoid_address[0]~0_combout ),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [12]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[3]~5 .lut_mask = 16'hCCF0;
defparam \n5|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N19
dffeas \n5|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[13] .is_wysiwyg = "true";
defparam \n5|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \n5|sigmoid_address[4]~6 (
// Equation(s):
// \n5|sigmoid_address[4]~6_combout  = (\n5|acc_final [13] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [13] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(\n5|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [13]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[4]~6 .lut_mask = 16'hAAF0;
defparam \n5|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \n5|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[14]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[14] .is_wysiwyg = "true";
defparam \n5|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \n5|sigmoid_address[5]~7 (
// Equation(s):
// \n5|sigmoid_address[5]~7_combout  = (\n5|acc_final [14] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [14] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n5|sigmoid_address[0]~0_combout ),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [14]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[5]~7 .lut_mask = 16'hCCF0;
defparam \n5|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \n5|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[15] .is_wysiwyg = "true";
defparam \n5|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \n5|sigmoid_address[6]~8 (
// Equation(s):
// \n5|sigmoid_address[6]~8_combout  = (\n5|acc_final [15] & ((\n5|sigmoid_address[0]~0_combout ))) # (!\n5|acc_final [15] & (\n5|sigmoid_address[0]~1_combout ))

	.dataa(\n5|sigmoid_address[0]~1_combout ),
	.datab(\n5|acc_final [15]),
	.datac(gnd),
	.datad(\n5|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n5|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[6]~8 .lut_mask = 16'hEE22;
defparam \n5|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N25
dffeas \n5|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[16]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[16] .is_wysiwyg = "true";
defparam \n5|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \n5|sigmoid_address[7]~9 (
// Equation(s):
// \n5|sigmoid_address[7]~9_combout  = (\n5|acc_final [16] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [16] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(\n5|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [16]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[7]~9 .lut_mask = 16'hAAF0;
defparam \n5|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N27
dffeas \n5|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[17]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[17] .is_wysiwyg = "true";
defparam \n5|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \n5|sigmoid_address[8]~10 (
// Equation(s):
// \n5|sigmoid_address[8]~10_combout  = (\n5|acc_final [17] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [17] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(\n5|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(\n5|acc_final [17]),
	.cin(gnd),
	.combout(\n5|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[8]~10 .lut_mask = 16'hAAF0;
defparam \n5|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \n5|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[18]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[18] .is_wysiwyg = "true";
defparam \n5|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \n5|sigmoid_address[9]~11 (
// Equation(s):
// \n5|sigmoid_address[9]~11_combout  = (\n5|acc_final [18] & (\n5|sigmoid_address[0]~0_combout )) # (!\n5|acc_final [18] & ((\n5|sigmoid_address[0]~1_combout )))

	.dataa(\n5|sigmoid_address[0]~0_combout ),
	.datab(\n5|acc_final [18]),
	.datac(\n5|sigmoid_address[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\n5|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[9]~11 .lut_mask = 16'hB8B8;
defparam \n5|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \n5|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n5|acc_final[19]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n5|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n5|acc_final[19] .is_wysiwyg = "true";
defparam \n5|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \n5|sigmoid_address[10]~12 (
// Equation(s):
// \n5|sigmoid_address[10]~12_combout  = (\n5|acc_final [19] & ((\n5|sigmoid_address[0]~0_combout ))) # (!\n5|acc_final [19] & (\n5|sigmoid_address[0]~1_combout ))

	.dataa(\n5|sigmoid_address[0]~1_combout ),
	.datab(\n5|sigmoid_address[0]~0_combout ),
	.datac(\n5|acc_final [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n5|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n5|sigmoid_address[10]~12 .lut_mask = 16'hCACA;
defparam \n5|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \n5|acc_final[31]~_wirecell (
// Equation(s):
// \n5|acc_final[31]~_wirecell_combout  = !\n5|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n5|acc_final [31]),
	.cin(gnd),
	.combout(\n5|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n5|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n5|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n5|acc_final[31]~_wirecell_combout ,\n5|sigmoid_address[10]~12_combout ,\n5|sigmoid_address[9]~11_combout ,\n5|sigmoid_address[8]~10_combout ,\n5|sigmoid_address[7]~9_combout ,\n5|sigmoid_address[6]~8_combout ,\n5|sigmoid_address[5]~7_combout ,
\n5|sigmoid_address[4]~6_combout ,\n5|sigmoid_address[3]~5_combout ,\n5|sigmoid_address[2]~4_combout ,\n5|sigmoid_address[1]~3_combout ,\n5|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n5|acc_final[31]~_wirecell_combout ,\n5|sigmoid_address[10]~12_combout ,\n5|sigmoid_address[9]~11_combout ,\n5|sigmoid_address[8]~10_combout ,\n5|sigmoid_address[7]~9_combout ,\n5|sigmoid_address[6]~8_combout ,\n5|sigmoid_address[5]~7_combout ,
\n5|sigmoid_address[4]~6_combout ,\n5|sigmoid_address[3]~5_combout ,\n5|sigmoid_address[2]~4_combout ,\n5|sigmoid_address[1]~3_combout ,\n5|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n5|acc_final[31]~_wirecell_combout ,\n5|sigmoid_address[10]~12_combout ,\n5|sigmoid_address[9]~11_combout ,\n5|sigmoid_address[8]~10_combout ,\n5|sigmoid_address[7]~9_combout ,\n5|sigmoid_address[6]~8_combout ,\n5|sigmoid_address[5]~7_combout ,
\n5|sigmoid_address[4]~6_combout ,\n5|sigmoid_address[3]~5_combout ,\n5|sigmoid_address[2]~4_combout ,\n5|sigmoid_address[1]~3_combout ,\n5|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n5|acc_final[31]~_wirecell_combout ,\n5|sigmoid_address[10]~12_combout ,\n5|sigmoid_address[9]~11_combout ,\n5|sigmoid_address[8]~10_combout ,\n5|sigmoid_address[7]~9_combout ,\n5|sigmoid_address[6]~8_combout ,\n5|sigmoid_address[5]~7_combout ,
\n5|sigmoid_address[4]~6_combout ,\n5|sigmoid_address[3]~5_combout ,\n5|sigmoid_address[2]~4_combout ,\n5|sigmoid_address[1]~3_combout ,\n5|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n5|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y27_N0
cycloneive_mac_mult \n6|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron6_weights|altsyncram_component|auto_generated|q_a [15],\neuron6_weights|altsyncram_component|auto_generated|q_a [14],\neuron6_weights|altsyncram_component|auto_generated|q_a [13],\neuron6_weights|altsyncram_component|auto_generated|q_a [12],
\neuron6_weights|altsyncram_component|auto_generated|q_a [11],\neuron6_weights|altsyncram_component|auto_generated|q_a [10],\neuron6_weights|altsyncram_component|auto_generated|q_a [9],\neuron6_weights|altsyncram_component|auto_generated|q_a [8],
\neuron6_weights|altsyncram_component|auto_generated|q_a [7],\neuron6_weights|altsyncram_component|auto_generated|q_a [6],\neuron6_weights|altsyncram_component|auto_generated|q_a [5],\neuron6_weights|altsyncram_component|auto_generated|q_a [4],
\neuron6_weights|altsyncram_component|auto_generated|q_a [3],\neuron6_weights|altsyncram_component|auto_generated|q_a [2],\neuron6_weights|altsyncram_component|auto_generated|q_a [1],\neuron6_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n6|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n6|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n6|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n6|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n6|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n6|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n6|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y27_N2
cycloneive_mac_out \n6|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n6|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n6|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n6|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n6|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n6|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n6|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n6|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n6|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n6|Mult0|auto_generated|mac_mult1~dataout ,\n6|Mult0|auto_generated|mac_mult1~3 ,\n6|Mult0|auto_generated|mac_mult1~2 ,\n6|Mult0|auto_generated|mac_mult1~1 ,\n6|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n6|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n6|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n6|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \n6|acc[0]~32 (
// Equation(s):
// \n6|acc[0]~32_combout  = (\n6|acc [0] & (\n6|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # (!\n6|acc [0] & (\n6|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \n6|acc[0]~33  = CARRY((\n6|acc [0] & \n6|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\n6|acc [0]),
	.datab(\n6|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n6|acc[0]~32_combout ),
	.cout(\n6|acc[0]~33 ));
// synopsys translate_off
defparam \n6|acc[0]~32 .lut_mask = 16'h6688;
defparam \n6|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N1
dffeas \n6|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[0] .is_wysiwyg = "true";
defparam \n6|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \n6|acc[1]~34 (
// Equation(s):
// \n6|acc[1]~34_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n6|acc [1] & (\n6|acc[0]~33  & VCC)) # (!\n6|acc [1] & (!\n6|acc[0]~33 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n6|acc [1] & (!\n6|acc[0]~33 )) # (!\n6|acc [1] & 
// ((\n6|acc[0]~33 ) # (GND)))))
// \n6|acc[1]~35  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n6|acc [1] & !\n6|acc[0]~33 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\n6|acc[0]~33 ) # (!\n6|acc [1]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\n6|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[0]~33 ),
	.combout(\n6|acc[1]~34_combout ),
	.cout(\n6|acc[1]~35 ));
// synopsys translate_off
defparam \n6|acc[1]~34 .lut_mask = 16'h9617;
defparam \n6|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N3
dffeas \n6|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[1] .is_wysiwyg = "true";
defparam \n6|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \n6|acc[2]~36 (
// Equation(s):
// \n6|acc[2]~36_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\n6|acc [2] $ (!\n6|acc[1]~35 )))) # (GND)
// \n6|acc[2]~37  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\n6|acc [2]) # (!\n6|acc[1]~35 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT2  & (\n6|acc [2] & !\n6|acc[1]~35 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\n6|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[1]~35 ),
	.combout(\n6|acc[2]~36_combout ),
	.cout(\n6|acc[2]~37 ));
// synopsys translate_off
defparam \n6|acc[2]~36 .lut_mask = 16'h698E;
defparam \n6|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N5
dffeas \n6|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[2] .is_wysiwyg = "true";
defparam \n6|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \n6|acc[3]~38 (
// Equation(s):
// \n6|acc[3]~38_combout  = (\n6|acc [3] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT3  & (\n6|acc[2]~37  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n6|acc[2]~37 )))) # (!\n6|acc [3] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// (!\n6|acc[2]~37 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n6|acc[2]~37 ) # (GND)))))
// \n6|acc[3]~39  = CARRY((\n6|acc [3] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT3  & !\n6|acc[2]~37 )) # (!\n6|acc [3] & ((!\n6|acc[2]~37 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\n6|acc [3]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[2]~37 ),
	.combout(\n6|acc[3]~38_combout ),
	.cout(\n6|acc[3]~39 ));
// synopsys translate_off
defparam \n6|acc[3]~38 .lut_mask = 16'h9617;
defparam \n6|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N7
dffeas \n6|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[3] .is_wysiwyg = "true";
defparam \n6|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \n6|acc[4]~40 (
// Equation(s):
// \n6|acc[4]~40_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n6|acc [4] $ (!\n6|acc[3]~39 )))) # (GND)
// \n6|acc[4]~41  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n6|acc [4]) # (!\n6|acc[3]~39 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n6|acc [4] & !\n6|acc[3]~39 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n6|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[3]~39 ),
	.combout(\n6|acc[4]~40_combout ),
	.cout(\n6|acc[4]~41 ));
// synopsys translate_off
defparam \n6|acc[4]~40 .lut_mask = 16'h698E;
defparam \n6|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N9
dffeas \n6|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[4] .is_wysiwyg = "true";
defparam \n6|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \n6|acc[5]~42 (
// Equation(s):
// \n6|acc[5]~42_combout  = (\n6|acc [5] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n6|acc[4]~41  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n6|acc[4]~41 )))) # (!\n6|acc [5] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n6|acc[4]~41 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n6|acc[4]~41 ) # (GND)))))
// \n6|acc[5]~43  = CARRY((\n6|acc [5] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n6|acc[4]~41 )) # (!\n6|acc [5] & ((!\n6|acc[4]~41 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n6|acc [5]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[4]~41 ),
	.combout(\n6|acc[5]~42_combout ),
	.cout(\n6|acc[5]~43 ));
// synopsys translate_off
defparam \n6|acc[5]~42 .lut_mask = 16'h9617;
defparam \n6|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N11
dffeas \n6|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[5] .is_wysiwyg = "true";
defparam \n6|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \n6|acc[6]~44 (
// Equation(s):
// \n6|acc[6]~44_combout  = ((\n6|acc [6] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n6|acc[5]~43 )))) # (GND)
// \n6|acc[6]~45  = CARRY((\n6|acc [6] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n6|acc[5]~43 ))) # (!\n6|acc [6] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n6|acc[5]~43 )))

	.dataa(\n6|acc [6]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[5]~43 ),
	.combout(\n6|acc[6]~44_combout ),
	.cout(\n6|acc[6]~45 ));
// synopsys translate_off
defparam \n6|acc[6]~44 .lut_mask = 16'h698E;
defparam \n6|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N13
dffeas \n6|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[6] .is_wysiwyg = "true";
defparam \n6|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \n6|acc[7]~46 (
// Equation(s):
// \n6|acc[7]~46_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n6|acc [7] & (\n6|acc[6]~45  & VCC)) # (!\n6|acc [7] & (!\n6|acc[6]~45 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n6|acc [7] & (!\n6|acc[6]~45 )) # (!\n6|acc [7] & 
// ((\n6|acc[6]~45 ) # (GND)))))
// \n6|acc[7]~47  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n6|acc [7] & !\n6|acc[6]~45 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n6|acc[6]~45 ) # (!\n6|acc [7]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n6|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[6]~45 ),
	.combout(\n6|acc[7]~46_combout ),
	.cout(\n6|acc[7]~47 ));
// synopsys translate_off
defparam \n6|acc[7]~46 .lut_mask = 16'h9617;
defparam \n6|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N15
dffeas \n6|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[7] .is_wysiwyg = "true";
defparam \n6|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \n6|acc[8]~48 (
// Equation(s):
// \n6|acc[8]~48_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n6|acc [8] $ (!\n6|acc[7]~47 )))) # (GND)
// \n6|acc[8]~49  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n6|acc [8]) # (!\n6|acc[7]~47 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n6|acc [8] & !\n6|acc[7]~47 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n6|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[7]~47 ),
	.combout(\n6|acc[8]~48_combout ),
	.cout(\n6|acc[8]~49 ));
// synopsys translate_off
defparam \n6|acc[8]~48 .lut_mask = 16'h698E;
defparam \n6|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \n6|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[8] .is_wysiwyg = "true";
defparam \n6|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \n6|acc[9]~50 (
// Equation(s):
// \n6|acc[9]~50_combout  = (\n6|acc [9] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT9  & (\n6|acc[8]~49  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n6|acc[8]~49 )))) # (!\n6|acc [9] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (!\n6|acc[8]~49 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n6|acc[8]~49 ) # (GND)))))
// \n6|acc[9]~51  = CARRY((\n6|acc [9] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT9  & !\n6|acc[8]~49 )) # (!\n6|acc [9] & ((!\n6|acc[8]~49 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\n6|acc [9]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[8]~49 ),
	.combout(\n6|acc[9]~50_combout ),
	.cout(\n6|acc[9]~51 ));
// synopsys translate_off
defparam \n6|acc[9]~50 .lut_mask = 16'h9617;
defparam \n6|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N19
dffeas \n6|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[9] .is_wysiwyg = "true";
defparam \n6|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \n6|acc[10]~52 (
// Equation(s):
// \n6|acc[10]~52_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\n6|acc [10] $ (!\n6|acc[9]~51 )))) # (GND)
// \n6|acc[10]~53  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\n6|acc [10]) # (!\n6|acc[9]~51 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT10  & (\n6|acc [10] & !\n6|acc[9]~51 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\n6|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[9]~51 ),
	.combout(\n6|acc[10]~52_combout ),
	.cout(\n6|acc[10]~53 ));
// synopsys translate_off
defparam \n6|acc[10]~52 .lut_mask = 16'h698E;
defparam \n6|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N21
dffeas \n6|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[10] .is_wysiwyg = "true";
defparam \n6|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \n6|acc[11]~54 (
// Equation(s):
// \n6|acc[11]~54_combout  = (\n6|acc [11] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n6|acc[10]~53  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n6|acc[10]~53 )))) # (!\n6|acc [11] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n6|acc[10]~53 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n6|acc[10]~53 ) # (GND)))))
// \n6|acc[11]~55  = CARRY((\n6|acc [11] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n6|acc[10]~53 )) # (!\n6|acc [11] & ((!\n6|acc[10]~53 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n6|acc [11]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[10]~53 ),
	.combout(\n6|acc[11]~54_combout ),
	.cout(\n6|acc[11]~55 ));
// synopsys translate_off
defparam \n6|acc[11]~54 .lut_mask = 16'h9617;
defparam \n6|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \n6|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[11] .is_wysiwyg = "true";
defparam \n6|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \n6|acc[12]~56 (
// Equation(s):
// \n6|acc[12]~56_combout  = ((\n6|acc [12] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\n6|acc[11]~55 )))) # (GND)
// \n6|acc[12]~57  = CARRY((\n6|acc [12] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\n6|acc[11]~55 ))) # (!\n6|acc [12] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT12  & !\n6|acc[11]~55 )))

	.dataa(\n6|acc [12]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[11]~55 ),
	.combout(\n6|acc[12]~56_combout ),
	.cout(\n6|acc[12]~57 ));
// synopsys translate_off
defparam \n6|acc[12]~56 .lut_mask = 16'h698E;
defparam \n6|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \n6|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[12] .is_wysiwyg = "true";
defparam \n6|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \n6|acc[13]~58 (
// Equation(s):
// \n6|acc[13]~58_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n6|acc [13] & (\n6|acc[12]~57  & VCC)) # (!\n6|acc [13] & (!\n6|acc[12]~57 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n6|acc [13] & (!\n6|acc[12]~57 )) # 
// (!\n6|acc [13] & ((\n6|acc[12]~57 ) # (GND)))))
// \n6|acc[13]~59  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n6|acc [13] & !\n6|acc[12]~57 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n6|acc[12]~57 ) # (!\n6|acc [13]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n6|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[12]~57 ),
	.combout(\n6|acc[13]~58_combout ),
	.cout(\n6|acc[13]~59 ));
// synopsys translate_off
defparam \n6|acc[13]~58 .lut_mask = 16'h9617;
defparam \n6|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \n6|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[13] .is_wysiwyg = "true";
defparam \n6|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \n6|acc[14]~60 (
// Equation(s):
// \n6|acc[14]~60_combout  = ((\n6|acc [14] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\n6|acc[13]~59 )))) # (GND)
// \n6|acc[14]~61  = CARRY((\n6|acc [14] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\n6|acc[13]~59 ))) # (!\n6|acc [14] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT14  & !\n6|acc[13]~59 )))

	.dataa(\n6|acc [14]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[13]~59 ),
	.combout(\n6|acc[14]~60_combout ),
	.cout(\n6|acc[14]~61 ));
// synopsys translate_off
defparam \n6|acc[14]~60 .lut_mask = 16'h698E;
defparam \n6|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N29
dffeas \n6|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[14] .is_wysiwyg = "true";
defparam \n6|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \n6|acc[15]~62 (
// Equation(s):
// \n6|acc[15]~62_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n6|acc [15] & (\n6|acc[14]~61  & VCC)) # (!\n6|acc [15] & (!\n6|acc[14]~61 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n6|acc [15] & (!\n6|acc[14]~61 )) # 
// (!\n6|acc [15] & ((\n6|acc[14]~61 ) # (GND)))))
// \n6|acc[15]~63  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n6|acc [15] & !\n6|acc[14]~61 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\n6|acc[14]~61 ) # (!\n6|acc [15]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\n6|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[14]~61 ),
	.combout(\n6|acc[15]~62_combout ),
	.cout(\n6|acc[15]~63 ));
// synopsys translate_off
defparam \n6|acc[15]~62 .lut_mask = 16'h9617;
defparam \n6|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \n6|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[15] .is_wysiwyg = "true";
defparam \n6|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \n6|acc[16]~64 (
// Equation(s):
// \n6|acc[16]~64_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n6|acc [16] $ (!\n6|acc[15]~63 )))) # (GND)
// \n6|acc[16]~65  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n6|acc [16]) # (!\n6|acc[15]~63 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n6|acc [16] & !\n6|acc[15]~63 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n6|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[15]~63 ),
	.combout(\n6|acc[16]~64_combout ),
	.cout(\n6|acc[16]~65 ));
// synopsys translate_off
defparam \n6|acc[16]~64 .lut_mask = 16'h698E;
defparam \n6|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N1
dffeas \n6|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[16] .is_wysiwyg = "true";
defparam \n6|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \n6|acc[17]~66 (
// Equation(s):
// \n6|acc[17]~66_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n6|acc [17] & (\n6|acc[16]~65  & VCC)) # (!\n6|acc [17] & (!\n6|acc[16]~65 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n6|acc [17] & (!\n6|acc[16]~65 )) # 
// (!\n6|acc [17] & ((\n6|acc[16]~65 ) # (GND)))))
// \n6|acc[17]~67  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n6|acc [17] & !\n6|acc[16]~65 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n6|acc[16]~65 ) # (!\n6|acc [17]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n6|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[16]~65 ),
	.combout(\n6|acc[17]~66_combout ),
	.cout(\n6|acc[17]~67 ));
// synopsys translate_off
defparam \n6|acc[17]~66 .lut_mask = 16'h9617;
defparam \n6|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N3
dffeas \n6|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[17] .is_wysiwyg = "true";
defparam \n6|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \n6|acc[18]~68 (
// Equation(s):
// \n6|acc[18]~68_combout  = ((\n6|acc [18] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\n6|acc[17]~67 )))) # (GND)
// \n6|acc[18]~69  = CARRY((\n6|acc [18] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\n6|acc[17]~67 ))) # (!\n6|acc [18] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT18  & !\n6|acc[17]~67 )))

	.dataa(\n6|acc [18]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[17]~67 ),
	.combout(\n6|acc[18]~68_combout ),
	.cout(\n6|acc[18]~69 ));
// synopsys translate_off
defparam \n6|acc[18]~68 .lut_mask = 16'h698E;
defparam \n6|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N5
dffeas \n6|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[18] .is_wysiwyg = "true";
defparam \n6|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \n6|acc[19]~70 (
// Equation(s):
// \n6|acc[19]~70_combout  = (\n6|acc [19] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n6|acc[18]~69  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n6|acc[18]~69 )))) # (!\n6|acc [19] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n6|acc[18]~69 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n6|acc[18]~69 ) # (GND)))))
// \n6|acc[19]~71  = CARRY((\n6|acc [19] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n6|acc[18]~69 )) # (!\n6|acc [19] & ((!\n6|acc[18]~69 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n6|acc [19]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[18]~69 ),
	.combout(\n6|acc[19]~70_combout ),
	.cout(\n6|acc[19]~71 ));
// synopsys translate_off
defparam \n6|acc[19]~70 .lut_mask = 16'h9617;
defparam \n6|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N7
dffeas \n6|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[19] .is_wysiwyg = "true";
defparam \n6|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \n6|acc[20]~72 (
// Equation(s):
// \n6|acc[20]~72_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\n6|acc [20] $ (!\n6|acc[19]~71 )))) # (GND)
// \n6|acc[20]~73  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\n6|acc [20]) # (!\n6|acc[19]~71 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT20  & (\n6|acc [20] & !\n6|acc[19]~71 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\n6|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[19]~71 ),
	.combout(\n6|acc[20]~72_combout ),
	.cout(\n6|acc[20]~73 ));
// synopsys translate_off
defparam \n6|acc[20]~72 .lut_mask = 16'h698E;
defparam \n6|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N9
dffeas \n6|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[20] .is_wysiwyg = "true";
defparam \n6|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \n6|acc[21]~74 (
// Equation(s):
// \n6|acc[21]~74_combout  = (\n6|acc [21] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n6|acc[20]~73  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n6|acc[20]~73 )))) # (!\n6|acc [21] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n6|acc[20]~73 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n6|acc[20]~73 ) # (GND)))))
// \n6|acc[21]~75  = CARRY((\n6|acc [21] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n6|acc[20]~73 )) # (!\n6|acc [21] & ((!\n6|acc[20]~73 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n6|acc [21]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[20]~73 ),
	.combout(\n6|acc[21]~74_combout ),
	.cout(\n6|acc[21]~75 ));
// synopsys translate_off
defparam \n6|acc[21]~74 .lut_mask = 16'h9617;
defparam \n6|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N11
dffeas \n6|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[21] .is_wysiwyg = "true";
defparam \n6|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \n6|acc[22]~76 (
// Equation(s):
// \n6|acc[22]~76_combout  = ((\n6|acc [22] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\n6|acc[21]~75 )))) # (GND)
// \n6|acc[22]~77  = CARRY((\n6|acc [22] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\n6|acc[21]~75 ))) # (!\n6|acc [22] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT22  & !\n6|acc[21]~75 )))

	.dataa(\n6|acc [22]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[21]~75 ),
	.combout(\n6|acc[22]~76_combout ),
	.cout(\n6|acc[22]~77 ));
// synopsys translate_off
defparam \n6|acc[22]~76 .lut_mask = 16'h698E;
defparam \n6|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N13
dffeas \n6|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[22] .is_wysiwyg = "true";
defparam \n6|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \n6|acc[23]~78 (
// Equation(s):
// \n6|acc[23]~78_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n6|acc [23] & (\n6|acc[22]~77  & VCC)) # (!\n6|acc [23] & (!\n6|acc[22]~77 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n6|acc [23] & (!\n6|acc[22]~77 )) # 
// (!\n6|acc [23] & ((\n6|acc[22]~77 ) # (GND)))))
// \n6|acc[23]~79  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n6|acc [23] & !\n6|acc[22]~77 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\n6|acc[22]~77 ) # (!\n6|acc [23]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\n6|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[22]~77 ),
	.combout(\n6|acc[23]~78_combout ),
	.cout(\n6|acc[23]~79 ));
// synopsys translate_off
defparam \n6|acc[23]~78 .lut_mask = 16'h9617;
defparam \n6|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N15
dffeas \n6|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[23] .is_wysiwyg = "true";
defparam \n6|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \n6|acc[24]~80 (
// Equation(s):
// \n6|acc[24]~80_combout  = ((\n6|acc [24] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n6|acc[23]~79 )))) # (GND)
// \n6|acc[24]~81  = CARRY((\n6|acc [24] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n6|acc[23]~79 ))) # (!\n6|acc [24] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n6|acc[23]~79 )))

	.dataa(\n6|acc [24]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[23]~79 ),
	.combout(\n6|acc[24]~80_combout ),
	.cout(\n6|acc[24]~81 ));
// synopsys translate_off
defparam \n6|acc[24]~80 .lut_mask = 16'h698E;
defparam \n6|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \n6|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[24] .is_wysiwyg = "true";
defparam \n6|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \n6|acc[25]~82 (
// Equation(s):
// \n6|acc[25]~82_combout  = (\n6|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n6|acc [25] & (\n6|acc[24]~81  & VCC)) # (!\n6|acc [25] & (!\n6|acc[24]~81 )))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n6|acc [25] & (!\n6|acc[24]~81 )) # 
// (!\n6|acc [25] & ((\n6|acc[24]~81 ) # (GND)))))
// \n6|acc[25]~83  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n6|acc [25] & !\n6|acc[24]~81 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n6|acc[24]~81 ) # (!\n6|acc [25]))))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n6|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[24]~81 ),
	.combout(\n6|acc[25]~82_combout ),
	.cout(\n6|acc[25]~83 ));
// synopsys translate_off
defparam \n6|acc[25]~82 .lut_mask = 16'h9617;
defparam \n6|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N19
dffeas \n6|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[25] .is_wysiwyg = "true";
defparam \n6|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \n6|acc[26]~84 (
// Equation(s):
// \n6|acc[26]~84_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n6|acc [26] $ (!\n6|acc[25]~83 )))) # (GND)
// \n6|acc[26]~85  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n6|acc [26]) # (!\n6|acc[25]~83 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n6|acc [26] & !\n6|acc[25]~83 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n6|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[25]~83 ),
	.combout(\n6|acc[26]~84_combout ),
	.cout(\n6|acc[26]~85 ));
// synopsys translate_off
defparam \n6|acc[26]~84 .lut_mask = 16'h698E;
defparam \n6|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N21
dffeas \n6|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[26] .is_wysiwyg = "true";
defparam \n6|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \n6|acc_final[9]~23 (
// Equation(s):
// \n6|acc_final[9]~23_combout  = (\n6|acc [8] & (\n6|acc [9] $ (VCC))) # (!\n6|acc [8] & (\n6|acc [9] & VCC))
// \n6|acc_final[9]~24  = CARRY((\n6|acc [8] & \n6|acc [9]))

	.dataa(\n6|acc [8]),
	.datab(\n6|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n6|acc_final[9]~23_combout ),
	.cout(\n6|acc_final[9]~24 ));
// synopsys translate_off
defparam \n6|acc_final[9]~23 .lut_mask = 16'h6688;
defparam \n6|acc_final[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \n6|acc_final[10]~25 (
// Equation(s):
// \n6|acc_final[10]~25_combout  = (\n6|acc [10] & (\n6|acc_final[9]~24  & VCC)) # (!\n6|acc [10] & (!\n6|acc_final[9]~24 ))
// \n6|acc_final[10]~26  = CARRY((!\n6|acc [10] & !\n6|acc_final[9]~24 ))

	.dataa(gnd),
	.datab(\n6|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[9]~24 ),
	.combout(\n6|acc_final[10]~25_combout ),
	.cout(\n6|acc_final[10]~26 ));
// synopsys translate_off
defparam \n6|acc_final[10]~25 .lut_mask = 16'hC303;
defparam \n6|acc_final[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneive_lcell_comb \n6|acc_final[11]~27 (
// Equation(s):
// \n6|acc_final[11]~27_combout  = (\n6|acc [11] & (\n6|acc_final[10]~26  $ (GND))) # (!\n6|acc [11] & (!\n6|acc_final[10]~26  & VCC))
// \n6|acc_final[11]~28  = CARRY((\n6|acc [11] & !\n6|acc_final[10]~26 ))

	.dataa(gnd),
	.datab(\n6|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[10]~26 ),
	.combout(\n6|acc_final[11]~27_combout ),
	.cout(\n6|acc_final[11]~28 ));
// synopsys translate_off
defparam \n6|acc_final[11]~27 .lut_mask = 16'hC30C;
defparam \n6|acc_final[11]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneive_lcell_comb \n6|acc_final[12]~29 (
// Equation(s):
// \n6|acc_final[12]~29_combout  = (\n6|acc [12] & (!\n6|acc_final[11]~28 )) # (!\n6|acc [12] & ((\n6|acc_final[11]~28 ) # (GND)))
// \n6|acc_final[12]~30  = CARRY((!\n6|acc_final[11]~28 ) # (!\n6|acc [12]))

	.dataa(gnd),
	.datab(\n6|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[11]~28 ),
	.combout(\n6|acc_final[12]~29_combout ),
	.cout(\n6|acc_final[12]~30 ));
// synopsys translate_off
defparam \n6|acc_final[12]~29 .lut_mask = 16'h3C3F;
defparam \n6|acc_final[12]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \n6|acc_final[13]~31 (
// Equation(s):
// \n6|acc_final[13]~31_combout  = (\n6|acc [13] & (\n6|acc_final[12]~30  $ (GND))) # (!\n6|acc [13] & (!\n6|acc_final[12]~30  & VCC))
// \n6|acc_final[13]~32  = CARRY((\n6|acc [13] & !\n6|acc_final[12]~30 ))

	.dataa(\n6|acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[12]~30 ),
	.combout(\n6|acc_final[13]~31_combout ),
	.cout(\n6|acc_final[13]~32 ));
// synopsys translate_off
defparam \n6|acc_final[13]~31 .lut_mask = 16'hA50A;
defparam \n6|acc_final[13]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \n6|acc_final[14]~33 (
// Equation(s):
// \n6|acc_final[14]~33_combout  = (\n6|acc [14] & (\n6|acc_final[13]~32  & VCC)) # (!\n6|acc [14] & (!\n6|acc_final[13]~32 ))
// \n6|acc_final[14]~34  = CARRY((!\n6|acc [14] & !\n6|acc_final[13]~32 ))

	.dataa(gnd),
	.datab(\n6|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[13]~32 ),
	.combout(\n6|acc_final[14]~33_combout ),
	.cout(\n6|acc_final[14]~34 ));
// synopsys translate_off
defparam \n6|acc_final[14]~33 .lut_mask = 16'hC303;
defparam \n6|acc_final[14]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \n6|acc_final[15]~35 (
// Equation(s):
// \n6|acc_final[15]~35_combout  = (\n6|acc [15] & ((GND) # (!\n6|acc_final[14]~34 ))) # (!\n6|acc [15] & (\n6|acc_final[14]~34  $ (GND)))
// \n6|acc_final[15]~36  = CARRY((\n6|acc [15]) # (!\n6|acc_final[14]~34 ))

	.dataa(gnd),
	.datab(\n6|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[14]~34 ),
	.combout(\n6|acc_final[15]~35_combout ),
	.cout(\n6|acc_final[15]~36 ));
// synopsys translate_off
defparam \n6|acc_final[15]~35 .lut_mask = 16'h3CCF;
defparam \n6|acc_final[15]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \n6|acc_final[16]~37 (
// Equation(s):
// \n6|acc_final[16]~37_combout  = (\n6|acc [16] & (\n6|acc_final[15]~36  & VCC)) # (!\n6|acc [16] & (!\n6|acc_final[15]~36 ))
// \n6|acc_final[16]~38  = CARRY((!\n6|acc [16] & !\n6|acc_final[15]~36 ))

	.dataa(\n6|acc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[15]~36 ),
	.combout(\n6|acc_final[16]~37_combout ),
	.cout(\n6|acc_final[16]~38 ));
// synopsys translate_off
defparam \n6|acc_final[16]~37 .lut_mask = 16'hA505;
defparam \n6|acc_final[16]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \n6|acc_final[17]~39 (
// Equation(s):
// \n6|acc_final[17]~39_combout  = (\n6|acc [17] & ((GND) # (!\n6|acc_final[16]~38 ))) # (!\n6|acc [17] & (\n6|acc_final[16]~38  $ (GND)))
// \n6|acc_final[17]~40  = CARRY((\n6|acc [17]) # (!\n6|acc_final[16]~38 ))

	.dataa(\n6|acc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[16]~38 ),
	.combout(\n6|acc_final[17]~39_combout ),
	.cout(\n6|acc_final[17]~40 ));
// synopsys translate_off
defparam \n6|acc_final[17]~39 .lut_mask = 16'h5AAF;
defparam \n6|acc_final[17]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \n6|acc_final[18]~41 (
// Equation(s):
// \n6|acc_final[18]~41_combout  = (\n6|acc [18] & (\n6|acc_final[17]~40  & VCC)) # (!\n6|acc [18] & (!\n6|acc_final[17]~40 ))
// \n6|acc_final[18]~42  = CARRY((!\n6|acc [18] & !\n6|acc_final[17]~40 ))

	.dataa(gnd),
	.datab(\n6|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[17]~40 ),
	.combout(\n6|acc_final[18]~41_combout ),
	.cout(\n6|acc_final[18]~42 ));
// synopsys translate_off
defparam \n6|acc_final[18]~41 .lut_mask = 16'hC303;
defparam \n6|acc_final[18]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneive_lcell_comb \n6|acc_final[19]~43 (
// Equation(s):
// \n6|acc_final[19]~43_combout  = (\n6|acc [19] & ((GND) # (!\n6|acc_final[18]~42 ))) # (!\n6|acc [19] & (\n6|acc_final[18]~42  $ (GND)))
// \n6|acc_final[19]~44  = CARRY((\n6|acc [19]) # (!\n6|acc_final[18]~42 ))

	.dataa(\n6|acc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[18]~42 ),
	.combout(\n6|acc_final[19]~43_combout ),
	.cout(\n6|acc_final[19]~44 ));
// synopsys translate_off
defparam \n6|acc_final[19]~43 .lut_mask = 16'h5AAF;
defparam \n6|acc_final[19]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneive_lcell_comb \n6|acc_final[20]~45 (
// Equation(s):
// \n6|acc_final[20]~45_combout  = (\n6|acc [20] & (\n6|acc_final[19]~44  & VCC)) # (!\n6|acc [20] & (!\n6|acc_final[19]~44 ))
// \n6|acc_final[20]~46  = CARRY((!\n6|acc [20] & !\n6|acc_final[19]~44 ))

	.dataa(\n6|acc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[19]~44 ),
	.combout(\n6|acc_final[20]~45_combout ),
	.cout(\n6|acc_final[20]~46 ));
// synopsys translate_off
defparam \n6|acc_final[20]~45 .lut_mask = 16'hA505;
defparam \n6|acc_final[20]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneive_lcell_comb \n6|acc_final[21]~47 (
// Equation(s):
// \n6|acc_final[21]~47_combout  = (\n6|acc [21] & ((GND) # (!\n6|acc_final[20]~46 ))) # (!\n6|acc [21] & (\n6|acc_final[20]~46  $ (GND)))
// \n6|acc_final[21]~48  = CARRY((\n6|acc [21]) # (!\n6|acc_final[20]~46 ))

	.dataa(\n6|acc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[20]~46 ),
	.combout(\n6|acc_final[21]~47_combout ),
	.cout(\n6|acc_final[21]~48 ));
// synopsys translate_off
defparam \n6|acc_final[21]~47 .lut_mask = 16'h5AAF;
defparam \n6|acc_final[21]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneive_lcell_comb \n6|acc_final[22]~49 (
// Equation(s):
// \n6|acc_final[22]~49_combout  = (\n6|acc [22] & (\n6|acc_final[21]~48  & VCC)) # (!\n6|acc [22] & (!\n6|acc_final[21]~48 ))
// \n6|acc_final[22]~50  = CARRY((!\n6|acc [22] & !\n6|acc_final[21]~48 ))

	.dataa(\n6|acc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[21]~48 ),
	.combout(\n6|acc_final[22]~49_combout ),
	.cout(\n6|acc_final[22]~50 ));
// synopsys translate_off
defparam \n6|acc_final[22]~49 .lut_mask = 16'hA505;
defparam \n6|acc_final[22]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneive_lcell_comb \n6|acc_final[23]~51 (
// Equation(s):
// \n6|acc_final[23]~51_combout  = (\n6|acc [23] & ((GND) # (!\n6|acc_final[22]~50 ))) # (!\n6|acc [23] & (\n6|acc_final[22]~50  $ (GND)))
// \n6|acc_final[23]~52  = CARRY((\n6|acc [23]) # (!\n6|acc_final[22]~50 ))

	.dataa(\n6|acc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[22]~50 ),
	.combout(\n6|acc_final[23]~51_combout ),
	.cout(\n6|acc_final[23]~52 ));
// synopsys translate_off
defparam \n6|acc_final[23]~51 .lut_mask = 16'h5AAF;
defparam \n6|acc_final[23]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \n6|acc_final[24]~53 (
// Equation(s):
// \n6|acc_final[24]~53_combout  = (\n6|acc [24] & (\n6|acc_final[23]~52  & VCC)) # (!\n6|acc [24] & (!\n6|acc_final[23]~52 ))
// \n6|acc_final[24]~54  = CARRY((!\n6|acc [24] & !\n6|acc_final[23]~52 ))

	.dataa(\n6|acc [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[23]~52 ),
	.combout(\n6|acc_final[24]~53_combout ),
	.cout(\n6|acc_final[24]~54 ));
// synopsys translate_off
defparam \n6|acc_final[24]~53 .lut_mask = 16'hA505;
defparam \n6|acc_final[24]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneive_lcell_comb \n6|acc_final[25]~55 (
// Equation(s):
// \n6|acc_final[25]~55_combout  = (\n6|acc [25] & ((GND) # (!\n6|acc_final[24]~54 ))) # (!\n6|acc [25] & (\n6|acc_final[24]~54  $ (GND)))
// \n6|acc_final[25]~56  = CARRY((\n6|acc [25]) # (!\n6|acc_final[24]~54 ))

	.dataa(gnd),
	.datab(\n6|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[24]~54 ),
	.combout(\n6|acc_final[25]~55_combout ),
	.cout(\n6|acc_final[25]~56 ));
// synopsys translate_off
defparam \n6|acc_final[25]~55 .lut_mask = 16'h3CCF;
defparam \n6|acc_final[25]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
cycloneive_lcell_comb \n6|acc_final[26]~57 (
// Equation(s):
// \n6|acc_final[26]~57_combout  = (\n6|acc [26] & (\n6|acc_final[25]~56  & VCC)) # (!\n6|acc [26] & (!\n6|acc_final[25]~56 ))
// \n6|acc_final[26]~58  = CARRY((!\n6|acc [26] & !\n6|acc_final[25]~56 ))

	.dataa(gnd),
	.datab(\n6|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[25]~56 ),
	.combout(\n6|acc_final[26]~57_combout ),
	.cout(\n6|acc_final[26]~58 ));
// synopsys translate_off
defparam \n6|acc_final[26]~57 .lut_mask = 16'hC303;
defparam \n6|acc_final[26]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N13
dffeas \n6|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[26]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[26] .is_wysiwyg = "true";
defparam \n6|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \n6|acc[27]~86 (
// Equation(s):
// \n6|acc[27]~86_combout  = (\n6|acc [27] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT27  & (\n6|acc[26]~85  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n6|acc[26]~85 )))) # (!\n6|acc [27] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT27  
// & (!\n6|acc[26]~85 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n6|acc[26]~85 ) # (GND)))))
// \n6|acc[27]~87  = CARRY((\n6|acc [27] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT27  & !\n6|acc[26]~85 )) # (!\n6|acc [27] & ((!\n6|acc[26]~85 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\n6|acc [27]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[26]~85 ),
	.combout(\n6|acc[27]~86_combout ),
	.cout(\n6|acc[27]~87 ));
// synopsys translate_off
defparam \n6|acc[27]~86 .lut_mask = 16'h9617;
defparam \n6|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \n6|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[27] .is_wysiwyg = "true";
defparam \n6|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
cycloneive_lcell_comb \n6|acc_final[27]~59 (
// Equation(s):
// \n6|acc_final[27]~59_combout  = (\n6|acc [27] & ((GND) # (!\n6|acc_final[26]~58 ))) # (!\n6|acc [27] & (\n6|acc_final[26]~58  $ (GND)))
// \n6|acc_final[27]~60  = CARRY((\n6|acc [27]) # (!\n6|acc_final[26]~58 ))

	.dataa(gnd),
	.datab(\n6|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[26]~58 ),
	.combout(\n6|acc_final[27]~59_combout ),
	.cout(\n6|acc_final[27]~60 ));
// synopsys translate_off
defparam \n6|acc_final[27]~59 .lut_mask = 16'h3CCF;
defparam \n6|acc_final[27]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N15
dffeas \n6|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[27]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[27] .is_wysiwyg = "true";
defparam \n6|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N9
dffeas \n6|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[24]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[24] .is_wysiwyg = "true";
defparam \n6|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N11
dffeas \n6|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[25]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[25] .is_wysiwyg = "true";
defparam \n6|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneive_lcell_comb \n6|LessThan0~1 (
// Equation(s):
// \n6|LessThan0~1_combout  = (\n6|acc_final [26]) # ((\n6|acc_final [27]) # ((\n6|acc_final [24]) # (\n6|acc_final [25])))

	.dataa(\n6|acc_final [26]),
	.datab(\n6|acc_final [27]),
	.datac(\n6|acc_final [24]),
	.datad(\n6|acc_final [25]),
	.cin(gnd),
	.combout(\n6|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n6|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n6|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N7
dffeas \n6|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[23]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[23] .is_wysiwyg = "true";
defparam \n6|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N3
dffeas \n6|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[21]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[21] .is_wysiwyg = "true";
defparam \n6|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N5
dffeas \n6|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[22]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[22] .is_wysiwyg = "true";
defparam \n6|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N1
dffeas \n6|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[20]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[20] .is_wysiwyg = "true";
defparam \n6|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneive_lcell_comb \n6|LessThan0~0 (
// Equation(s):
// \n6|LessThan0~0_combout  = (\n6|acc_final [23]) # ((\n6|acc_final [21]) # ((\n6|acc_final [22]) # (\n6|acc_final [20])))

	.dataa(\n6|acc_final [23]),
	.datab(\n6|acc_final [21]),
	.datac(\n6|acc_final [22]),
	.datad(\n6|acc_final [20]),
	.cin(gnd),
	.combout(\n6|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n6|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n6|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \n6|acc[28]~88 (
// Equation(s):
// \n6|acc[28]~88_combout  = ((\n6|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\n6|acc [28] $ (!\n6|acc[27]~87 )))) # (GND)
// \n6|acc[28]~89  = CARRY((\n6|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\n6|acc [28]) # (!\n6|acc[27]~87 ))) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT28  & (\n6|acc [28] & !\n6|acc[27]~87 )))

	.dataa(\n6|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\n6|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[27]~87 ),
	.combout(\n6|acc[28]~88_combout ),
	.cout(\n6|acc[28]~89 ));
// synopsys translate_off
defparam \n6|acc[28]~88 .lut_mask = 16'h698E;
defparam \n6|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \n6|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[28] .is_wysiwyg = "true";
defparam \n6|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \n6|acc[29]~90 (
// Equation(s):
// \n6|acc[29]~90_combout  = (\n6|acc [29] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT29  & (\n6|acc[28]~89  & VCC)) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n6|acc[28]~89 )))) # (!\n6|acc [29] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT29  
// & (!\n6|acc[28]~89 )) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n6|acc[28]~89 ) # (GND)))))
// \n6|acc[29]~91  = CARRY((\n6|acc [29] & (!\n6|Mult0|auto_generated|mac_out2~DATAOUT29  & !\n6|acc[28]~89 )) # (!\n6|acc [29] & ((!\n6|acc[28]~89 ) # (!\n6|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\n6|acc [29]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[28]~89 ),
	.combout(\n6|acc[29]~90_combout ),
	.cout(\n6|acc[29]~91 ));
// synopsys translate_off
defparam \n6|acc[29]~90 .lut_mask = 16'h9617;
defparam \n6|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N27
dffeas \n6|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[29] .is_wysiwyg = "true";
defparam \n6|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \n6|acc[30]~92 (
// Equation(s):
// \n6|acc[30]~92_combout  = ((\n6|acc [30] $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n6|acc[29]~91 )))) # (GND)
// \n6|acc[30]~93  = CARRY((\n6|acc [30] & ((\n6|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n6|acc[29]~91 ))) # (!\n6|acc [30] & (\n6|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n6|acc[29]~91 )))

	.dataa(\n6|acc [30]),
	.datab(\n6|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc[29]~91 ),
	.combout(\n6|acc[30]~92_combout ),
	.cout(\n6|acc[30]~93 ));
// synopsys translate_off
defparam \n6|acc[30]~92 .lut_mask = 16'h698E;
defparam \n6|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N29
dffeas \n6|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[30] .is_wysiwyg = "true";
defparam \n6|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \n6|acc[31]~94 (
// Equation(s):
// \n6|acc[31]~94_combout  = \n6|acc [31] $ (\n6|acc[30]~93  $ (\n6|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n6|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n6|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n6|acc[30]~93 ),
	.combout(\n6|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n6|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n6|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N31
dffeas \n6|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc[31] .is_wysiwyg = "true";
defparam \n6|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
cycloneive_lcell_comb \n6|acc_final[28]~61 (
// Equation(s):
// \n6|acc_final[28]~61_combout  = (\n6|acc [28] & (\n6|acc_final[27]~60  & VCC)) # (!\n6|acc [28] & (!\n6|acc_final[27]~60 ))
// \n6|acc_final[28]~62  = CARRY((!\n6|acc [28] & !\n6|acc_final[27]~60 ))

	.dataa(gnd),
	.datab(\n6|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[27]~60 ),
	.combout(\n6|acc_final[28]~61_combout ),
	.cout(\n6|acc_final[28]~62 ));
// synopsys translate_off
defparam \n6|acc_final[28]~61 .lut_mask = 16'hC303;
defparam \n6|acc_final[28]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \n6|acc_final[29]~63 (
// Equation(s):
// \n6|acc_final[29]~63_combout  = (\n6|acc [29] & ((GND) # (!\n6|acc_final[28]~62 ))) # (!\n6|acc [29] & (\n6|acc_final[28]~62  $ (GND)))
// \n6|acc_final[29]~64  = CARRY((\n6|acc [29]) # (!\n6|acc_final[28]~62 ))

	.dataa(\n6|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[28]~62 ),
	.combout(\n6|acc_final[29]~63_combout ),
	.cout(\n6|acc_final[29]~64 ));
// synopsys translate_off
defparam \n6|acc_final[29]~63 .lut_mask = 16'h5AAF;
defparam \n6|acc_final[29]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
cycloneive_lcell_comb \n6|acc_final[30]~65 (
// Equation(s):
// \n6|acc_final[30]~65_combout  = (\n6|acc [30] & (\n6|acc_final[29]~64  & VCC)) # (!\n6|acc [30] & (!\n6|acc_final[29]~64 ))
// \n6|acc_final[30]~66  = CARRY((!\n6|acc [30] & !\n6|acc_final[29]~64 ))

	.dataa(gnd),
	.datab(\n6|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n6|acc_final[29]~64 ),
	.combout(\n6|acc_final[30]~65_combout ),
	.cout(\n6|acc_final[30]~66 ));
// synopsys translate_off
defparam \n6|acc_final[30]~65 .lut_mask = 16'hC303;
defparam \n6|acc_final[30]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \n6|acc_final[31]~67 (
// Equation(s):
// \n6|acc_final[31]~67_combout  = \n6|acc_final[30]~66  $ (\n6|acc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n6|acc [31]),
	.cin(\n6|acc_final[30]~66 ),
	.combout(\n6|acc_final[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \n6|acc_final[31]~67 .lut_mask = 16'h0FF0;
defparam \n6|acc_final[31]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N23
dffeas \n6|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[31]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[31] .is_wysiwyg = "true";
defparam \n6|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N21
dffeas \n6|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[30]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[30] .is_wysiwyg = "true";
defparam \n6|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N19
dffeas \n6|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[29]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[29] .is_wysiwyg = "true";
defparam \n6|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \n6|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[28] .is_wysiwyg = "true";
defparam \n6|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneive_lcell_comb \n6|LessThan0~2 (
// Equation(s):
// \n6|LessThan0~2_combout  = (\n6|acc_final [30]) # ((\n6|acc_final [29]) # (\n6|acc_final [28]))

	.dataa(\n6|acc_final [30]),
	.datab(gnd),
	.datac(\n6|acc_final [29]),
	.datad(\n6|acc_final [28]),
	.cin(gnd),
	.combout(\n6|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n6|LessThan0~2 .lut_mask = 16'hFFFA;
defparam \n6|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \n6|sigmoid_address[0]~1 (
// Equation(s):
// \n6|sigmoid_address[0]~1_combout  = (!\n6|acc_final [31] & ((\n6|LessThan0~1_combout ) # ((\n6|LessThan0~0_combout ) # (\n6|LessThan0~2_combout ))))

	.dataa(\n6|LessThan0~1_combout ),
	.datab(\n6|LessThan0~0_combout ),
	.datac(\n6|acc_final [31]),
	.datad(\n6|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[0]~1 .lut_mask = 16'h0F0E;
defparam \n6|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \n6|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[9] .is_wysiwyg = "true";
defparam \n6|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneive_lcell_comb \n6|LessThan1~1 (
// Equation(s):
// \n6|LessThan1~1_combout  = (\n6|acc_final [26] & (\n6|acc_final [27] & (\n6|acc_final [24] & \n6|acc_final [25])))

	.dataa(\n6|acc_final [26]),
	.datab(\n6|acc_final [27]),
	.datac(\n6|acc_final [24]),
	.datad(\n6|acc_final [25]),
	.cin(gnd),
	.combout(\n6|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n6|LessThan1~1 .lut_mask = 16'h8000;
defparam \n6|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \n6|LessThan1~0 (
// Equation(s):
// \n6|LessThan1~0_combout  = (\n6|acc_final [23] & (\n6|acc_final [21] & (\n6|acc_final [22] & \n6|acc_final [20])))

	.dataa(\n6|acc_final [23]),
	.datab(\n6|acc_final [21]),
	.datac(\n6|acc_final [22]),
	.datad(\n6|acc_final [20]),
	.cin(gnd),
	.combout(\n6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n6|LessThan1~0 .lut_mask = 16'h8000;
defparam \n6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneive_lcell_comb \n6|LessThan1~2 (
// Equation(s):
// \n6|LessThan1~2_combout  = (\n6|acc_final [30] & (\n6|acc_final [29] & \n6|acc_final [28]))

	.dataa(\n6|acc_final [30]),
	.datab(gnd),
	.datac(\n6|acc_final [29]),
	.datad(\n6|acc_final [28]),
	.cin(gnd),
	.combout(\n6|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n6|LessThan1~2 .lut_mask = 16'hA000;
defparam \n6|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \n6|sigmoid_address[0]~0 (
// Equation(s):
// \n6|sigmoid_address[0]~0_combout  = ((\n6|LessThan1~1_combout  & (\n6|LessThan1~0_combout  & \n6|LessThan1~2_combout ))) # (!\n6|acc_final [31])

	.dataa(\n6|acc_final [31]),
	.datab(\n6|LessThan1~1_combout ),
	.datac(\n6|LessThan1~0_combout ),
	.datad(\n6|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[0]~0 .lut_mask = 16'hD555;
defparam \n6|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneive_lcell_comb \n6|sigmoid_address[0]~2 (
// Equation(s):
// \n6|sigmoid_address[0]~2_combout  = (\n6|acc_final [9] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [9] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n6|acc_final [9]),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[0]~2 .lut_mask = 16'hFA0A;
defparam \n6|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \n6|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[10] .is_wysiwyg = "true";
defparam \n6|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \n6|sigmoid_address[1]~3 (
// Equation(s):
// \n6|sigmoid_address[1]~3_combout  = (\n6|acc_final [10] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [10] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n6|acc_final [10]),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[1]~3 .lut_mask = 16'hFA0A;
defparam \n6|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \n6|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[11] .is_wysiwyg = "true";
defparam \n6|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneive_lcell_comb \n6|sigmoid_address[2]~4 (
// Equation(s):
// \n6|sigmoid_address[2]~4_combout  = (\n6|acc_final [11] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [11] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n6|acc_final [11]),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[2]~4 .lut_mask = 16'hFA0A;
defparam \n6|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \n6|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[12] .is_wysiwyg = "true";
defparam \n6|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneive_lcell_comb \n6|sigmoid_address[3]~5 (
// Equation(s):
// \n6|sigmoid_address[3]~5_combout  = (\n6|acc_final [12] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [12] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n6|acc_final [12]),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[3]~5 .lut_mask = 16'hFA0A;
defparam \n6|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \n6|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[13] .is_wysiwyg = "true";
defparam \n6|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneive_lcell_comb \n6|sigmoid_address[4]~6 (
// Equation(s):
// \n6|sigmoid_address[4]~6_combout  = (\n6|acc_final [13] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [13] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(\n6|acc_final [13]),
	.datac(gnd),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[4]~6 .lut_mask = 16'hEE22;
defparam \n6|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \n6|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[14]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[14] .is_wysiwyg = "true";
defparam \n6|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneive_lcell_comb \n6|sigmoid_address[5]~7 (
// Equation(s):
// \n6|sigmoid_address[5]~7_combout  = (\n6|acc_final [14] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [14] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(\n6|acc_final [14]),
	.datac(gnd),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[5]~7 .lut_mask = 16'hEE22;
defparam \n6|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \n6|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[15] .is_wysiwyg = "true";
defparam \n6|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneive_lcell_comb \n6|sigmoid_address[6]~8 (
// Equation(s):
// \n6|sigmoid_address[6]~8_combout  = (\n6|acc_final [15] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [15] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(\n6|acc_final [15]),
	.datac(gnd),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[6]~8 .lut_mask = 16'hEE22;
defparam \n6|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \n6|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[16]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[16] .is_wysiwyg = "true";
defparam \n6|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneive_lcell_comb \n6|sigmoid_address[7]~9 (
// Equation(s):
// \n6|sigmoid_address[7]~9_combout  = (\n6|acc_final [16] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [16] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(\n6|acc_final [16]),
	.datac(gnd),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[7]~9 .lut_mask = 16'hEE22;
defparam \n6|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \n6|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[17]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[17] .is_wysiwyg = "true";
defparam \n6|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \n6|sigmoid_address[8]~10 (
// Equation(s):
// \n6|sigmoid_address[8]~10_combout  = (\n6|acc_final [17] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [17] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n6|acc_final [17]),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[8]~10 .lut_mask = 16'hFA0A;
defparam \n6|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \n6|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[18]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[18] .is_wysiwyg = "true";
defparam \n6|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneive_lcell_comb \n6|sigmoid_address[9]~11 (
// Equation(s):
// \n6|sigmoid_address[9]~11_combout  = (\n6|acc_final [18] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [18] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(\n6|acc_final [18]),
	.datac(gnd),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[9]~11 .lut_mask = 16'hEE22;
defparam \n6|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \n6|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n6|acc_final[19]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n6|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n6|acc_final[19] .is_wysiwyg = "true";
defparam \n6|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneive_lcell_comb \n6|sigmoid_address[10]~12 (
// Equation(s):
// \n6|sigmoid_address[10]~12_combout  = (\n6|acc_final [19] & ((\n6|sigmoid_address[0]~0_combout ))) # (!\n6|acc_final [19] & (\n6|sigmoid_address[0]~1_combout ))

	.dataa(\n6|sigmoid_address[0]~1_combout ),
	.datab(\n6|acc_final [19]),
	.datac(gnd),
	.datad(\n6|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n6|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n6|sigmoid_address[10]~12 .lut_mask = 16'hEE22;
defparam \n6|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \n6|acc_final[31]~_wirecell (
// Equation(s):
// \n6|acc_final[31]~_wirecell_combout  = !\n6|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n6|acc_final [31]),
	.cin(gnd),
	.combout(\n6|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n6|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n6|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n6|acc_final[31]~_wirecell_combout ,\n6|sigmoid_address[10]~12_combout ,\n6|sigmoid_address[9]~11_combout ,\n6|sigmoid_address[8]~10_combout ,\n6|sigmoid_address[7]~9_combout ,\n6|sigmoid_address[6]~8_combout ,\n6|sigmoid_address[5]~7_combout ,
\n6|sigmoid_address[4]~6_combout ,\n6|sigmoid_address[3]~5_combout ,\n6|sigmoid_address[2]~4_combout ,\n6|sigmoid_address[1]~3_combout ,\n6|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n6|acc_final[31]~_wirecell_combout ,\n6|sigmoid_address[10]~12_combout ,\n6|sigmoid_address[9]~11_combout ,\n6|sigmoid_address[8]~10_combout ,\n6|sigmoid_address[7]~9_combout ,\n6|sigmoid_address[6]~8_combout ,\n6|sigmoid_address[5]~7_combout ,
\n6|sigmoid_address[4]~6_combout ,\n6|sigmoid_address[3]~5_combout ,\n6|sigmoid_address[2]~4_combout ,\n6|sigmoid_address[1]~3_combout ,\n6|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n6|acc_final[31]~_wirecell_combout ,\n6|sigmoid_address[10]~12_combout ,\n6|sigmoid_address[9]~11_combout ,\n6|sigmoid_address[8]~10_combout ,\n6|sigmoid_address[7]~9_combout ,\n6|sigmoid_address[6]~8_combout ,\n6|sigmoid_address[5]~7_combout ,
\n6|sigmoid_address[4]~6_combout ,\n6|sigmoid_address[3]~5_combout ,\n6|sigmoid_address[2]~4_combout ,\n6|sigmoid_address[1]~3_combout ,\n6|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n6|acc_final[31]~_wirecell_combout ,\n6|sigmoid_address[10]~12_combout ,\n6|sigmoid_address[9]~11_combout ,\n6|sigmoid_address[8]~10_combout ,\n6|sigmoid_address[7]~9_combout ,\n6|sigmoid_address[6]~8_combout ,\n6|sigmoid_address[5]~7_combout ,
\n6|sigmoid_address[4]~6_combout ,\n6|sigmoid_address[3]~5_combout ,\n6|sigmoid_address[2]~4_combout ,\n6|sigmoid_address[1]~3_combout ,\n6|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n6|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y26_N0
cycloneive_mac_mult \n7|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron7_weights|altsyncram_component|auto_generated|q_a [15],\neuron7_weights|altsyncram_component|auto_generated|q_a [14],\neuron7_weights|altsyncram_component|auto_generated|q_a [13],\neuron7_weights|altsyncram_component|auto_generated|q_a [12],
\neuron7_weights|altsyncram_component|auto_generated|q_a [11],\neuron7_weights|altsyncram_component|auto_generated|q_a [10],\neuron7_weights|altsyncram_component|auto_generated|q_a [9],\neuron7_weights|altsyncram_component|auto_generated|q_a [8],
\neuron7_weights|altsyncram_component|auto_generated|q_a [7],\neuron7_weights|altsyncram_component|auto_generated|q_a [6],\neuron7_weights|altsyncram_component|auto_generated|q_a [5],\neuron7_weights|altsyncram_component|auto_generated|q_a [4],
\neuron7_weights|altsyncram_component|auto_generated|q_a [3],\neuron7_weights|altsyncram_component|auto_generated|q_a [2],\neuron7_weights|altsyncram_component|auto_generated|q_a [1],\neuron7_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n7|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n7|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n7|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n7|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n7|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n7|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n7|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y26_N2
cycloneive_mac_out \n7|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n7|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n7|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n7|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n7|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n7|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n7|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n7|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n7|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n7|Mult0|auto_generated|mac_mult1~dataout ,\n7|Mult0|auto_generated|mac_mult1~3 ,\n7|Mult0|auto_generated|mac_mult1~2 ,\n7|Mult0|auto_generated|mac_mult1~1 ,\n7|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n7|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n7|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n7|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneive_lcell_comb \n7|acc[0]~32 (
// Equation(s):
// \n7|acc[0]~32_combout  = (\n7|Mult0|auto_generated|mac_out2~dataout  & (\n7|acc [0] $ (VCC))) # (!\n7|Mult0|auto_generated|mac_out2~dataout  & (\n7|acc [0] & VCC))
// \n7|acc[0]~33  = CARRY((\n7|Mult0|auto_generated|mac_out2~dataout  & \n7|acc [0]))

	.dataa(\n7|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n7|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n7|acc[0]~32_combout ),
	.cout(\n7|acc[0]~33 ));
// synopsys translate_off
defparam \n7|acc[0]~32 .lut_mask = 16'h6688;
defparam \n7|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N1
dffeas \n7|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[0] .is_wysiwyg = "true";
defparam \n7|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneive_lcell_comb \n7|acc[1]~34 (
// Equation(s):
// \n7|acc[1]~34_combout  = (\n7|acc [1] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n7|acc[0]~33  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n7|acc[0]~33 )))) # (!\n7|acc [1] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n7|acc[0]~33 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n7|acc[0]~33 ) # (GND)))))
// \n7|acc[1]~35  = CARRY((\n7|acc [1] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n7|acc[0]~33 )) # (!\n7|acc [1] & ((!\n7|acc[0]~33 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n7|acc [1]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[0]~33 ),
	.combout(\n7|acc[1]~34_combout ),
	.cout(\n7|acc[1]~35 ));
// synopsys translate_off
defparam \n7|acc[1]~34 .lut_mask = 16'h9617;
defparam \n7|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N3
dffeas \n7|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[1] .is_wysiwyg = "true";
defparam \n7|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneive_lcell_comb \n7|acc[2]~36 (
// Equation(s):
// \n7|acc[2]~36_combout  = ((\n7|acc [2] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n7|acc[1]~35 )))) # (GND)
// \n7|acc[2]~37  = CARRY((\n7|acc [2] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n7|acc[1]~35 ))) # (!\n7|acc [2] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n7|acc[1]~35 )))

	.dataa(\n7|acc [2]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[1]~35 ),
	.combout(\n7|acc[2]~36_combout ),
	.cout(\n7|acc[2]~37 ));
// synopsys translate_off
defparam \n7|acc[2]~36 .lut_mask = 16'h698E;
defparam \n7|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N5
dffeas \n7|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[2] .is_wysiwyg = "true";
defparam \n7|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneive_lcell_comb \n7|acc[3]~38 (
// Equation(s):
// \n7|acc[3]~38_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n7|acc [3] & (\n7|acc[2]~37  & VCC)) # (!\n7|acc [3] & (!\n7|acc[2]~37 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n7|acc [3] & (!\n7|acc[2]~37 )) # (!\n7|acc [3] & 
// ((\n7|acc[2]~37 ) # (GND)))))
// \n7|acc[3]~39  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n7|acc [3] & !\n7|acc[2]~37 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n7|acc[2]~37 ) # (!\n7|acc [3]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n7|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[2]~37 ),
	.combout(\n7|acc[3]~38_combout ),
	.cout(\n7|acc[3]~39 ));
// synopsys translate_off
defparam \n7|acc[3]~38 .lut_mask = 16'h9617;
defparam \n7|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N7
dffeas \n7|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[3] .is_wysiwyg = "true";
defparam \n7|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneive_lcell_comb \n7|acc[4]~40 (
// Equation(s):
// \n7|acc[4]~40_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n7|acc [4] $ (!\n7|acc[3]~39 )))) # (GND)
// \n7|acc[4]~41  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n7|acc [4]) # (!\n7|acc[3]~39 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n7|acc [4] & !\n7|acc[3]~39 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n7|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[3]~39 ),
	.combout(\n7|acc[4]~40_combout ),
	.cout(\n7|acc[4]~41 ));
// synopsys translate_off
defparam \n7|acc[4]~40 .lut_mask = 16'h698E;
defparam \n7|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N9
dffeas \n7|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[4] .is_wysiwyg = "true";
defparam \n7|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneive_lcell_comb \n7|acc[5]~42 (
// Equation(s):
// \n7|acc[5]~42_combout  = (\n7|acc [5] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n7|acc[4]~41  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n7|acc[4]~41 )))) # (!\n7|acc [5] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n7|acc[4]~41 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n7|acc[4]~41 ) # (GND)))))
// \n7|acc[5]~43  = CARRY((\n7|acc [5] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n7|acc[4]~41 )) # (!\n7|acc [5] & ((!\n7|acc[4]~41 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n7|acc [5]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[4]~41 ),
	.combout(\n7|acc[5]~42_combout ),
	.cout(\n7|acc[5]~43 ));
// synopsys translate_off
defparam \n7|acc[5]~42 .lut_mask = 16'h9617;
defparam \n7|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N11
dffeas \n7|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[5] .is_wysiwyg = "true";
defparam \n7|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneive_lcell_comb \n7|acc[6]~44 (
// Equation(s):
// \n7|acc[6]~44_combout  = ((\n7|acc [6] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n7|acc[5]~43 )))) # (GND)
// \n7|acc[6]~45  = CARRY((\n7|acc [6] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n7|acc[5]~43 ))) # (!\n7|acc [6] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n7|acc[5]~43 )))

	.dataa(\n7|acc [6]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[5]~43 ),
	.combout(\n7|acc[6]~44_combout ),
	.cout(\n7|acc[6]~45 ));
// synopsys translate_off
defparam \n7|acc[6]~44 .lut_mask = 16'h698E;
defparam \n7|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N13
dffeas \n7|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[6] .is_wysiwyg = "true";
defparam \n7|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneive_lcell_comb \n7|acc[7]~46 (
// Equation(s):
// \n7|acc[7]~46_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n7|acc [7] & (\n7|acc[6]~45  & VCC)) # (!\n7|acc [7] & (!\n7|acc[6]~45 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n7|acc [7] & (!\n7|acc[6]~45 )) # (!\n7|acc [7] & 
// ((\n7|acc[6]~45 ) # (GND)))))
// \n7|acc[7]~47  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n7|acc [7] & !\n7|acc[6]~45 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n7|acc[6]~45 ) # (!\n7|acc [7]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n7|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[6]~45 ),
	.combout(\n7|acc[7]~46_combout ),
	.cout(\n7|acc[7]~47 ));
// synopsys translate_off
defparam \n7|acc[7]~46 .lut_mask = 16'h9617;
defparam \n7|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N15
dffeas \n7|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[7] .is_wysiwyg = "true";
defparam \n7|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \n7|acc[8]~48 (
// Equation(s):
// \n7|acc[8]~48_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n7|acc [8] $ (!\n7|acc[7]~47 )))) # (GND)
// \n7|acc[8]~49  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n7|acc [8]) # (!\n7|acc[7]~47 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n7|acc [8] & !\n7|acc[7]~47 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n7|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[7]~47 ),
	.combout(\n7|acc[8]~48_combout ),
	.cout(\n7|acc[8]~49 ));
// synopsys translate_off
defparam \n7|acc[8]~48 .lut_mask = 16'h698E;
defparam \n7|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \n7|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[8] .is_wysiwyg = "true";
defparam \n7|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneive_lcell_comb \n7|acc[9]~50 (
// Equation(s):
// \n7|acc[9]~50_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n7|acc [9] & (\n7|acc[8]~49  & VCC)) # (!\n7|acc [9] & (!\n7|acc[8]~49 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n7|acc [9] & (!\n7|acc[8]~49 )) # (!\n7|acc [9] & 
// ((\n7|acc[8]~49 ) # (GND)))))
// \n7|acc[9]~51  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n7|acc [9] & !\n7|acc[8]~49 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n7|acc[8]~49 ) # (!\n7|acc [9]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n7|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[8]~49 ),
	.combout(\n7|acc[9]~50_combout ),
	.cout(\n7|acc[9]~51 ));
// synopsys translate_off
defparam \n7|acc[9]~50 .lut_mask = 16'h9617;
defparam \n7|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N19
dffeas \n7|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[9] .is_wysiwyg = "true";
defparam \n7|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneive_lcell_comb \n7|acc[10]~52 (
// Equation(s):
// \n7|acc[10]~52_combout  = ((\n7|acc [10] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n7|acc[9]~51 )))) # (GND)
// \n7|acc[10]~53  = CARRY((\n7|acc [10] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n7|acc[9]~51 ))) # (!\n7|acc [10] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n7|acc[9]~51 )))

	.dataa(\n7|acc [10]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[9]~51 ),
	.combout(\n7|acc[10]~52_combout ),
	.cout(\n7|acc[10]~53 ));
// synopsys translate_off
defparam \n7|acc[10]~52 .lut_mask = 16'h698E;
defparam \n7|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N21
dffeas \n7|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[10] .is_wysiwyg = "true";
defparam \n7|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneive_lcell_comb \n7|acc[11]~54 (
// Equation(s):
// \n7|acc[11]~54_combout  = (\n7|acc [11] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n7|acc[10]~53  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n7|acc[10]~53 )))) # (!\n7|acc [11] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n7|acc[10]~53 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n7|acc[10]~53 ) # (GND)))))
// \n7|acc[11]~55  = CARRY((\n7|acc [11] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n7|acc[10]~53 )) # (!\n7|acc [11] & ((!\n7|acc[10]~53 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n7|acc [11]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[10]~53 ),
	.combout(\n7|acc[11]~54_combout ),
	.cout(\n7|acc[11]~55 ));
// synopsys translate_off
defparam \n7|acc[11]~54 .lut_mask = 16'h9617;
defparam \n7|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N23
dffeas \n7|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[11] .is_wysiwyg = "true";
defparam \n7|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneive_lcell_comb \n7|acc[12]~56 (
// Equation(s):
// \n7|acc[12]~56_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n7|acc [12] $ (!\n7|acc[11]~55 )))) # (GND)
// \n7|acc[12]~57  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n7|acc [12]) # (!\n7|acc[11]~55 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n7|acc [12] & !\n7|acc[11]~55 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n7|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[11]~55 ),
	.combout(\n7|acc[12]~56_combout ),
	.cout(\n7|acc[12]~57 ));
// synopsys translate_off
defparam \n7|acc[12]~56 .lut_mask = 16'h698E;
defparam \n7|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N25
dffeas \n7|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[12] .is_wysiwyg = "true";
defparam \n7|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneive_lcell_comb \n7|acc[13]~58 (
// Equation(s):
// \n7|acc[13]~58_combout  = (\n7|acc [13] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT13  & (\n7|acc[12]~57  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n7|acc[12]~57 )))) # (!\n7|acc [13] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT13  
// & (!\n7|acc[12]~57 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n7|acc[12]~57 ) # (GND)))))
// \n7|acc[13]~59  = CARRY((\n7|acc [13] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT13  & !\n7|acc[12]~57 )) # (!\n7|acc [13] & ((!\n7|acc[12]~57 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\n7|acc [13]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[12]~57 ),
	.combout(\n7|acc[13]~58_combout ),
	.cout(\n7|acc[13]~59 ));
// synopsys translate_off
defparam \n7|acc[13]~58 .lut_mask = 16'h9617;
defparam \n7|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N27
dffeas \n7|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[13] .is_wysiwyg = "true";
defparam \n7|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneive_lcell_comb \n7|acc[14]~60 (
// Equation(s):
// \n7|acc[14]~60_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\n7|acc [14] $ (!\n7|acc[13]~59 )))) # (GND)
// \n7|acc[14]~61  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\n7|acc [14]) # (!\n7|acc[13]~59 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT14  & (\n7|acc [14] & !\n7|acc[13]~59 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\n7|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[13]~59 ),
	.combout(\n7|acc[14]~60_combout ),
	.cout(\n7|acc[14]~61 ));
// synopsys translate_off
defparam \n7|acc[14]~60 .lut_mask = 16'h698E;
defparam \n7|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \n7|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[14] .is_wysiwyg = "true";
defparam \n7|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneive_lcell_comb \n7|acc[15]~62 (
// Equation(s):
// \n7|acc[15]~62_combout  = (\n7|acc [15] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n7|acc[14]~61  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n7|acc[14]~61 )))) # (!\n7|acc [15] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n7|acc[14]~61 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n7|acc[14]~61 ) # (GND)))))
// \n7|acc[15]~63  = CARRY((\n7|acc [15] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n7|acc[14]~61 )) # (!\n7|acc [15] & ((!\n7|acc[14]~61 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n7|acc [15]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[14]~61 ),
	.combout(\n7|acc[15]~62_combout ),
	.cout(\n7|acc[15]~63 ));
// synopsys translate_off
defparam \n7|acc[15]~62 .lut_mask = 16'h9617;
defparam \n7|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y26_N31
dffeas \n7|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[15] .is_wysiwyg = "true";
defparam \n7|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \n7|acc[16]~64 (
// Equation(s):
// \n7|acc[16]~64_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n7|acc [16] $ (!\n7|acc[15]~63 )))) # (GND)
// \n7|acc[16]~65  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n7|acc [16]) # (!\n7|acc[15]~63 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n7|acc [16] & !\n7|acc[15]~63 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n7|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[15]~63 ),
	.combout(\n7|acc[16]~64_combout ),
	.cout(\n7|acc[16]~65 ));
// synopsys translate_off
defparam \n7|acc[16]~64 .lut_mask = 16'h698E;
defparam \n7|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \n7|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[16] .is_wysiwyg = "true";
defparam \n7|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \n7|acc[17]~66 (
// Equation(s):
// \n7|acc[17]~66_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n7|acc [17] & (\n7|acc[16]~65  & VCC)) # (!\n7|acc [17] & (!\n7|acc[16]~65 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n7|acc [17] & (!\n7|acc[16]~65 )) # 
// (!\n7|acc [17] & ((\n7|acc[16]~65 ) # (GND)))))
// \n7|acc[17]~67  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n7|acc [17] & !\n7|acc[16]~65 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n7|acc[16]~65 ) # (!\n7|acc [17]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n7|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[16]~65 ),
	.combout(\n7|acc[17]~66_combout ),
	.cout(\n7|acc[17]~67 ));
// synopsys translate_off
defparam \n7|acc[17]~66 .lut_mask = 16'h9617;
defparam \n7|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \n7|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[17] .is_wysiwyg = "true";
defparam \n7|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \n7|acc[18]~68 (
// Equation(s):
// \n7|acc[18]~68_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n7|acc [18] $ (!\n7|acc[17]~67 )))) # (GND)
// \n7|acc[18]~69  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n7|acc [18]) # (!\n7|acc[17]~67 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n7|acc [18] & !\n7|acc[17]~67 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n7|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[17]~67 ),
	.combout(\n7|acc[18]~68_combout ),
	.cout(\n7|acc[18]~69 ));
// synopsys translate_off
defparam \n7|acc[18]~68 .lut_mask = 16'h698E;
defparam \n7|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \n7|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[18] .is_wysiwyg = "true";
defparam \n7|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \n7|acc[19]~70 (
// Equation(s):
// \n7|acc[19]~70_combout  = (\n7|acc [19] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n7|acc[18]~69  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n7|acc[18]~69 )))) # (!\n7|acc [19] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n7|acc[18]~69 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n7|acc[18]~69 ) # (GND)))))
// \n7|acc[19]~71  = CARRY((\n7|acc [19] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n7|acc[18]~69 )) # (!\n7|acc [19] & ((!\n7|acc[18]~69 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n7|acc [19]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[18]~69 ),
	.combout(\n7|acc[19]~70_combout ),
	.cout(\n7|acc[19]~71 ));
// synopsys translate_off
defparam \n7|acc[19]~70 .lut_mask = 16'h9617;
defparam \n7|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N7
dffeas \n7|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[19] .is_wysiwyg = "true";
defparam \n7|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \n7|acc[20]~72 (
// Equation(s):
// \n7|acc[20]~72_combout  = ((\n7|acc [20] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n7|acc[19]~71 )))) # (GND)
// \n7|acc[20]~73  = CARRY((\n7|acc [20] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n7|acc[19]~71 ))) # (!\n7|acc [20] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n7|acc[19]~71 )))

	.dataa(\n7|acc [20]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[19]~71 ),
	.combout(\n7|acc[20]~72_combout ),
	.cout(\n7|acc[20]~73 ));
// synopsys translate_off
defparam \n7|acc[20]~72 .lut_mask = 16'h698E;
defparam \n7|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \n7|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[20] .is_wysiwyg = "true";
defparam \n7|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \n7|acc[21]~74 (
// Equation(s):
// \n7|acc[21]~74_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n7|acc [21] & (\n7|acc[20]~73  & VCC)) # (!\n7|acc [21] & (!\n7|acc[20]~73 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n7|acc [21] & (!\n7|acc[20]~73 )) # 
// (!\n7|acc [21] & ((\n7|acc[20]~73 ) # (GND)))))
// \n7|acc[21]~75  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n7|acc [21] & !\n7|acc[20]~73 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\n7|acc[20]~73 ) # (!\n7|acc [21]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\n7|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[20]~73 ),
	.combout(\n7|acc[21]~74_combout ),
	.cout(\n7|acc[21]~75 ));
// synopsys translate_off
defparam \n7|acc[21]~74 .lut_mask = 16'h9617;
defparam \n7|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \n7|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[21] .is_wysiwyg = "true";
defparam \n7|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \n7|acc[22]~76 (
// Equation(s):
// \n7|acc[22]~76_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n7|acc [22] $ (!\n7|acc[21]~75 )))) # (GND)
// \n7|acc[22]~77  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n7|acc [22]) # (!\n7|acc[21]~75 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n7|acc [22] & !\n7|acc[21]~75 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n7|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[21]~75 ),
	.combout(\n7|acc[22]~76_combout ),
	.cout(\n7|acc[22]~77 ));
// synopsys translate_off
defparam \n7|acc[22]~76 .lut_mask = 16'h698E;
defparam \n7|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \n7|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[22] .is_wysiwyg = "true";
defparam \n7|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \n7|acc[23]~78 (
// Equation(s):
// \n7|acc[23]~78_combout  = (\n7|acc [23] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n7|acc[22]~77  & VCC)) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n7|acc[22]~77 )))) # (!\n7|acc [23] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n7|acc[22]~77 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n7|acc[22]~77 ) # (GND)))))
// \n7|acc[23]~79  = CARRY((\n7|acc [23] & (!\n7|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n7|acc[22]~77 )) # (!\n7|acc [23] & ((!\n7|acc[22]~77 ) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n7|acc [23]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[22]~77 ),
	.combout(\n7|acc[23]~78_combout ),
	.cout(\n7|acc[23]~79 ));
// synopsys translate_off
defparam \n7|acc[23]~78 .lut_mask = 16'h9617;
defparam \n7|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \n7|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[23] .is_wysiwyg = "true";
defparam \n7|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \n7|acc[24]~80 (
// Equation(s):
// \n7|acc[24]~80_combout  = ((\n7|acc [24] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n7|acc[23]~79 )))) # (GND)
// \n7|acc[24]~81  = CARRY((\n7|acc [24] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n7|acc[23]~79 ))) # (!\n7|acc [24] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n7|acc[23]~79 )))

	.dataa(\n7|acc [24]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[23]~79 ),
	.combout(\n7|acc[24]~80_combout ),
	.cout(\n7|acc[24]~81 ));
// synopsys translate_off
defparam \n7|acc[24]~80 .lut_mask = 16'h698E;
defparam \n7|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \n7|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[24] .is_wysiwyg = "true";
defparam \n7|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \n7|acc[25]~82 (
// Equation(s):
// \n7|acc[25]~82_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n7|acc [25] & (\n7|acc[24]~81  & VCC)) # (!\n7|acc [25] & (!\n7|acc[24]~81 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n7|acc [25] & (!\n7|acc[24]~81 )) # 
// (!\n7|acc [25] & ((\n7|acc[24]~81 ) # (GND)))))
// \n7|acc[25]~83  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n7|acc [25] & !\n7|acc[24]~81 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n7|acc[24]~81 ) # (!\n7|acc [25]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n7|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[24]~81 ),
	.combout(\n7|acc[25]~82_combout ),
	.cout(\n7|acc[25]~83 ));
// synopsys translate_off
defparam \n7|acc[25]~82 .lut_mask = 16'h9617;
defparam \n7|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \n7|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[25] .is_wysiwyg = "true";
defparam \n7|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \n7|acc[26]~84 (
// Equation(s):
// \n7|acc[26]~84_combout  = ((\n7|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n7|acc [26] $ (!\n7|acc[25]~83 )))) # (GND)
// \n7|acc[26]~85  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n7|acc [26]) # (!\n7|acc[25]~83 ))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n7|acc [26] & !\n7|acc[25]~83 )))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n7|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[25]~83 ),
	.combout(\n7|acc[26]~84_combout ),
	.cout(\n7|acc[26]~85 ));
// synopsys translate_off
defparam \n7|acc[26]~84 .lut_mask = 16'h698E;
defparam \n7|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \n7|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[26] .is_wysiwyg = "true";
defparam \n7|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \n7|acc_final[9]~23 (
// Equation(s):
// \n7|acc_final[9]~23_combout  = (\n7|acc [8] & (\n7|acc [9] $ (VCC))) # (!\n7|acc [8] & (\n7|acc [9] & VCC))
// \n7|acc_final[9]~24  = CARRY((\n7|acc [8] & \n7|acc [9]))

	.dataa(\n7|acc [8]),
	.datab(\n7|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n7|acc_final[9]~23_combout ),
	.cout(\n7|acc_final[9]~24 ));
// synopsys translate_off
defparam \n7|acc_final[9]~23 .lut_mask = 16'h6688;
defparam \n7|acc_final[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \n7|acc_final[10]~25 (
// Equation(s):
// \n7|acc_final[10]~25_combout  = (\n7|acc [10] & (!\n7|acc_final[9]~24 )) # (!\n7|acc [10] & ((\n7|acc_final[9]~24 ) # (GND)))
// \n7|acc_final[10]~26  = CARRY((!\n7|acc_final[9]~24 ) # (!\n7|acc [10]))

	.dataa(\n7|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[9]~24 ),
	.combout(\n7|acc_final[10]~25_combout ),
	.cout(\n7|acc_final[10]~26 ));
// synopsys translate_off
defparam \n7|acc_final[10]~25 .lut_mask = 16'h5A5F;
defparam \n7|acc_final[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \n7|acc_final[11]~27 (
// Equation(s):
// \n7|acc_final[11]~27_combout  = (\n7|acc [11] & ((GND) # (!\n7|acc_final[10]~26 ))) # (!\n7|acc [11] & (\n7|acc_final[10]~26  $ (GND)))
// \n7|acc_final[11]~28  = CARRY((\n7|acc [11]) # (!\n7|acc_final[10]~26 ))

	.dataa(gnd),
	.datab(\n7|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[10]~26 ),
	.combout(\n7|acc_final[11]~27_combout ),
	.cout(\n7|acc_final[11]~28 ));
// synopsys translate_off
defparam \n7|acc_final[11]~27 .lut_mask = 16'h3CCF;
defparam \n7|acc_final[11]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \n7|acc_final[12]~29 (
// Equation(s):
// \n7|acc_final[12]~29_combout  = (\n7|acc [12] & (\n7|acc_final[11]~28  & VCC)) # (!\n7|acc [12] & (!\n7|acc_final[11]~28 ))
// \n7|acc_final[12]~30  = CARRY((!\n7|acc [12] & !\n7|acc_final[11]~28 ))

	.dataa(gnd),
	.datab(\n7|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[11]~28 ),
	.combout(\n7|acc_final[12]~29_combout ),
	.cout(\n7|acc_final[12]~30 ));
// synopsys translate_off
defparam \n7|acc_final[12]~29 .lut_mask = 16'hC303;
defparam \n7|acc_final[12]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \n7|acc_final[13]~31 (
// Equation(s):
// \n7|acc_final[13]~31_combout  = (\n7|acc [13] & (\n7|acc_final[12]~30  $ (GND))) # (!\n7|acc [13] & (!\n7|acc_final[12]~30  & VCC))
// \n7|acc_final[13]~32  = CARRY((\n7|acc [13] & !\n7|acc_final[12]~30 ))

	.dataa(\n7|acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[12]~30 ),
	.combout(\n7|acc_final[13]~31_combout ),
	.cout(\n7|acc_final[13]~32 ));
// synopsys translate_off
defparam \n7|acc_final[13]~31 .lut_mask = 16'hA50A;
defparam \n7|acc_final[13]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \n7|acc_final[14]~33 (
// Equation(s):
// \n7|acc_final[14]~33_combout  = (\n7|acc [14] & (!\n7|acc_final[13]~32 )) # (!\n7|acc [14] & ((\n7|acc_final[13]~32 ) # (GND)))
// \n7|acc_final[14]~34  = CARRY((!\n7|acc_final[13]~32 ) # (!\n7|acc [14]))

	.dataa(gnd),
	.datab(\n7|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[13]~32 ),
	.combout(\n7|acc_final[14]~33_combout ),
	.cout(\n7|acc_final[14]~34 ));
// synopsys translate_off
defparam \n7|acc_final[14]~33 .lut_mask = 16'h3C3F;
defparam \n7|acc_final[14]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \n7|acc_final[15]~35 (
// Equation(s):
// \n7|acc_final[15]~35_combout  = (\n7|acc [15] & (\n7|acc_final[14]~34  $ (GND))) # (!\n7|acc [15] & (!\n7|acc_final[14]~34  & VCC))
// \n7|acc_final[15]~36  = CARRY((\n7|acc [15] & !\n7|acc_final[14]~34 ))

	.dataa(gnd),
	.datab(\n7|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[14]~34 ),
	.combout(\n7|acc_final[15]~35_combout ),
	.cout(\n7|acc_final[15]~36 ));
// synopsys translate_off
defparam \n7|acc_final[15]~35 .lut_mask = 16'hC30C;
defparam \n7|acc_final[15]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \n7|acc_final[16]~37 (
// Equation(s):
// \n7|acc_final[16]~37_combout  = (\n7|acc [16] & (\n7|acc_final[15]~36  & VCC)) # (!\n7|acc [16] & (!\n7|acc_final[15]~36 ))
// \n7|acc_final[16]~38  = CARRY((!\n7|acc [16] & !\n7|acc_final[15]~36 ))

	.dataa(gnd),
	.datab(\n7|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[15]~36 ),
	.combout(\n7|acc_final[16]~37_combout ),
	.cout(\n7|acc_final[16]~38 ));
// synopsys translate_off
defparam \n7|acc_final[16]~37 .lut_mask = 16'hC303;
defparam \n7|acc_final[16]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \n7|acc_final[17]~39 (
// Equation(s):
// \n7|acc_final[17]~39_combout  = (\n7|acc [17] & (\n7|acc_final[16]~38  $ (GND))) # (!\n7|acc [17] & (!\n7|acc_final[16]~38  & VCC))
// \n7|acc_final[17]~40  = CARRY((\n7|acc [17] & !\n7|acc_final[16]~38 ))

	.dataa(\n7|acc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[16]~38 ),
	.combout(\n7|acc_final[17]~39_combout ),
	.cout(\n7|acc_final[17]~40 ));
// synopsys translate_off
defparam \n7|acc_final[17]~39 .lut_mask = 16'hA50A;
defparam \n7|acc_final[17]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \n7|acc_final[18]~41 (
// Equation(s):
// \n7|acc_final[18]~41_combout  = (\n7|acc [18] & (!\n7|acc_final[17]~40 )) # (!\n7|acc [18] & ((\n7|acc_final[17]~40 ) # (GND)))
// \n7|acc_final[18]~42  = CARRY((!\n7|acc_final[17]~40 ) # (!\n7|acc [18]))

	.dataa(\n7|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[17]~40 ),
	.combout(\n7|acc_final[18]~41_combout ),
	.cout(\n7|acc_final[18]~42 ));
// synopsys translate_off
defparam \n7|acc_final[18]~41 .lut_mask = 16'h5A5F;
defparam \n7|acc_final[18]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \n7|acc_final[19]~43 (
// Equation(s):
// \n7|acc_final[19]~43_combout  = (\n7|acc [19] & (\n7|acc_final[18]~42  $ (GND))) # (!\n7|acc [19] & (!\n7|acc_final[18]~42  & VCC))
// \n7|acc_final[19]~44  = CARRY((\n7|acc [19] & !\n7|acc_final[18]~42 ))

	.dataa(gnd),
	.datab(\n7|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[18]~42 ),
	.combout(\n7|acc_final[19]~43_combout ),
	.cout(\n7|acc_final[19]~44 ));
// synopsys translate_off
defparam \n7|acc_final[19]~43 .lut_mask = 16'hC30C;
defparam \n7|acc_final[19]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneive_lcell_comb \n7|acc_final[20]~45 (
// Equation(s):
// \n7|acc_final[20]~45_combout  = (\n7|acc [20] & (!\n7|acc_final[19]~44 )) # (!\n7|acc [20] & ((\n7|acc_final[19]~44 ) # (GND)))
// \n7|acc_final[20]~46  = CARRY((!\n7|acc_final[19]~44 ) # (!\n7|acc [20]))

	.dataa(gnd),
	.datab(\n7|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[19]~44 ),
	.combout(\n7|acc_final[20]~45_combout ),
	.cout(\n7|acc_final[20]~46 ));
// synopsys translate_off
defparam \n7|acc_final[20]~45 .lut_mask = 16'h3C3F;
defparam \n7|acc_final[20]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneive_lcell_comb \n7|acc_final[21]~47 (
// Equation(s):
// \n7|acc_final[21]~47_combout  = (\n7|acc [21] & (\n7|acc_final[20]~46  $ (GND))) # (!\n7|acc [21] & (!\n7|acc_final[20]~46  & VCC))
// \n7|acc_final[21]~48  = CARRY((\n7|acc [21] & !\n7|acc_final[20]~46 ))

	.dataa(gnd),
	.datab(\n7|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[20]~46 ),
	.combout(\n7|acc_final[21]~47_combout ),
	.cout(\n7|acc_final[21]~48 ));
// synopsys translate_off
defparam \n7|acc_final[21]~47 .lut_mask = 16'hC30C;
defparam \n7|acc_final[21]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneive_lcell_comb \n7|acc_final[22]~49 (
// Equation(s):
// \n7|acc_final[22]~49_combout  = (\n7|acc [22] & (!\n7|acc_final[21]~48 )) # (!\n7|acc [22] & ((\n7|acc_final[21]~48 ) # (GND)))
// \n7|acc_final[22]~50  = CARRY((!\n7|acc_final[21]~48 ) # (!\n7|acc [22]))

	.dataa(gnd),
	.datab(\n7|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[21]~48 ),
	.combout(\n7|acc_final[22]~49_combout ),
	.cout(\n7|acc_final[22]~50 ));
// synopsys translate_off
defparam \n7|acc_final[22]~49 .lut_mask = 16'h3C3F;
defparam \n7|acc_final[22]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneive_lcell_comb \n7|acc_final[23]~51 (
// Equation(s):
// \n7|acc_final[23]~51_combout  = (\n7|acc [23] & (\n7|acc_final[22]~50  $ (GND))) # (!\n7|acc [23] & (!\n7|acc_final[22]~50  & VCC))
// \n7|acc_final[23]~52  = CARRY((\n7|acc [23] & !\n7|acc_final[22]~50 ))

	.dataa(gnd),
	.datab(\n7|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[22]~50 ),
	.combout(\n7|acc_final[23]~51_combout ),
	.cout(\n7|acc_final[23]~52 ));
// synopsys translate_off
defparam \n7|acc_final[23]~51 .lut_mask = 16'hC30C;
defparam \n7|acc_final[23]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneive_lcell_comb \n7|acc_final[24]~53 (
// Equation(s):
// \n7|acc_final[24]~53_combout  = (\n7|acc [24] & (!\n7|acc_final[23]~52 )) # (!\n7|acc [24] & ((\n7|acc_final[23]~52 ) # (GND)))
// \n7|acc_final[24]~54  = CARRY((!\n7|acc_final[23]~52 ) # (!\n7|acc [24]))

	.dataa(gnd),
	.datab(\n7|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[23]~52 ),
	.combout(\n7|acc_final[24]~53_combout ),
	.cout(\n7|acc_final[24]~54 ));
// synopsys translate_off
defparam \n7|acc_final[24]~53 .lut_mask = 16'h3C3F;
defparam \n7|acc_final[24]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneive_lcell_comb \n7|acc_final[25]~55 (
// Equation(s):
// \n7|acc_final[25]~55_combout  = (\n7|acc [25] & (\n7|acc_final[24]~54  $ (GND))) # (!\n7|acc [25] & (!\n7|acc_final[24]~54  & VCC))
// \n7|acc_final[25]~56  = CARRY((\n7|acc [25] & !\n7|acc_final[24]~54 ))

	.dataa(gnd),
	.datab(\n7|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[24]~54 ),
	.combout(\n7|acc_final[25]~55_combout ),
	.cout(\n7|acc_final[25]~56 ));
// synopsys translate_off
defparam \n7|acc_final[25]~55 .lut_mask = 16'hC30C;
defparam \n7|acc_final[25]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneive_lcell_comb \n7|acc_final[26]~57 (
// Equation(s):
// \n7|acc_final[26]~57_combout  = (\n7|acc [26] & (!\n7|acc_final[25]~56 )) # (!\n7|acc [26] & ((\n7|acc_final[25]~56 ) # (GND)))
// \n7|acc_final[26]~58  = CARRY((!\n7|acc_final[25]~56 ) # (!\n7|acc [26]))

	.dataa(\n7|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[25]~56 ),
	.combout(\n7|acc_final[26]~57_combout ),
	.cout(\n7|acc_final[26]~58 ));
// synopsys translate_off
defparam \n7|acc_final[26]~57 .lut_mask = 16'h5A5F;
defparam \n7|acc_final[26]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N13
dffeas \n7|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[26]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[26] .is_wysiwyg = "true";
defparam \n7|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \n7|acc[27]~86 (
// Equation(s):
// \n7|acc[27]~86_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n7|acc [27] & (\n7|acc[26]~85  & VCC)) # (!\n7|acc [27] & (!\n7|acc[26]~85 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n7|acc [27] & (!\n7|acc[26]~85 )) # 
// (!\n7|acc [27] & ((\n7|acc[26]~85 ) # (GND)))))
// \n7|acc[27]~87  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n7|acc [27] & !\n7|acc[26]~85 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n7|acc[26]~85 ) # (!\n7|acc [27]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n7|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[26]~85 ),
	.combout(\n7|acc[27]~86_combout ),
	.cout(\n7|acc[27]~87 ));
// synopsys translate_off
defparam \n7|acc[27]~86 .lut_mask = 16'h9617;
defparam \n7|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \n7|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[27] .is_wysiwyg = "true";
defparam \n7|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneive_lcell_comb \n7|acc_final[27]~59 (
// Equation(s):
// \n7|acc_final[27]~59_combout  = (\n7|acc [27] & (\n7|acc_final[26]~58  $ (GND))) # (!\n7|acc [27] & (!\n7|acc_final[26]~58  & VCC))
// \n7|acc_final[27]~60  = CARRY((\n7|acc [27] & !\n7|acc_final[26]~58 ))

	.dataa(gnd),
	.datab(\n7|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[26]~58 ),
	.combout(\n7|acc_final[27]~59_combout ),
	.cout(\n7|acc_final[27]~60 ));
// synopsys translate_off
defparam \n7|acc_final[27]~59 .lut_mask = 16'hC30C;
defparam \n7|acc_final[27]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N15
dffeas \n7|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[27]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[27] .is_wysiwyg = "true";
defparam \n7|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N9
dffeas \n7|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[24]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[24] .is_wysiwyg = "true";
defparam \n7|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \n7|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[25]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[25] .is_wysiwyg = "true";
defparam \n7|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneive_lcell_comb \n7|LessThan0~1 (
// Equation(s):
// \n7|LessThan0~1_combout  = (\n7|acc_final [26]) # ((\n7|acc_final [27]) # ((\n7|acc_final [24]) # (\n7|acc_final [25])))

	.dataa(\n7|acc_final [26]),
	.datab(\n7|acc_final [27]),
	.datac(\n7|acc_final [24]),
	.datad(\n7|acc_final [25]),
	.cin(gnd),
	.combout(\n7|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n7|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n7|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \n7|acc[28]~88 (
// Equation(s):
// \n7|acc[28]~88_combout  = ((\n7|acc [28] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n7|acc[27]~87 )))) # (GND)
// \n7|acc[28]~89  = CARRY((\n7|acc [28] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n7|acc[27]~87 ))) # (!\n7|acc [28] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n7|acc[27]~87 )))

	.dataa(\n7|acc [28]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[27]~87 ),
	.combout(\n7|acc[28]~88_combout ),
	.cout(\n7|acc[28]~89 ));
// synopsys translate_off
defparam \n7|acc[28]~88 .lut_mask = 16'h698E;
defparam \n7|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \n7|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[28] .is_wysiwyg = "true";
defparam \n7|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \n7|acc[29]~90 (
// Equation(s):
// \n7|acc[29]~90_combout  = (\n7|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n7|acc [29] & (\n7|acc[28]~89  & VCC)) # (!\n7|acc [29] & (!\n7|acc[28]~89 )))) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n7|acc [29] & (!\n7|acc[28]~89 )) # 
// (!\n7|acc [29] & ((\n7|acc[28]~89 ) # (GND)))))
// \n7|acc[29]~91  = CARRY((\n7|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n7|acc [29] & !\n7|acc[28]~89 )) # (!\n7|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n7|acc[28]~89 ) # (!\n7|acc [29]))))

	.dataa(\n7|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n7|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[28]~89 ),
	.combout(\n7|acc[29]~90_combout ),
	.cout(\n7|acc[29]~91 ));
// synopsys translate_off
defparam \n7|acc[29]~90 .lut_mask = 16'h9617;
defparam \n7|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \n7|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[29] .is_wysiwyg = "true";
defparam \n7|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \n7|acc[30]~92 (
// Equation(s):
// \n7|acc[30]~92_combout  = ((\n7|acc [30] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n7|acc[29]~91 )))) # (GND)
// \n7|acc[30]~93  = CARRY((\n7|acc [30] & ((\n7|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n7|acc[29]~91 ))) # (!\n7|acc [30] & (\n7|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n7|acc[29]~91 )))

	.dataa(\n7|acc [30]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc[29]~91 ),
	.combout(\n7|acc[30]~92_combout ),
	.cout(\n7|acc[30]~93 ));
// synopsys translate_off
defparam \n7|acc[30]~92 .lut_mask = 16'h698E;
defparam \n7|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \n7|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[30] .is_wysiwyg = "true";
defparam \n7|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \n7|acc[31]~94 (
// Equation(s):
// \n7|acc[31]~94_combout  = \n7|acc [31] $ (\n7|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\n7|acc[30]~93 ))

	.dataa(\n7|acc [31]),
	.datab(\n7|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\n7|acc[30]~93 ),
	.combout(\n7|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n7|acc[31]~94 .lut_mask = 16'h9696;
defparam \n7|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \n7|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc[31] .is_wysiwyg = "true";
defparam \n7|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneive_lcell_comb \n7|acc_final[28]~61 (
// Equation(s):
// \n7|acc_final[28]~61_combout  = (\n7|acc [28] & (!\n7|acc_final[27]~60 )) # (!\n7|acc [28] & ((\n7|acc_final[27]~60 ) # (GND)))
// \n7|acc_final[28]~62  = CARRY((!\n7|acc_final[27]~60 ) # (!\n7|acc [28]))

	.dataa(gnd),
	.datab(\n7|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[27]~60 ),
	.combout(\n7|acc_final[28]~61_combout ),
	.cout(\n7|acc_final[28]~62 ));
// synopsys translate_off
defparam \n7|acc_final[28]~61 .lut_mask = 16'h3C3F;
defparam \n7|acc_final[28]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneive_lcell_comb \n7|acc_final[29]~63 (
// Equation(s):
// \n7|acc_final[29]~63_combout  = (\n7|acc [29] & (\n7|acc_final[28]~62  $ (GND))) # (!\n7|acc [29] & (!\n7|acc_final[28]~62  & VCC))
// \n7|acc_final[29]~64  = CARRY((\n7|acc [29] & !\n7|acc_final[28]~62 ))

	.dataa(gnd),
	.datab(\n7|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[28]~62 ),
	.combout(\n7|acc_final[29]~63_combout ),
	.cout(\n7|acc_final[29]~64 ));
// synopsys translate_off
defparam \n7|acc_final[29]~63 .lut_mask = 16'hC30C;
defparam \n7|acc_final[29]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneive_lcell_comb \n7|acc_final[30]~65 (
// Equation(s):
// \n7|acc_final[30]~65_combout  = (\n7|acc [30] & (!\n7|acc_final[29]~64 )) # (!\n7|acc [30] & ((\n7|acc_final[29]~64 ) # (GND)))
// \n7|acc_final[30]~66  = CARRY((!\n7|acc_final[29]~64 ) # (!\n7|acc [30]))

	.dataa(gnd),
	.datab(\n7|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n7|acc_final[29]~64 ),
	.combout(\n7|acc_final[30]~65_combout ),
	.cout(\n7|acc_final[30]~66 ));
// synopsys translate_off
defparam \n7|acc_final[30]~65 .lut_mask = 16'h3C3F;
defparam \n7|acc_final[30]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneive_lcell_comb \n7|acc_final[31]~67 (
// Equation(s):
// \n7|acc_final[31]~67_combout  = \n7|acc [31] $ (!\n7|acc_final[30]~66 )

	.dataa(\n7|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n7|acc_final[30]~66 ),
	.combout(\n7|acc_final[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \n7|acc_final[31]~67 .lut_mask = 16'hA5A5;
defparam \n7|acc_final[31]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \n7|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[31]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[31] .is_wysiwyg = "true";
defparam \n7|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N19
dffeas \n7|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[29]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[29] .is_wysiwyg = "true";
defparam \n7|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \n7|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[30]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[30] .is_wysiwyg = "true";
defparam \n7|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \n7|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[28] .is_wysiwyg = "true";
defparam \n7|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \n7|LessThan0~2 (
// Equation(s):
// \n7|LessThan0~2_combout  = (\n7|acc_final [29]) # ((\n7|acc_final [30]) # (\n7|acc_final [28]))

	.dataa(gnd),
	.datab(\n7|acc_final [29]),
	.datac(\n7|acc_final [30]),
	.datad(\n7|acc_final [28]),
	.cin(gnd),
	.combout(\n7|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n7|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \n7|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N7
dffeas \n7|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[23]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[23] .is_wysiwyg = "true";
defparam \n7|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N3
dffeas \n7|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[21]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[21] .is_wysiwyg = "true";
defparam \n7|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N5
dffeas \n7|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[22]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[22] .is_wysiwyg = "true";
defparam \n7|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \n7|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[20]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[20] .is_wysiwyg = "true";
defparam \n7|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneive_lcell_comb \n7|LessThan0~0 (
// Equation(s):
// \n7|LessThan0~0_combout  = (\n7|acc_final [23]) # ((\n7|acc_final [21]) # ((\n7|acc_final [22]) # (\n7|acc_final [20])))

	.dataa(\n7|acc_final [23]),
	.datab(\n7|acc_final [21]),
	.datac(\n7|acc_final [22]),
	.datad(\n7|acc_final [20]),
	.cin(gnd),
	.combout(\n7|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n7|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n7|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \n7|sigmoid_address[0]~1 (
// Equation(s):
// \n7|sigmoid_address[0]~1_combout  = (!\n7|acc_final [31] & ((\n7|LessThan0~1_combout ) # ((\n7|LessThan0~2_combout ) # (\n7|LessThan0~0_combout ))))

	.dataa(\n7|LessThan0~1_combout ),
	.datab(\n7|acc_final [31]),
	.datac(\n7|LessThan0~2_combout ),
	.datad(\n7|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\n7|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[0]~1 .lut_mask = 16'h3332;
defparam \n7|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneive_lcell_comb \n7|LessThan1~1 (
// Equation(s):
// \n7|LessThan1~1_combout  = (\n7|acc_final [26] & (\n7|acc_final [27] & (\n7|acc_final [24] & \n7|acc_final [25])))

	.dataa(\n7|acc_final [26]),
	.datab(\n7|acc_final [27]),
	.datac(\n7|acc_final [24]),
	.datad(\n7|acc_final [25]),
	.cin(gnd),
	.combout(\n7|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n7|LessThan1~1 .lut_mask = 16'h8000;
defparam \n7|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneive_lcell_comb \n7|LessThan1~0 (
// Equation(s):
// \n7|LessThan1~0_combout  = (\n7|acc_final [23] & (\n7|acc_final [21] & (\n7|acc_final [22] & \n7|acc_final [20])))

	.dataa(\n7|acc_final [23]),
	.datab(\n7|acc_final [21]),
	.datac(\n7|acc_final [22]),
	.datad(\n7|acc_final [20]),
	.cin(gnd),
	.combout(\n7|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n7|LessThan1~0 .lut_mask = 16'h8000;
defparam \n7|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \n7|LessThan1~2 (
// Equation(s):
// \n7|LessThan1~2_combout  = (\n7|acc_final [29] & (\n7|acc_final [30] & \n7|acc_final [28]))

	.dataa(gnd),
	.datab(\n7|acc_final [29]),
	.datac(\n7|acc_final [30]),
	.datad(\n7|acc_final [28]),
	.cin(gnd),
	.combout(\n7|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n7|LessThan1~2 .lut_mask = 16'hC000;
defparam \n7|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \n7|sigmoid_address[0]~0 (
// Equation(s):
// \n7|sigmoid_address[0]~0_combout  = ((\n7|LessThan1~1_combout  & (\n7|LessThan1~0_combout  & \n7|LessThan1~2_combout ))) # (!\n7|acc_final [31])

	.dataa(\n7|LessThan1~1_combout ),
	.datab(\n7|acc_final [31]),
	.datac(\n7|LessThan1~0_combout ),
	.datad(\n7|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\n7|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[0]~0 .lut_mask = 16'hB333;
defparam \n7|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \n7|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[9] .is_wysiwyg = "true";
defparam \n7|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \n7|sigmoid_address[0]~2 (
// Equation(s):
// \n7|sigmoid_address[0]~2_combout  = (\n7|acc_final [9] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [9] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(\n7|sigmoid_address[0]~0_combout ),
	.datac(\n7|acc_final [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n7|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[0]~2 .lut_mask = 16'hCACA;
defparam \n7|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \n7|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[10] .is_wysiwyg = "true";
defparam \n7|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \n7|sigmoid_address[1]~3 (
// Equation(s):
// \n7|sigmoid_address[1]~3_combout  = (\n7|acc_final [10] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [10] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [10]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[1]~3 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N15
dffeas \n7|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[11] .is_wysiwyg = "true";
defparam \n7|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \n7|sigmoid_address[2]~4 (
// Equation(s):
// \n7|sigmoid_address[2]~4_combout  = (\n7|acc_final [11] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [11] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [11]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[2]~4 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \n7|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[12] .is_wysiwyg = "true";
defparam \n7|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \n7|sigmoid_address[3]~5 (
// Equation(s):
// \n7|sigmoid_address[3]~5_combout  = (\n7|acc_final [12] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [12] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [12]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[3]~5 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \n7|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[13] .is_wysiwyg = "true";
defparam \n7|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \n7|sigmoid_address[4]~6 (
// Equation(s):
// \n7|sigmoid_address[4]~6_combout  = (\n7|acc_final [13] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [13] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [13]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[4]~6 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \n7|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[14]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[14] .is_wysiwyg = "true";
defparam \n7|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \n7|sigmoid_address[5]~7 (
// Equation(s):
// \n7|sigmoid_address[5]~7_combout  = (\n7|acc_final [14] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [14] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [14]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[5]~7 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \n7|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[15] .is_wysiwyg = "true";
defparam \n7|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \n7|sigmoid_address[6]~8 (
// Equation(s):
// \n7|sigmoid_address[6]~8_combout  = (\n7|acc_final [15] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [15] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [15]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[6]~8 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \n7|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[16]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[16] .is_wysiwyg = "true";
defparam \n7|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \n7|sigmoid_address[7]~9 (
// Equation(s):
// \n7|sigmoid_address[7]~9_combout  = (\n7|acc_final [16] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [16] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [16]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[7]~9 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \n7|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[17]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[17] .is_wysiwyg = "true";
defparam \n7|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \n7|sigmoid_address[8]~10 (
// Equation(s):
// \n7|sigmoid_address[8]~10_combout  = (\n7|acc_final [17] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [17] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [17]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[8]~10 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N29
dffeas \n7|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[18]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[18] .is_wysiwyg = "true";
defparam \n7|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \n7|sigmoid_address[9]~11 (
// Equation(s):
// \n7|sigmoid_address[9]~11_combout  = (\n7|acc_final [18] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [18] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [18]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[9]~11 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N31
dffeas \n7|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n7|acc_final[19]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n7|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n7|acc_final[19] .is_wysiwyg = "true";
defparam \n7|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \n7|sigmoid_address[10]~12 (
// Equation(s):
// \n7|sigmoid_address[10]~12_combout  = (\n7|acc_final [19] & ((\n7|sigmoid_address[0]~0_combout ))) # (!\n7|acc_final [19] & (\n7|sigmoid_address[0]~1_combout ))

	.dataa(\n7|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n7|sigmoid_address[0]~0_combout ),
	.datad(\n7|acc_final [19]),
	.cin(gnd),
	.combout(\n7|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n7|sigmoid_address[10]~12 .lut_mask = 16'hF0AA;
defparam \n7|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \n7|acc_final[31]~_wirecell (
// Equation(s):
// \n7|acc_final[31]~_wirecell_combout  = !\n7|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\n7|acc_final [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n7|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n7|acc_final[31]~_wirecell .lut_mask = 16'h0F0F;
defparam \n7|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n7|acc_final[31]~_wirecell_combout ,\n7|sigmoid_address[10]~12_combout ,\n7|sigmoid_address[9]~11_combout ,\n7|sigmoid_address[8]~10_combout ,\n7|sigmoid_address[7]~9_combout ,\n7|sigmoid_address[6]~8_combout ,\n7|sigmoid_address[5]~7_combout ,
\n7|sigmoid_address[4]~6_combout ,\n7|sigmoid_address[3]~5_combout ,\n7|sigmoid_address[2]~4_combout ,\n7|sigmoid_address[1]~3_combout ,\n7|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n7|acc_final[31]~_wirecell_combout ,\n7|sigmoid_address[10]~12_combout ,\n7|sigmoid_address[9]~11_combout ,\n7|sigmoid_address[8]~10_combout ,\n7|sigmoid_address[7]~9_combout ,\n7|sigmoid_address[6]~8_combout ,\n7|sigmoid_address[5]~7_combout ,
\n7|sigmoid_address[4]~6_combout ,\n7|sigmoid_address[3]~5_combout ,\n7|sigmoid_address[2]~4_combout ,\n7|sigmoid_address[1]~3_combout ,\n7|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n7|acc_final[31]~_wirecell_combout ,\n7|sigmoid_address[10]~12_combout ,\n7|sigmoid_address[9]~11_combout ,\n7|sigmoid_address[8]~10_combout ,\n7|sigmoid_address[7]~9_combout ,\n7|sigmoid_address[6]~8_combout ,\n7|sigmoid_address[5]~7_combout ,
\n7|sigmoid_address[4]~6_combout ,\n7|sigmoid_address[3]~5_combout ,\n7|sigmoid_address[2]~4_combout ,\n7|sigmoid_address[1]~3_combout ,\n7|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n7|acc_final[31]~_wirecell_combout ,\n7|sigmoid_address[10]~12_combout ,\n7|sigmoid_address[9]~11_combout ,\n7|sigmoid_address[8]~10_combout ,\n7|sigmoid_address[7]~9_combout ,\n7|sigmoid_address[6]~8_combout ,\n7|sigmoid_address[5]~7_combout ,
\n7|sigmoid_address[4]~6_combout ,\n7|sigmoid_address[3]~5_combout ,\n7|sigmoid_address[2]~4_combout ,\n7|sigmoid_address[1]~3_combout ,\n7|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n7|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y20_N0
cycloneive_mac_mult \n8|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron8_weights|altsyncram_component|auto_generated|q_a [15],\neuron8_weights|altsyncram_component|auto_generated|q_a [14],\neuron8_weights|altsyncram_component|auto_generated|q_a [13],\neuron8_weights|altsyncram_component|auto_generated|q_a [12],
\neuron8_weights|altsyncram_component|auto_generated|q_a [11],\neuron8_weights|altsyncram_component|auto_generated|q_a [10],\neuron8_weights|altsyncram_component|auto_generated|q_a [9],\neuron8_weights|altsyncram_component|auto_generated|q_a [8],
\neuron8_weights|altsyncram_component|auto_generated|q_a [7],\neuron8_weights|altsyncram_component|auto_generated|q_a [6],\neuron8_weights|altsyncram_component|auto_generated|q_a [5],\neuron8_weights|altsyncram_component|auto_generated|q_a [4],
\neuron8_weights|altsyncram_component|auto_generated|q_a [3],\neuron8_weights|altsyncram_component|auto_generated|q_a [2],\neuron8_weights|altsyncram_component|auto_generated|q_a [1],\neuron8_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n8|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n8|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n8|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n8|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n8|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n8|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n8|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y20_N2
cycloneive_mac_out \n8|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n8|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n8|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n8|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n8|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n8|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n8|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n8|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n8|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n8|Mult0|auto_generated|mac_mult1~dataout ,\n8|Mult0|auto_generated|mac_mult1~3 ,\n8|Mult0|auto_generated|mac_mult1~2 ,\n8|Mult0|auto_generated|mac_mult1~1 ,\n8|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n8|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n8|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n8|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneive_lcell_comb \n8|acc[0]~32 (
// Equation(s):
// \n8|acc[0]~32_combout  = (\n8|acc [0] & (\n8|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # (!\n8|acc [0] & (\n8|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \n8|acc[0]~33  = CARRY((\n8|acc [0] & \n8|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\n8|acc [0]),
	.datab(\n8|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n8|acc[0]~32_combout ),
	.cout(\n8|acc[0]~33 ));
// synopsys translate_off
defparam \n8|acc[0]~32 .lut_mask = 16'h6688;
defparam \n8|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \n8|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[0] .is_wysiwyg = "true";
defparam \n8|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneive_lcell_comb \n8|acc[1]~34 (
// Equation(s):
// \n8|acc[1]~34_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n8|acc [1] & (\n8|acc[0]~33  & VCC)) # (!\n8|acc [1] & (!\n8|acc[0]~33 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n8|acc [1] & (!\n8|acc[0]~33 )) # (!\n8|acc [1] & 
// ((\n8|acc[0]~33 ) # (GND)))))
// \n8|acc[1]~35  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n8|acc [1] & !\n8|acc[0]~33 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\n8|acc[0]~33 ) # (!\n8|acc [1]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\n8|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[0]~33 ),
	.combout(\n8|acc[1]~34_combout ),
	.cout(\n8|acc[1]~35 ));
// synopsys translate_off
defparam \n8|acc[1]~34 .lut_mask = 16'h9617;
defparam \n8|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N3
dffeas \n8|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[1] .is_wysiwyg = "true";
defparam \n8|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneive_lcell_comb \n8|acc[2]~36 (
// Equation(s):
// \n8|acc[2]~36_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\n8|acc [2] $ (!\n8|acc[1]~35 )))) # (GND)
// \n8|acc[2]~37  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\n8|acc [2]) # (!\n8|acc[1]~35 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT2  & (\n8|acc [2] & !\n8|acc[1]~35 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\n8|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[1]~35 ),
	.combout(\n8|acc[2]~36_combout ),
	.cout(\n8|acc[2]~37 ));
// synopsys translate_off
defparam \n8|acc[2]~36 .lut_mask = 16'h698E;
defparam \n8|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N5
dffeas \n8|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[2] .is_wysiwyg = "true";
defparam \n8|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneive_lcell_comb \n8|acc[3]~38 (
// Equation(s):
// \n8|acc[3]~38_combout  = (\n8|acc [3] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT3  & (\n8|acc[2]~37  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n8|acc[2]~37 )))) # (!\n8|acc [3] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// (!\n8|acc[2]~37 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n8|acc[2]~37 ) # (GND)))))
// \n8|acc[3]~39  = CARRY((\n8|acc [3] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT3  & !\n8|acc[2]~37 )) # (!\n8|acc [3] & ((!\n8|acc[2]~37 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\n8|acc [3]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[2]~37 ),
	.combout(\n8|acc[3]~38_combout ),
	.cout(\n8|acc[3]~39 ));
// synopsys translate_off
defparam \n8|acc[3]~38 .lut_mask = 16'h9617;
defparam \n8|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N7
dffeas \n8|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[3] .is_wysiwyg = "true";
defparam \n8|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneive_lcell_comb \n8|acc[4]~40 (
// Equation(s):
// \n8|acc[4]~40_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n8|acc [4] $ (!\n8|acc[3]~39 )))) # (GND)
// \n8|acc[4]~41  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n8|acc [4]) # (!\n8|acc[3]~39 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n8|acc [4] & !\n8|acc[3]~39 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n8|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[3]~39 ),
	.combout(\n8|acc[4]~40_combout ),
	.cout(\n8|acc[4]~41 ));
// synopsys translate_off
defparam \n8|acc[4]~40 .lut_mask = 16'h698E;
defparam \n8|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N9
dffeas \n8|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[4] .is_wysiwyg = "true";
defparam \n8|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneive_lcell_comb \n8|acc[5]~42 (
// Equation(s):
// \n8|acc[5]~42_combout  = (\n8|acc [5] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n8|acc[4]~41  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n8|acc[4]~41 )))) # (!\n8|acc [5] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n8|acc[4]~41 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n8|acc[4]~41 ) # (GND)))))
// \n8|acc[5]~43  = CARRY((\n8|acc [5] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n8|acc[4]~41 )) # (!\n8|acc [5] & ((!\n8|acc[4]~41 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n8|acc [5]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[4]~41 ),
	.combout(\n8|acc[5]~42_combout ),
	.cout(\n8|acc[5]~43 ));
// synopsys translate_off
defparam \n8|acc[5]~42 .lut_mask = 16'h9617;
defparam \n8|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N11
dffeas \n8|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[5] .is_wysiwyg = "true";
defparam \n8|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
cycloneive_lcell_comb \n8|acc[6]~44 (
// Equation(s):
// \n8|acc[6]~44_combout  = ((\n8|acc [6] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n8|acc[5]~43 )))) # (GND)
// \n8|acc[6]~45  = CARRY((\n8|acc [6] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n8|acc[5]~43 ))) # (!\n8|acc [6] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n8|acc[5]~43 )))

	.dataa(\n8|acc [6]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[5]~43 ),
	.combout(\n8|acc[6]~44_combout ),
	.cout(\n8|acc[6]~45 ));
// synopsys translate_off
defparam \n8|acc[6]~44 .lut_mask = 16'h698E;
defparam \n8|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N13
dffeas \n8|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[6] .is_wysiwyg = "true";
defparam \n8|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneive_lcell_comb \n8|acc[7]~46 (
// Equation(s):
// \n8|acc[7]~46_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n8|acc [7] & (\n8|acc[6]~45  & VCC)) # (!\n8|acc [7] & (!\n8|acc[6]~45 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n8|acc [7] & (!\n8|acc[6]~45 )) # (!\n8|acc [7] & 
// ((\n8|acc[6]~45 ) # (GND)))))
// \n8|acc[7]~47  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n8|acc [7] & !\n8|acc[6]~45 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n8|acc[6]~45 ) # (!\n8|acc [7]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n8|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[6]~45 ),
	.combout(\n8|acc[7]~46_combout ),
	.cout(\n8|acc[7]~47 ));
// synopsys translate_off
defparam \n8|acc[7]~46 .lut_mask = 16'h9617;
defparam \n8|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N15
dffeas \n8|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[7] .is_wysiwyg = "true";
defparam \n8|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
cycloneive_lcell_comb \n8|acc[8]~48 (
// Equation(s):
// \n8|acc[8]~48_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n8|acc [8] $ (!\n8|acc[7]~47 )))) # (GND)
// \n8|acc[8]~49  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n8|acc [8]) # (!\n8|acc[7]~47 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n8|acc [8] & !\n8|acc[7]~47 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n8|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[7]~47 ),
	.combout(\n8|acc[8]~48_combout ),
	.cout(\n8|acc[8]~49 ));
// synopsys translate_off
defparam \n8|acc[8]~48 .lut_mask = 16'h698E;
defparam \n8|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N17
dffeas \n8|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[8] .is_wysiwyg = "true";
defparam \n8|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneive_lcell_comb \n8|acc[9]~50 (
// Equation(s):
// \n8|acc[9]~50_combout  = (\n8|acc [9] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT9  & (\n8|acc[8]~49  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n8|acc[8]~49 )))) # (!\n8|acc [9] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (!\n8|acc[8]~49 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n8|acc[8]~49 ) # (GND)))))
// \n8|acc[9]~51  = CARRY((\n8|acc [9] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT9  & !\n8|acc[8]~49 )) # (!\n8|acc [9] & ((!\n8|acc[8]~49 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\n8|acc [9]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[8]~49 ),
	.combout(\n8|acc[9]~50_combout ),
	.cout(\n8|acc[9]~51 ));
// synopsys translate_off
defparam \n8|acc[9]~50 .lut_mask = 16'h9617;
defparam \n8|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N19
dffeas \n8|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[9] .is_wysiwyg = "true";
defparam \n8|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
cycloneive_lcell_comb \n8|acc_final[9]~24 (
// Equation(s):
// \n8|acc_final[9]~24_cout  = CARRY(\n8|acc [8])

	.dataa(\n8|acc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\n8|acc_final[9]~24_cout ));
// synopsys translate_off
defparam \n8|acc_final[9]~24 .lut_mask = 16'h00AA;
defparam \n8|acc_final[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
cycloneive_lcell_comb \n8|acc_final[9]~25 (
// Equation(s):
// \n8|acc_final[9]~25_combout  = (\n8|acc [9] & (\n8|acc_final[9]~24_cout  & VCC)) # (!\n8|acc [9] & (!\n8|acc_final[9]~24_cout ))
// \n8|acc_final[9]~26  = CARRY((!\n8|acc [9] & !\n8|acc_final[9]~24_cout ))

	.dataa(gnd),
	.datab(\n8|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[9]~24_cout ),
	.combout(\n8|acc_final[9]~25_combout ),
	.cout(\n8|acc_final[9]~26 ));
// synopsys translate_off
defparam \n8|acc_final[9]~25 .lut_mask = 16'hC303;
defparam \n8|acc_final[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y20_N11
dffeas \n8|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[9] .is_wysiwyg = "true";
defparam \n8|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneive_lcell_comb \n8|acc[10]~52 (
// Equation(s):
// \n8|acc[10]~52_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\n8|acc [10] $ (!\n8|acc[9]~51 )))) # (GND)
// \n8|acc[10]~53  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\n8|acc [10]) # (!\n8|acc[9]~51 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT10  & (\n8|acc [10] & !\n8|acc[9]~51 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\n8|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[9]~51 ),
	.combout(\n8|acc[10]~52_combout ),
	.cout(\n8|acc[10]~53 ));
// synopsys translate_off
defparam \n8|acc[10]~52 .lut_mask = 16'h698E;
defparam \n8|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N21
dffeas \n8|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[10] .is_wysiwyg = "true";
defparam \n8|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneive_lcell_comb \n8|acc[11]~54 (
// Equation(s):
// \n8|acc[11]~54_combout  = (\n8|acc [11] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n8|acc[10]~53  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n8|acc[10]~53 )))) # (!\n8|acc [11] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n8|acc[10]~53 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n8|acc[10]~53 ) # (GND)))))
// \n8|acc[11]~55  = CARRY((\n8|acc [11] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n8|acc[10]~53 )) # (!\n8|acc [11] & ((!\n8|acc[10]~53 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n8|acc [11]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[10]~53 ),
	.combout(\n8|acc[11]~54_combout ),
	.cout(\n8|acc[11]~55 ));
// synopsys translate_off
defparam \n8|acc[11]~54 .lut_mask = 16'h9617;
defparam \n8|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N23
dffeas \n8|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[11] .is_wysiwyg = "true";
defparam \n8|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneive_lcell_comb \n8|acc[12]~56 (
// Equation(s):
// \n8|acc[12]~56_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n8|acc [12] $ (!\n8|acc[11]~55 )))) # (GND)
// \n8|acc[12]~57  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n8|acc [12]) # (!\n8|acc[11]~55 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n8|acc [12] & !\n8|acc[11]~55 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n8|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[11]~55 ),
	.combout(\n8|acc[12]~56_combout ),
	.cout(\n8|acc[12]~57 ));
// synopsys translate_off
defparam \n8|acc[12]~56 .lut_mask = 16'h698E;
defparam \n8|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N25
dffeas \n8|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[12] .is_wysiwyg = "true";
defparam \n8|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneive_lcell_comb \n8|acc[13]~58 (
// Equation(s):
// \n8|acc[13]~58_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n8|acc [13] & (\n8|acc[12]~57  & VCC)) # (!\n8|acc [13] & (!\n8|acc[12]~57 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n8|acc [13] & (!\n8|acc[12]~57 )) # 
// (!\n8|acc [13] & ((\n8|acc[12]~57 ) # (GND)))))
// \n8|acc[13]~59  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n8|acc [13] & !\n8|acc[12]~57 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n8|acc[12]~57 ) # (!\n8|acc [13]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n8|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[12]~57 ),
	.combout(\n8|acc[13]~58_combout ),
	.cout(\n8|acc[13]~59 ));
// synopsys translate_off
defparam \n8|acc[13]~58 .lut_mask = 16'h9617;
defparam \n8|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N27
dffeas \n8|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[13] .is_wysiwyg = "true";
defparam \n8|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneive_lcell_comb \n8|acc[14]~60 (
// Equation(s):
// \n8|acc[14]~60_combout  = ((\n8|acc [14] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\n8|acc[13]~59 )))) # (GND)
// \n8|acc[14]~61  = CARRY((\n8|acc [14] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\n8|acc[13]~59 ))) # (!\n8|acc [14] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT14  & !\n8|acc[13]~59 )))

	.dataa(\n8|acc [14]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[13]~59 ),
	.combout(\n8|acc[14]~60_combout ),
	.cout(\n8|acc[14]~61 ));
// synopsys translate_off
defparam \n8|acc[14]~60 .lut_mask = 16'h698E;
defparam \n8|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N29
dffeas \n8|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[14] .is_wysiwyg = "true";
defparam \n8|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
cycloneive_lcell_comb \n8|acc[15]~62 (
// Equation(s):
// \n8|acc[15]~62_combout  = (\n8|acc [15] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n8|acc[14]~61  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n8|acc[14]~61 )))) # (!\n8|acc [15] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n8|acc[14]~61 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n8|acc[14]~61 ) # (GND)))))
// \n8|acc[15]~63  = CARRY((\n8|acc [15] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n8|acc[14]~61 )) # (!\n8|acc [15] & ((!\n8|acc[14]~61 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n8|acc [15]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[14]~61 ),
	.combout(\n8|acc[15]~62_combout ),
	.cout(\n8|acc[15]~63 ));
// synopsys translate_off
defparam \n8|acc[15]~62 .lut_mask = 16'h9617;
defparam \n8|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y20_N31
dffeas \n8|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[15] .is_wysiwyg = "true";
defparam \n8|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneive_lcell_comb \n8|acc[16]~64 (
// Equation(s):
// \n8|acc[16]~64_combout  = ((\n8|acc [16] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\n8|acc[15]~63 )))) # (GND)
// \n8|acc[16]~65  = CARRY((\n8|acc [16] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\n8|acc[15]~63 ))) # (!\n8|acc [16] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT16  & !\n8|acc[15]~63 )))

	.dataa(\n8|acc [16]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[15]~63 ),
	.combout(\n8|acc[16]~64_combout ),
	.cout(\n8|acc[16]~65 ));
// synopsys translate_off
defparam \n8|acc[16]~64 .lut_mask = 16'h698E;
defparam \n8|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \n8|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[16] .is_wysiwyg = "true";
defparam \n8|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneive_lcell_comb \n8|acc[17]~66 (
// Equation(s):
// \n8|acc[17]~66_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n8|acc [17] & (\n8|acc[16]~65  & VCC)) # (!\n8|acc [17] & (!\n8|acc[16]~65 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n8|acc [17] & (!\n8|acc[16]~65 )) # 
// (!\n8|acc [17] & ((\n8|acc[16]~65 ) # (GND)))))
// \n8|acc[17]~67  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n8|acc [17] & !\n8|acc[16]~65 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n8|acc[16]~65 ) # (!\n8|acc [17]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n8|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[16]~65 ),
	.combout(\n8|acc[17]~66_combout ),
	.cout(\n8|acc[17]~67 ));
// synopsys translate_off
defparam \n8|acc[17]~66 .lut_mask = 16'h9617;
defparam \n8|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N3
dffeas \n8|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[17] .is_wysiwyg = "true";
defparam \n8|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneive_lcell_comb \n8|acc[18]~68 (
// Equation(s):
// \n8|acc[18]~68_combout  = ((\n8|acc [18] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\n8|acc[17]~67 )))) # (GND)
// \n8|acc[18]~69  = CARRY((\n8|acc [18] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\n8|acc[17]~67 ))) # (!\n8|acc [18] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT18  & !\n8|acc[17]~67 )))

	.dataa(\n8|acc [18]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[17]~67 ),
	.combout(\n8|acc[18]~68_combout ),
	.cout(\n8|acc[18]~69 ));
// synopsys translate_off
defparam \n8|acc[18]~68 .lut_mask = 16'h698E;
defparam \n8|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \n8|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[18] .is_wysiwyg = "true";
defparam \n8|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneive_lcell_comb \n8|acc[19]~70 (
// Equation(s):
// \n8|acc[19]~70_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n8|acc [19] & (\n8|acc[18]~69  & VCC)) # (!\n8|acc [19] & (!\n8|acc[18]~69 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n8|acc [19] & (!\n8|acc[18]~69 )) # 
// (!\n8|acc [19] & ((\n8|acc[18]~69 ) # (GND)))))
// \n8|acc[19]~71  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n8|acc [19] & !\n8|acc[18]~69 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\n8|acc[18]~69 ) # (!\n8|acc [19]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\n8|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[18]~69 ),
	.combout(\n8|acc[19]~70_combout ),
	.cout(\n8|acc[19]~71 ));
// synopsys translate_off
defparam \n8|acc[19]~70 .lut_mask = 16'h9617;
defparam \n8|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N7
dffeas \n8|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[19] .is_wysiwyg = "true";
defparam \n8|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneive_lcell_comb \n8|acc[20]~72 (
// Equation(s):
// \n8|acc[20]~72_combout  = ((\n8|acc [20] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n8|acc[19]~71 )))) # (GND)
// \n8|acc[20]~73  = CARRY((\n8|acc [20] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n8|acc[19]~71 ))) # (!\n8|acc [20] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n8|acc[19]~71 )))

	.dataa(\n8|acc [20]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[19]~71 ),
	.combout(\n8|acc[20]~72_combout ),
	.cout(\n8|acc[20]~73 ));
// synopsys translate_off
defparam \n8|acc[20]~72 .lut_mask = 16'h698E;
defparam \n8|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N9
dffeas \n8|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[20] .is_wysiwyg = "true";
defparam \n8|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneive_lcell_comb \n8|acc[21]~74 (
// Equation(s):
// \n8|acc[21]~74_combout  = (\n8|acc [21] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n8|acc[20]~73  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n8|acc[20]~73 )))) # (!\n8|acc [21] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n8|acc[20]~73 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n8|acc[20]~73 ) # (GND)))))
// \n8|acc[21]~75  = CARRY((\n8|acc [21] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n8|acc[20]~73 )) # (!\n8|acc [21] & ((!\n8|acc[20]~73 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n8|acc [21]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[20]~73 ),
	.combout(\n8|acc[21]~74_combout ),
	.cout(\n8|acc[21]~75 ));
// synopsys translate_off
defparam \n8|acc[21]~74 .lut_mask = 16'h9617;
defparam \n8|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N11
dffeas \n8|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[21] .is_wysiwyg = "true";
defparam \n8|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneive_lcell_comb \n8|acc[22]~76 (
// Equation(s):
// \n8|acc[22]~76_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n8|acc [22] $ (!\n8|acc[21]~75 )))) # (GND)
// \n8|acc[22]~77  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n8|acc [22]) # (!\n8|acc[21]~75 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n8|acc [22] & !\n8|acc[21]~75 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n8|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[21]~75 ),
	.combout(\n8|acc[22]~76_combout ),
	.cout(\n8|acc[22]~77 ));
// synopsys translate_off
defparam \n8|acc[22]~76 .lut_mask = 16'h698E;
defparam \n8|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \n8|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[22] .is_wysiwyg = "true";
defparam \n8|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneive_lcell_comb \n8|acc[23]~78 (
// Equation(s):
// \n8|acc[23]~78_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n8|acc [23] & (\n8|acc[22]~77  & VCC)) # (!\n8|acc [23] & (!\n8|acc[22]~77 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n8|acc [23] & (!\n8|acc[22]~77 )) # 
// (!\n8|acc [23] & ((\n8|acc[22]~77 ) # (GND)))))
// \n8|acc[23]~79  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n8|acc [23] & !\n8|acc[22]~77 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\n8|acc[22]~77 ) # (!\n8|acc [23]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\n8|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[22]~77 ),
	.combout(\n8|acc[23]~78_combout ),
	.cout(\n8|acc[23]~79 ));
// synopsys translate_off
defparam \n8|acc[23]~78 .lut_mask = 16'h9617;
defparam \n8|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \n8|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[23] .is_wysiwyg = "true";
defparam \n8|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneive_lcell_comb \n8|acc[24]~80 (
// Equation(s):
// \n8|acc[24]~80_combout  = ((\n8|acc [24] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\n8|acc[23]~79 )))) # (GND)
// \n8|acc[24]~81  = CARRY((\n8|acc [24] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\n8|acc[23]~79 ))) # (!\n8|acc [24] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT24  & !\n8|acc[23]~79 )))

	.dataa(\n8|acc [24]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[23]~79 ),
	.combout(\n8|acc[24]~80_combout ),
	.cout(\n8|acc[24]~81 ));
// synopsys translate_off
defparam \n8|acc[24]~80 .lut_mask = 16'h698E;
defparam \n8|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \n8|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[24] .is_wysiwyg = "true";
defparam \n8|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneive_lcell_comb \n8|acc[25]~82 (
// Equation(s):
// \n8|acc[25]~82_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n8|acc [25] & (\n8|acc[24]~81  & VCC)) # (!\n8|acc [25] & (!\n8|acc[24]~81 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n8|acc [25] & (!\n8|acc[24]~81 )) # 
// (!\n8|acc [25] & ((\n8|acc[24]~81 ) # (GND)))))
// \n8|acc[25]~83  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n8|acc [25] & !\n8|acc[24]~81 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n8|acc[24]~81 ) # (!\n8|acc [25]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n8|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[24]~81 ),
	.combout(\n8|acc[25]~82_combout ),
	.cout(\n8|acc[25]~83 ));
// synopsys translate_off
defparam \n8|acc[25]~82 .lut_mask = 16'h9617;
defparam \n8|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N19
dffeas \n8|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[25] .is_wysiwyg = "true";
defparam \n8|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneive_lcell_comb \n8|acc[26]~84 (
// Equation(s):
// \n8|acc[26]~84_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n8|acc [26] $ (!\n8|acc[25]~83 )))) # (GND)
// \n8|acc[26]~85  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n8|acc [26]) # (!\n8|acc[25]~83 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n8|acc [26] & !\n8|acc[25]~83 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n8|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[25]~83 ),
	.combout(\n8|acc[26]~84_combout ),
	.cout(\n8|acc[26]~85 ));
// synopsys translate_off
defparam \n8|acc[26]~84 .lut_mask = 16'h698E;
defparam \n8|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N21
dffeas \n8|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[26] .is_wysiwyg = "true";
defparam \n8|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneive_lcell_comb \n8|acc_final[10]~27 (
// Equation(s):
// \n8|acc_final[10]~27_combout  = (\n8|acc [10] & ((GND) # (!\n8|acc_final[9]~26 ))) # (!\n8|acc [10] & (\n8|acc_final[9]~26  $ (GND)))
// \n8|acc_final[10]~28  = CARRY((\n8|acc [10]) # (!\n8|acc_final[9]~26 ))

	.dataa(gnd),
	.datab(\n8|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[9]~26 ),
	.combout(\n8|acc_final[10]~27_combout ),
	.cout(\n8|acc_final[10]~28 ));
// synopsys translate_off
defparam \n8|acc_final[10]~27 .lut_mask = 16'h3CCF;
defparam \n8|acc_final[10]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneive_lcell_comb \n8|acc_final[11]~29 (
// Equation(s):
// \n8|acc_final[11]~29_combout  = (\n8|acc [11] & (!\n8|acc_final[10]~28 )) # (!\n8|acc [11] & ((\n8|acc_final[10]~28 ) # (GND)))
// \n8|acc_final[11]~30  = CARRY((!\n8|acc_final[10]~28 ) # (!\n8|acc [11]))

	.dataa(gnd),
	.datab(\n8|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[10]~28 ),
	.combout(\n8|acc_final[11]~29_combout ),
	.cout(\n8|acc_final[11]~30 ));
// synopsys translate_off
defparam \n8|acc_final[11]~29 .lut_mask = 16'h3C3F;
defparam \n8|acc_final[11]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneive_lcell_comb \n8|acc_final[12]~31 (
// Equation(s):
// \n8|acc_final[12]~31_combout  = (\n8|acc [12] & (\n8|acc_final[11]~30  $ (GND))) # (!\n8|acc [12] & (!\n8|acc_final[11]~30  & VCC))
// \n8|acc_final[12]~32  = CARRY((\n8|acc [12] & !\n8|acc_final[11]~30 ))

	.dataa(gnd),
	.datab(\n8|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[11]~30 ),
	.combout(\n8|acc_final[12]~31_combout ),
	.cout(\n8|acc_final[12]~32 ));
// synopsys translate_off
defparam \n8|acc_final[12]~31 .lut_mask = 16'hC30C;
defparam \n8|acc_final[12]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneive_lcell_comb \n8|acc_final[13]~33 (
// Equation(s):
// \n8|acc_final[13]~33_combout  = (\n8|acc [13] & (\n8|acc_final[12]~32  & VCC)) # (!\n8|acc [13] & (!\n8|acc_final[12]~32 ))
// \n8|acc_final[13]~34  = CARRY((!\n8|acc [13] & !\n8|acc_final[12]~32 ))

	.dataa(\n8|acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[12]~32 ),
	.combout(\n8|acc_final[13]~33_combout ),
	.cout(\n8|acc_final[13]~34 ));
// synopsys translate_off
defparam \n8|acc_final[13]~33 .lut_mask = 16'hA505;
defparam \n8|acc_final[13]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneive_lcell_comb \n8|acc_final[14]~35 (
// Equation(s):
// \n8|acc_final[14]~35_combout  = (\n8|acc [14] & ((GND) # (!\n8|acc_final[13]~34 ))) # (!\n8|acc [14] & (\n8|acc_final[13]~34  $ (GND)))
// \n8|acc_final[14]~36  = CARRY((\n8|acc [14]) # (!\n8|acc_final[13]~34 ))

	.dataa(gnd),
	.datab(\n8|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[13]~34 ),
	.combout(\n8|acc_final[14]~35_combout ),
	.cout(\n8|acc_final[14]~36 ));
// synopsys translate_off
defparam \n8|acc_final[14]~35 .lut_mask = 16'h3CCF;
defparam \n8|acc_final[14]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneive_lcell_comb \n8|acc_final[15]~37 (
// Equation(s):
// \n8|acc_final[15]~37_combout  = (\n8|acc [15] & (\n8|acc_final[14]~36  & VCC)) # (!\n8|acc [15] & (!\n8|acc_final[14]~36 ))
// \n8|acc_final[15]~38  = CARRY((!\n8|acc [15] & !\n8|acc_final[14]~36 ))

	.dataa(gnd),
	.datab(\n8|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[14]~36 ),
	.combout(\n8|acc_final[15]~37_combout ),
	.cout(\n8|acc_final[15]~38 ));
// synopsys translate_off
defparam \n8|acc_final[15]~37 .lut_mask = 16'hC303;
defparam \n8|acc_final[15]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
cycloneive_lcell_comb \n8|acc_final[16]~39 (
// Equation(s):
// \n8|acc_final[16]~39_combout  = (\n8|acc [16] & ((GND) # (!\n8|acc_final[15]~38 ))) # (!\n8|acc [16] & (\n8|acc_final[15]~38  $ (GND)))
// \n8|acc_final[16]~40  = CARRY((\n8|acc [16]) # (!\n8|acc_final[15]~38 ))

	.dataa(\n8|acc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[15]~38 ),
	.combout(\n8|acc_final[16]~39_combout ),
	.cout(\n8|acc_final[16]~40 ));
// synopsys translate_off
defparam \n8|acc_final[16]~39 .lut_mask = 16'h5AAF;
defparam \n8|acc_final[16]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
cycloneive_lcell_comb \n8|acc_final[17]~41 (
// Equation(s):
// \n8|acc_final[17]~41_combout  = (\n8|acc [17] & (!\n8|acc_final[16]~40 )) # (!\n8|acc [17] & ((\n8|acc_final[16]~40 ) # (GND)))
// \n8|acc_final[17]~42  = CARRY((!\n8|acc_final[16]~40 ) # (!\n8|acc [17]))

	.dataa(\n8|acc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[16]~40 ),
	.combout(\n8|acc_final[17]~41_combout ),
	.cout(\n8|acc_final[17]~42 ));
// synopsys translate_off
defparam \n8|acc_final[17]~41 .lut_mask = 16'h5A5F;
defparam \n8|acc_final[17]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
cycloneive_lcell_comb \n8|acc_final[18]~43 (
// Equation(s):
// \n8|acc_final[18]~43_combout  = (\n8|acc [18] & ((GND) # (!\n8|acc_final[17]~42 ))) # (!\n8|acc [18] & (\n8|acc_final[17]~42  $ (GND)))
// \n8|acc_final[18]~44  = CARRY((\n8|acc [18]) # (!\n8|acc_final[17]~42 ))

	.dataa(gnd),
	.datab(\n8|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[17]~42 ),
	.combout(\n8|acc_final[18]~43_combout ),
	.cout(\n8|acc_final[18]~44 ));
// synopsys translate_off
defparam \n8|acc_final[18]~43 .lut_mask = 16'h3CCF;
defparam \n8|acc_final[18]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneive_lcell_comb \n8|acc_final[19]~45 (
// Equation(s):
// \n8|acc_final[19]~45_combout  = (\n8|acc [19] & (\n8|acc_final[18]~44  & VCC)) # (!\n8|acc [19] & (!\n8|acc_final[18]~44 ))
// \n8|acc_final[19]~46  = CARRY((!\n8|acc [19] & !\n8|acc_final[18]~44 ))

	.dataa(\n8|acc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[18]~44 ),
	.combout(\n8|acc_final[19]~45_combout ),
	.cout(\n8|acc_final[19]~46 ));
// synopsys translate_off
defparam \n8|acc_final[19]~45 .lut_mask = 16'hA505;
defparam \n8|acc_final[19]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneive_lcell_comb \n8|acc_final[20]~47 (
// Equation(s):
// \n8|acc_final[20]~47_combout  = (\n8|acc [20] & ((GND) # (!\n8|acc_final[19]~46 ))) # (!\n8|acc [20] & (\n8|acc_final[19]~46  $ (GND)))
// \n8|acc_final[20]~48  = CARRY((\n8|acc [20]) # (!\n8|acc_final[19]~46 ))

	.dataa(\n8|acc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[19]~46 ),
	.combout(\n8|acc_final[20]~47_combout ),
	.cout(\n8|acc_final[20]~48 ));
// synopsys translate_off
defparam \n8|acc_final[20]~47 .lut_mask = 16'h5AAF;
defparam \n8|acc_final[20]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneive_lcell_comb \n8|acc_final[21]~49 (
// Equation(s):
// \n8|acc_final[21]~49_combout  = (\n8|acc [21] & (\n8|acc_final[20]~48  & VCC)) # (!\n8|acc [21] & (!\n8|acc_final[20]~48 ))
// \n8|acc_final[21]~50  = CARRY((!\n8|acc [21] & !\n8|acc_final[20]~48 ))

	.dataa(\n8|acc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[20]~48 ),
	.combout(\n8|acc_final[21]~49_combout ),
	.cout(\n8|acc_final[21]~50 ));
// synopsys translate_off
defparam \n8|acc_final[21]~49 .lut_mask = 16'hA505;
defparam \n8|acc_final[21]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneive_lcell_comb \n8|acc_final[22]~51 (
// Equation(s):
// \n8|acc_final[22]~51_combout  = (\n8|acc [22] & ((GND) # (!\n8|acc_final[21]~50 ))) # (!\n8|acc [22] & (\n8|acc_final[21]~50  $ (GND)))
// \n8|acc_final[22]~52  = CARRY((\n8|acc [22]) # (!\n8|acc_final[21]~50 ))

	.dataa(\n8|acc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[21]~50 ),
	.combout(\n8|acc_final[22]~51_combout ),
	.cout(\n8|acc_final[22]~52 ));
// synopsys translate_off
defparam \n8|acc_final[22]~51 .lut_mask = 16'h5AAF;
defparam \n8|acc_final[22]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneive_lcell_comb \n8|acc_final[23]~53 (
// Equation(s):
// \n8|acc_final[23]~53_combout  = (\n8|acc [23] & (\n8|acc_final[22]~52  & VCC)) # (!\n8|acc [23] & (!\n8|acc_final[22]~52 ))
// \n8|acc_final[23]~54  = CARRY((!\n8|acc [23] & !\n8|acc_final[22]~52 ))

	.dataa(\n8|acc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[22]~52 ),
	.combout(\n8|acc_final[23]~53_combout ),
	.cout(\n8|acc_final[23]~54 ));
// synopsys translate_off
defparam \n8|acc_final[23]~53 .lut_mask = 16'hA505;
defparam \n8|acc_final[23]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneive_lcell_comb \n8|acc_final[24]~55 (
// Equation(s):
// \n8|acc_final[24]~55_combout  = (\n8|acc [24] & ((GND) # (!\n8|acc_final[23]~54 ))) # (!\n8|acc [24] & (\n8|acc_final[23]~54  $ (GND)))
// \n8|acc_final[24]~56  = CARRY((\n8|acc [24]) # (!\n8|acc_final[23]~54 ))

	.dataa(\n8|acc [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[23]~54 ),
	.combout(\n8|acc_final[24]~55_combout ),
	.cout(\n8|acc_final[24]~56 ));
// synopsys translate_off
defparam \n8|acc_final[24]~55 .lut_mask = 16'h5AAF;
defparam \n8|acc_final[24]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneive_lcell_comb \n8|acc_final[25]~57 (
// Equation(s):
// \n8|acc_final[25]~57_combout  = (\n8|acc [25] & (\n8|acc_final[24]~56  & VCC)) # (!\n8|acc [25] & (!\n8|acc_final[24]~56 ))
// \n8|acc_final[25]~58  = CARRY((!\n8|acc [25] & !\n8|acc_final[24]~56 ))

	.dataa(gnd),
	.datab(\n8|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[24]~56 ),
	.combout(\n8|acc_final[25]~57_combout ),
	.cout(\n8|acc_final[25]~58 ));
// synopsys translate_off
defparam \n8|acc_final[25]~57 .lut_mask = 16'hC303;
defparam \n8|acc_final[25]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneive_lcell_comb \n8|acc_final[26]~59 (
// Equation(s):
// \n8|acc_final[26]~59_combout  = (\n8|acc [26] & ((GND) # (!\n8|acc_final[25]~58 ))) # (!\n8|acc [26] & (\n8|acc_final[25]~58  $ (GND)))
// \n8|acc_final[26]~60  = CARRY((\n8|acc [26]) # (!\n8|acc_final[25]~58 ))

	.dataa(gnd),
	.datab(\n8|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[25]~58 ),
	.combout(\n8|acc_final[26]~59_combout ),
	.cout(\n8|acc_final[26]~60 ));
// synopsys translate_off
defparam \n8|acc_final[26]~59 .lut_mask = 16'h3CCF;
defparam \n8|acc_final[26]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y19_N13
dffeas \n8|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[26]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[26] .is_wysiwyg = "true";
defparam \n8|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneive_lcell_comb \n8|acc[27]~86 (
// Equation(s):
// \n8|acc[27]~86_combout  = (\n8|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n8|acc [27] & (\n8|acc[26]~85  & VCC)) # (!\n8|acc [27] & (!\n8|acc[26]~85 )))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n8|acc [27] & (!\n8|acc[26]~85 )) # 
// (!\n8|acc [27] & ((\n8|acc[26]~85 ) # (GND)))))
// \n8|acc[27]~87  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n8|acc [27] & !\n8|acc[26]~85 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n8|acc[26]~85 ) # (!\n8|acc [27]))))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n8|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[26]~85 ),
	.combout(\n8|acc[27]~86_combout ),
	.cout(\n8|acc[27]~87 ));
// synopsys translate_off
defparam \n8|acc[27]~86 .lut_mask = 16'h9617;
defparam \n8|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \n8|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[27] .is_wysiwyg = "true";
defparam \n8|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneive_lcell_comb \n8|acc_final[27]~61 (
// Equation(s):
// \n8|acc_final[27]~61_combout  = (\n8|acc [27] & (\n8|acc_final[26]~60  & VCC)) # (!\n8|acc [27] & (!\n8|acc_final[26]~60 ))
// \n8|acc_final[27]~62  = CARRY((!\n8|acc [27] & !\n8|acc_final[26]~60 ))

	.dataa(gnd),
	.datab(\n8|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[26]~60 ),
	.combout(\n8|acc_final[27]~61_combout ),
	.cout(\n8|acc_final[27]~62 ));
// synopsys translate_off
defparam \n8|acc_final[27]~61 .lut_mask = 16'hC303;
defparam \n8|acc_final[27]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y19_N15
dffeas \n8|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[27]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[27] .is_wysiwyg = "true";
defparam \n8|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N9
dffeas \n8|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[24]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[24] .is_wysiwyg = "true";
defparam \n8|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N11
dffeas \n8|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[25]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[25] .is_wysiwyg = "true";
defparam \n8|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneive_lcell_comb \n8|LessThan0~1 (
// Equation(s):
// \n8|LessThan0~1_combout  = (\n8|acc_final [26]) # ((\n8|acc_final [27]) # ((\n8|acc_final [24]) # (\n8|acc_final [25])))

	.dataa(\n8|acc_final [26]),
	.datab(\n8|acc_final [27]),
	.datac(\n8|acc_final [24]),
	.datad(\n8|acc_final [25]),
	.cin(gnd),
	.combout(\n8|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n8|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n8|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneive_lcell_comb \n8|acc[28]~88 (
// Equation(s):
// \n8|acc[28]~88_combout  = ((\n8|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\n8|acc [28] $ (!\n8|acc[27]~87 )))) # (GND)
// \n8|acc[28]~89  = CARRY((\n8|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\n8|acc [28]) # (!\n8|acc[27]~87 ))) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT28  & (\n8|acc [28] & !\n8|acc[27]~87 )))

	.dataa(\n8|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\n8|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[27]~87 ),
	.combout(\n8|acc[28]~88_combout ),
	.cout(\n8|acc[28]~89 ));
// synopsys translate_off
defparam \n8|acc[28]~88 .lut_mask = 16'h698E;
defparam \n8|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N25
dffeas \n8|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[28] .is_wysiwyg = "true";
defparam \n8|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneive_lcell_comb \n8|acc[29]~90 (
// Equation(s):
// \n8|acc[29]~90_combout  = (\n8|acc [29] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT29  & (\n8|acc[28]~89  & VCC)) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n8|acc[28]~89 )))) # (!\n8|acc [29] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT29  
// & (!\n8|acc[28]~89 )) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n8|acc[28]~89 ) # (GND)))))
// \n8|acc[29]~91  = CARRY((\n8|acc [29] & (!\n8|Mult0|auto_generated|mac_out2~DATAOUT29  & !\n8|acc[28]~89 )) # (!\n8|acc [29] & ((!\n8|acc[28]~89 ) # (!\n8|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\n8|acc [29]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[28]~89 ),
	.combout(\n8|acc[29]~90_combout ),
	.cout(\n8|acc[29]~91 ));
// synopsys translate_off
defparam \n8|acc[29]~90 .lut_mask = 16'h9617;
defparam \n8|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N27
dffeas \n8|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[29] .is_wysiwyg = "true";
defparam \n8|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneive_lcell_comb \n8|acc_final[28]~63 (
// Equation(s):
// \n8|acc_final[28]~63_combout  = (\n8|acc [28] & ((GND) # (!\n8|acc_final[27]~62 ))) # (!\n8|acc [28] & (\n8|acc_final[27]~62  $ (GND)))
// \n8|acc_final[28]~64  = CARRY((\n8|acc [28]) # (!\n8|acc_final[27]~62 ))

	.dataa(gnd),
	.datab(\n8|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[27]~62 ),
	.combout(\n8|acc_final[28]~63_combout ),
	.cout(\n8|acc_final[28]~64 ));
// synopsys translate_off
defparam \n8|acc_final[28]~63 .lut_mask = 16'h3CCF;
defparam \n8|acc_final[28]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneive_lcell_comb \n8|acc_final[29]~65 (
// Equation(s):
// \n8|acc_final[29]~65_combout  = (\n8|acc [29] & (\n8|acc_final[28]~64  & VCC)) # (!\n8|acc [29] & (!\n8|acc_final[28]~64 ))
// \n8|acc_final[29]~66  = CARRY((!\n8|acc [29] & !\n8|acc_final[28]~64 ))

	.dataa(\n8|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[28]~64 ),
	.combout(\n8|acc_final[29]~65_combout ),
	.cout(\n8|acc_final[29]~66 ));
// synopsys translate_off
defparam \n8|acc_final[29]~65 .lut_mask = 16'hA505;
defparam \n8|acc_final[29]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y19_N19
dffeas \n8|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[29]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[29] .is_wysiwyg = "true";
defparam \n8|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneive_lcell_comb \n8|acc[30]~92 (
// Equation(s):
// \n8|acc[30]~92_combout  = ((\n8|acc [30] $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n8|acc[29]~91 )))) # (GND)
// \n8|acc[30]~93  = CARRY((\n8|acc [30] & ((\n8|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n8|acc[29]~91 ))) # (!\n8|acc [30] & (\n8|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n8|acc[29]~91 )))

	.dataa(\n8|acc [30]),
	.datab(\n8|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc[29]~91 ),
	.combout(\n8|acc[30]~92_combout ),
	.cout(\n8|acc[30]~93 ));
// synopsys translate_off
defparam \n8|acc[30]~92 .lut_mask = 16'h698E;
defparam \n8|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N29
dffeas \n8|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[30] .is_wysiwyg = "true";
defparam \n8|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
cycloneive_lcell_comb \n8|acc_final[30]~67 (
// Equation(s):
// \n8|acc_final[30]~67_combout  = (\n8|acc [30] & ((GND) # (!\n8|acc_final[29]~66 ))) # (!\n8|acc [30] & (\n8|acc_final[29]~66  $ (GND)))
// \n8|acc_final[30]~68  = CARRY((\n8|acc [30]) # (!\n8|acc_final[29]~66 ))

	.dataa(gnd),
	.datab(\n8|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n8|acc_final[29]~66 ),
	.combout(\n8|acc_final[30]~67_combout ),
	.cout(\n8|acc_final[30]~68 ));
// synopsys translate_off
defparam \n8|acc_final[30]~67 .lut_mask = 16'h3CCF;
defparam \n8|acc_final[30]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y19_N21
dffeas \n8|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[30]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[30] .is_wysiwyg = "true";
defparam \n8|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N17
dffeas \n8|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[28]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[28] .is_wysiwyg = "true";
defparam \n8|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneive_lcell_comb \n8|LessThan0~2 (
// Equation(s):
// \n8|LessThan0~2_combout  = (\n8|acc_final [29]) # ((\n8|acc_final [30]) # (\n8|acc_final [28]))

	.dataa(\n8|acc_final [29]),
	.datab(gnd),
	.datac(\n8|acc_final [30]),
	.datad(\n8|acc_final [28]),
	.cin(gnd),
	.combout(\n8|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n8|LessThan0~2 .lut_mask = 16'hFFFA;
defparam \n8|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneive_lcell_comb \n8|acc[31]~94 (
// Equation(s):
// \n8|acc[31]~94_combout  = \n8|acc [31] $ (\n8|acc[30]~93  $ (\n8|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n8|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n8|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n8|acc[30]~93 ),
	.combout(\n8|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n8|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n8|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N31
dffeas \n8|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc[31] .is_wysiwyg = "true";
defparam \n8|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneive_lcell_comb \n8|acc_final[31]~69 (
// Equation(s):
// \n8|acc_final[31]~69_combout  = \n8|acc_final[30]~68  $ (!\n8|acc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n8|acc [31]),
	.cin(\n8|acc_final[30]~68 ),
	.combout(\n8|acc_final[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \n8|acc_final[31]~69 .lut_mask = 16'hF00F;
defparam \n8|acc_final[31]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y19_N23
dffeas \n8|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[31]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[31] .is_wysiwyg = "true";
defparam \n8|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N7
dffeas \n8|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[23]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[23] .is_wysiwyg = "true";
defparam \n8|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N3
dffeas \n8|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[21]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[21] .is_wysiwyg = "true";
defparam \n8|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N5
dffeas \n8|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[22]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[22] .is_wysiwyg = "true";
defparam \n8|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N1
dffeas \n8|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[20]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[20] .is_wysiwyg = "true";
defparam \n8|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneive_lcell_comb \n8|LessThan0~0 (
// Equation(s):
// \n8|LessThan0~0_combout  = (\n8|acc_final [23]) # ((\n8|acc_final [21]) # ((\n8|acc_final [22]) # (\n8|acc_final [20])))

	.dataa(\n8|acc_final [23]),
	.datab(\n8|acc_final [21]),
	.datac(\n8|acc_final [22]),
	.datad(\n8|acc_final [20]),
	.cin(gnd),
	.combout(\n8|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n8|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n8|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N14
cycloneive_lcell_comb \n8|sigmoid_address[0]~1 (
// Equation(s):
// \n8|sigmoid_address[0]~1_combout  = (!\n8|acc_final [31] & ((\n8|LessThan0~1_combout ) # ((\n8|LessThan0~2_combout ) # (\n8|LessThan0~0_combout ))))

	.dataa(\n8|LessThan0~1_combout ),
	.datab(\n8|LessThan0~2_combout ),
	.datac(\n8|acc_final [31]),
	.datad(\n8|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[0]~1 .lut_mask = 16'h0F0E;
defparam \n8|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneive_lcell_comb \n8|LessThan1~1 (
// Equation(s):
// \n8|LessThan1~1_combout  = (\n8|acc_final [26] & (\n8|acc_final [27] & (\n8|acc_final [24] & \n8|acc_final [25])))

	.dataa(\n8|acc_final [26]),
	.datab(\n8|acc_final [27]),
	.datac(\n8|acc_final [24]),
	.datad(\n8|acc_final [25]),
	.cin(gnd),
	.combout(\n8|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n8|LessThan1~1 .lut_mask = 16'h8000;
defparam \n8|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneive_lcell_comb \n8|LessThan1~0 (
// Equation(s):
// \n8|LessThan1~0_combout  = (\n8|acc_final [23] & (\n8|acc_final [21] & (\n8|acc_final [22] & \n8|acc_final [20])))

	.dataa(\n8|acc_final [23]),
	.datab(\n8|acc_final [21]),
	.datac(\n8|acc_final [22]),
	.datad(\n8|acc_final [20]),
	.cin(gnd),
	.combout(\n8|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n8|LessThan1~0 .lut_mask = 16'h8000;
defparam \n8|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneive_lcell_comb \n8|LessThan1~2 (
// Equation(s):
// \n8|LessThan1~2_combout  = (\n8|acc_final [29] & (\n8|acc_final [30] & \n8|acc_final [28]))

	.dataa(\n8|acc_final [29]),
	.datab(gnd),
	.datac(\n8|acc_final [30]),
	.datad(\n8|acc_final [28]),
	.cin(gnd),
	.combout(\n8|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n8|LessThan1~2 .lut_mask = 16'hA000;
defparam \n8|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneive_lcell_comb \n8|sigmoid_address[0]~0 (
// Equation(s):
// \n8|sigmoid_address[0]~0_combout  = ((\n8|LessThan1~1_combout  & (\n8|LessThan1~0_combout  & \n8|LessThan1~2_combout ))) # (!\n8|acc_final [31])

	.dataa(\n8|LessThan1~1_combout ),
	.datab(\n8|acc_final [31]),
	.datac(\n8|LessThan1~0_combout ),
	.datad(\n8|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[0]~0 .lut_mask = 16'hB333;
defparam \n8|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneive_lcell_comb \n8|sigmoid_address[0]~2 (
// Equation(s):
// \n8|sigmoid_address[0]~2_combout  = (\n8|acc_final [9] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [9] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(\n8|acc_final [9]),
	.datab(gnd),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[0]~2 .lut_mask = 16'hFA50;
defparam \n8|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N13
dffeas \n8|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[10] .is_wysiwyg = "true";
defparam \n8|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N30
cycloneive_lcell_comb \n8|sigmoid_address[1]~3 (
// Equation(s):
// \n8|sigmoid_address[1]~3_combout  = (\n8|acc_final [10] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [10] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(\n8|acc_final [10]),
	.datab(gnd),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[1]~3 .lut_mask = 16'hFA50;
defparam \n8|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N15
dffeas \n8|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[11]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[11] .is_wysiwyg = "true";
defparam \n8|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneive_lcell_comb \n8|sigmoid_address[2]~4 (
// Equation(s):
// \n8|sigmoid_address[2]~4_combout  = (\n8|acc_final [11] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [11] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(\n8|acc_final [11]),
	.datab(gnd),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[2]~4 .lut_mask = 16'hFA50;
defparam \n8|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N17
dffeas \n8|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[12]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[12] .is_wysiwyg = "true";
defparam \n8|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneive_lcell_comb \n8|sigmoid_address[3]~5 (
// Equation(s):
// \n8|sigmoid_address[3]~5_combout  = (\n8|acc_final [12] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [12] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|sigmoid_address[0]~1_combout ),
	.datac(\n8|acc_final [12]),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[3]~5 .lut_mask = 16'hFC0C;
defparam \n8|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N19
dffeas \n8|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[13]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[13] .is_wysiwyg = "true";
defparam \n8|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N20
cycloneive_lcell_comb \n8|sigmoid_address[4]~6 (
// Equation(s):
// \n8|sigmoid_address[4]~6_combout  = (\n8|acc_final [13] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [13] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|acc_final [13]),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[4]~6 .lut_mask = 16'hFC30;
defparam \n8|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N21
dffeas \n8|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[14]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[14] .is_wysiwyg = "true";
defparam \n8|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N6
cycloneive_lcell_comb \n8|sigmoid_address[5]~7 (
// Equation(s):
// \n8|sigmoid_address[5]~7_combout  = (\n8|acc_final [14] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [14] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|acc_final [14]),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[5]~7 .lut_mask = 16'hFC30;
defparam \n8|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N23
dffeas \n8|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[15]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[15] .is_wysiwyg = "true";
defparam \n8|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
cycloneive_lcell_comb \n8|sigmoid_address[6]~8 (
// Equation(s):
// \n8|sigmoid_address[6]~8_combout  = (\n8|acc_final [15] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [15] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|acc_final [15]),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[6]~8 .lut_mask = 16'hFC30;
defparam \n8|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N25
dffeas \n8|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[16]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[16] .is_wysiwyg = "true";
defparam \n8|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N2
cycloneive_lcell_comb \n8|sigmoid_address[7]~9 (
// Equation(s):
// \n8|sigmoid_address[7]~9_combout  = (\n8|acc_final [16] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [16] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|acc_final [16]),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[7]~9 .lut_mask = 16'hFC30;
defparam \n8|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N27
dffeas \n8|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[17]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[17] .is_wysiwyg = "true";
defparam \n8|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
cycloneive_lcell_comb \n8|sigmoid_address[8]~10 (
// Equation(s):
// \n8|sigmoid_address[8]~10_combout  = (\n8|acc_final [17] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [17] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|sigmoid_address[0]~1_combout ),
	.datac(\n8|acc_final [17]),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[8]~10 .lut_mask = 16'hFC0C;
defparam \n8|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N29
dffeas \n8|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[18]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[18] .is_wysiwyg = "true";
defparam \n8|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneive_lcell_comb \n8|sigmoid_address[9]~11 (
// Equation(s):
// \n8|sigmoid_address[9]~11_combout  = (\n8|acc_final [18] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [18] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|acc_final [18]),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[9]~11 .lut_mask = 16'hFC30;
defparam \n8|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N31
dffeas \n8|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n8|acc_final[19]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n8|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n8|acc_final[19] .is_wysiwyg = "true";
defparam \n8|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneive_lcell_comb \n8|sigmoid_address[10]~12 (
// Equation(s):
// \n8|sigmoid_address[10]~12_combout  = (\n8|acc_final [19] & ((\n8|sigmoid_address[0]~0_combout ))) # (!\n8|acc_final [19] & (\n8|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n8|acc_final [19]),
	.datac(\n8|sigmoid_address[0]~1_combout ),
	.datad(\n8|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n8|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n8|sigmoid_address[10]~12 .lut_mask = 16'hFC30;
defparam \n8|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneive_lcell_comb \n8|acc_final[31]~_wirecell (
// Equation(s):
// \n8|acc_final[31]~_wirecell_combout  = !\n8|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\n8|acc_final [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n8|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n8|acc_final[31]~_wirecell .lut_mask = 16'h0F0F;
defparam \n8|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n8|acc_final[31]~_wirecell_combout ,\n8|sigmoid_address[10]~12_combout ,\n8|sigmoid_address[9]~11_combout ,\n8|sigmoid_address[8]~10_combout ,\n8|sigmoid_address[7]~9_combout ,\n8|sigmoid_address[6]~8_combout ,\n8|sigmoid_address[5]~7_combout ,
\n8|sigmoid_address[4]~6_combout ,\n8|sigmoid_address[3]~5_combout ,\n8|sigmoid_address[2]~4_combout ,\n8|sigmoid_address[1]~3_combout ,\n8|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n8|acc_final[31]~_wirecell_combout ,\n8|sigmoid_address[10]~12_combout ,\n8|sigmoid_address[9]~11_combout ,\n8|sigmoid_address[8]~10_combout ,\n8|sigmoid_address[7]~9_combout ,\n8|sigmoid_address[6]~8_combout ,\n8|sigmoid_address[5]~7_combout ,
\n8|sigmoid_address[4]~6_combout ,\n8|sigmoid_address[3]~5_combout ,\n8|sigmoid_address[2]~4_combout ,\n8|sigmoid_address[1]~3_combout ,\n8|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n8|acc_final[31]~_wirecell_combout ,\n8|sigmoid_address[10]~12_combout ,\n8|sigmoid_address[9]~11_combout ,\n8|sigmoid_address[8]~10_combout ,\n8|sigmoid_address[7]~9_combout ,\n8|sigmoid_address[6]~8_combout ,\n8|sigmoid_address[5]~7_combout ,
\n8|sigmoid_address[4]~6_combout ,\n8|sigmoid_address[3]~5_combout ,\n8|sigmoid_address[2]~4_combout ,\n8|sigmoid_address[1]~3_combout ,\n8|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n8|acc_final[31]~_wirecell_combout ,\n8|sigmoid_address[10]~12_combout ,\n8|sigmoid_address[9]~11_combout ,\n8|sigmoid_address[8]~10_combout ,\n8|sigmoid_address[7]~9_combout ,\n8|sigmoid_address[6]~8_combout ,\n8|sigmoid_address[5]~7_combout ,
\n8|sigmoid_address[4]~6_combout ,\n8|sigmoid_address[3]~5_combout ,\n8|sigmoid_address[2]~4_combout ,\n8|sigmoid_address[1]~3_combout ,\n8|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n8|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X44_Y16_N0
cycloneive_mac_mult \n9|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron9_weights|altsyncram_component|auto_generated|q_a [15],\neuron9_weights|altsyncram_component|auto_generated|q_a [14],\neuron9_weights|altsyncram_component|auto_generated|q_a [13],\neuron9_weights|altsyncram_component|auto_generated|q_a [12],
\neuron9_weights|altsyncram_component|auto_generated|q_a [11],\neuron9_weights|altsyncram_component|auto_generated|q_a [10],\neuron9_weights|altsyncram_component|auto_generated|q_a [9],\neuron9_weights|altsyncram_component|auto_generated|q_a [8],
\neuron9_weights|altsyncram_component|auto_generated|q_a [7],\neuron9_weights|altsyncram_component|auto_generated|q_a [6],\neuron9_weights|altsyncram_component|auto_generated|q_a [5],\neuron9_weights|altsyncram_component|auto_generated|q_a [4],
\neuron9_weights|altsyncram_component|auto_generated|q_a [3],\neuron9_weights|altsyncram_component|auto_generated|q_a [2],\neuron9_weights|altsyncram_component|auto_generated|q_a [1],\neuron9_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n9|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n9|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n9|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n9|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n9|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n9|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n9|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y16_N2
cycloneive_mac_out \n9|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n9|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n9|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n9|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n9|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n9|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n9|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n9|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n9|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n9|Mult0|auto_generated|mac_mult1~dataout ,\n9|Mult0|auto_generated|mac_mult1~3 ,\n9|Mult0|auto_generated|mac_mult1~2 ,\n9|Mult0|auto_generated|mac_mult1~1 ,\n9|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n9|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n9|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n9|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N0
cycloneive_lcell_comb \n9|acc[0]~32 (
// Equation(s):
// \n9|acc[0]~32_combout  = (\n9|acc [0] & (\n9|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # (!\n9|acc [0] & (\n9|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \n9|acc[0]~33  = CARRY((\n9|acc [0] & \n9|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\n9|acc [0]),
	.datab(\n9|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n9|acc[0]~32_combout ),
	.cout(\n9|acc[0]~33 ));
// synopsys translate_off
defparam \n9|acc[0]~32 .lut_mask = 16'h6688;
defparam \n9|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \n9|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[0] .is_wysiwyg = "true";
defparam \n9|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
cycloneive_lcell_comb \n9|acc[1]~34 (
// Equation(s):
// \n9|acc[1]~34_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n9|acc [1] & (\n9|acc[0]~33  & VCC)) # (!\n9|acc [1] & (!\n9|acc[0]~33 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n9|acc [1] & (!\n9|acc[0]~33 )) # (!\n9|acc [1] & 
// ((\n9|acc[0]~33 ) # (GND)))))
// \n9|acc[1]~35  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n9|acc [1] & !\n9|acc[0]~33 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\n9|acc[0]~33 ) # (!\n9|acc [1]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\n9|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[0]~33 ),
	.combout(\n9|acc[1]~34_combout ),
	.cout(\n9|acc[1]~35 ));
// synopsys translate_off
defparam \n9|acc[1]~34 .lut_mask = 16'h9617;
defparam \n9|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N3
dffeas \n9|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[1] .is_wysiwyg = "true";
defparam \n9|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
cycloneive_lcell_comb \n9|acc[2]~36 (
// Equation(s):
// \n9|acc[2]~36_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\n9|acc [2] $ (!\n9|acc[1]~35 )))) # (GND)
// \n9|acc[2]~37  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\n9|acc [2]) # (!\n9|acc[1]~35 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT2  & (\n9|acc [2] & !\n9|acc[1]~35 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\n9|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[1]~35 ),
	.combout(\n9|acc[2]~36_combout ),
	.cout(\n9|acc[2]~37 ));
// synopsys translate_off
defparam \n9|acc[2]~36 .lut_mask = 16'h698E;
defparam \n9|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N5
dffeas \n9|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[2] .is_wysiwyg = "true";
defparam \n9|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
cycloneive_lcell_comb \n9|acc[3]~38 (
// Equation(s):
// \n9|acc[3]~38_combout  = (\n9|acc [3] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT3  & (\n9|acc[2]~37  & VCC)) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n9|acc[2]~37 )))) # (!\n9|acc [3] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// (!\n9|acc[2]~37 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n9|acc[2]~37 ) # (GND)))))
// \n9|acc[3]~39  = CARRY((\n9|acc [3] & (!\n9|Mult0|auto_generated|mac_out2~DATAOUT3  & !\n9|acc[2]~37 )) # (!\n9|acc [3] & ((!\n9|acc[2]~37 ) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\n9|acc [3]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[2]~37 ),
	.combout(\n9|acc[3]~38_combout ),
	.cout(\n9|acc[3]~39 ));
// synopsys translate_off
defparam \n9|acc[3]~38 .lut_mask = 16'h9617;
defparam \n9|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N7
dffeas \n9|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[3] .is_wysiwyg = "true";
defparam \n9|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
cycloneive_lcell_comb \n9|acc[4]~40 (
// Equation(s):
// \n9|acc[4]~40_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\n9|acc [4] $ (!\n9|acc[3]~39 )))) # (GND)
// \n9|acc[4]~41  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\n9|acc [4]) # (!\n9|acc[3]~39 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT4  & (\n9|acc [4] & !\n9|acc[3]~39 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\n9|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[3]~39 ),
	.combout(\n9|acc[4]~40_combout ),
	.cout(\n9|acc[4]~41 ));
// synopsys translate_off
defparam \n9|acc[4]~40 .lut_mask = 16'h698E;
defparam \n9|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N9
dffeas \n9|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[4] .is_wysiwyg = "true";
defparam \n9|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
cycloneive_lcell_comb \n9|acc[5]~42 (
// Equation(s):
// \n9|acc[5]~42_combout  = (\n9|acc [5] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT5  & (\n9|acc[4]~41  & VCC)) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n9|acc[4]~41 )))) # (!\n9|acc [5] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\n9|acc[4]~41 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n9|acc[4]~41 ) # (GND)))))
// \n9|acc[5]~43  = CARRY((\n9|acc [5] & (!\n9|Mult0|auto_generated|mac_out2~DATAOUT5  & !\n9|acc[4]~41 )) # (!\n9|acc [5] & ((!\n9|acc[4]~41 ) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\n9|acc [5]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[4]~41 ),
	.combout(\n9|acc[5]~42_combout ),
	.cout(\n9|acc[5]~43 ));
// synopsys translate_off
defparam \n9|acc[5]~42 .lut_mask = 16'h9617;
defparam \n9|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N11
dffeas \n9|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[5] .is_wysiwyg = "true";
defparam \n9|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneive_lcell_comb \n9|acc[6]~44 (
// Equation(s):
// \n9|acc[6]~44_combout  = ((\n9|acc [6] $ (\n9|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n9|acc[5]~43 )))) # (GND)
// \n9|acc[6]~45  = CARRY((\n9|acc [6] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n9|acc[5]~43 ))) # (!\n9|acc [6] & (\n9|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n9|acc[5]~43 )))

	.dataa(\n9|acc [6]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[5]~43 ),
	.combout(\n9|acc[6]~44_combout ),
	.cout(\n9|acc[6]~45 ));
// synopsys translate_off
defparam \n9|acc[6]~44 .lut_mask = 16'h698E;
defparam \n9|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N13
dffeas \n9|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[6] .is_wysiwyg = "true";
defparam \n9|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N14
cycloneive_lcell_comb \n9|acc[7]~46 (
// Equation(s):
// \n9|acc[7]~46_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n9|acc [7] & (\n9|acc[6]~45  & VCC)) # (!\n9|acc [7] & (!\n9|acc[6]~45 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n9|acc [7] & (!\n9|acc[6]~45 )) # (!\n9|acc [7] & 
// ((\n9|acc[6]~45 ) # (GND)))))
// \n9|acc[7]~47  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n9|acc [7] & !\n9|acc[6]~45 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n9|acc[6]~45 ) # (!\n9|acc [7]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n9|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[6]~45 ),
	.combout(\n9|acc[7]~46_combout ),
	.cout(\n9|acc[7]~47 ));
// synopsys translate_off
defparam \n9|acc[7]~46 .lut_mask = 16'h9617;
defparam \n9|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N15
dffeas \n9|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[7] .is_wysiwyg = "true";
defparam \n9|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
cycloneive_lcell_comb \n9|acc[8]~48 (
// Equation(s):
// \n9|acc[8]~48_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n9|acc [8] $ (!\n9|acc[7]~47 )))) # (GND)
// \n9|acc[8]~49  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n9|acc [8]) # (!\n9|acc[7]~47 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n9|acc [8] & !\n9|acc[7]~47 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n9|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[7]~47 ),
	.combout(\n9|acc[8]~48_combout ),
	.cout(\n9|acc[8]~49 ));
// synopsys translate_off
defparam \n9|acc[8]~48 .lut_mask = 16'h698E;
defparam \n9|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N17
dffeas \n9|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[8] .is_wysiwyg = "true";
defparam \n9|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneive_lcell_comb \n9|acc[9]~50 (
// Equation(s):
// \n9|acc[9]~50_combout  = (\n9|acc [9] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT9  & (\n9|acc[8]~49  & VCC)) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n9|acc[8]~49 )))) # (!\n9|acc [9] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (!\n9|acc[8]~49 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n9|acc[8]~49 ) # (GND)))))
// \n9|acc[9]~51  = CARRY((\n9|acc [9] & (!\n9|Mult0|auto_generated|mac_out2~DATAOUT9  & !\n9|acc[8]~49 )) # (!\n9|acc [9] & ((!\n9|acc[8]~49 ) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\n9|acc [9]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[8]~49 ),
	.combout(\n9|acc[9]~50_combout ),
	.cout(\n9|acc[9]~51 ));
// synopsys translate_off
defparam \n9|acc[9]~50 .lut_mask = 16'h9617;
defparam \n9|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N19
dffeas \n9|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[9] .is_wysiwyg = "true";
defparam \n9|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneive_lcell_comb \n9|acc[10]~52 (
// Equation(s):
// \n9|acc[10]~52_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\n9|acc [10] $ (!\n9|acc[9]~51 )))) # (GND)
// \n9|acc[10]~53  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\n9|acc [10]) # (!\n9|acc[9]~51 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT10  & (\n9|acc [10] & !\n9|acc[9]~51 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\n9|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[9]~51 ),
	.combout(\n9|acc[10]~52_combout ),
	.cout(\n9|acc[10]~53 ));
// synopsys translate_off
defparam \n9|acc[10]~52 .lut_mask = 16'h698E;
defparam \n9|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N21
dffeas \n9|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[10] .is_wysiwyg = "true";
defparam \n9|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneive_lcell_comb \n9|acc[11]~54 (
// Equation(s):
// \n9|acc[11]~54_combout  = (\n9|acc [11] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n9|acc[10]~53  & VCC)) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n9|acc[10]~53 )))) # (!\n9|acc [11] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n9|acc[10]~53 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n9|acc[10]~53 ) # (GND)))))
// \n9|acc[11]~55  = CARRY((\n9|acc [11] & (!\n9|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n9|acc[10]~53 )) # (!\n9|acc [11] & ((!\n9|acc[10]~53 ) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n9|acc [11]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[10]~53 ),
	.combout(\n9|acc[11]~54_combout ),
	.cout(\n9|acc[11]~55 ));
// synopsys translate_off
defparam \n9|acc[11]~54 .lut_mask = 16'h9617;
defparam \n9|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N23
dffeas \n9|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[11] .is_wysiwyg = "true";
defparam \n9|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneive_lcell_comb \n9|acc[12]~56 (
// Equation(s):
// \n9|acc[12]~56_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n9|acc [12] $ (!\n9|acc[11]~55 )))) # (GND)
// \n9|acc[12]~57  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n9|acc [12]) # (!\n9|acc[11]~55 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n9|acc [12] & !\n9|acc[11]~55 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n9|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[11]~55 ),
	.combout(\n9|acc[12]~56_combout ),
	.cout(\n9|acc[12]~57 ));
// synopsys translate_off
defparam \n9|acc[12]~56 .lut_mask = 16'h698E;
defparam \n9|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N25
dffeas \n9|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[12] .is_wysiwyg = "true";
defparam \n9|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
cycloneive_lcell_comb \n9|acc[13]~58 (
// Equation(s):
// \n9|acc[13]~58_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n9|acc [13] & (\n9|acc[12]~57  & VCC)) # (!\n9|acc [13] & (!\n9|acc[12]~57 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n9|acc [13] & (!\n9|acc[12]~57 )) # 
// (!\n9|acc [13] & ((\n9|acc[12]~57 ) # (GND)))))
// \n9|acc[13]~59  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n9|acc [13] & !\n9|acc[12]~57 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n9|acc[12]~57 ) # (!\n9|acc [13]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n9|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[12]~57 ),
	.combout(\n9|acc[13]~58_combout ),
	.cout(\n9|acc[13]~59 ));
// synopsys translate_off
defparam \n9|acc[13]~58 .lut_mask = 16'h9617;
defparam \n9|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N27
dffeas \n9|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[13] .is_wysiwyg = "true";
defparam \n9|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneive_lcell_comb \n9|acc[14]~60 (
// Equation(s):
// \n9|acc[14]~60_combout  = ((\n9|acc [14] $ (\n9|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\n9|acc[13]~59 )))) # (GND)
// \n9|acc[14]~61  = CARRY((\n9|acc [14] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\n9|acc[13]~59 ))) # (!\n9|acc [14] & (\n9|Mult0|auto_generated|mac_out2~DATAOUT14  & !\n9|acc[13]~59 )))

	.dataa(\n9|acc [14]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[13]~59 ),
	.combout(\n9|acc[14]~60_combout ),
	.cout(\n9|acc[14]~61 ));
// synopsys translate_off
defparam \n9|acc[14]~60 .lut_mask = 16'h698E;
defparam \n9|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N29
dffeas \n9|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[14] .is_wysiwyg = "true";
defparam \n9|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N30
cycloneive_lcell_comb \n9|acc[15]~62 (
// Equation(s):
// \n9|acc[15]~62_combout  = (\n9|acc [15] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT15  & (\n9|acc[14]~61  & VCC)) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n9|acc[14]~61 )))) # (!\n9|acc [15] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT15  
// & (!\n9|acc[14]~61 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n9|acc[14]~61 ) # (GND)))))
// \n9|acc[15]~63  = CARRY((\n9|acc [15] & (!\n9|Mult0|auto_generated|mac_out2~DATAOUT15  & !\n9|acc[14]~61 )) # (!\n9|acc [15] & ((!\n9|acc[14]~61 ) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\n9|acc [15]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[14]~61 ),
	.combout(\n9|acc[15]~62_combout ),
	.cout(\n9|acc[15]~63 ));
// synopsys translate_off
defparam \n9|acc[15]~62 .lut_mask = 16'h9617;
defparam \n9|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y16_N31
dffeas \n9|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[15] .is_wysiwyg = "true";
defparam \n9|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N0
cycloneive_lcell_comb \n9|acc[16]~64 (
// Equation(s):
// \n9|acc[16]~64_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n9|acc [16] $ (!\n9|acc[15]~63 )))) # (GND)
// \n9|acc[16]~65  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n9|acc [16]) # (!\n9|acc[15]~63 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n9|acc [16] & !\n9|acc[15]~63 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n9|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[15]~63 ),
	.combout(\n9|acc[16]~64_combout ),
	.cout(\n9|acc[16]~65 ));
// synopsys translate_off
defparam \n9|acc[16]~64 .lut_mask = 16'h698E;
defparam \n9|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N1
dffeas \n9|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[16] .is_wysiwyg = "true";
defparam \n9|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N2
cycloneive_lcell_comb \n9|acc[17]~66 (
// Equation(s):
// \n9|acc[17]~66_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n9|acc [17] & (\n9|acc[16]~65  & VCC)) # (!\n9|acc [17] & (!\n9|acc[16]~65 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n9|acc [17] & (!\n9|acc[16]~65 )) # 
// (!\n9|acc [17] & ((\n9|acc[16]~65 ) # (GND)))))
// \n9|acc[17]~67  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n9|acc [17] & !\n9|acc[16]~65 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n9|acc[16]~65 ) # (!\n9|acc [17]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n9|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[16]~65 ),
	.combout(\n9|acc[17]~66_combout ),
	.cout(\n9|acc[17]~67 ));
// synopsys translate_off
defparam \n9|acc[17]~66 .lut_mask = 16'h9617;
defparam \n9|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N3
dffeas \n9|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[17] .is_wysiwyg = "true";
defparam \n9|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N4
cycloneive_lcell_comb \n9|acc[18]~68 (
// Equation(s):
// \n9|acc[18]~68_combout  = ((\n9|acc [18] $ (\n9|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\n9|acc[17]~67 )))) # (GND)
// \n9|acc[18]~69  = CARRY((\n9|acc [18] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\n9|acc[17]~67 ))) # (!\n9|acc [18] & (\n9|Mult0|auto_generated|mac_out2~DATAOUT18  & !\n9|acc[17]~67 )))

	.dataa(\n9|acc [18]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[17]~67 ),
	.combout(\n9|acc[18]~68_combout ),
	.cout(\n9|acc[18]~69 ));
// synopsys translate_off
defparam \n9|acc[18]~68 .lut_mask = 16'h698E;
defparam \n9|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N5
dffeas \n9|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[18] .is_wysiwyg = "true";
defparam \n9|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N6
cycloneive_lcell_comb \n9|acc[19]~70 (
// Equation(s):
// \n9|acc[19]~70_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n9|acc [19] & (\n9|acc[18]~69  & VCC)) # (!\n9|acc [19] & (!\n9|acc[18]~69 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n9|acc [19] & (!\n9|acc[18]~69 )) # 
// (!\n9|acc [19] & ((\n9|acc[18]~69 ) # (GND)))))
// \n9|acc[19]~71  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n9|acc [19] & !\n9|acc[18]~69 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\n9|acc[18]~69 ) # (!\n9|acc [19]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\n9|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[18]~69 ),
	.combout(\n9|acc[19]~70_combout ),
	.cout(\n9|acc[19]~71 ));
// synopsys translate_off
defparam \n9|acc[19]~70 .lut_mask = 16'h9617;
defparam \n9|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N7
dffeas \n9|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[19] .is_wysiwyg = "true";
defparam \n9|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N8
cycloneive_lcell_comb \n9|acc[20]~72 (
// Equation(s):
// \n9|acc[20]~72_combout  = ((\n9|acc [20] $ (\n9|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n9|acc[19]~71 )))) # (GND)
// \n9|acc[20]~73  = CARRY((\n9|acc [20] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n9|acc[19]~71 ))) # (!\n9|acc [20] & (\n9|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n9|acc[19]~71 )))

	.dataa(\n9|acc [20]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[19]~71 ),
	.combout(\n9|acc[20]~72_combout ),
	.cout(\n9|acc[20]~73 ));
// synopsys translate_off
defparam \n9|acc[20]~72 .lut_mask = 16'h698E;
defparam \n9|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N9
dffeas \n9|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[20] .is_wysiwyg = "true";
defparam \n9|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N10
cycloneive_lcell_comb \n9|acc[21]~74 (
// Equation(s):
// \n9|acc[21]~74_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n9|acc [21] & (\n9|acc[20]~73  & VCC)) # (!\n9|acc [21] & (!\n9|acc[20]~73 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n9|acc [21] & (!\n9|acc[20]~73 )) # 
// (!\n9|acc [21] & ((\n9|acc[20]~73 ) # (GND)))))
// \n9|acc[21]~75  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n9|acc [21] & !\n9|acc[20]~73 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\n9|acc[20]~73 ) # (!\n9|acc [21]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\n9|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[20]~73 ),
	.combout(\n9|acc[21]~74_combout ),
	.cout(\n9|acc[21]~75 ));
// synopsys translate_off
defparam \n9|acc[21]~74 .lut_mask = 16'h9617;
defparam \n9|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N11
dffeas \n9|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[21] .is_wysiwyg = "true";
defparam \n9|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N12
cycloneive_lcell_comb \n9|acc[22]~76 (
// Equation(s):
// \n9|acc[22]~76_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\n9|acc [22] $ (!\n9|acc[21]~75 )))) # (GND)
// \n9|acc[22]~77  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\n9|acc [22]) # (!\n9|acc[21]~75 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT22  & (\n9|acc [22] & !\n9|acc[21]~75 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\n9|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[21]~75 ),
	.combout(\n9|acc[22]~76_combout ),
	.cout(\n9|acc[22]~77 ));
// synopsys translate_off
defparam \n9|acc[22]~76 .lut_mask = 16'h698E;
defparam \n9|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N13
dffeas \n9|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[22] .is_wysiwyg = "true";
defparam \n9|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N14
cycloneive_lcell_comb \n9|acc[23]~78 (
// Equation(s):
// \n9|acc[23]~78_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n9|acc [23] & (\n9|acc[22]~77  & VCC)) # (!\n9|acc [23] & (!\n9|acc[22]~77 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n9|acc [23] & (!\n9|acc[22]~77 )) # 
// (!\n9|acc [23] & ((\n9|acc[22]~77 ) # (GND)))))
// \n9|acc[23]~79  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n9|acc [23] & !\n9|acc[22]~77 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\n9|acc[22]~77 ) # (!\n9|acc [23]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\n9|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[22]~77 ),
	.combout(\n9|acc[23]~78_combout ),
	.cout(\n9|acc[23]~79 ));
// synopsys translate_off
defparam \n9|acc[23]~78 .lut_mask = 16'h9617;
defparam \n9|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N15
dffeas \n9|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[23] .is_wysiwyg = "true";
defparam \n9|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N16
cycloneive_lcell_comb \n9|acc[24]~80 (
// Equation(s):
// \n9|acc[24]~80_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\n9|acc [24] $ (!\n9|acc[23]~79 )))) # (GND)
// \n9|acc[24]~81  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\n9|acc [24]) # (!\n9|acc[23]~79 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT24  & (\n9|acc [24] & !\n9|acc[23]~79 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\n9|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[23]~79 ),
	.combout(\n9|acc[24]~80_combout ),
	.cout(\n9|acc[24]~81 ));
// synopsys translate_off
defparam \n9|acc[24]~80 .lut_mask = 16'h698E;
defparam \n9|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N17
dffeas \n9|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[24] .is_wysiwyg = "true";
defparam \n9|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N18
cycloneive_lcell_comb \n9|acc[25]~82 (
// Equation(s):
// \n9|acc[25]~82_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n9|acc [25] & (\n9|acc[24]~81  & VCC)) # (!\n9|acc [25] & (!\n9|acc[24]~81 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n9|acc [25] & (!\n9|acc[24]~81 )) # 
// (!\n9|acc [25] & ((\n9|acc[24]~81 ) # (GND)))))
// \n9|acc[25]~83  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n9|acc [25] & !\n9|acc[24]~81 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n9|acc[24]~81 ) # (!\n9|acc [25]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n9|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[24]~81 ),
	.combout(\n9|acc[25]~82_combout ),
	.cout(\n9|acc[25]~83 ));
// synopsys translate_off
defparam \n9|acc[25]~82 .lut_mask = 16'h9617;
defparam \n9|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N19
dffeas \n9|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[25] .is_wysiwyg = "true";
defparam \n9|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N20
cycloneive_lcell_comb \n9|acc[26]~84 (
// Equation(s):
// \n9|acc[26]~84_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\n9|acc [26] $ (!\n9|acc[25]~83 )))) # (GND)
// \n9|acc[26]~85  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\n9|acc [26]) # (!\n9|acc[25]~83 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT26  & (\n9|acc [26] & !\n9|acc[25]~83 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\n9|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[25]~83 ),
	.combout(\n9|acc[26]~84_combout ),
	.cout(\n9|acc[26]~85 ));
// synopsys translate_off
defparam \n9|acc[26]~84 .lut_mask = 16'h698E;
defparam \n9|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N21
dffeas \n9|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[26] .is_wysiwyg = "true";
defparam \n9|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneive_lcell_comb \n9|acc_final[9]~23 (
// Equation(s):
// \n9|acc_final[9]~23_combout  = \n9|acc [9] $ (VCC)
// \n9|acc_final[9]~24  = CARRY(\n9|acc [9])

	.dataa(gnd),
	.datab(\n9|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n9|acc_final[9]~23_combout ),
	.cout(\n9|acc_final[9]~24 ));
// synopsys translate_off
defparam \n9|acc_final[9]~23 .lut_mask = 16'h33CC;
defparam \n9|acc_final[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneive_lcell_comb \n9|acc_final[10]~25 (
// Equation(s):
// \n9|acc_final[10]~25_combout  = (\n9|acc [10] & (\n9|acc_final[9]~24  & VCC)) # (!\n9|acc [10] & (!\n9|acc_final[9]~24 ))
// \n9|acc_final[10]~26  = CARRY((!\n9|acc [10] & !\n9|acc_final[9]~24 ))

	.dataa(\n9|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[9]~24 ),
	.combout(\n9|acc_final[10]~25_combout ),
	.cout(\n9|acc_final[10]~26 ));
// synopsys translate_off
defparam \n9|acc_final[10]~25 .lut_mask = 16'hA505;
defparam \n9|acc_final[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneive_lcell_comb \n9|acc_final[11]~27 (
// Equation(s):
// \n9|acc_final[11]~27_combout  = (\n9|acc [11] & (\n9|acc_final[10]~26  $ (GND))) # (!\n9|acc [11] & (!\n9|acc_final[10]~26  & VCC))
// \n9|acc_final[11]~28  = CARRY((\n9|acc [11] & !\n9|acc_final[10]~26 ))

	.dataa(\n9|acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[10]~26 ),
	.combout(\n9|acc_final[11]~27_combout ),
	.cout(\n9|acc_final[11]~28 ));
// synopsys translate_off
defparam \n9|acc_final[11]~27 .lut_mask = 16'hA50A;
defparam \n9|acc_final[11]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneive_lcell_comb \n9|acc_final[12]~29 (
// Equation(s):
// \n9|acc_final[12]~29_combout  = (\n9|acc [12] & (\n9|acc_final[11]~28  & VCC)) # (!\n9|acc [12] & (!\n9|acc_final[11]~28 ))
// \n9|acc_final[12]~30  = CARRY((!\n9|acc [12] & !\n9|acc_final[11]~28 ))

	.dataa(\n9|acc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[11]~28 ),
	.combout(\n9|acc_final[12]~29_combout ),
	.cout(\n9|acc_final[12]~30 ));
// synopsys translate_off
defparam \n9|acc_final[12]~29 .lut_mask = 16'hA505;
defparam \n9|acc_final[12]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneive_lcell_comb \n9|acc_final[13]~31 (
// Equation(s):
// \n9|acc_final[13]~31_combout  = (\n9|acc [13] & (\n9|acc_final[12]~30  $ (GND))) # (!\n9|acc [13] & (!\n9|acc_final[12]~30  & VCC))
// \n9|acc_final[13]~32  = CARRY((\n9|acc [13] & !\n9|acc_final[12]~30 ))

	.dataa(gnd),
	.datab(\n9|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[12]~30 ),
	.combout(\n9|acc_final[13]~31_combout ),
	.cout(\n9|acc_final[13]~32 ));
// synopsys translate_off
defparam \n9|acc_final[13]~31 .lut_mask = 16'hC30C;
defparam \n9|acc_final[13]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneive_lcell_comb \n9|acc_final[14]~33 (
// Equation(s):
// \n9|acc_final[14]~33_combout  = (\n9|acc [14] & (!\n9|acc_final[13]~32 )) # (!\n9|acc [14] & ((\n9|acc_final[13]~32 ) # (GND)))
// \n9|acc_final[14]~34  = CARRY((!\n9|acc_final[13]~32 ) # (!\n9|acc [14]))

	.dataa(gnd),
	.datab(\n9|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[13]~32 ),
	.combout(\n9|acc_final[14]~33_combout ),
	.cout(\n9|acc_final[14]~34 ));
// synopsys translate_off
defparam \n9|acc_final[14]~33 .lut_mask = 16'h3C3F;
defparam \n9|acc_final[14]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneive_lcell_comb \n9|acc_final[15]~35 (
// Equation(s):
// \n9|acc_final[15]~35_combout  = (\n9|acc [15] & ((GND) # (!\n9|acc_final[14]~34 ))) # (!\n9|acc [15] & (\n9|acc_final[14]~34  $ (GND)))
// \n9|acc_final[15]~36  = CARRY((\n9|acc [15]) # (!\n9|acc_final[14]~34 ))

	.dataa(gnd),
	.datab(\n9|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[14]~34 ),
	.combout(\n9|acc_final[15]~35_combout ),
	.cout(\n9|acc_final[15]~36 ));
// synopsys translate_off
defparam \n9|acc_final[15]~35 .lut_mask = 16'h3CCF;
defparam \n9|acc_final[15]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \n9|acc_final[16]~37 (
// Equation(s):
// \n9|acc_final[16]~37_combout  = (\n9|acc [16] & (\n9|acc_final[15]~36  & VCC)) # (!\n9|acc [16] & (!\n9|acc_final[15]~36 ))
// \n9|acc_final[16]~38  = CARRY((!\n9|acc [16] & !\n9|acc_final[15]~36 ))

	.dataa(\n9|acc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[15]~36 ),
	.combout(\n9|acc_final[16]~37_combout ),
	.cout(\n9|acc_final[16]~38 ));
// synopsys translate_off
defparam \n9|acc_final[16]~37 .lut_mask = 16'hA505;
defparam \n9|acc_final[16]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneive_lcell_comb \n9|acc_final[17]~39 (
// Equation(s):
// \n9|acc_final[17]~39_combout  = (\n9|acc [17] & ((GND) # (!\n9|acc_final[16]~38 ))) # (!\n9|acc [17] & (\n9|acc_final[16]~38  $ (GND)))
// \n9|acc_final[17]~40  = CARRY((\n9|acc [17]) # (!\n9|acc_final[16]~38 ))

	.dataa(gnd),
	.datab(\n9|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[16]~38 ),
	.combout(\n9|acc_final[17]~39_combout ),
	.cout(\n9|acc_final[17]~40 ));
// synopsys translate_off
defparam \n9|acc_final[17]~39 .lut_mask = 16'h3CCF;
defparam \n9|acc_final[17]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneive_lcell_comb \n9|acc_final[18]~41 (
// Equation(s):
// \n9|acc_final[18]~41_combout  = (\n9|acc [18] & (\n9|acc_final[17]~40  & VCC)) # (!\n9|acc [18] & (!\n9|acc_final[17]~40 ))
// \n9|acc_final[18]~42  = CARRY((!\n9|acc [18] & !\n9|acc_final[17]~40 ))

	.dataa(gnd),
	.datab(\n9|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[17]~40 ),
	.combout(\n9|acc_final[18]~41_combout ),
	.cout(\n9|acc_final[18]~42 ));
// synopsys translate_off
defparam \n9|acc_final[18]~41 .lut_mask = 16'hC303;
defparam \n9|acc_final[18]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \n9|acc_final[19]~43 (
// Equation(s):
// \n9|acc_final[19]~43_combout  = (\n9|acc [19] & ((GND) # (!\n9|acc_final[18]~42 ))) # (!\n9|acc [19] & (\n9|acc_final[18]~42  $ (GND)))
// \n9|acc_final[19]~44  = CARRY((\n9|acc [19]) # (!\n9|acc_final[18]~42 ))

	.dataa(gnd),
	.datab(\n9|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[18]~42 ),
	.combout(\n9|acc_final[19]~43_combout ),
	.cout(\n9|acc_final[19]~44 ));
// synopsys translate_off
defparam \n9|acc_final[19]~43 .lut_mask = 16'h3CCF;
defparam \n9|acc_final[19]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneive_lcell_comb \n9|acc_final[20]~45 (
// Equation(s):
// \n9|acc_final[20]~45_combout  = (\n9|acc [20] & (\n9|acc_final[19]~44  & VCC)) # (!\n9|acc [20] & (!\n9|acc_final[19]~44 ))
// \n9|acc_final[20]~46  = CARRY((!\n9|acc [20] & !\n9|acc_final[19]~44 ))

	.dataa(\n9|acc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[19]~44 ),
	.combout(\n9|acc_final[20]~45_combout ),
	.cout(\n9|acc_final[20]~46 ));
// synopsys translate_off
defparam \n9|acc_final[20]~45 .lut_mask = 16'hA505;
defparam \n9|acc_final[20]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneive_lcell_comb \n9|acc_final[21]~47 (
// Equation(s):
// \n9|acc_final[21]~47_combout  = (\n9|acc [21] & ((GND) # (!\n9|acc_final[20]~46 ))) # (!\n9|acc [21] & (\n9|acc_final[20]~46  $ (GND)))
// \n9|acc_final[21]~48  = CARRY((\n9|acc [21]) # (!\n9|acc_final[20]~46 ))

	.dataa(\n9|acc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[20]~46 ),
	.combout(\n9|acc_final[21]~47_combout ),
	.cout(\n9|acc_final[21]~48 ));
// synopsys translate_off
defparam \n9|acc_final[21]~47 .lut_mask = 16'h5AAF;
defparam \n9|acc_final[21]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \n9|acc_final[22]~49 (
// Equation(s):
// \n9|acc_final[22]~49_combout  = (\n9|acc [22] & (\n9|acc_final[21]~48  & VCC)) # (!\n9|acc [22] & (!\n9|acc_final[21]~48 ))
// \n9|acc_final[22]~50  = CARRY((!\n9|acc [22] & !\n9|acc_final[21]~48 ))

	.dataa(\n9|acc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[21]~48 ),
	.combout(\n9|acc_final[22]~49_combout ),
	.cout(\n9|acc_final[22]~50 ));
// synopsys translate_off
defparam \n9|acc_final[22]~49 .lut_mask = 16'hA505;
defparam \n9|acc_final[22]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneive_lcell_comb \n9|acc_final[23]~51 (
// Equation(s):
// \n9|acc_final[23]~51_combout  = (\n9|acc [23] & ((GND) # (!\n9|acc_final[22]~50 ))) # (!\n9|acc [23] & (\n9|acc_final[22]~50  $ (GND)))
// \n9|acc_final[23]~52  = CARRY((\n9|acc [23]) # (!\n9|acc_final[22]~50 ))

	.dataa(\n9|acc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[22]~50 ),
	.combout(\n9|acc_final[23]~51_combout ),
	.cout(\n9|acc_final[23]~52 ));
// synopsys translate_off
defparam \n9|acc_final[23]~51 .lut_mask = 16'h5AAF;
defparam \n9|acc_final[23]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \n9|acc_final[24]~53 (
// Equation(s):
// \n9|acc_final[24]~53_combout  = (\n9|acc [24] & (\n9|acc_final[23]~52  & VCC)) # (!\n9|acc [24] & (!\n9|acc_final[23]~52 ))
// \n9|acc_final[24]~54  = CARRY((!\n9|acc [24] & !\n9|acc_final[23]~52 ))

	.dataa(gnd),
	.datab(\n9|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[23]~52 ),
	.combout(\n9|acc_final[24]~53_combout ),
	.cout(\n9|acc_final[24]~54 ));
// synopsys translate_off
defparam \n9|acc_final[24]~53 .lut_mask = 16'hC303;
defparam \n9|acc_final[24]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \n9|acc_final[25]~55 (
// Equation(s):
// \n9|acc_final[25]~55_combout  = (\n9|acc [25] & ((GND) # (!\n9|acc_final[24]~54 ))) # (!\n9|acc [25] & (\n9|acc_final[24]~54  $ (GND)))
// \n9|acc_final[25]~56  = CARRY((\n9|acc [25]) # (!\n9|acc_final[24]~54 ))

	.dataa(gnd),
	.datab(\n9|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[24]~54 ),
	.combout(\n9|acc_final[25]~55_combout ),
	.cout(\n9|acc_final[25]~56 ));
// synopsys translate_off
defparam \n9|acc_final[25]~55 .lut_mask = 16'h3CCF;
defparam \n9|acc_final[25]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneive_lcell_comb \n9|acc_final[26]~57 (
// Equation(s):
// \n9|acc_final[26]~57_combout  = (\n9|acc [26] & (\n9|acc_final[25]~56  & VCC)) # (!\n9|acc [26] & (!\n9|acc_final[25]~56 ))
// \n9|acc_final[26]~58  = CARRY((!\n9|acc [26] & !\n9|acc_final[25]~56 ))

	.dataa(\n9|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[25]~56 ),
	.combout(\n9|acc_final[26]~57_combout ),
	.cout(\n9|acc_final[26]~58 ));
// synopsys translate_off
defparam \n9|acc_final[26]~57 .lut_mask = 16'hA505;
defparam \n9|acc_final[26]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y15_N13
dffeas \n9|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[26]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[26] .is_wysiwyg = "true";
defparam \n9|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N22
cycloneive_lcell_comb \n9|acc[27]~86 (
// Equation(s):
// \n9|acc[27]~86_combout  = (\n9|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n9|acc [27] & (\n9|acc[26]~85  & VCC)) # (!\n9|acc [27] & (!\n9|acc[26]~85 )))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n9|acc [27] & (!\n9|acc[26]~85 )) # 
// (!\n9|acc [27] & ((\n9|acc[26]~85 ) # (GND)))))
// \n9|acc[27]~87  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n9|acc [27] & !\n9|acc[26]~85 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n9|acc[26]~85 ) # (!\n9|acc [27]))))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n9|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[26]~85 ),
	.combout(\n9|acc[27]~86_combout ),
	.cout(\n9|acc[27]~87 ));
// synopsys translate_off
defparam \n9|acc[27]~86 .lut_mask = 16'h9617;
defparam \n9|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N23
dffeas \n9|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[27] .is_wysiwyg = "true";
defparam \n9|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N14
cycloneive_lcell_comb \n9|acc_final[27]~59 (
// Equation(s):
// \n9|acc_final[27]~59_combout  = (\n9|acc [27] & ((GND) # (!\n9|acc_final[26]~58 ))) # (!\n9|acc [27] & (\n9|acc_final[26]~58  $ (GND)))
// \n9|acc_final[27]~60  = CARRY((\n9|acc [27]) # (!\n9|acc_final[26]~58 ))

	.dataa(\n9|acc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[26]~58 ),
	.combout(\n9|acc_final[27]~59_combout ),
	.cout(\n9|acc_final[27]~60 ));
// synopsys translate_off
defparam \n9|acc_final[27]~59 .lut_mask = 16'h5AAF;
defparam \n9|acc_final[27]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y15_N15
dffeas \n9|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[27]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[27] .is_wysiwyg = "true";
defparam \n9|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N9
dffeas \n9|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[24]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[24] .is_wysiwyg = "true";
defparam \n9|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N11
dffeas \n9|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[25]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[25] .is_wysiwyg = "true";
defparam \n9|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \n9|LessThan1~1 (
// Equation(s):
// \n9|LessThan1~1_combout  = (\n9|acc_final [26] & (\n9|acc_final [27] & (\n9|acc_final [24] & \n9|acc_final [25])))

	.dataa(\n9|acc_final [26]),
	.datab(\n9|acc_final [27]),
	.datac(\n9|acc_final [24]),
	.datad(\n9|acc_final [25]),
	.cin(gnd),
	.combout(\n9|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n9|LessThan1~1 .lut_mask = 16'h8000;
defparam \n9|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N24
cycloneive_lcell_comb \n9|acc[28]~88 (
// Equation(s):
// \n9|acc[28]~88_combout  = ((\n9|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\n9|acc [28] $ (!\n9|acc[27]~87 )))) # (GND)
// \n9|acc[28]~89  = CARRY((\n9|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\n9|acc [28]) # (!\n9|acc[27]~87 ))) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT28  & (\n9|acc [28] & !\n9|acc[27]~87 )))

	.dataa(\n9|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\n9|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[27]~87 ),
	.combout(\n9|acc[28]~88_combout ),
	.cout(\n9|acc[28]~89 ));
// synopsys translate_off
defparam \n9|acc[28]~88 .lut_mask = 16'h698E;
defparam \n9|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N25
dffeas \n9|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[28] .is_wysiwyg = "true";
defparam \n9|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N26
cycloneive_lcell_comb \n9|acc[29]~90 (
// Equation(s):
// \n9|acc[29]~90_combout  = (\n9|acc [29] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT29  & (\n9|acc[28]~89  & VCC)) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n9|acc[28]~89 )))) # (!\n9|acc [29] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT29  
// & (!\n9|acc[28]~89 )) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n9|acc[28]~89 ) # (GND)))))
// \n9|acc[29]~91  = CARRY((\n9|acc [29] & (!\n9|Mult0|auto_generated|mac_out2~DATAOUT29  & !\n9|acc[28]~89 )) # (!\n9|acc [29] & ((!\n9|acc[28]~89 ) # (!\n9|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\n9|acc [29]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[28]~89 ),
	.combout(\n9|acc[29]~90_combout ),
	.cout(\n9|acc[29]~91 ));
// synopsys translate_off
defparam \n9|acc[29]~90 .lut_mask = 16'h9617;
defparam \n9|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N27
dffeas \n9|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[29] .is_wysiwyg = "true";
defparam \n9|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N28
cycloneive_lcell_comb \n9|acc[30]~92 (
// Equation(s):
// \n9|acc[30]~92_combout  = ((\n9|acc [30] $ (\n9|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\n9|acc[29]~91 )))) # (GND)
// \n9|acc[30]~93  = CARRY((\n9|acc [30] & ((\n9|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\n9|acc[29]~91 ))) # (!\n9|acc [30] & (\n9|Mult0|auto_generated|mac_out2~DATAOUT30  & !\n9|acc[29]~91 )))

	.dataa(\n9|acc [30]),
	.datab(\n9|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc[29]~91 ),
	.combout(\n9|acc[30]~92_combout ),
	.cout(\n9|acc[30]~93 ));
// synopsys translate_off
defparam \n9|acc[30]~92 .lut_mask = 16'h698E;
defparam \n9|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N29
dffeas \n9|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[30] .is_wysiwyg = "true";
defparam \n9|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \n9|acc_final[28]~61 (
// Equation(s):
// \n9|acc_final[28]~61_combout  = (\n9|acc [28] & (\n9|acc_final[27]~60  & VCC)) # (!\n9|acc [28] & (!\n9|acc_final[27]~60 ))
// \n9|acc_final[28]~62  = CARRY((!\n9|acc [28] & !\n9|acc_final[27]~60 ))

	.dataa(gnd),
	.datab(\n9|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[27]~60 ),
	.combout(\n9|acc_final[28]~61_combout ),
	.cout(\n9|acc_final[28]~62 ));
// synopsys translate_off
defparam \n9|acc_final[28]~61 .lut_mask = 16'hC303;
defparam \n9|acc_final[28]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \n9|acc_final[29]~63 (
// Equation(s):
// \n9|acc_final[29]~63_combout  = (\n9|acc [29] & ((GND) # (!\n9|acc_final[28]~62 ))) # (!\n9|acc [29] & (\n9|acc_final[28]~62  $ (GND)))
// \n9|acc_final[29]~64  = CARRY((\n9|acc [29]) # (!\n9|acc_final[28]~62 ))

	.dataa(\n9|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[28]~62 ),
	.combout(\n9|acc_final[29]~63_combout ),
	.cout(\n9|acc_final[29]~64 ));
// synopsys translate_off
defparam \n9|acc_final[29]~63 .lut_mask = 16'h5AAF;
defparam \n9|acc_final[29]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \n9|acc_final[30]~65 (
// Equation(s):
// \n9|acc_final[30]~65_combout  = (\n9|acc [30] & (\n9|acc_final[29]~64  & VCC)) # (!\n9|acc [30] & (!\n9|acc_final[29]~64 ))
// \n9|acc_final[30]~66  = CARRY((!\n9|acc [30] & !\n9|acc_final[29]~64 ))

	.dataa(\n9|acc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n9|acc_final[29]~64 ),
	.combout(\n9|acc_final[30]~65_combout ),
	.cout(\n9|acc_final[30]~66 ));
// synopsys translate_off
defparam \n9|acc_final[30]~65 .lut_mask = 16'hA505;
defparam \n9|acc_final[30]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y15_N21
dffeas \n9|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[30]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[30] .is_wysiwyg = "true";
defparam \n9|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N19
dffeas \n9|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[29]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[29] .is_wysiwyg = "true";
defparam \n9|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N17
dffeas \n9|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[28] .is_wysiwyg = "true";
defparam \n9|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
cycloneive_lcell_comb \n9|LessThan1~2 (
// Equation(s):
// \n9|LessThan1~2_combout  = (\n9|acc_final [30] & (\n9|acc_final [29] & \n9|acc_final [28]))

	.dataa(\n9|acc_final [30]),
	.datab(gnd),
	.datac(\n9|acc_final [29]),
	.datad(\n9|acc_final [28]),
	.cin(gnd),
	.combout(\n9|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n9|LessThan1~2 .lut_mask = 16'hA000;
defparam \n9|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N30
cycloneive_lcell_comb \n9|acc[31]~94 (
// Equation(s):
// \n9|acc[31]~94_combout  = \n9|acc [31] $ (\n9|acc[30]~93  $ (\n9|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n9|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n9|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n9|acc[30]~93 ),
	.combout(\n9|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n9|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n9|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y15_N31
dffeas \n9|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n2|acc[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc[31] .is_wysiwyg = "true";
defparam \n9|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneive_lcell_comb \n9|acc_final[31]~67 (
// Equation(s):
// \n9|acc_final[31]~67_combout  = \n9|acc_final[30]~66  $ (\n9|acc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n9|acc [31]),
	.cin(\n9|acc_final[30]~66 ),
	.combout(\n9|acc_final[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \n9|acc_final[31]~67 .lut_mask = 16'h0FF0;
defparam \n9|acc_final[31]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y15_N23
dffeas \n9|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[31]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[31] .is_wysiwyg = "true";
defparam \n9|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N7
dffeas \n9|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[23]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[23] .is_wysiwyg = "true";
defparam \n9|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N3
dffeas \n9|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[21]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[21] .is_wysiwyg = "true";
defparam \n9|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N5
dffeas \n9|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[22]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[22] .is_wysiwyg = "true";
defparam \n9|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N1
dffeas \n9|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[20]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[20] .is_wysiwyg = "true";
defparam \n9|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \n9|LessThan1~0 (
// Equation(s):
// \n9|LessThan1~0_combout  = (\n9|acc_final [23] & (\n9|acc_final [21] & (\n9|acc_final [22] & \n9|acc_final [20])))

	.dataa(\n9|acc_final [23]),
	.datab(\n9|acc_final [21]),
	.datac(\n9|acc_final [22]),
	.datad(\n9|acc_final [20]),
	.cin(gnd),
	.combout(\n9|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n9|LessThan1~0 .lut_mask = 16'h8000;
defparam \n9|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneive_lcell_comb \n9|sigmoid_address[0]~0 (
// Equation(s):
// \n9|sigmoid_address[0]~0_combout  = ((\n9|LessThan1~1_combout  & (\n9|LessThan1~2_combout  & \n9|LessThan1~0_combout ))) # (!\n9|acc_final [31])

	.dataa(\n9|LessThan1~1_combout ),
	.datab(\n9|LessThan1~2_combout ),
	.datac(\n9|acc_final [31]),
	.datad(\n9|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[0]~0 .lut_mask = 16'h8F0F;
defparam \n9|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N11
dffeas \n9|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[9] .is_wysiwyg = "true";
defparam \n9|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneive_lcell_comb \n9|LessThan0~2 (
// Equation(s):
// \n9|LessThan0~2_combout  = (\n9|acc_final [30]) # ((\n9|acc_final [29]) # (\n9|acc_final [28]))

	.dataa(\n9|acc_final [30]),
	.datab(gnd),
	.datac(\n9|acc_final [29]),
	.datad(\n9|acc_final [28]),
	.cin(gnd),
	.combout(\n9|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n9|LessThan0~2 .lut_mask = 16'hFFFA;
defparam \n9|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \n9|LessThan0~0 (
// Equation(s):
// \n9|LessThan0~0_combout  = (\n9|acc_final [23]) # ((\n9|acc_final [21]) # ((\n9|acc_final [22]) # (\n9|acc_final [20])))

	.dataa(\n9|acc_final [23]),
	.datab(\n9|acc_final [21]),
	.datac(\n9|acc_final [22]),
	.datad(\n9|acc_final [20]),
	.cin(gnd),
	.combout(\n9|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n9|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n9|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N30
cycloneive_lcell_comb \n9|LessThan0~1 (
// Equation(s):
// \n9|LessThan0~1_combout  = (\n9|acc_final [26]) # ((\n9|acc_final [27]) # ((\n9|acc_final [24]) # (\n9|acc_final [25])))

	.dataa(\n9|acc_final [26]),
	.datab(\n9|acc_final [27]),
	.datac(\n9|acc_final [24]),
	.datad(\n9|acc_final [25]),
	.cin(gnd),
	.combout(\n9|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n9|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n9|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneive_lcell_comb \n9|sigmoid_address[0]~1 (
// Equation(s):
// \n9|sigmoid_address[0]~1_combout  = (!\n9|acc_final [31] & ((\n9|LessThan0~2_combout ) # ((\n9|LessThan0~0_combout ) # (\n9|LessThan0~1_combout ))))

	.dataa(\n9|LessThan0~2_combout ),
	.datab(\n9|LessThan0~0_combout ),
	.datac(\n9|acc_final [31]),
	.datad(\n9|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[0]~1 .lut_mask = 16'h0F0E;
defparam \n9|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneive_lcell_comb \n9|sigmoid_address[0]~2 (
// Equation(s):
// \n9|sigmoid_address[0]~2_combout  = (\n9|acc_final [9] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [9] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n9|acc_final [9]),
	.datad(\n9|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[0]~2 .lut_mask = 16'hAFA0;
defparam \n9|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N13
dffeas \n9|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[10] .is_wysiwyg = "true";
defparam \n9|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneive_lcell_comb \n9|sigmoid_address[1]~3 (
// Equation(s):
// \n9|sigmoid_address[1]~3_combout  = (\n9|acc_final [10] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [10] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n9|acc_final [10]),
	.datad(\n9|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[1]~3 .lut_mask = 16'hAFA0;
defparam \n9|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N15
dffeas \n9|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[11] .is_wysiwyg = "true";
defparam \n9|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
cycloneive_lcell_comb \n9|sigmoid_address[2]~4 (
// Equation(s):
// \n9|sigmoid_address[2]~4_combout  = (\n9|acc_final [11] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [11] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n9|acc_final [11]),
	.datad(\n9|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[2]~4 .lut_mask = 16'hAFA0;
defparam \n9|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N17
dffeas \n9|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[12] .is_wysiwyg = "true";
defparam \n9|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N2
cycloneive_lcell_comb \n9|sigmoid_address[3]~5 (
// Equation(s):
// \n9|sigmoid_address[3]~5_combout  = (\n9|acc_final [12] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [12] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(\n9|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n9|acc_final [12]),
	.cin(gnd),
	.combout(\n9|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[3]~5 .lut_mask = 16'hAACC;
defparam \n9|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N19
dffeas \n9|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[13] .is_wysiwyg = "true";
defparam \n9|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneive_lcell_comb \n9|sigmoid_address[4]~6 (
// Equation(s):
// \n9|sigmoid_address[4]~6_combout  = (\n9|acc_final [13] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [13] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(\n9|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n9|acc_final [13]),
	.cin(gnd),
	.combout(\n9|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[4]~6 .lut_mask = 16'hAACC;
defparam \n9|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N21
dffeas \n9|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[14]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[14] .is_wysiwyg = "true";
defparam \n9|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneive_lcell_comb \n9|sigmoid_address[5]~7 (
// Equation(s):
// \n9|sigmoid_address[5]~7_combout  = (\n9|acc_final [14] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [14] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n9|acc_final [14]),
	.datad(\n9|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[5]~7 .lut_mask = 16'hAFA0;
defparam \n9|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N23
dffeas \n9|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[15] .is_wysiwyg = "true";
defparam \n9|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneive_lcell_comb \n9|sigmoid_address[6]~8 (
// Equation(s):
// \n9|sigmoid_address[6]~8_combout  = (\n9|acc_final [15] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [15] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(\n9|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n9|acc_final [15]),
	.cin(gnd),
	.combout(\n9|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[6]~8 .lut_mask = 16'hAACC;
defparam \n9|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \n9|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[16]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[16] .is_wysiwyg = "true";
defparam \n9|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneive_lcell_comb \n9|sigmoid_address[7]~9 (
// Equation(s):
// \n9|sigmoid_address[7]~9_combout  = (\n9|acc_final [16] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [16] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(\n9|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n9|acc_final [16]),
	.cin(gnd),
	.combout(\n9|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[7]~9 .lut_mask = 16'hAACC;
defparam \n9|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N27
dffeas \n9|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[17]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[17] .is_wysiwyg = "true";
defparam \n9|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneive_lcell_comb \n9|sigmoid_address[8]~10 (
// Equation(s):
// \n9|sigmoid_address[8]~10_combout  = (\n9|acc_final [17] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [17] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(\n9|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n9|acc_final [17]),
	.cin(gnd),
	.combout(\n9|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[8]~10 .lut_mask = 16'hAACC;
defparam \n9|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N29
dffeas \n9|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[18]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[18] .is_wysiwyg = "true";
defparam \n9|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
cycloneive_lcell_comb \n9|sigmoid_address[9]~11 (
// Equation(s):
// \n9|sigmoid_address[9]~11_combout  = (\n9|acc_final [18] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [18] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(\n9|sigmoid_address[0]~1_combout ),
	.datac(gnd),
	.datad(\n9|acc_final [18]),
	.cin(gnd),
	.combout(\n9|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[9]~11 .lut_mask = 16'hAACC;
defparam \n9|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N31
dffeas \n9|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n9|acc_final[19]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n9|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n9|acc_final[19] .is_wysiwyg = "true";
defparam \n9|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
cycloneive_lcell_comb \n9|sigmoid_address[10]~12 (
// Equation(s):
// \n9|sigmoid_address[10]~12_combout  = (\n9|acc_final [19] & (\n9|sigmoid_address[0]~0_combout )) # (!\n9|acc_final [19] & ((\n9|sigmoid_address[0]~1_combout )))

	.dataa(\n9|sigmoid_address[0]~0_combout ),
	.datab(gnd),
	.datac(\n9|acc_final [19]),
	.datad(\n9|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n9|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n9|sigmoid_address[10]~12 .lut_mask = 16'hAFA0;
defparam \n9|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
cycloneive_lcell_comb \n9|acc_final[31]~_wirecell (
// Equation(s):
// \n9|acc_final[31]~_wirecell_combout  = !\n9|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\n9|acc_final [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n9|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n9|acc_final[31]~_wirecell .lut_mask = 16'h0F0F;
defparam \n9|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n9|acc_final[31]~_wirecell_combout ,\n9|sigmoid_address[10]~12_combout ,\n9|sigmoid_address[9]~11_combout ,\n9|sigmoid_address[8]~10_combout ,\n9|sigmoid_address[7]~9_combout ,\n9|sigmoid_address[6]~8_combout ,\n9|sigmoid_address[5]~7_combout ,
\n9|sigmoid_address[4]~6_combout ,\n9|sigmoid_address[3]~5_combout ,\n9|sigmoid_address[2]~4_combout ,\n9|sigmoid_address[1]~3_combout ,\n9|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n9|acc_final[31]~_wirecell_combout ,\n9|sigmoid_address[10]~12_combout ,\n9|sigmoid_address[9]~11_combout ,\n9|sigmoid_address[8]~10_combout ,\n9|sigmoid_address[7]~9_combout ,\n9|sigmoid_address[6]~8_combout ,\n9|sigmoid_address[5]~7_combout ,
\n9|sigmoid_address[4]~6_combout ,\n9|sigmoid_address[3]~5_combout ,\n9|sigmoid_address[2]~4_combout ,\n9|sigmoid_address[1]~3_combout ,\n9|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n9|acc_final[31]~_wirecell_combout ,\n9|sigmoid_address[10]~12_combout ,\n9|sigmoid_address[9]~11_combout ,\n9|sigmoid_address[8]~10_combout ,\n9|sigmoid_address[7]~9_combout ,\n9|sigmoid_address[6]~8_combout ,\n9|sigmoid_address[5]~7_combout ,
\n9|sigmoid_address[4]~6_combout ,\n9|sigmoid_address[3]~5_combout ,\n9|sigmoid_address[2]~4_combout ,\n9|sigmoid_address[1]~3_combout ,\n9|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n9|acc_final[31]~_wirecell_combout ,\n9|sigmoid_address[10]~12_combout ,\n9|sigmoid_address[9]~11_combout ,\n9|sigmoid_address[8]~10_combout ,\n9|sigmoid_address[7]~9_combout ,\n9|sigmoid_address[6]~8_combout ,\n9|sigmoid_address[5]~7_combout ,
\n9|sigmoid_address[4]~6_combout ,\n9|sigmoid_address[3]~5_combout ,\n9|sigmoid_address[2]~4_combout ,\n9|sigmoid_address[1]~3_combout ,\n9|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n9|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \n0|out_ready_d (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\n0|out_ready~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|out_ready_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|out_ready_d .is_wysiwyg = "true";
defparam \n0|out_ready_d .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \n0|sigmoid_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\n0|out_ready_d~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|sigmoid_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|sigmoid_ready .is_wysiwyg = "true";
defparam \n0|sigmoid_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((\n1|sig_mem|altsyncram_component|auto_generated|q_a [0] & !\n0|sig_mem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\n0|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0022;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((\n0|sig_mem|altsyncram_component|auto_generated|q_a [1] & ((!\LessThan0~1_cout ) # (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [1] & 
// (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [1] & !\LessThan0~1_cout )))

	.dataa(\n0|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h002B;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\n1|sig_mem|altsyncram_component|auto_generated|q_a [2] & ((!\LessThan0~3_cout ) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [2]))) # (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [2] & 
// (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan0~3_cout )))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\n0|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h002B;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\n0|sig_mem|altsyncram_component|auto_generated|q_a [3] & ((!\LessThan0~5_cout ) # (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [3] & 
// (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [3] & !\LessThan0~5_cout )))

	.dataa(\n0|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h002B;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((\n1|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan0~7_cout ) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [4]))) # (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [4] & 
// (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [4] & !\LessThan0~7_cout )))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\n0|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h002B;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\n0|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((!\LessThan0~9_cout ) # (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [5]))) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [5] & 
// (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [5] & !\LessThan0~9_cout )))

	.dataa(\n0|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h002B;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\n0|sig_mem|altsyncram_component|auto_generated|q_a [6] & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [6] & !\LessThan0~11_cout )) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [6] & 
// ((\n1|sig_mem|altsyncram_component|auto_generated|q_a [6]) # (!\LessThan0~11_cout ))))

	.dataa(\n0|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h004D;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (\n1|sig_mem|altsyncram_component|auto_generated|q_a [7] & ((\LessThan0~13_cout ) # (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [7]))) # (!\n1|sig_mem|altsyncram_component|auto_generated|q_a [7] & 
// (!\n0|sig_mem|altsyncram_component|auto_generated|q_a [7] & \LessThan0~13_cout ))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\n0|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\LessThan0~13_cout ),
	.combout(\LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = 16'hB2B2;
defparam \LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \prediction_confidence~0 (
// Equation(s):
// \prediction_confidence~0_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\n0|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\LessThan0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~0_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~0 .lut_mask = 16'hACAC;
defparam \prediction_confidence~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \prediction_confidence~1 (
// Equation(s):
// \prediction_confidence~1_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(gnd),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\LessThan0~14_combout ),
	.datad(\n0|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\prediction_confidence~1_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~1 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \prediction_confidence~2 (
// Equation(s):
// \prediction_confidence~2_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [5])))

	.dataa(gnd),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\LessThan0~14_combout ),
	.datad(\n0|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\prediction_confidence~2_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~2 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \prediction_confidence~3 (
// Equation(s):
// \prediction_confidence~3_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\LessThan0~14_combout ),
	.datad(\n0|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\prediction_confidence~3_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~3 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \prediction_confidence~4 (
// Equation(s):
// \prediction_confidence~4_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(gnd),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LessThan0~14_combout ),
	.datad(\n0|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\prediction_confidence~4_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~4 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \prediction_confidence~5 (
// Equation(s):
// \prediction_confidence~5_combout  = (\LessThan0~14_combout  & ((\n1|sig_mem|altsyncram_component|auto_generated|q_a [2]))) # (!\LessThan0~14_combout  & (\n0|sig_mem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\LessThan0~14_combout ),
	.datab(gnd),
	.datac(\n0|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\n1|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\prediction_confidence~5_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~5 .lut_mask = 16'hFA50;
defparam \prediction_confidence~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \prediction_confidence~6 (
// Equation(s):
// \prediction_confidence~6_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [1])))

	.dataa(gnd),
	.datab(\n1|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\LessThan0~14_combout ),
	.datad(\n0|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\prediction_confidence~6_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~6 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \prediction_confidence~7 (
// Equation(s):
// \prediction_confidence~7_combout  = (\LessThan0~14_combout  & (\n1|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan0~14_combout  & ((\n0|sig_mem|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\n1|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\LessThan0~14_combout ),
	.datad(\n0|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\prediction_confidence~7_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~7 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_cout  = CARRY((\n2|sig_mem|altsyncram_component|auto_generated|q_a [0] & !\prediction_confidence~7_combout ))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prediction_confidence~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan1~1_cout ));
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0022;
defparam \LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_cout  = CARRY((\n2|sig_mem|altsyncram_component|auto_generated|q_a [1] & (\prediction_confidence~6_combout  & !\LessThan1~1_cout )) # (!\n2|sig_mem|altsyncram_component|auto_generated|q_a [1] & ((\prediction_confidence~6_combout ) # 
// (!\LessThan1~1_cout ))))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~1_cout ),
	.combout(),
	.cout(\LessThan1~3_cout ));
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h004D;
defparam \LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_cout  = CARRY((\prediction_confidence~5_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan1~3_cout )) # (!\prediction_confidence~5_combout  & ((\n2|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan1~3_cout ))))

	.dataa(\prediction_confidence~5_combout ),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~3_cout ),
	.combout(),
	.cout(\LessThan1~5_cout ));
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h004D;
defparam \LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_cout  = CARRY((\prediction_confidence~4_combout  & ((!\LessThan1~5_cout ) # (!\n2|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\prediction_confidence~4_combout  & (!\n2|sig_mem|altsyncram_component|auto_generated|q_a [3] & 
// !\LessThan1~5_cout )))

	.dataa(\prediction_confidence~4_combout ),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~5_cout ),
	.combout(),
	.cout(\LessThan1~7_cout ));
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h002B;
defparam \LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_cout  = CARRY((\n2|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan1~7_cout ) # (!\prediction_confidence~3_combout ))) # (!\n2|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~3_combout  & 
// !\LessThan1~7_cout )))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~7_cout ),
	.combout(),
	.cout(\LessThan1~9_cout ));
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h002B;
defparam \LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_cout  = CARRY((\n2|sig_mem|altsyncram_component|auto_generated|q_a [5] & (\prediction_confidence~2_combout  & !\LessThan1~9_cout )) # (!\n2|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((\prediction_confidence~2_combout ) # 
// (!\LessThan1~9_cout ))))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~9_cout ),
	.combout(),
	.cout(\LessThan1~11_cout ));
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = 16'h004D;
defparam \LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_cout  = CARRY((\prediction_confidence~1_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [6] & !\LessThan1~11_cout )) # (!\prediction_confidence~1_combout  & ((\n2|sig_mem|altsyncram_component|auto_generated|q_a [6]) # 
// (!\LessThan1~11_cout ))))

	.dataa(\prediction_confidence~1_combout ),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~11_cout ),
	.combout(),
	.cout(\LessThan1~13_cout ));
// synopsys translate_off
defparam \LessThan1~13 .lut_mask = 16'h004D;
defparam \LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = (\n2|sig_mem|altsyncram_component|auto_generated|q_a [7] & ((\LessThan1~13_cout ) # (!\prediction_confidence~0_combout ))) # (!\n2|sig_mem|altsyncram_component|auto_generated|q_a [7] & (!\prediction_confidence~0_combout  & 
// \LessThan1~13_cout ))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\prediction_confidence~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\LessThan1~13_cout ),
	.combout(\LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~14 .lut_mask = 16'hB2B2;
defparam \LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \prediction_confidence~8 (
// Equation(s):
// \prediction_confidence~8_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\LessThan1~14_combout  & ((\prediction_confidence~0_combout )))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\prediction_confidence~0_combout ),
	.datac(\LessThan1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~8_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~8 .lut_mask = 16'hACAC;
defparam \prediction_confidence~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \prediction_confidence~9 (
// Equation(s):
// \prediction_confidence~9_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan1~14_combout  & ((\prediction_confidence~1_combout )))

	.dataa(gnd),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\LessThan1~14_combout ),
	.datad(\prediction_confidence~1_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~9_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~9 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \prediction_confidence~10 (
// Equation(s):
// \prediction_confidence~10_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan1~14_combout  & ((\prediction_confidence~2_combout )))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\LessThan1~14_combout ),
	.datad(\prediction_confidence~2_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~10_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~10 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \prediction_confidence~11 (
// Equation(s):
// \prediction_confidence~11_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan1~14_combout  & ((\prediction_confidence~3_combout )))

	.dataa(\LessThan1~14_combout ),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\prediction_confidence~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~11_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~11 .lut_mask = 16'hD8D8;
defparam \prediction_confidence~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \prediction_confidence~12 (
// Equation(s):
// \prediction_confidence~12_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan1~14_combout  & ((\prediction_confidence~4_combout )))

	.dataa(gnd),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LessThan1~14_combout ),
	.datad(\prediction_confidence~4_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~12_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~12 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \prediction_confidence~13 (
// Equation(s):
// \prediction_confidence~13_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan1~14_combout  & ((\prediction_confidence~5_combout )))

	.dataa(gnd),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\LessThan1~14_combout ),
	.datad(\prediction_confidence~5_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~13_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~13 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \prediction_confidence~14 (
// Equation(s):
// \prediction_confidence~14_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan1~14_combout  & ((\prediction_confidence~6_combout )))

	.dataa(\n2|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\LessThan1~14_combout ),
	.datad(\prediction_confidence~6_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~14_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~14 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \prediction_confidence~15 (
// Equation(s):
// \prediction_confidence~15_combout  = (\LessThan1~14_combout  & (\n2|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan1~14_combout  & ((\prediction_confidence~7_combout )))

	.dataa(gnd),
	.datab(\n2|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\LessThan1~14_combout ),
	.datad(\prediction_confidence~7_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~15_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~15 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_cout  = CARRY((\n3|sig_mem|altsyncram_component|auto_generated|q_a [0] & !\prediction_confidence~15_combout ))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prediction_confidence~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan2~1_cout ));
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0022;
defparam \LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_cout  = CARRY((\prediction_confidence~14_combout  & ((!\LessThan2~1_cout ) # (!\n3|sig_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\prediction_confidence~14_combout  & (!\n3|sig_mem|altsyncram_component|auto_generated|q_a [1] & 
// !\LessThan2~1_cout )))

	.dataa(\prediction_confidence~14_combout ),
	.datab(\n3|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~1_cout ),
	.combout(),
	.cout(\LessThan2~3_cout ));
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h002B;
defparam \LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_cout  = CARRY((\prediction_confidence~13_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan2~3_cout )) # (!\prediction_confidence~13_combout  & ((\n3|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan2~3_cout ))))

	.dataa(\prediction_confidence~13_combout ),
	.datab(\n3|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~3_cout ),
	.combout(),
	.cout(\LessThan2~5_cout ));
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h004D;
defparam \LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout  = CARRY((\n3|sig_mem|altsyncram_component|auto_generated|q_a [3] & (\prediction_confidence~12_combout  & !\LessThan2~5_cout )) # (!\n3|sig_mem|altsyncram_component|auto_generated|q_a [3] & ((\prediction_confidence~12_combout ) # 
// (!\LessThan2~5_cout ))))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\prediction_confidence~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~5_cout ),
	.combout(),
	.cout(\LessThan2~7_cout ));
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h004D;
defparam \LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_cout  = CARRY((\n3|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan2~7_cout ) # (!\prediction_confidence~11_combout ))) # (!\n3|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~11_combout  & 
// !\LessThan2~7_cout )))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~7_cout ),
	.combout(),
	.cout(\LessThan2~9_cout ));
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h002B;
defparam \LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_cout  = CARRY((\n3|sig_mem|altsyncram_component|auto_generated|q_a [5] & (\prediction_confidence~10_combout  & !\LessThan2~9_cout )) # (!\n3|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((\prediction_confidence~10_combout ) # 
// (!\LessThan2~9_cout ))))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~9_cout ),
	.combout(),
	.cout(\LessThan2~11_cout ));
// synopsys translate_off
defparam \LessThan2~11 .lut_mask = 16'h004D;
defparam \LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_cout  = CARRY((\prediction_confidence~9_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [6] & !\LessThan2~11_cout )) # (!\prediction_confidence~9_combout  & ((\n3|sig_mem|altsyncram_component|auto_generated|q_a [6]) # 
// (!\LessThan2~11_cout ))))

	.dataa(\prediction_confidence~9_combout ),
	.datab(\n3|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~11_cout ),
	.combout(),
	.cout(\LessThan2~13_cout ));
// synopsys translate_off
defparam \LessThan2~13 .lut_mask = 16'h004D;
defparam \LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \LessThan2~14 (
// Equation(s):
// \LessThan2~14_combout  = (\n3|sig_mem|altsyncram_component|auto_generated|q_a [7] & ((\LessThan2~13_cout ) # (!\prediction_confidence~8_combout ))) # (!\n3|sig_mem|altsyncram_component|auto_generated|q_a [7] & (\LessThan2~13_cout  & 
// !\prediction_confidence~8_combout ))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\prediction_confidence~8_combout ),
	.cin(\LessThan2~13_cout ),
	.combout(\LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~14 .lut_mask = 16'hA0FA;
defparam \LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \prediction_confidence~16 (
// Equation(s):
// \prediction_confidence~16_combout  = (\LessThan2~14_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\LessThan2~14_combout  & ((\prediction_confidence~8_combout )))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\LessThan2~14_combout ),
	.datac(gnd),
	.datad(\prediction_confidence~8_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~16_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~16 .lut_mask = 16'hBB88;
defparam \prediction_confidence~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \prediction_confidence~17 (
// Equation(s):
// \prediction_confidence~17_combout  = (\LessThan2~14_combout  & ((\n3|sig_mem|altsyncram_component|auto_generated|q_a [6]))) # (!\LessThan2~14_combout  & (\prediction_confidence~9_combout ))

	.dataa(\prediction_confidence~9_combout ),
	.datab(gnd),
	.datac(\n3|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~17_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~17 .lut_mask = 16'hF0AA;
defparam \prediction_confidence~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \prediction_confidence~18 (
// Equation(s):
// \prediction_confidence~18_combout  = (\LessThan2~14_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan2~14_combout  & ((\prediction_confidence~10_combout )))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\prediction_confidence~10_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~18_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~18 .lut_mask = 16'hAAF0;
defparam \prediction_confidence~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \prediction_confidence~19 (
// Equation(s):
// \prediction_confidence~19_combout  = (\LessThan2~14_combout  & ((\n3|sig_mem|altsyncram_component|auto_generated|q_a [4]))) # (!\LessThan2~14_combout  & (\prediction_confidence~11_combout ))

	.dataa(gnd),
	.datab(\prediction_confidence~11_combout ),
	.datac(\n3|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~19_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~19 .lut_mask = 16'hF0CC;
defparam \prediction_confidence~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \prediction_confidence~20 (
// Equation(s):
// \prediction_confidence~20_combout  = (\LessThan2~14_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan2~14_combout  & ((\prediction_confidence~12_combout )))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\prediction_confidence~12_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~20_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~20 .lut_mask = 16'hAAF0;
defparam \prediction_confidence~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \prediction_confidence~21 (
// Equation(s):
// \prediction_confidence~21_combout  = (\LessThan2~14_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan2~14_combout  & ((\prediction_confidence~13_combout )))

	.dataa(gnd),
	.datab(\n3|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\prediction_confidence~13_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~21_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~21 .lut_mask = 16'hCCF0;
defparam \prediction_confidence~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \prediction_confidence~22 (
// Equation(s):
// \prediction_confidence~22_combout  = (\LessThan2~14_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan2~14_combout  & ((\prediction_confidence~14_combout )))

	.dataa(gnd),
	.datab(\n3|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\prediction_confidence~14_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~22_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~22 .lut_mask = 16'hCCF0;
defparam \prediction_confidence~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \prediction_confidence~23 (
// Equation(s):
// \prediction_confidence~23_combout  = (\LessThan2~14_combout  & (\n3|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan2~14_combout  & ((\prediction_confidence~15_combout )))

	.dataa(\n3|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\prediction_confidence~15_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~23_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~23 .lut_mask = 16'hAAF0;
defparam \prediction_confidence~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_cout  = CARRY((\n4|sig_mem|altsyncram_component|auto_generated|q_a [0] & !\prediction_confidence~23_combout ))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prediction_confidence~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan3~1_cout ));
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0022;
defparam \LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneive_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_cout  = CARRY((\n4|sig_mem|altsyncram_component|auto_generated|q_a [1] & (\prediction_confidence~22_combout  & !\LessThan3~1_cout )) # (!\n4|sig_mem|altsyncram_component|auto_generated|q_a [1] & ((\prediction_confidence~22_combout ) # 
// (!\LessThan3~1_cout ))))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~1_cout ),
	.combout(),
	.cout(\LessThan3~3_cout ));
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h004D;
defparam \LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneive_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_cout  = CARRY((\prediction_confidence~21_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan3~3_cout )) # (!\prediction_confidence~21_combout  & ((\n4|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan3~3_cout ))))

	.dataa(\prediction_confidence~21_combout ),
	.datab(\n4|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~3_cout ),
	.combout(),
	.cout(\LessThan3~5_cout ));
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h004D;
defparam \LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneive_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_cout  = CARRY((\prediction_confidence~20_combout  & ((!\LessThan3~5_cout ) # (!\n4|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\prediction_confidence~20_combout  & (!\n4|sig_mem|altsyncram_component|auto_generated|q_a [3] & 
// !\LessThan3~5_cout )))

	.dataa(\prediction_confidence~20_combout ),
	.datab(\n4|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~5_cout ),
	.combout(),
	.cout(\LessThan3~7_cout ));
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'h002B;
defparam \LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneive_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_cout  = CARRY((\n4|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan3~7_cout ) # (!\prediction_confidence~19_combout ))) # (!\n4|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~19_combout  & 
// !\LessThan3~7_cout )))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~7_cout ),
	.combout(),
	.cout(\LessThan3~9_cout ));
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'h002B;
defparam \LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneive_lcell_comb \LessThan3~11 (
// Equation(s):
// \LessThan3~11_cout  = CARRY((\n4|sig_mem|altsyncram_component|auto_generated|q_a [5] & (\prediction_confidence~18_combout  & !\LessThan3~9_cout )) # (!\n4|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((\prediction_confidence~18_combout ) # 
// (!\LessThan3~9_cout ))))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~9_cout ),
	.combout(),
	.cout(\LessThan3~11_cout ));
// synopsys translate_off
defparam \LessThan3~11 .lut_mask = 16'h004D;
defparam \LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneive_lcell_comb \LessThan3~13 (
// Equation(s):
// \LessThan3~13_cout  = CARRY((\prediction_confidence~17_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [6] & !\LessThan3~11_cout )) # (!\prediction_confidence~17_combout  & ((\n4|sig_mem|altsyncram_component|auto_generated|q_a [6]) # 
// (!\LessThan3~11_cout ))))

	.dataa(\prediction_confidence~17_combout ),
	.datab(\n4|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~11_cout ),
	.combout(),
	.cout(\LessThan3~13_cout ));
// synopsys translate_off
defparam \LessThan3~13 .lut_mask = 16'h004D;
defparam \LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneive_lcell_comb \LessThan3~14 (
// Equation(s):
// \LessThan3~14_combout  = (\n4|sig_mem|altsyncram_component|auto_generated|q_a [7] & ((\LessThan3~13_cout ) # (!\prediction_confidence~16_combout ))) # (!\n4|sig_mem|altsyncram_component|auto_generated|q_a [7] & (\LessThan3~13_cout  & 
// !\prediction_confidence~16_combout ))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\prediction_confidence~16_combout ),
	.cin(\LessThan3~13_cout ),
	.combout(\LessThan3~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~14 .lut_mask = 16'hA0FA;
defparam \LessThan3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneive_lcell_comb \prediction_confidence~24 (
// Equation(s):
// \prediction_confidence~24_combout  = (\LessThan3~14_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\LessThan3~14_combout  & ((\prediction_confidence~16_combout )))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\LessThan3~14_combout ),
	.datad(\prediction_confidence~16_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~24_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~24 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
cycloneive_lcell_comb \prediction_confidence~25 (
// Equation(s):
// \prediction_confidence~25_combout  = (\LessThan3~14_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan3~14_combout  & ((\prediction_confidence~17_combout )))

	.dataa(gnd),
	.datab(\n4|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\LessThan3~14_combout ),
	.datad(\prediction_confidence~17_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~25_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~25 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneive_lcell_comb \prediction_confidence~26 (
// Equation(s):
// \prediction_confidence~26_combout  = (\LessThan3~14_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan3~14_combout  & ((\prediction_confidence~18_combout )))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~18_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~26_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~26 .lut_mask = 16'hACAC;
defparam \prediction_confidence~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneive_lcell_comb \prediction_confidence~27 (
// Equation(s):
// \prediction_confidence~27_combout  = (\LessThan3~14_combout  & ((\n4|sig_mem|altsyncram_component|auto_generated|q_a [4]))) # (!\LessThan3~14_combout  & (\prediction_confidence~19_combout ))

	.dataa(gnd),
	.datab(\prediction_confidence~19_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(\n4|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\prediction_confidence~27_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~27 .lut_mask = 16'hFC0C;
defparam \prediction_confidence~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
cycloneive_lcell_comb \prediction_confidence~28 (
// Equation(s):
// \prediction_confidence~28_combout  = (\LessThan3~14_combout  & ((\n4|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\LessThan3~14_combout  & (\prediction_confidence~20_combout ))

	.dataa(\prediction_confidence~20_combout ),
	.datab(\n4|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LessThan3~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~28_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~28 .lut_mask = 16'hCACA;
defparam \prediction_confidence~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneive_lcell_comb \prediction_confidence~29 (
// Equation(s):
// \prediction_confidence~29_combout  = (\LessThan3~14_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan3~14_combout  & ((\prediction_confidence~21_combout )))

	.dataa(gnd),
	.datab(\n4|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\LessThan3~14_combout ),
	.datad(\prediction_confidence~21_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~29_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~29 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneive_lcell_comb \prediction_confidence~30 (
// Equation(s):
// \prediction_confidence~30_combout  = (\LessThan3~14_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan3~14_combout  & ((\prediction_confidence~22_combout )))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~22_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~30_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~30 .lut_mask = 16'hACAC;
defparam \prediction_confidence~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneive_lcell_comb \prediction_confidence~31 (
// Equation(s):
// \prediction_confidence~31_combout  = (\LessThan3~14_combout  & (\n4|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan3~14_combout  & ((\prediction_confidence~23_combout )))

	.dataa(\n4|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\LessThan3~14_combout ),
	.datad(\prediction_confidence~23_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~31_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~31 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_cout  = CARRY((!\prediction_confidence~31_combout  & \n5|sig_mem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\prediction_confidence~31_combout ),
	.datab(\n5|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan4~1_cout ));
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0044;
defparam \LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_cout  = CARRY((\prediction_confidence~30_combout  & ((!\LessThan4~1_cout ) # (!\n5|sig_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\prediction_confidence~30_combout  & (!\n5|sig_mem|altsyncram_component|auto_generated|q_a [1] & 
// !\LessThan4~1_cout )))

	.dataa(\prediction_confidence~30_combout ),
	.datab(\n5|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~1_cout ),
	.combout(),
	.cout(\LessThan4~3_cout ));
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h002B;
defparam \LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneive_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_cout  = CARRY((\prediction_confidence~29_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan4~3_cout )) # (!\prediction_confidence~29_combout  & ((\n5|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan4~3_cout ))))

	.dataa(\prediction_confidence~29_combout ),
	.datab(\n5|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~3_cout ),
	.combout(),
	.cout(\LessThan4~5_cout ));
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h004D;
defparam \LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneive_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_cout  = CARRY((\n5|sig_mem|altsyncram_component|auto_generated|q_a [3] & (\prediction_confidence~28_combout  & !\LessThan4~5_cout )) # (!\n5|sig_mem|altsyncram_component|auto_generated|q_a [3] & ((\prediction_confidence~28_combout ) # 
// (!\LessThan4~5_cout ))))

	.dataa(\n5|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\prediction_confidence~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~5_cout ),
	.combout(),
	.cout(\LessThan4~7_cout ));
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h004D;
defparam \LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneive_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_cout  = CARRY((\n5|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan4~7_cout ) # (!\prediction_confidence~27_combout ))) # (!\n5|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~27_combout  & 
// !\LessThan4~7_cout )))

	.dataa(\n5|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~7_cout ),
	.combout(),
	.cout(\LessThan4~9_cout ));
// synopsys translate_off
defparam \LessThan4~9 .lut_mask = 16'h002B;
defparam \LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneive_lcell_comb \LessThan4~11 (
// Equation(s):
// \LessThan4~11_cout  = CARRY((\prediction_confidence~26_combout  & ((!\LessThan4~9_cout ) # (!\n5|sig_mem|altsyncram_component|auto_generated|q_a [5]))) # (!\prediction_confidence~26_combout  & (!\n5|sig_mem|altsyncram_component|auto_generated|q_a [5] & 
// !\LessThan4~9_cout )))

	.dataa(\prediction_confidence~26_combout ),
	.datab(\n5|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~9_cout ),
	.combout(),
	.cout(\LessThan4~11_cout ));
// synopsys translate_off
defparam \LessThan4~11 .lut_mask = 16'h002B;
defparam \LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneive_lcell_comb \LessThan4~13 (
// Equation(s):
// \LessThan4~13_cout  = CARRY((\prediction_confidence~25_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [6] & !\LessThan4~11_cout )) # (!\prediction_confidence~25_combout  & ((\n5|sig_mem|altsyncram_component|auto_generated|q_a [6]) # 
// (!\LessThan4~11_cout ))))

	.dataa(\prediction_confidence~25_combout ),
	.datab(\n5|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~11_cout ),
	.combout(),
	.cout(\LessThan4~13_cout ));
// synopsys translate_off
defparam \LessThan4~13 .lut_mask = 16'h004D;
defparam \LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneive_lcell_comb \LessThan4~14 (
// Equation(s):
// \LessThan4~14_combout  = (\prediction_confidence~24_combout  & (\LessThan4~13_cout  & \n5|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\prediction_confidence~24_combout  & ((\LessThan4~13_cout ) # 
// (\n5|sig_mem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\prediction_confidence~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\n5|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.cin(\LessThan4~13_cout ),
	.combout(\LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~14 .lut_mask = 16'hF550;
defparam \LessThan4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneive_lcell_comb \prediction_confidence~32 (
// Equation(s):
// \prediction_confidence~32_combout  = (\LessThan4~14_combout  & ((\n5|sig_mem|altsyncram_component|auto_generated|q_a [7]))) # (!\LessThan4~14_combout  & (\prediction_confidence~24_combout ))

	.dataa(\prediction_confidence~24_combout ),
	.datab(\LessThan4~14_combout ),
	.datac(\n5|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~32_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~32 .lut_mask = 16'hE2E2;
defparam \prediction_confidence~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneive_lcell_comb \prediction_confidence~33 (
// Equation(s):
// \prediction_confidence~33_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan4~14_combout  & ((\prediction_confidence~25_combout )))

	.dataa(gnd),
	.datab(\LessThan4~14_combout ),
	.datac(\n5|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\prediction_confidence~25_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~33_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~33 .lut_mask = 16'hF3C0;
defparam \prediction_confidence~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneive_lcell_comb \prediction_confidence~34 (
// Equation(s):
// \prediction_confidence~34_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan4~14_combout  & ((\prediction_confidence~26_combout )))

	.dataa(gnd),
	.datab(\LessThan4~14_combout ),
	.datac(\n5|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\prediction_confidence~26_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~34_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~34 .lut_mask = 16'hF3C0;
defparam \prediction_confidence~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneive_lcell_comb \prediction_confidence~35 (
// Equation(s):
// \prediction_confidence~35_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan4~14_combout  & ((\prediction_confidence~27_combout )))

	.dataa(\n5|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\LessThan4~14_combout ),
	.datac(\prediction_confidence~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~35_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~35 .lut_mask = 16'hB8B8;
defparam \prediction_confidence~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneive_lcell_comb \prediction_confidence~36 (
// Equation(s):
// \prediction_confidence~36_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan4~14_combout  & ((\prediction_confidence~28_combout )))

	.dataa(\n5|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\LessThan4~14_combout ),
	.datac(\prediction_confidence~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~36_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~36 .lut_mask = 16'hB8B8;
defparam \prediction_confidence~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneive_lcell_comb \prediction_confidence~37 (
// Equation(s):
// \prediction_confidence~37_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan4~14_combout  & ((\prediction_confidence~29_combout )))

	.dataa(gnd),
	.datab(\LessThan4~14_combout ),
	.datac(\n5|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\prediction_confidence~29_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~37_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~37 .lut_mask = 16'hF3C0;
defparam \prediction_confidence~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneive_lcell_comb \prediction_confidence~38 (
// Equation(s):
// \prediction_confidence~38_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan4~14_combout  & ((\prediction_confidence~30_combout )))

	.dataa(gnd),
	.datab(\LessThan4~14_combout ),
	.datac(\n5|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prediction_confidence~30_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~38_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~38 .lut_mask = 16'hF3C0;
defparam \prediction_confidence~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneive_lcell_comb \prediction_confidence~39 (
// Equation(s):
// \prediction_confidence~39_combout  = (\LessThan4~14_combout  & (\n5|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan4~14_combout  & ((\prediction_confidence~31_combout )))

	.dataa(gnd),
	.datab(\LessThan4~14_combout ),
	.datac(\n5|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\prediction_confidence~31_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~39_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~39 .lut_mask = 16'hF3C0;
defparam \prediction_confidence~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_cout  = CARRY((!\prediction_confidence~39_combout  & \n6|sig_mem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\prediction_confidence~39_combout ),
	.datab(\n6|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan5~1_cout ));
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'h0044;
defparam \LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_cout  = CARRY((\n6|sig_mem|altsyncram_component|auto_generated|q_a [1] & (\prediction_confidence~38_combout  & !\LessThan5~1_cout )) # (!\n6|sig_mem|altsyncram_component|auto_generated|q_a [1] & ((\prediction_confidence~38_combout ) # 
// (!\LessThan5~1_cout ))))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~1_cout ),
	.combout(),
	.cout(\LessThan5~3_cout ));
// synopsys translate_off
defparam \LessThan5~3 .lut_mask = 16'h004D;
defparam \LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \LessThan5~5 (
// Equation(s):
// \LessThan5~5_cout  = CARRY((\prediction_confidence~37_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan5~3_cout )) # (!\prediction_confidence~37_combout  & ((\n6|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan5~3_cout ))))

	.dataa(\prediction_confidence~37_combout ),
	.datab(\n6|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~3_cout ),
	.combout(),
	.cout(\LessThan5~5_cout ));
// synopsys translate_off
defparam \LessThan5~5 .lut_mask = 16'h004D;
defparam \LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \LessThan5~7 (
// Equation(s):
// \LessThan5~7_cout  = CARRY((\n6|sig_mem|altsyncram_component|auto_generated|q_a [3] & (\prediction_confidence~36_combout  & !\LessThan5~5_cout )) # (!\n6|sig_mem|altsyncram_component|auto_generated|q_a [3] & ((\prediction_confidence~36_combout ) # 
// (!\LessThan5~5_cout ))))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\prediction_confidence~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~5_cout ),
	.combout(),
	.cout(\LessThan5~7_cout ));
// synopsys translate_off
defparam \LessThan5~7 .lut_mask = 16'h004D;
defparam \LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \LessThan5~9 (
// Equation(s):
// \LessThan5~9_cout  = CARRY((\n6|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan5~7_cout ) # (!\prediction_confidence~35_combout ))) # (!\n6|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~35_combout  & 
// !\LessThan5~7_cout )))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~7_cout ),
	.combout(),
	.cout(\LessThan5~9_cout ));
// synopsys translate_off
defparam \LessThan5~9 .lut_mask = 16'h002B;
defparam \LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \LessThan5~11 (
// Equation(s):
// \LessThan5~11_cout  = CARRY((\n6|sig_mem|altsyncram_component|auto_generated|q_a [5] & (\prediction_confidence~34_combout  & !\LessThan5~9_cout )) # (!\n6|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((\prediction_confidence~34_combout ) # 
// (!\LessThan5~9_cout ))))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~9_cout ),
	.combout(),
	.cout(\LessThan5~11_cout ));
// synopsys translate_off
defparam \LessThan5~11 .lut_mask = 16'h004D;
defparam \LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \LessThan5~13 (
// Equation(s):
// \LessThan5~13_cout  = CARRY((\prediction_confidence~33_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [6] & !\LessThan5~11_cout )) # (!\prediction_confidence~33_combout  & ((\n6|sig_mem|altsyncram_component|auto_generated|q_a [6]) # 
// (!\LessThan5~11_cout ))))

	.dataa(\prediction_confidence~33_combout ),
	.datab(\n6|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~11_cout ),
	.combout(),
	.cout(\LessThan5~13_cout ));
// synopsys translate_off
defparam \LessThan5~13 .lut_mask = 16'h004D;
defparam \LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \LessThan5~14 (
// Equation(s):
// \LessThan5~14_combout  = (\prediction_confidence~32_combout  & (\LessThan5~13_cout  & \n6|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\prediction_confidence~32_combout  & ((\LessThan5~13_cout ) # 
// (\n6|sig_mem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\prediction_confidence~32_combout ),
	.datac(gnd),
	.datad(\n6|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.cin(\LessThan5~13_cout ),
	.combout(\LessThan5~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~14 .lut_mask = 16'hF330;
defparam \LessThan5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \prediction_confidence~40 (
// Equation(s):
// \prediction_confidence~40_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\LessThan5~14_combout  & ((\prediction_confidence~32_combout )))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\prediction_confidence~32_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~40_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~40 .lut_mask = 16'hAACC;
defparam \prediction_confidence~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \prediction_confidence~41 (
// Equation(s):
// \prediction_confidence~41_combout  = (\LessThan5~14_combout  & ((\n6|sig_mem|altsyncram_component|auto_generated|q_a [6]))) # (!\LessThan5~14_combout  & (\prediction_confidence~33_combout ))

	.dataa(gnd),
	.datab(\prediction_confidence~33_combout ),
	.datac(\n6|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~41_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~41 .lut_mask = 16'hF0CC;
defparam \prediction_confidence~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \prediction_confidence~42 (
// Equation(s):
// \prediction_confidence~42_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan5~14_combout  & ((\prediction_confidence~34_combout )))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\prediction_confidence~34_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~42_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~42 .lut_mask = 16'hAAF0;
defparam \prediction_confidence~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \prediction_confidence~43 (
// Equation(s):
// \prediction_confidence~43_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan5~14_combout  & ((\prediction_confidence~35_combout )))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\prediction_confidence~35_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~43_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~43 .lut_mask = 16'hAAF0;
defparam \prediction_confidence~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \prediction_confidence~44 (
// Equation(s):
// \prediction_confidence~44_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan5~14_combout  & ((\prediction_confidence~36_combout )))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\prediction_confidence~36_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~44_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~44 .lut_mask = 16'hAAF0;
defparam \prediction_confidence~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \prediction_confidence~45 (
// Equation(s):
// \prediction_confidence~45_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan5~14_combout  & ((\prediction_confidence~37_combout )))

	.dataa(gnd),
	.datab(\n6|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\prediction_confidence~37_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~45_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~45 .lut_mask = 16'hCCF0;
defparam \prediction_confidence~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \prediction_confidence~46 (
// Equation(s):
// \prediction_confidence~46_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan5~14_combout  & ((\prediction_confidence~38_combout )))

	.dataa(\n6|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~38_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~46_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~46 .lut_mask = 16'hAACC;
defparam \prediction_confidence~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \prediction_confidence~47 (
// Equation(s):
// \prediction_confidence~47_combout  = (\LessThan5~14_combout  & (\n6|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan5~14_combout  & ((\prediction_confidence~39_combout )))

	.dataa(gnd),
	.datab(\n6|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\prediction_confidence~39_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~47_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~47 .lut_mask = 16'hCCF0;
defparam \prediction_confidence~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_cout  = CARRY((!\prediction_confidence~47_combout  & \n7|sig_mem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\prediction_confidence~47_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan6~1_cout ));
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'h0044;
defparam \LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_cout  = CARRY((\prediction_confidence~46_combout  & ((!\LessThan6~1_cout ) # (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\prediction_confidence~46_combout  & (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [1] & 
// !\LessThan6~1_cout )))

	.dataa(\prediction_confidence~46_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~1_cout ),
	.combout(),
	.cout(\LessThan6~3_cout ));
// synopsys translate_off
defparam \LessThan6~3 .lut_mask = 16'h002B;
defparam \LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \LessThan6~5 (
// Equation(s):
// \LessThan6~5_cout  = CARRY((\n7|sig_mem|altsyncram_component|auto_generated|q_a [2] & ((!\LessThan6~3_cout ) # (!\prediction_confidence~45_combout ))) # (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [2] & (!\prediction_confidence~45_combout  & 
// !\LessThan6~3_cout )))

	.dataa(\n7|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\prediction_confidence~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~3_cout ),
	.combout(),
	.cout(\LessThan6~5_cout ));
// synopsys translate_off
defparam \LessThan6~5 .lut_mask = 16'h002B;
defparam \LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \LessThan6~7 (
// Equation(s):
// \LessThan6~7_cout  = CARRY((\prediction_confidence~44_combout  & ((!\LessThan6~5_cout ) # (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\prediction_confidence~44_combout  & (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [3] & 
// !\LessThan6~5_cout )))

	.dataa(\prediction_confidence~44_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~5_cout ),
	.combout(),
	.cout(\LessThan6~7_cout ));
// synopsys translate_off
defparam \LessThan6~7 .lut_mask = 16'h002B;
defparam \LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \LessThan6~9 (
// Equation(s):
// \LessThan6~9_cout  = CARRY((\prediction_confidence~43_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [4] & !\LessThan6~7_cout )) # (!\prediction_confidence~43_combout  & ((\n7|sig_mem|altsyncram_component|auto_generated|q_a [4]) # 
// (!\LessThan6~7_cout ))))

	.dataa(\prediction_confidence~43_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~7_cout ),
	.combout(),
	.cout(\LessThan6~9_cout ));
// synopsys translate_off
defparam \LessThan6~9 .lut_mask = 16'h004D;
defparam \LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \LessThan6~11 (
// Equation(s):
// \LessThan6~11_cout  = CARRY((\n7|sig_mem|altsyncram_component|auto_generated|q_a [5] & (\prediction_confidence~42_combout  & !\LessThan6~9_cout )) # (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((\prediction_confidence~42_combout ) # 
// (!\LessThan6~9_cout ))))

	.dataa(\n7|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~9_cout ),
	.combout(),
	.cout(\LessThan6~11_cout ));
// synopsys translate_off
defparam \LessThan6~11 .lut_mask = 16'h004D;
defparam \LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \LessThan6~13 (
// Equation(s):
// \LessThan6~13_cout  = CARRY((\n7|sig_mem|altsyncram_component|auto_generated|q_a [6] & ((!\LessThan6~11_cout ) # (!\prediction_confidence~41_combout ))) # (!\n7|sig_mem|altsyncram_component|auto_generated|q_a [6] & (!\prediction_confidence~41_combout  & 
// !\LessThan6~11_cout )))

	.dataa(\n7|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\prediction_confidence~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~11_cout ),
	.combout(),
	.cout(\LessThan6~13_cout ));
// synopsys translate_off
defparam \LessThan6~13 .lut_mask = 16'h002B;
defparam \LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \LessThan6~14 (
// Equation(s):
// \LessThan6~14_combout  = (\prediction_confidence~40_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [7] & \LessThan6~13_cout )) # (!\prediction_confidence~40_combout  & ((\n7|sig_mem|altsyncram_component|auto_generated|q_a [7]) # 
// (\LessThan6~13_cout )))

	.dataa(\prediction_confidence~40_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\LessThan6~13_cout ),
	.combout(\LessThan6~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~14 .lut_mask = 16'hD4D4;
defparam \LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \prediction_confidence~48 (
// Equation(s):
// \prediction_confidence~48_combout  = (\LessThan6~14_combout  & ((\n7|sig_mem|altsyncram_component|auto_generated|q_a [7]))) # (!\LessThan6~14_combout  & (\prediction_confidence~40_combout ))

	.dataa(\prediction_confidence~40_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\LessThan6~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~48_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~48 .lut_mask = 16'hCACA;
defparam \prediction_confidence~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \prediction_confidence~49 (
// Equation(s):
// \prediction_confidence~49_combout  = (\LessThan6~14_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan6~14_combout  & ((\prediction_confidence~41_combout )))

	.dataa(gnd),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\LessThan6~14_combout ),
	.datad(\prediction_confidence~41_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~49_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~49 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \prediction_confidence~50 (
// Equation(s):
// \prediction_confidence~50_combout  = (\LessThan6~14_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan6~14_combout  & ((\prediction_confidence~42_combout )))

	.dataa(\n7|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~42_combout ),
	.datac(\LessThan6~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~50_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~50 .lut_mask = 16'hACAC;
defparam \prediction_confidence~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \prediction_confidence~51 (
// Equation(s):
// \prediction_confidence~51_combout  = (\LessThan6~14_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan6~14_combout  & ((\prediction_confidence~43_combout )))

	.dataa(gnd),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\LessThan6~14_combout ),
	.datad(\prediction_confidence~43_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~51_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~51 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \prediction_confidence~52 (
// Equation(s):
// \prediction_confidence~52_combout  = (\LessThan6~14_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan6~14_combout  & ((\prediction_confidence~44_combout )))

	.dataa(\n7|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\LessThan6~14_combout ),
	.datad(\prediction_confidence~44_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~52_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~52 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \prediction_confidence~53 (
// Equation(s):
// \prediction_confidence~53_combout  = (\LessThan6~14_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan6~14_combout  & ((\prediction_confidence~45_combout )))

	.dataa(\n7|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\LessThan6~14_combout ),
	.datad(\prediction_confidence~45_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~53_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~53 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \prediction_confidence~54 (
// Equation(s):
// \prediction_confidence~54_combout  = (\LessThan6~14_combout  & ((\n7|sig_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\LessThan6~14_combout  & (\prediction_confidence~46_combout ))

	.dataa(\prediction_confidence~46_combout ),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\LessThan6~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~54_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~54 .lut_mask = 16'hCACA;
defparam \prediction_confidence~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \prediction_confidence~55 (
// Equation(s):
// \prediction_confidence~55_combout  = (\LessThan6~14_combout  & (\n7|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan6~14_combout  & ((\prediction_confidence~47_combout )))

	.dataa(gnd),
	.datab(\n7|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\LessThan6~14_combout ),
	.datad(\prediction_confidence~47_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~55_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~55 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_cout  = CARRY((\n8|sig_mem|altsyncram_component|auto_generated|q_a [0] & !\prediction_confidence~55_combout ))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prediction_confidence~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan7~1_cout ));
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = 16'h0022;
defparam \LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \LessThan7~3 (
// Equation(s):
// \LessThan7~3_cout  = CARRY((\n8|sig_mem|altsyncram_component|auto_generated|q_a [1] & (\prediction_confidence~54_combout  & !\LessThan7~1_cout )) # (!\n8|sig_mem|altsyncram_component|auto_generated|q_a [1] & ((\prediction_confidence~54_combout ) # 
// (!\LessThan7~1_cout ))))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~1_cout ),
	.combout(),
	.cout(\LessThan7~3_cout ));
// synopsys translate_off
defparam \LessThan7~3 .lut_mask = 16'h004D;
defparam \LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \LessThan7~5 (
// Equation(s):
// \LessThan7~5_cout  = CARRY((\prediction_confidence~53_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan7~3_cout )) # (!\prediction_confidence~53_combout  & ((\n8|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan7~3_cout ))))

	.dataa(\prediction_confidence~53_combout ),
	.datab(\n8|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~3_cout ),
	.combout(),
	.cout(\LessThan7~5_cout ));
// synopsys translate_off
defparam \LessThan7~5 .lut_mask = 16'h004D;
defparam \LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \LessThan7~7 (
// Equation(s):
// \LessThan7~7_cout  = CARRY((\n8|sig_mem|altsyncram_component|auto_generated|q_a [3] & (\prediction_confidence~52_combout  & !\LessThan7~5_cout )) # (!\n8|sig_mem|altsyncram_component|auto_generated|q_a [3] & ((\prediction_confidence~52_combout ) # 
// (!\LessThan7~5_cout ))))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\prediction_confidence~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~5_cout ),
	.combout(),
	.cout(\LessThan7~7_cout ));
// synopsys translate_off
defparam \LessThan7~7 .lut_mask = 16'h004D;
defparam \LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \LessThan7~9 (
// Equation(s):
// \LessThan7~9_cout  = CARRY((\n8|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan7~7_cout ) # (!\prediction_confidence~51_combout ))) # (!\n8|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~51_combout  & 
// !\LessThan7~7_cout )))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~7_cout ),
	.combout(),
	.cout(\LessThan7~9_cout ));
// synopsys translate_off
defparam \LessThan7~9 .lut_mask = 16'h002B;
defparam \LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \LessThan7~11 (
// Equation(s):
// \LessThan7~11_cout  = CARRY((\n8|sig_mem|altsyncram_component|auto_generated|q_a [5] & (\prediction_confidence~50_combout  & !\LessThan7~9_cout )) # (!\n8|sig_mem|altsyncram_component|auto_generated|q_a [5] & ((\prediction_confidence~50_combout ) # 
// (!\LessThan7~9_cout ))))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~9_cout ),
	.combout(),
	.cout(\LessThan7~11_cout ));
// synopsys translate_off
defparam \LessThan7~11 .lut_mask = 16'h004D;
defparam \LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \LessThan7~13 (
// Equation(s):
// \LessThan7~13_cout  = CARRY((\n8|sig_mem|altsyncram_component|auto_generated|q_a [6] & ((!\LessThan7~11_cout ) # (!\prediction_confidence~49_combout ))) # (!\n8|sig_mem|altsyncram_component|auto_generated|q_a [6] & (!\prediction_confidence~49_combout  & 
// !\LessThan7~11_cout )))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\prediction_confidence~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~11_cout ),
	.combout(),
	.cout(\LessThan7~13_cout ));
// synopsys translate_off
defparam \LessThan7~13 .lut_mask = 16'h002B;
defparam \LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \LessThan7~14 (
// Equation(s):
// \LessThan7~14_combout  = (\prediction_confidence~48_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [7] & \LessThan7~13_cout )) # (!\prediction_confidence~48_combout  & ((\n8|sig_mem|altsyncram_component|auto_generated|q_a [7]) # 
// (\LessThan7~13_cout )))

	.dataa(\prediction_confidence~48_combout ),
	.datab(\n8|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\LessThan7~13_cout ),
	.combout(\LessThan7~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~14 .lut_mask = 16'hD4D4;
defparam \LessThan7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \prediction_confidence~56 (
// Equation(s):
// \prediction_confidence~56_combout  = (\LessThan7~14_combout  & ((\n8|sig_mem|altsyncram_component|auto_generated|q_a [7]))) # (!\LessThan7~14_combout  & (\prediction_confidence~48_combout ))

	.dataa(\prediction_confidence~48_combout ),
	.datab(\n8|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\LessThan7~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~56_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~56 .lut_mask = 16'hCACA;
defparam \prediction_confidence~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \prediction_confidence~57 (
// Equation(s):
// \prediction_confidence~57_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan7~14_combout  & ((\prediction_confidence~49_combout )))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\prediction_confidence~49_combout ),
	.datac(\LessThan7~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~57_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~57 .lut_mask = 16'hACAC;
defparam \prediction_confidence~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \prediction_confidence~58 (
// Equation(s):
// \prediction_confidence~58_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [5])) # (!\LessThan7~14_combout  & ((\prediction_confidence~50_combout )))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prediction_confidence~50_combout ),
	.datac(\LessThan7~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prediction_confidence~58_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~58 .lut_mask = 16'hACAC;
defparam \prediction_confidence~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \prediction_confidence~59 (
// Equation(s):
// \prediction_confidence~59_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan7~14_combout  & ((\prediction_confidence~51_combout )))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\LessThan7~14_combout ),
	.datad(\prediction_confidence~51_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~59_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~59 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \prediction_confidence~60 (
// Equation(s):
// \prediction_confidence~60_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [3])) # (!\LessThan7~14_combout  & ((\prediction_confidence~52_combout )))

	.dataa(gnd),
	.datab(\n8|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\LessThan7~14_combout ),
	.datad(\prediction_confidence~52_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~60_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~60 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \prediction_confidence~61 (
// Equation(s):
// \prediction_confidence~61_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan7~14_combout  & ((\prediction_confidence~53_combout )))

	.dataa(gnd),
	.datab(\n8|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\LessThan7~14_combout ),
	.datad(\prediction_confidence~53_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~61_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~61 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \prediction_confidence~62 (
// Equation(s):
// \prediction_confidence~62_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [1])) # (!\LessThan7~14_combout  & ((\prediction_confidence~54_combout )))

	.dataa(\n8|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\LessThan7~14_combout ),
	.datad(\prediction_confidence~54_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~62_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~62 .lut_mask = 16'hAFA0;
defparam \prediction_confidence~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \prediction_confidence~63 (
// Equation(s):
// \prediction_confidence~63_combout  = (\LessThan7~14_combout  & (\n8|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan7~14_combout  & ((\prediction_confidence~55_combout )))

	.dataa(gnd),
	.datab(\n8|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\LessThan7~14_combout ),
	.datad(\prediction_confidence~55_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~63_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~63 .lut_mask = 16'hCFC0;
defparam \prediction_confidence~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \LessThan8~1 (
// Equation(s):
// \LessThan8~1_cout  = CARRY((\n9|sig_mem|altsyncram_component|auto_generated|q_a [0] & !\prediction_confidence~63_combout ))

	.dataa(\n9|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prediction_confidence~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan8~1_cout ));
// synopsys translate_off
defparam \LessThan8~1 .lut_mask = 16'h0022;
defparam \LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \LessThan8~3 (
// Equation(s):
// \LessThan8~3_cout  = CARRY((\n9|sig_mem|altsyncram_component|auto_generated|q_a [1] & (\prediction_confidence~62_combout  & !\LessThan8~1_cout )) # (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [1] & ((\prediction_confidence~62_combout ) # 
// (!\LessThan8~1_cout ))))

	.dataa(\n9|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\prediction_confidence~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~1_cout ),
	.combout(),
	.cout(\LessThan8~3_cout ));
// synopsys translate_off
defparam \LessThan8~3 .lut_mask = 16'h004D;
defparam \LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \LessThan8~5 (
// Equation(s):
// \LessThan8~5_cout  = CARRY((\prediction_confidence~61_combout  & (\n9|sig_mem|altsyncram_component|auto_generated|q_a [2] & !\LessThan8~3_cout )) # (!\prediction_confidence~61_combout  & ((\n9|sig_mem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\LessThan8~3_cout ))))

	.dataa(\prediction_confidence~61_combout ),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~3_cout ),
	.combout(),
	.cout(\LessThan8~5_cout ));
// synopsys translate_off
defparam \LessThan8~5 .lut_mask = 16'h004D;
defparam \LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \LessThan8~7 (
// Equation(s):
// \LessThan8~7_cout  = CARRY((\prediction_confidence~60_combout  & ((!\LessThan8~5_cout ) # (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\prediction_confidence~60_combout  & (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [3] & 
// !\LessThan8~5_cout )))

	.dataa(\prediction_confidence~60_combout ),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~5_cout ),
	.combout(),
	.cout(\LessThan8~7_cout ));
// synopsys translate_off
defparam \LessThan8~7 .lut_mask = 16'h002B;
defparam \LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \LessThan8~9 (
// Equation(s):
// \LessThan8~9_cout  = CARRY((\n9|sig_mem|altsyncram_component|auto_generated|q_a [4] & ((!\LessThan8~7_cout ) # (!\prediction_confidence~59_combout ))) # (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [4] & (!\prediction_confidence~59_combout  & 
// !\LessThan8~7_cout )))

	.dataa(\n9|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\prediction_confidence~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~7_cout ),
	.combout(),
	.cout(\LessThan8~9_cout ));
// synopsys translate_off
defparam \LessThan8~9 .lut_mask = 16'h002B;
defparam \LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \LessThan8~11 (
// Equation(s):
// \LessThan8~11_cout  = CARRY((\prediction_confidence~58_combout  & ((!\LessThan8~9_cout ) # (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [5]))) # (!\prediction_confidence~58_combout  & (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [5] & 
// !\LessThan8~9_cout )))

	.dataa(\prediction_confidence~58_combout ),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~9_cout ),
	.combout(),
	.cout(\LessThan8~11_cout ));
// synopsys translate_off
defparam \LessThan8~11 .lut_mask = 16'h002B;
defparam \LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \LessThan8~13 (
// Equation(s):
// \LessThan8~13_cout  = CARRY((\n9|sig_mem|altsyncram_component|auto_generated|q_a [6] & ((!\LessThan8~11_cout ) # (!\prediction_confidence~57_combout ))) # (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [6] & (!\prediction_confidence~57_combout  & 
// !\LessThan8~11_cout )))

	.dataa(\n9|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\prediction_confidence~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~11_cout ),
	.combout(),
	.cout(\LessThan8~13_cout ));
// synopsys translate_off
defparam \LessThan8~13 .lut_mask = 16'h002B;
defparam \LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \LessThan8~14 (
// Equation(s):
// \LessThan8~14_combout  = (\n9|sig_mem|altsyncram_component|auto_generated|q_a [7] & ((\LessThan8~13_cout ) # (!\prediction_confidence~56_combout ))) # (!\n9|sig_mem|altsyncram_component|auto_generated|q_a [7] & (\LessThan8~13_cout  & 
// !\prediction_confidence~56_combout ))

	.dataa(gnd),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\prediction_confidence~56_combout ),
	.cin(\LessThan8~13_cout ),
	.combout(\LessThan8~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~14 .lut_mask = 16'hC0FC;
defparam \LessThan8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \predicted_digit~0 (
// Equation(s):
// \predicted_digit~0_combout  = (!\LessThan3~14_combout  & ((\LessThan2~14_combout ) # ((!\LessThan1~14_combout  & \LessThan0~14_combout ))))

	.dataa(\LessThan1~14_combout ),
	.datab(\LessThan0~14_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~0_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~0 .lut_mask = 16'h0F04;
defparam \predicted_digit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \predicted_digit~1 (
// Equation(s):
// \predicted_digit~1_combout  = (\LessThan6~14_combout ) # ((!\LessThan5~14_combout  & ((\predicted_digit~0_combout ) # (\LessThan4~14_combout ))))

	.dataa(\predicted_digit~0_combout ),
	.datab(\LessThan4~14_combout ),
	.datac(\LessThan6~14_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~1_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~1 .lut_mask = 16'hF0FE;
defparam \predicted_digit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \predicted_digit~2 (
// Equation(s):
// \predicted_digit~2_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout ) # ((\predicted_digit~1_combout  & !\LessThan7~14_combout ))))

	.dataa(\n0|sigmoid_ready~q ),
	.datab(\LessThan8~14_combout ),
	.datac(\predicted_digit~1_combout ),
	.datad(\LessThan7~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~2_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~2 .lut_mask = 16'h88A8;
defparam \predicted_digit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \predicted_digit~3 (
// Equation(s):
// \predicted_digit~3_combout  = (!\LessThan4~14_combout  & (!\LessThan3~14_combout  & ((\LessThan1~14_combout ) # (\LessThan2~14_combout ))))

	.dataa(\LessThan1~14_combout ),
	.datab(\LessThan4~14_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~3_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~3 .lut_mask = 16'h0302;
defparam \predicted_digit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \predicted_digit~4 (
// Equation(s):
// \predicted_digit~4_combout  = (\predicted_digit~3_combout ) # ((\LessThan6~14_combout ) # (\LessThan5~14_combout ))

	.dataa(gnd),
	.datab(\predicted_digit~3_combout ),
	.datac(\LessThan6~14_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~4_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~4 .lut_mask = 16'hFFFC;
defparam \predicted_digit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \predicted_digit~5 (
// Equation(s):
// \predicted_digit~5_combout  = (!\LessThan7~14_combout  & (!\LessThan8~14_combout  & (\predicted_digit~4_combout  & \n0|sigmoid_ready~q )))

	.dataa(\LessThan7~14_combout ),
	.datab(\LessThan8~14_combout ),
	.datac(\predicted_digit~4_combout ),
	.datad(\n0|sigmoid_ready~q ),
	.cin(gnd),
	.combout(\predicted_digit~5_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~5 .lut_mask = 16'h1000;
defparam \predicted_digit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \predicted_digit~6 (
// Equation(s):
// \predicted_digit~6_combout  = (\LessThan3~14_combout ) # ((\LessThan4~14_combout ) # ((\LessThan6~14_combout ) # (\LessThan5~14_combout )))

	.dataa(\LessThan3~14_combout ),
	.datab(\LessThan4~14_combout ),
	.datac(\LessThan6~14_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~6_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~6 .lut_mask = 16'hFFFE;
defparam \predicted_digit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \predicted_digit~7 (
// Equation(s):
// \predicted_digit~7_combout  = (\n0|sigmoid_ready~q  & (!\LessThan8~14_combout  & (\predicted_digit~6_combout  & !\LessThan7~14_combout )))

	.dataa(\n0|sigmoid_ready~q ),
	.datab(\LessThan8~14_combout ),
	.datac(\predicted_digit~6_combout ),
	.datad(\LessThan7~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~7_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~7 .lut_mask = 16'h0020;
defparam \predicted_digit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \predicted_digit~8 (
// Equation(s):
// \predicted_digit~8_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout ) # (\LessThan7~14_combout )))

	.dataa(\n0|sigmoid_ready~q ),
	.datab(\LessThan8~14_combout ),
	.datac(gnd),
	.datad(\LessThan7~14_combout ),
	.cin(gnd),
	.combout(\predicted_digit~8_combout ),
	.cout());
// synopsys translate_off
defparam \predicted_digit~8 .lut_mask = 16'hAA88;
defparam \predicted_digit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \prediction_confidence~64 (
// Equation(s):
// \prediction_confidence~64_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & (\n9|sig_mem|altsyncram_component|auto_generated|q_a [0])) # (!\LessThan8~14_combout  & ((\prediction_confidence~63_combout )))))

	.dataa(\LessThan8~14_combout ),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\prediction_confidence~63_combout ),
	.datad(\n0|sigmoid_ready~q ),
	.cin(gnd),
	.combout(\prediction_confidence~64_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~64 .lut_mask = 16'hD800;
defparam \prediction_confidence~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \prediction_confidence~65 (
// Equation(s):
// \prediction_confidence~65_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & ((\n9|sig_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\LessThan8~14_combout  & (\prediction_confidence~62_combout ))))

	.dataa(\LessThan8~14_combout ),
	.datab(\n0|sigmoid_ready~q ),
	.datac(\prediction_confidence~62_combout ),
	.datad(\n9|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\prediction_confidence~65_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~65 .lut_mask = 16'hC840;
defparam \prediction_confidence~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \prediction_confidence~66 (
// Equation(s):
// \prediction_confidence~66_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & (\n9|sig_mem|altsyncram_component|auto_generated|q_a [2])) # (!\LessThan8~14_combout  & ((\prediction_confidence~61_combout )))))

	.dataa(\LessThan8~14_combout ),
	.datab(\n0|sigmoid_ready~q ),
	.datac(\n9|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\prediction_confidence~61_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~66_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~66 .lut_mask = 16'hC480;
defparam \prediction_confidence~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \prediction_confidence~67 (
// Equation(s):
// \prediction_confidence~67_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & ((\n9|sig_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\LessThan8~14_combout  & (\prediction_confidence~60_combout ))))

	.dataa(\prediction_confidence~60_combout ),
	.datab(\n0|sigmoid_ready~q ),
	.datac(\LessThan8~14_combout ),
	.datad(\n9|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\prediction_confidence~67_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~67 .lut_mask = 16'hC808;
defparam \prediction_confidence~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \prediction_confidence~68 (
// Equation(s):
// \prediction_confidence~68_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & (\n9|sig_mem|altsyncram_component|auto_generated|q_a [4])) # (!\LessThan8~14_combout  & ((\prediction_confidence~59_combout )))))

	.dataa(\n9|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\n0|sigmoid_ready~q ),
	.datac(\LessThan8~14_combout ),
	.datad(\prediction_confidence~59_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~68_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~68 .lut_mask = 16'h8C80;
defparam \prediction_confidence~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \prediction_confidence~69 (
// Equation(s):
// \prediction_confidence~69_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & ((\n9|sig_mem|altsyncram_component|auto_generated|q_a [5]))) # (!\LessThan8~14_combout  & (\prediction_confidence~58_combout ))))

	.dataa(\prediction_confidence~58_combout ),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\LessThan8~14_combout ),
	.datad(\n0|sigmoid_ready~q ),
	.cin(gnd),
	.combout(\prediction_confidence~69_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~69 .lut_mask = 16'hCA00;
defparam \prediction_confidence~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \prediction_confidence~70 (
// Equation(s):
// \prediction_confidence~70_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & (\n9|sig_mem|altsyncram_component|auto_generated|q_a [6])) # (!\LessThan8~14_combout  & ((\prediction_confidence~57_combout )))))

	.dataa(\LessThan8~14_combout ),
	.datab(\n0|sigmoid_ready~q ),
	.datac(\n9|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\prediction_confidence~57_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~70_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~70 .lut_mask = 16'hC480;
defparam \prediction_confidence~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \prediction_confidence~71 (
// Equation(s):
// \prediction_confidence~71_combout  = (\n0|sigmoid_ready~q  & ((\LessThan8~14_combout  & (\n9|sig_mem|altsyncram_component|auto_generated|q_a [7])) # (!\LessThan8~14_combout  & ((\prediction_confidence~56_combout )))))

	.dataa(\LessThan8~14_combout ),
	.datab(\n9|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\n0|sigmoid_ready~q ),
	.datad(\prediction_confidence~56_combout ),
	.cin(gnd),
	.combout(\prediction_confidence~71_combout ),
	.cout());
// synopsys translate_off
defparam \prediction_confidence~71 .lut_mask = 16'hD080;
defparam \prediction_confidence~71 .sum_lutc_input = "datac";
// synopsys translate_on

assign inp_count[0] = \inp_count[0]~output_o ;

assign inp_count[1] = \inp_count[1]~output_o ;

assign inp_count[2] = \inp_count[2]~output_o ;

assign inp_count[3] = \inp_count[3]~output_o ;

assign inp_count[4] = \inp_count[4]~output_o ;

assign inp_count[5] = \inp_count[5]~output_o ;

assign inp_count[6] = \inp_count[6]~output_o ;

assign inp_count[7] = \inp_count[7]~output_o ;

assign inp_count[8] = \inp_count[8]~output_o ;

assign inp_count[9] = \inp_count[9]~output_o ;

assign weight_value_0[0] = \weight_value_0[0]~output_o ;

assign weight_value_0[1] = \weight_value_0[1]~output_o ;

assign weight_value_0[2] = \weight_value_0[2]~output_o ;

assign weight_value_0[3] = \weight_value_0[3]~output_o ;

assign weight_value_0[4] = \weight_value_0[4]~output_o ;

assign weight_value_0[5] = \weight_value_0[5]~output_o ;

assign weight_value_0[6] = \weight_value_0[6]~output_o ;

assign weight_value_0[7] = \weight_value_0[7]~output_o ;

assign weight_value_0[8] = \weight_value_0[8]~output_o ;

assign weight_value_0[9] = \weight_value_0[9]~output_o ;

assign weight_value_0[10] = \weight_value_0[10]~output_o ;

assign weight_value_0[11] = \weight_value_0[11]~output_o ;

assign weight_value_0[12] = \weight_value_0[12]~output_o ;

assign weight_value_0[13] = \weight_value_0[13]~output_o ;

assign weight_value_0[14] = \weight_value_0[14]~output_o ;

assign weight_value_0[15] = \weight_value_0[15]~output_o ;

assign weight_value_1[0] = \weight_value_1[0]~output_o ;

assign weight_value_1[1] = \weight_value_1[1]~output_o ;

assign weight_value_1[2] = \weight_value_1[2]~output_o ;

assign weight_value_1[3] = \weight_value_1[3]~output_o ;

assign weight_value_1[4] = \weight_value_1[4]~output_o ;

assign weight_value_1[5] = \weight_value_1[5]~output_o ;

assign weight_value_1[6] = \weight_value_1[6]~output_o ;

assign weight_value_1[7] = \weight_value_1[7]~output_o ;

assign weight_value_1[8] = \weight_value_1[8]~output_o ;

assign weight_value_1[9] = \weight_value_1[9]~output_o ;

assign weight_value_1[10] = \weight_value_1[10]~output_o ;

assign weight_value_1[11] = \weight_value_1[11]~output_o ;

assign weight_value_1[12] = \weight_value_1[12]~output_o ;

assign weight_value_1[13] = \weight_value_1[13]~output_o ;

assign weight_value_1[14] = \weight_value_1[14]~output_o ;

assign weight_value_1[15] = \weight_value_1[15]~output_o ;

assign weight_value_2[0] = \weight_value_2[0]~output_o ;

assign weight_value_2[1] = \weight_value_2[1]~output_o ;

assign weight_value_2[2] = \weight_value_2[2]~output_o ;

assign weight_value_2[3] = \weight_value_2[3]~output_o ;

assign weight_value_2[4] = \weight_value_2[4]~output_o ;

assign weight_value_2[5] = \weight_value_2[5]~output_o ;

assign weight_value_2[6] = \weight_value_2[6]~output_o ;

assign weight_value_2[7] = \weight_value_2[7]~output_o ;

assign weight_value_2[8] = \weight_value_2[8]~output_o ;

assign weight_value_2[9] = \weight_value_2[9]~output_o ;

assign weight_value_2[10] = \weight_value_2[10]~output_o ;

assign weight_value_2[11] = \weight_value_2[11]~output_o ;

assign weight_value_2[12] = \weight_value_2[12]~output_o ;

assign weight_value_2[13] = \weight_value_2[13]~output_o ;

assign weight_value_2[14] = \weight_value_2[14]~output_o ;

assign weight_value_2[15] = \weight_value_2[15]~output_o ;

assign weight_value_3[0] = \weight_value_3[0]~output_o ;

assign weight_value_3[1] = \weight_value_3[1]~output_o ;

assign weight_value_3[2] = \weight_value_3[2]~output_o ;

assign weight_value_3[3] = \weight_value_3[3]~output_o ;

assign weight_value_3[4] = \weight_value_3[4]~output_o ;

assign weight_value_3[5] = \weight_value_3[5]~output_o ;

assign weight_value_3[6] = \weight_value_3[6]~output_o ;

assign weight_value_3[7] = \weight_value_3[7]~output_o ;

assign weight_value_3[8] = \weight_value_3[8]~output_o ;

assign weight_value_3[9] = \weight_value_3[9]~output_o ;

assign weight_value_3[10] = \weight_value_3[10]~output_o ;

assign weight_value_3[11] = \weight_value_3[11]~output_o ;

assign weight_value_3[12] = \weight_value_3[12]~output_o ;

assign weight_value_3[13] = \weight_value_3[13]~output_o ;

assign weight_value_3[14] = \weight_value_3[14]~output_o ;

assign weight_value_3[15] = \weight_value_3[15]~output_o ;

assign weight_value_4[0] = \weight_value_4[0]~output_o ;

assign weight_value_4[1] = \weight_value_4[1]~output_o ;

assign weight_value_4[2] = \weight_value_4[2]~output_o ;

assign weight_value_4[3] = \weight_value_4[3]~output_o ;

assign weight_value_4[4] = \weight_value_4[4]~output_o ;

assign weight_value_4[5] = \weight_value_4[5]~output_o ;

assign weight_value_4[6] = \weight_value_4[6]~output_o ;

assign weight_value_4[7] = \weight_value_4[7]~output_o ;

assign weight_value_4[8] = \weight_value_4[8]~output_o ;

assign weight_value_4[9] = \weight_value_4[9]~output_o ;

assign weight_value_4[10] = \weight_value_4[10]~output_o ;

assign weight_value_4[11] = \weight_value_4[11]~output_o ;

assign weight_value_4[12] = \weight_value_4[12]~output_o ;

assign weight_value_4[13] = \weight_value_4[13]~output_o ;

assign weight_value_4[14] = \weight_value_4[14]~output_o ;

assign weight_value_4[15] = \weight_value_4[15]~output_o ;

assign weight_value_5[0] = \weight_value_5[0]~output_o ;

assign weight_value_5[1] = \weight_value_5[1]~output_o ;

assign weight_value_5[2] = \weight_value_5[2]~output_o ;

assign weight_value_5[3] = \weight_value_5[3]~output_o ;

assign weight_value_5[4] = \weight_value_5[4]~output_o ;

assign weight_value_5[5] = \weight_value_5[5]~output_o ;

assign weight_value_5[6] = \weight_value_5[6]~output_o ;

assign weight_value_5[7] = \weight_value_5[7]~output_o ;

assign weight_value_5[8] = \weight_value_5[8]~output_o ;

assign weight_value_5[9] = \weight_value_5[9]~output_o ;

assign weight_value_5[10] = \weight_value_5[10]~output_o ;

assign weight_value_5[11] = \weight_value_5[11]~output_o ;

assign weight_value_5[12] = \weight_value_5[12]~output_o ;

assign weight_value_5[13] = \weight_value_5[13]~output_o ;

assign weight_value_5[14] = \weight_value_5[14]~output_o ;

assign weight_value_5[15] = \weight_value_5[15]~output_o ;

assign weight_value_6[0] = \weight_value_6[0]~output_o ;

assign weight_value_6[1] = \weight_value_6[1]~output_o ;

assign weight_value_6[2] = \weight_value_6[2]~output_o ;

assign weight_value_6[3] = \weight_value_6[3]~output_o ;

assign weight_value_6[4] = \weight_value_6[4]~output_o ;

assign weight_value_6[5] = \weight_value_6[5]~output_o ;

assign weight_value_6[6] = \weight_value_6[6]~output_o ;

assign weight_value_6[7] = \weight_value_6[7]~output_o ;

assign weight_value_6[8] = \weight_value_6[8]~output_o ;

assign weight_value_6[9] = \weight_value_6[9]~output_o ;

assign weight_value_6[10] = \weight_value_6[10]~output_o ;

assign weight_value_6[11] = \weight_value_6[11]~output_o ;

assign weight_value_6[12] = \weight_value_6[12]~output_o ;

assign weight_value_6[13] = \weight_value_6[13]~output_o ;

assign weight_value_6[14] = \weight_value_6[14]~output_o ;

assign weight_value_6[15] = \weight_value_6[15]~output_o ;

assign weight_value_7[0] = \weight_value_7[0]~output_o ;

assign weight_value_7[1] = \weight_value_7[1]~output_o ;

assign weight_value_7[2] = \weight_value_7[2]~output_o ;

assign weight_value_7[3] = \weight_value_7[3]~output_o ;

assign weight_value_7[4] = \weight_value_7[4]~output_o ;

assign weight_value_7[5] = \weight_value_7[5]~output_o ;

assign weight_value_7[6] = \weight_value_7[6]~output_o ;

assign weight_value_7[7] = \weight_value_7[7]~output_o ;

assign weight_value_7[8] = \weight_value_7[8]~output_o ;

assign weight_value_7[9] = \weight_value_7[9]~output_o ;

assign weight_value_7[10] = \weight_value_7[10]~output_o ;

assign weight_value_7[11] = \weight_value_7[11]~output_o ;

assign weight_value_7[12] = \weight_value_7[12]~output_o ;

assign weight_value_7[13] = \weight_value_7[13]~output_o ;

assign weight_value_7[14] = \weight_value_7[14]~output_o ;

assign weight_value_7[15] = \weight_value_7[15]~output_o ;

assign weight_value_8[0] = \weight_value_8[0]~output_o ;

assign weight_value_8[1] = \weight_value_8[1]~output_o ;

assign weight_value_8[2] = \weight_value_8[2]~output_o ;

assign weight_value_8[3] = \weight_value_8[3]~output_o ;

assign weight_value_8[4] = \weight_value_8[4]~output_o ;

assign weight_value_8[5] = \weight_value_8[5]~output_o ;

assign weight_value_8[6] = \weight_value_8[6]~output_o ;

assign weight_value_8[7] = \weight_value_8[7]~output_o ;

assign weight_value_8[8] = \weight_value_8[8]~output_o ;

assign weight_value_8[9] = \weight_value_8[9]~output_o ;

assign weight_value_8[10] = \weight_value_8[10]~output_o ;

assign weight_value_8[11] = \weight_value_8[11]~output_o ;

assign weight_value_8[12] = \weight_value_8[12]~output_o ;

assign weight_value_8[13] = \weight_value_8[13]~output_o ;

assign weight_value_8[14] = \weight_value_8[14]~output_o ;

assign weight_value_8[15] = \weight_value_8[15]~output_o ;

assign weight_value_9[0] = \weight_value_9[0]~output_o ;

assign weight_value_9[1] = \weight_value_9[1]~output_o ;

assign weight_value_9[2] = \weight_value_9[2]~output_o ;

assign weight_value_9[3] = \weight_value_9[3]~output_o ;

assign weight_value_9[4] = \weight_value_9[4]~output_o ;

assign weight_value_9[5] = \weight_value_9[5]~output_o ;

assign weight_value_9[6] = \weight_value_9[6]~output_o ;

assign weight_value_9[7] = \weight_value_9[7]~output_o ;

assign weight_value_9[8] = \weight_value_9[8]~output_o ;

assign weight_value_9[9] = \weight_value_9[9]~output_o ;

assign weight_value_9[10] = \weight_value_9[10]~output_o ;

assign weight_value_9[11] = \weight_value_9[11]~output_o ;

assign weight_value_9[12] = \weight_value_9[12]~output_o ;

assign weight_value_9[13] = \weight_value_9[13]~output_o ;

assign weight_value_9[14] = \weight_value_9[14]~output_o ;

assign weight_value_9[15] = \weight_value_9[15]~output_o ;

assign n0_out[0] = \n0_out[0]~output_o ;

assign n0_out[1] = \n0_out[1]~output_o ;

assign n0_out[2] = \n0_out[2]~output_o ;

assign n0_out[3] = \n0_out[3]~output_o ;

assign n0_out[4] = \n0_out[4]~output_o ;

assign n0_out[5] = \n0_out[5]~output_o ;

assign n0_out[6] = \n0_out[6]~output_o ;

assign n0_out[7] = \n0_out[7]~output_o ;

assign n1_out[0] = \n1_out[0]~output_o ;

assign n1_out[1] = \n1_out[1]~output_o ;

assign n1_out[2] = \n1_out[2]~output_o ;

assign n1_out[3] = \n1_out[3]~output_o ;

assign n1_out[4] = \n1_out[4]~output_o ;

assign n1_out[5] = \n1_out[5]~output_o ;

assign n1_out[6] = \n1_out[6]~output_o ;

assign n1_out[7] = \n1_out[7]~output_o ;

assign n2_out[0] = \n2_out[0]~output_o ;

assign n2_out[1] = \n2_out[1]~output_o ;

assign n2_out[2] = \n2_out[2]~output_o ;

assign n2_out[3] = \n2_out[3]~output_o ;

assign n2_out[4] = \n2_out[4]~output_o ;

assign n2_out[5] = \n2_out[5]~output_o ;

assign n2_out[6] = \n2_out[6]~output_o ;

assign n2_out[7] = \n2_out[7]~output_o ;

assign n3_out[0] = \n3_out[0]~output_o ;

assign n3_out[1] = \n3_out[1]~output_o ;

assign n3_out[2] = \n3_out[2]~output_o ;

assign n3_out[3] = \n3_out[3]~output_o ;

assign n3_out[4] = \n3_out[4]~output_o ;

assign n3_out[5] = \n3_out[5]~output_o ;

assign n3_out[6] = \n3_out[6]~output_o ;

assign n3_out[7] = \n3_out[7]~output_o ;

assign n4_out[0] = \n4_out[0]~output_o ;

assign n4_out[1] = \n4_out[1]~output_o ;

assign n4_out[2] = \n4_out[2]~output_o ;

assign n4_out[3] = \n4_out[3]~output_o ;

assign n4_out[4] = \n4_out[4]~output_o ;

assign n4_out[5] = \n4_out[5]~output_o ;

assign n4_out[6] = \n4_out[6]~output_o ;

assign n4_out[7] = \n4_out[7]~output_o ;

assign n5_out[0] = \n5_out[0]~output_o ;

assign n5_out[1] = \n5_out[1]~output_o ;

assign n5_out[2] = \n5_out[2]~output_o ;

assign n5_out[3] = \n5_out[3]~output_o ;

assign n5_out[4] = \n5_out[4]~output_o ;

assign n5_out[5] = \n5_out[5]~output_o ;

assign n5_out[6] = \n5_out[6]~output_o ;

assign n5_out[7] = \n5_out[7]~output_o ;

assign n6_out[0] = \n6_out[0]~output_o ;

assign n6_out[1] = \n6_out[1]~output_o ;

assign n6_out[2] = \n6_out[2]~output_o ;

assign n6_out[3] = \n6_out[3]~output_o ;

assign n6_out[4] = \n6_out[4]~output_o ;

assign n6_out[5] = \n6_out[5]~output_o ;

assign n6_out[6] = \n6_out[6]~output_o ;

assign n6_out[7] = \n6_out[7]~output_o ;

assign n7_out[0] = \n7_out[0]~output_o ;

assign n7_out[1] = \n7_out[1]~output_o ;

assign n7_out[2] = \n7_out[2]~output_o ;

assign n7_out[3] = \n7_out[3]~output_o ;

assign n7_out[4] = \n7_out[4]~output_o ;

assign n7_out[5] = \n7_out[5]~output_o ;

assign n7_out[6] = \n7_out[6]~output_o ;

assign n7_out[7] = \n7_out[7]~output_o ;

assign n8_out[0] = \n8_out[0]~output_o ;

assign n8_out[1] = \n8_out[1]~output_o ;

assign n8_out[2] = \n8_out[2]~output_o ;

assign n8_out[3] = \n8_out[3]~output_o ;

assign n8_out[4] = \n8_out[4]~output_o ;

assign n8_out[5] = \n8_out[5]~output_o ;

assign n8_out[6] = \n8_out[6]~output_o ;

assign n8_out[7] = \n8_out[7]~output_o ;

assign n9_out[0] = \n9_out[0]~output_o ;

assign n9_out[1] = \n9_out[1]~output_o ;

assign n9_out[2] = \n9_out[2]~output_o ;

assign n9_out[3] = \n9_out[3]~output_o ;

assign n9_out[4] = \n9_out[4]~output_o ;

assign n9_out[5] = \n9_out[5]~output_o ;

assign n9_out[6] = \n9_out[6]~output_o ;

assign n9_out[7] = \n9_out[7]~output_o ;

assign n0_ready = \n0_ready~output_o ;

assign n1_ready = \n1_ready~output_o ;

assign n2_ready = \n2_ready~output_o ;

assign n3_ready = \n3_ready~output_o ;

assign n4_ready = \n4_ready~output_o ;

assign n5_ready = \n5_ready~output_o ;

assign n6_ready = \n6_ready~output_o ;

assign n7_ready = \n7_ready~output_o ;

assign n8_ready = \n8_ready~output_o ;

assign n9_ready = \n9_ready~output_o ;

assign predicted_digit[0] = \predicted_digit[0]~output_o ;

assign predicted_digit[1] = \predicted_digit[1]~output_o ;

assign predicted_digit[2] = \predicted_digit[2]~output_o ;

assign predicted_digit[3] = \predicted_digit[3]~output_o ;

assign prediction_confidence[0] = \prediction_confidence[0]~output_o ;

assign prediction_confidence[1] = \prediction_confidence[1]~output_o ;

assign prediction_confidence[2] = \prediction_confidence[2]~output_o ;

assign prediction_confidence[3] = \prediction_confidence[3]~output_o ;

assign prediction_confidence[4] = \prediction_confidence[4]~output_o ;

assign prediction_confidence[5] = \prediction_confidence[5]~output_o ;

assign prediction_confidence[6] = \prediction_confidence[6]~output_o ;

assign prediction_confidence[7] = \prediction_confidence[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
