{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1769548240474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1769548240476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 27 13:10:40 2026 " "Processing started: Tue Jan 27 13:10:40 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1769548240476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1769548240476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Two-Chip-Logic-Circuit -c Two-Chip-Logic-Circuit_qsim --generate_functional_sim_netlist " "Command: quartus_map Two-Chip-Logic-Circuit -c Two-Chip-Logic-Circuit_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1769548240476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1769548241329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two-chip-logic-circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file two-chip-logic-circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Two-Chip-Logic-Circuit " "Found entity 1: Two-Chip-Logic-Circuit" {  } { { "Two-Chip-Logic-Circuit.bdf" "" { Schematic "C:/ITI 1100/_prelab1/Figure 5.1.2/Two-Chip-Logic-Circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769548241594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769548241594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Two-Chip-Logic-Circuit " "Elaborating entity \"Two-Chip-Logic-Circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1769548241727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1769548241924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 27 13:10:41 2026 " "Processing ended: Tue Jan 27 13:10:41 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1769548241924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1769548241924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1769548241924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1769548241924 ""}
