// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_60 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_306_p2;
reg   [0:0] icmp_ln86_reg_1304;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1304_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1304_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1304_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1146_fu_312_p2;
reg   [0:0] icmp_ln86_1146_reg_1315;
wire   [0:0] icmp_ln86_1147_fu_318_p2;
reg   [0:0] icmp_ln86_1147_reg_1320;
reg   [0:0] icmp_ln86_1147_reg_1320_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1147_reg_1320_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1148_fu_324_p2;
reg   [0:0] icmp_ln86_1148_reg_1326;
wire   [0:0] icmp_ln86_1149_fu_330_p2;
reg   [0:0] icmp_ln86_1149_reg_1332;
reg   [0:0] icmp_ln86_1149_reg_1332_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1150_fu_336_p2;
reg   [0:0] icmp_ln86_1150_reg_1338;
reg   [0:0] icmp_ln86_1150_reg_1338_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1150_reg_1338_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1150_reg_1338_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1151_fu_342_p2;
reg   [0:0] icmp_ln86_1151_reg_1344;
reg   [0:0] icmp_ln86_1151_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1151_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1151_reg_1344_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1152_fu_348_p2;
reg   [0:0] icmp_ln86_1152_reg_1350;
wire   [0:0] icmp_ln86_1153_fu_354_p2;
reg   [0:0] icmp_ln86_1153_reg_1356;
reg   [0:0] icmp_ln86_1153_reg_1356_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1154_fu_360_p2;
reg   [0:0] icmp_ln86_1154_reg_1362;
reg   [0:0] icmp_ln86_1154_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1154_reg_1362_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1155_fu_366_p2;
reg   [0:0] icmp_ln86_1155_reg_1368;
reg   [0:0] icmp_ln86_1155_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1155_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1155_reg_1368_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1156_fu_372_p2;
reg   [0:0] icmp_ln86_1156_reg_1374;
reg   [0:0] icmp_ln86_1156_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1156_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1156_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1157_fu_378_p2;
reg   [0:0] icmp_ln86_1157_reg_1380;
reg   [0:0] icmp_ln86_1157_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1157_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1157_reg_1380_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1157_reg_1380_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1158_fu_384_p2;
reg   [0:0] icmp_ln86_1158_reg_1386;
reg   [0:0] icmp_ln86_1158_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1158_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1158_reg_1386_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1158_reg_1386_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1158_reg_1386_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1159_fu_400_p2;
reg   [0:0] icmp_ln86_1159_reg_1392;
reg   [0:0] icmp_ln86_1159_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1159_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1159_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1159_reg_1392_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1159_reg_1392_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1159_reg_1392_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1160_fu_406_p2;
reg   [0:0] icmp_ln86_1160_reg_1398;
reg   [0:0] icmp_ln86_1160_reg_1398_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1161_fu_412_p2;
reg   [0:0] icmp_ln86_1161_reg_1403;
wire   [0:0] icmp_ln86_1162_fu_418_p2;
reg   [0:0] icmp_ln86_1162_reg_1408;
reg   [0:0] icmp_ln86_1162_reg_1408_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1163_fu_424_p2;
reg   [0:0] icmp_ln86_1163_reg_1413;
reg   [0:0] icmp_ln86_1163_reg_1413_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1164_fu_430_p2;
reg   [0:0] icmp_ln86_1164_reg_1418;
reg   [0:0] icmp_ln86_1164_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1164_reg_1418_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1165_fu_436_p2;
reg   [0:0] icmp_ln86_1165_reg_1423;
reg   [0:0] icmp_ln86_1165_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1165_reg_1423_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1166_fu_442_p2;
reg   [0:0] icmp_ln86_1166_reg_1428;
reg   [0:0] icmp_ln86_1166_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1166_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1167_fu_448_p2;
reg   [0:0] icmp_ln86_1167_reg_1433;
reg   [0:0] icmp_ln86_1167_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1167_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1167_reg_1433_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1168_fu_454_p2;
reg   [0:0] icmp_ln86_1168_reg_1438;
reg   [0:0] icmp_ln86_1168_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1168_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1168_reg_1438_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1169_fu_460_p2;
reg   [0:0] icmp_ln86_1169_reg_1443;
reg   [0:0] icmp_ln86_1169_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1169_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1169_reg_1443_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1170_fu_466_p2;
reg   [0:0] icmp_ln86_1170_reg_1448;
reg   [0:0] icmp_ln86_1170_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1170_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1170_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1170_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1171_fu_472_p2;
reg   [0:0] icmp_ln86_1171_reg_1453;
reg   [0:0] icmp_ln86_1171_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1171_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1171_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1171_reg_1453_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1172_fu_478_p2;
reg   [0:0] icmp_ln86_1172_reg_1458;
reg   [0:0] icmp_ln86_1172_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1172_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1172_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1172_reg_1458_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1173_fu_484_p2;
reg   [0:0] icmp_ln86_1173_reg_1463;
reg   [0:0] icmp_ln86_1173_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1173_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1173_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1173_reg_1463_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1173_reg_1463_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1174_fu_490_p2;
reg   [0:0] icmp_ln86_1174_reg_1468;
reg   [0:0] icmp_ln86_1174_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1174_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1174_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1174_reg_1468_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1174_reg_1468_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1175_fu_496_p2;
reg   [0:0] icmp_ln86_1175_reg_1473;
reg   [0:0] icmp_ln86_1175_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1175_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1175_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1175_reg_1473_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1175_reg_1473_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1175_reg_1473_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_502_p2;
reg   [0:0] and_ln102_reg_1478;
reg   [0:0] and_ln102_reg_1478_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1478_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_513_p2;
reg   [0:0] and_ln104_reg_1488;
wire   [0:0] and_ln102_1426_fu_518_p2;
reg   [0:0] and_ln102_1426_reg_1494;
wire   [0:0] and_ln104_206_fu_527_p2;
reg   [0:0] and_ln104_206_reg_1501;
wire   [0:0] and_ln102_1430_fu_532_p2;
reg   [0:0] and_ln102_1430_reg_1506;
wire   [0:0] and_ln102_1431_fu_542_p2;
reg   [0:0] and_ln102_1431_reg_1512;
wire   [0:0] or_ln117_fu_558_p2;
reg   [0:0] or_ln117_reg_1518;
wire   [0:0] xor_ln104_fu_564_p2;
reg   [0:0] xor_ln104_reg_1523;
wire   [0:0] and_ln102_1427_fu_569_p2;
reg   [0:0] and_ln102_1427_reg_1529;
wire   [0:0] and_ln104_207_fu_578_p2;
reg   [0:0] and_ln104_207_reg_1535;
reg   [0:0] and_ln104_207_reg_1535_pp0_iter3_reg;
wire   [0:0] and_ln102_1432_fu_588_p2;
reg   [0:0] and_ln102_1432_reg_1541;
wire   [3:0] select_ln117_1128_fu_689_p3;
reg   [3:0] select_ln117_1128_reg_1546;
wire   [0:0] or_ln117_1007_fu_696_p2;
reg   [0:0] or_ln117_1007_reg_1551;
wire   [0:0] and_ln102_1425_fu_701_p2;
reg   [0:0] and_ln102_1425_reg_1557;
wire   [0:0] and_ln104_205_fu_710_p2;
reg   [0:0] and_ln104_205_reg_1563;
wire   [0:0] and_ln102_1428_fu_715_p2;
reg   [0:0] and_ln102_1428_reg_1569;
wire   [0:0] and_ln102_1434_fu_729_p2;
reg   [0:0] and_ln102_1434_reg_1575;
wire   [0:0] or_ln117_1011_fu_803_p2;
reg   [0:0] or_ln117_1011_reg_1581;
wire   [3:0] select_ln117_1134_fu_817_p3;
reg   [3:0] select_ln117_1134_reg_1586;
wire   [0:0] and_ln104_208_fu_830_p2;
reg   [0:0] and_ln104_208_reg_1591;
wire   [0:0] and_ln102_1429_fu_835_p2;
reg   [0:0] and_ln102_1429_reg_1596;
reg   [0:0] and_ln102_1429_reg_1596_pp0_iter5_reg;
wire   [0:0] and_ln104_209_fu_844_p2;
reg   [0:0] and_ln104_209_reg_1603;
reg   [0:0] and_ln104_209_reg_1603_pp0_iter5_reg;
reg   [0:0] and_ln104_209_reg_1603_pp0_iter6_reg;
wire   [0:0] and_ln102_1435_fu_859_p2;
reg   [0:0] and_ln102_1435_reg_1609;
wire   [0:0] or_ln117_1016_fu_942_p2;
reg   [0:0] or_ln117_1016_reg_1614;
wire   [4:0] select_ln117_1140_fu_954_p3;
reg   [4:0] select_ln117_1140_reg_1619;
wire   [0:0] or_ln117_1018_fu_962_p2;
reg   [0:0] or_ln117_1018_reg_1624;
wire   [0:0] or_ln117_1020_fu_968_p2;
reg   [0:0] or_ln117_1020_reg_1630;
reg   [0:0] or_ln117_1020_reg_1630_pp0_iter5_reg;
wire   [0:0] or_ln117_1022_fu_1044_p2;
reg   [0:0] or_ln117_1022_reg_1638;
wire   [4:0] select_ln117_1146_fu_1057_p3;
reg   [4:0] select_ln117_1146_reg_1643;
wire   [0:0] or_ln117_1026_fu_1119_p2;
reg   [0:0] or_ln117_1026_reg_1648;
wire   [4:0] select_ln117_1150_fu_1133_p3;
reg   [4:0] select_ln117_1150_reg_1653;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_390_p4;
wire   [0:0] xor_ln104_541_fu_508_p2;
wire   [0:0] xor_ln104_543_fu_522_p2;
wire   [0:0] xor_ln104_547_fu_537_p2;
wire   [0:0] and_ln102_1439_fu_547_p2;
wire   [0:0] and_ln102_1440_fu_552_p2;
wire   [0:0] xor_ln104_544_fu_573_p2;
wire   [0:0] xor_ln104_548_fu_583_p2;
wire   [0:0] and_ln102_1442_fu_601_p2;
wire   [0:0] and_ln102_1438_fu_593_p2;
wire   [0:0] xor_ln117_fu_611_p2;
wire   [1:0] zext_ln117_fu_617_p1;
wire   [1:0] select_ln117_fu_621_p3;
wire   [1:0] select_ln117_1123_fu_628_p3;
wire   [0:0] and_ln102_1441_fu_597_p2;
wire   [2:0] zext_ln117_118_fu_635_p1;
wire   [0:0] or_ln117_1003_fu_639_p2;
wire   [2:0] select_ln117_1124_fu_644_p3;
wire   [0:0] or_ln117_1004_fu_651_p2;
wire   [0:0] and_ln102_1443_fu_606_p2;
wire   [2:0] select_ln117_1125_fu_655_p3;
wire   [0:0] or_ln117_1005_fu_663_p2;
wire   [2:0] select_ln117_1126_fu_669_p3;
wire   [2:0] select_ln117_1127_fu_677_p3;
wire   [3:0] zext_ln117_119_fu_685_p1;
wire   [0:0] xor_ln104_542_fu_705_p2;
wire   [0:0] xor_ln104_549_fu_720_p2;
wire   [0:0] and_ln102_1445_fu_738_p2;
wire   [0:0] and_ln102_1433_fu_725_p2;
wire   [0:0] and_ln102_1444_fu_734_p2;
wire   [0:0] or_ln117_1006_fu_753_p2;
wire   [0:0] and_ln102_1446_fu_743_p2;
wire   [3:0] select_ln117_1129_fu_758_p3;
wire   [0:0] or_ln117_1008_fu_765_p2;
wire   [3:0] select_ln117_1130_fu_770_p3;
wire   [0:0] or_ln117_1009_fu_777_p2;
wire   [0:0] and_ln102_1447_fu_748_p2;
wire   [3:0] select_ln117_1131_fu_781_p3;
wire   [0:0] or_ln117_1010_fu_789_p2;
wire   [3:0] select_ln117_1132_fu_795_p3;
wire   [3:0] select_ln117_1133_fu_809_p3;
wire   [0:0] xor_ln104_545_fu_825_p2;
wire   [0:0] xor_ln104_546_fu_839_p2;
wire   [0:0] xor_ln104_550_fu_849_p2;
wire   [0:0] and_ln102_1448_fu_864_p2;
wire   [0:0] xor_ln104_551_fu_854_p2;
wire   [0:0] and_ln102_1451_fu_878_p2;
wire   [0:0] and_ln102_1449_fu_869_p2;
wire   [0:0] or_ln117_1012_fu_888_p2;
wire   [3:0] select_ln117_1135_fu_893_p3;
wire   [0:0] and_ln102_1450_fu_874_p2;
wire   [4:0] zext_ln117_120_fu_900_p1;
wire   [0:0] or_ln117_1013_fu_904_p2;
wire   [4:0] select_ln117_1136_fu_909_p3;
wire   [0:0] or_ln117_1014_fu_916_p2;
wire   [0:0] and_ln102_1452_fu_883_p2;
wire   [4:0] select_ln117_1137_fu_920_p3;
wire   [0:0] or_ln117_1015_fu_928_p2;
wire   [4:0] select_ln117_1138_fu_934_p3;
wire   [4:0] select_ln117_1139_fu_946_p3;
wire   [0:0] xor_ln104_552_fu_972_p2;
wire   [0:0] and_ln102_1454_fu_985_p2;
wire   [0:0] and_ln102_1436_fu_977_p2;
wire   [0:0] and_ln102_1453_fu_981_p2;
wire   [0:0] or_ln117_1017_fu_1000_p2;
wire   [0:0] and_ln102_1455_fu_990_p2;
wire   [4:0] select_ln117_1141_fu_1005_p3;
wire   [0:0] or_ln117_1019_fu_1012_p2;
wire   [4:0] select_ln117_1142_fu_1017_p3;
wire   [0:0] and_ln102_1456_fu_995_p2;
wire   [4:0] select_ln117_1143_fu_1024_p3;
wire   [0:0] or_ln117_1021_fu_1032_p2;
wire   [4:0] select_ln117_1144_fu_1037_p3;
wire   [4:0] select_ln117_1145_fu_1049_p3;
wire   [0:0] xor_ln104_553_fu_1065_p2;
wire   [0:0] and_ln102_1457_fu_1074_p2;
wire   [0:0] and_ln102_1437_fu_1070_p2;
wire   [0:0] and_ln102_1458_fu_1079_p2;
wire   [0:0] or_ln117_1023_fu_1089_p2;
wire   [0:0] or_ln117_1024_fu_1094_p2;
wire   [0:0] and_ln102_1459_fu_1084_p2;
wire   [4:0] select_ln117_1147_fu_1098_p3;
wire   [0:0] or_ln117_1025_fu_1105_p2;
wire   [4:0] select_ln117_1148_fu_1111_p3;
wire   [4:0] select_ln117_1149_fu_1125_p3;
wire   [0:0] xor_ln104_554_fu_1141_p2;
wire   [0:0] and_ln102_1460_fu_1146_p2;
wire   [0:0] and_ln102_1461_fu_1151_p2;
wire   [0:0] or_ln117_1027_fu_1156_p2;
wire   [11:0] agg_result_fu_1168_p65;
wire   [4:0] agg_result_fu_1168_p66;
wire   [11:0] agg_result_fu_1168_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
wire   [4:0] agg_result_fu_1168_p1;
wire   [4:0] agg_result_fu_1168_p3;
wire   [4:0] agg_result_fu_1168_p5;
wire   [4:0] agg_result_fu_1168_p7;
wire   [4:0] agg_result_fu_1168_p9;
wire   [4:0] agg_result_fu_1168_p11;
wire   [4:0] agg_result_fu_1168_p13;
wire   [4:0] agg_result_fu_1168_p15;
wire   [4:0] agg_result_fu_1168_p17;
wire   [4:0] agg_result_fu_1168_p19;
wire   [4:0] agg_result_fu_1168_p21;
wire   [4:0] agg_result_fu_1168_p23;
wire   [4:0] agg_result_fu_1168_p25;
wire   [4:0] agg_result_fu_1168_p27;
wire   [4:0] agg_result_fu_1168_p29;
wire   [4:0] agg_result_fu_1168_p31;
wire  signed [4:0] agg_result_fu_1168_p33;
wire  signed [4:0] agg_result_fu_1168_p35;
wire  signed [4:0] agg_result_fu_1168_p37;
wire  signed [4:0] agg_result_fu_1168_p39;
wire  signed [4:0] agg_result_fu_1168_p41;
wire  signed [4:0] agg_result_fu_1168_p43;
wire  signed [4:0] agg_result_fu_1168_p45;
wire  signed [4:0] agg_result_fu_1168_p47;
wire  signed [4:0] agg_result_fu_1168_p49;
wire  signed [4:0] agg_result_fu_1168_p51;
wire  signed [4:0] agg_result_fu_1168_p53;
wire  signed [4:0] agg_result_fu_1168_p55;
wire  signed [4:0] agg_result_fu_1168_p57;
wire  signed [4:0] agg_result_fu_1168_p59;
wire  signed [4:0] agg_result_fu_1168_p61;
wire  signed [4:0] agg_result_fu_1168_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x14 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x14_U568(
    .din0(12'd848),
    .din1(12'd289),
    .din2(12'd432),
    .din3(12'd41),
    .din4(12'd59),
    .din5(12'd3973),
    .din6(12'd242),
    .din7(12'd3942),
    .din8(12'd199),
    .din9(12'd18),
    .din10(12'd13),
    .din11(12'd4015),
    .din12(12'd4024),
    .din13(12'd75),
    .din14(12'd3808),
    .din15(12'd4046),
    .din16(12'd1521),
    .din17(12'd125),
    .din18(12'd734),
    .din19(12'd3919),
    .din20(12'd3704),
    .din21(12'd4063),
    .din22(12'd3973),
    .din23(12'd3766),
    .din24(12'd689),
    .din25(12'd3919),
    .din26(12'd403),
    .din27(12'd3724),
    .din28(12'd19),
    .din29(12'd3881),
    .din30(12'd3877),
    .din31(12'd225),
    .def(agg_result_fu_1168_p65),
    .sel(agg_result_fu_1168_p66),
    .dout(agg_result_fu_1168_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1425_reg_1557 <= and_ln102_1425_fu_701_p2;
        and_ln102_1426_reg_1494 <= and_ln102_1426_fu_518_p2;
        and_ln102_1427_reg_1529 <= and_ln102_1427_fu_569_p2;
        and_ln102_1428_reg_1569 <= and_ln102_1428_fu_715_p2;
        and_ln102_1429_reg_1596 <= and_ln102_1429_fu_835_p2;
        and_ln102_1429_reg_1596_pp0_iter5_reg <= and_ln102_1429_reg_1596;
        and_ln102_1430_reg_1506 <= and_ln102_1430_fu_532_p2;
        and_ln102_1431_reg_1512 <= and_ln102_1431_fu_542_p2;
        and_ln102_1432_reg_1541 <= and_ln102_1432_fu_588_p2;
        and_ln102_1434_reg_1575 <= and_ln102_1434_fu_729_p2;
        and_ln102_1435_reg_1609 <= and_ln102_1435_fu_859_p2;
        and_ln102_reg_1478 <= and_ln102_fu_502_p2;
        and_ln102_reg_1478_pp0_iter1_reg <= and_ln102_reg_1478;
        and_ln102_reg_1478_pp0_iter2_reg <= and_ln102_reg_1478_pp0_iter1_reg;
        and_ln104_205_reg_1563 <= and_ln104_205_fu_710_p2;
        and_ln104_206_reg_1501 <= and_ln104_206_fu_527_p2;
        and_ln104_207_reg_1535 <= and_ln104_207_fu_578_p2;
        and_ln104_207_reg_1535_pp0_iter3_reg <= and_ln104_207_reg_1535;
        and_ln104_208_reg_1591 <= and_ln104_208_fu_830_p2;
        and_ln104_209_reg_1603 <= and_ln104_209_fu_844_p2;
        and_ln104_209_reg_1603_pp0_iter5_reg <= and_ln104_209_reg_1603;
        and_ln104_209_reg_1603_pp0_iter6_reg <= and_ln104_209_reg_1603_pp0_iter5_reg;
        and_ln104_reg_1488 <= and_ln104_fu_513_p2;
        icmp_ln86_1146_reg_1315 <= icmp_ln86_1146_fu_312_p2;
        icmp_ln86_1147_reg_1320 <= icmp_ln86_1147_fu_318_p2;
        icmp_ln86_1147_reg_1320_pp0_iter1_reg <= icmp_ln86_1147_reg_1320;
        icmp_ln86_1147_reg_1320_pp0_iter2_reg <= icmp_ln86_1147_reg_1320_pp0_iter1_reg;
        icmp_ln86_1148_reg_1326 <= icmp_ln86_1148_fu_324_p2;
        icmp_ln86_1149_reg_1332 <= icmp_ln86_1149_fu_330_p2;
        icmp_ln86_1149_reg_1332_pp0_iter1_reg <= icmp_ln86_1149_reg_1332;
        icmp_ln86_1150_reg_1338 <= icmp_ln86_1150_fu_336_p2;
        icmp_ln86_1150_reg_1338_pp0_iter1_reg <= icmp_ln86_1150_reg_1338;
        icmp_ln86_1150_reg_1338_pp0_iter2_reg <= icmp_ln86_1150_reg_1338_pp0_iter1_reg;
        icmp_ln86_1150_reg_1338_pp0_iter3_reg <= icmp_ln86_1150_reg_1338_pp0_iter2_reg;
        icmp_ln86_1151_reg_1344 <= icmp_ln86_1151_fu_342_p2;
        icmp_ln86_1151_reg_1344_pp0_iter1_reg <= icmp_ln86_1151_reg_1344;
        icmp_ln86_1151_reg_1344_pp0_iter2_reg <= icmp_ln86_1151_reg_1344_pp0_iter1_reg;
        icmp_ln86_1151_reg_1344_pp0_iter3_reg <= icmp_ln86_1151_reg_1344_pp0_iter2_reg;
        icmp_ln86_1152_reg_1350 <= icmp_ln86_1152_fu_348_p2;
        icmp_ln86_1153_reg_1356 <= icmp_ln86_1153_fu_354_p2;
        icmp_ln86_1153_reg_1356_pp0_iter1_reg <= icmp_ln86_1153_reg_1356;
        icmp_ln86_1154_reg_1362 <= icmp_ln86_1154_fu_360_p2;
        icmp_ln86_1154_reg_1362_pp0_iter1_reg <= icmp_ln86_1154_reg_1362;
        icmp_ln86_1154_reg_1362_pp0_iter2_reg <= icmp_ln86_1154_reg_1362_pp0_iter1_reg;
        icmp_ln86_1155_reg_1368 <= icmp_ln86_1155_fu_366_p2;
        icmp_ln86_1155_reg_1368_pp0_iter1_reg <= icmp_ln86_1155_reg_1368;
        icmp_ln86_1155_reg_1368_pp0_iter2_reg <= icmp_ln86_1155_reg_1368_pp0_iter1_reg;
        icmp_ln86_1155_reg_1368_pp0_iter3_reg <= icmp_ln86_1155_reg_1368_pp0_iter2_reg;
        icmp_ln86_1156_reg_1374 <= icmp_ln86_1156_fu_372_p2;
        icmp_ln86_1156_reg_1374_pp0_iter1_reg <= icmp_ln86_1156_reg_1374;
        icmp_ln86_1156_reg_1374_pp0_iter2_reg <= icmp_ln86_1156_reg_1374_pp0_iter1_reg;
        icmp_ln86_1156_reg_1374_pp0_iter3_reg <= icmp_ln86_1156_reg_1374_pp0_iter2_reg;
        icmp_ln86_1157_reg_1380 <= icmp_ln86_1157_fu_378_p2;
        icmp_ln86_1157_reg_1380_pp0_iter1_reg <= icmp_ln86_1157_reg_1380;
        icmp_ln86_1157_reg_1380_pp0_iter2_reg <= icmp_ln86_1157_reg_1380_pp0_iter1_reg;
        icmp_ln86_1157_reg_1380_pp0_iter3_reg <= icmp_ln86_1157_reg_1380_pp0_iter2_reg;
        icmp_ln86_1157_reg_1380_pp0_iter4_reg <= icmp_ln86_1157_reg_1380_pp0_iter3_reg;
        icmp_ln86_1158_reg_1386 <= icmp_ln86_1158_fu_384_p2;
        icmp_ln86_1158_reg_1386_pp0_iter1_reg <= icmp_ln86_1158_reg_1386;
        icmp_ln86_1158_reg_1386_pp0_iter2_reg <= icmp_ln86_1158_reg_1386_pp0_iter1_reg;
        icmp_ln86_1158_reg_1386_pp0_iter3_reg <= icmp_ln86_1158_reg_1386_pp0_iter2_reg;
        icmp_ln86_1158_reg_1386_pp0_iter4_reg <= icmp_ln86_1158_reg_1386_pp0_iter3_reg;
        icmp_ln86_1158_reg_1386_pp0_iter5_reg <= icmp_ln86_1158_reg_1386_pp0_iter4_reg;
        icmp_ln86_1159_reg_1392 <= icmp_ln86_1159_fu_400_p2;
        icmp_ln86_1159_reg_1392_pp0_iter1_reg <= icmp_ln86_1159_reg_1392;
        icmp_ln86_1159_reg_1392_pp0_iter2_reg <= icmp_ln86_1159_reg_1392_pp0_iter1_reg;
        icmp_ln86_1159_reg_1392_pp0_iter3_reg <= icmp_ln86_1159_reg_1392_pp0_iter2_reg;
        icmp_ln86_1159_reg_1392_pp0_iter4_reg <= icmp_ln86_1159_reg_1392_pp0_iter3_reg;
        icmp_ln86_1159_reg_1392_pp0_iter5_reg <= icmp_ln86_1159_reg_1392_pp0_iter4_reg;
        icmp_ln86_1159_reg_1392_pp0_iter6_reg <= icmp_ln86_1159_reg_1392_pp0_iter5_reg;
        icmp_ln86_1160_reg_1398 <= icmp_ln86_1160_fu_406_p2;
        icmp_ln86_1160_reg_1398_pp0_iter1_reg <= icmp_ln86_1160_reg_1398;
        icmp_ln86_1161_reg_1403 <= icmp_ln86_1161_fu_412_p2;
        icmp_ln86_1162_reg_1408 <= icmp_ln86_1162_fu_418_p2;
        icmp_ln86_1162_reg_1408_pp0_iter1_reg <= icmp_ln86_1162_reg_1408;
        icmp_ln86_1163_reg_1413 <= icmp_ln86_1163_fu_424_p2;
        icmp_ln86_1163_reg_1413_pp0_iter1_reg <= icmp_ln86_1163_reg_1413;
        icmp_ln86_1164_reg_1418 <= icmp_ln86_1164_fu_430_p2;
        icmp_ln86_1164_reg_1418_pp0_iter1_reg <= icmp_ln86_1164_reg_1418;
        icmp_ln86_1164_reg_1418_pp0_iter2_reg <= icmp_ln86_1164_reg_1418_pp0_iter1_reg;
        icmp_ln86_1165_reg_1423 <= icmp_ln86_1165_fu_436_p2;
        icmp_ln86_1165_reg_1423_pp0_iter1_reg <= icmp_ln86_1165_reg_1423;
        icmp_ln86_1165_reg_1423_pp0_iter2_reg <= icmp_ln86_1165_reg_1423_pp0_iter1_reg;
        icmp_ln86_1166_reg_1428 <= icmp_ln86_1166_fu_442_p2;
        icmp_ln86_1166_reg_1428_pp0_iter1_reg <= icmp_ln86_1166_reg_1428;
        icmp_ln86_1166_reg_1428_pp0_iter2_reg <= icmp_ln86_1166_reg_1428_pp0_iter1_reg;
        icmp_ln86_1167_reg_1433 <= icmp_ln86_1167_fu_448_p2;
        icmp_ln86_1167_reg_1433_pp0_iter1_reg <= icmp_ln86_1167_reg_1433;
        icmp_ln86_1167_reg_1433_pp0_iter2_reg <= icmp_ln86_1167_reg_1433_pp0_iter1_reg;
        icmp_ln86_1167_reg_1433_pp0_iter3_reg <= icmp_ln86_1167_reg_1433_pp0_iter2_reg;
        icmp_ln86_1168_reg_1438 <= icmp_ln86_1168_fu_454_p2;
        icmp_ln86_1168_reg_1438_pp0_iter1_reg <= icmp_ln86_1168_reg_1438;
        icmp_ln86_1168_reg_1438_pp0_iter2_reg <= icmp_ln86_1168_reg_1438_pp0_iter1_reg;
        icmp_ln86_1168_reg_1438_pp0_iter3_reg <= icmp_ln86_1168_reg_1438_pp0_iter2_reg;
        icmp_ln86_1169_reg_1443 <= icmp_ln86_1169_fu_460_p2;
        icmp_ln86_1169_reg_1443_pp0_iter1_reg <= icmp_ln86_1169_reg_1443;
        icmp_ln86_1169_reg_1443_pp0_iter2_reg <= icmp_ln86_1169_reg_1443_pp0_iter1_reg;
        icmp_ln86_1169_reg_1443_pp0_iter3_reg <= icmp_ln86_1169_reg_1443_pp0_iter2_reg;
        icmp_ln86_1170_reg_1448 <= icmp_ln86_1170_fu_466_p2;
        icmp_ln86_1170_reg_1448_pp0_iter1_reg <= icmp_ln86_1170_reg_1448;
        icmp_ln86_1170_reg_1448_pp0_iter2_reg <= icmp_ln86_1170_reg_1448_pp0_iter1_reg;
        icmp_ln86_1170_reg_1448_pp0_iter3_reg <= icmp_ln86_1170_reg_1448_pp0_iter2_reg;
        icmp_ln86_1170_reg_1448_pp0_iter4_reg <= icmp_ln86_1170_reg_1448_pp0_iter3_reg;
        icmp_ln86_1171_reg_1453 <= icmp_ln86_1171_fu_472_p2;
        icmp_ln86_1171_reg_1453_pp0_iter1_reg <= icmp_ln86_1171_reg_1453;
        icmp_ln86_1171_reg_1453_pp0_iter2_reg <= icmp_ln86_1171_reg_1453_pp0_iter1_reg;
        icmp_ln86_1171_reg_1453_pp0_iter3_reg <= icmp_ln86_1171_reg_1453_pp0_iter2_reg;
        icmp_ln86_1171_reg_1453_pp0_iter4_reg <= icmp_ln86_1171_reg_1453_pp0_iter3_reg;
        icmp_ln86_1172_reg_1458 <= icmp_ln86_1172_fu_478_p2;
        icmp_ln86_1172_reg_1458_pp0_iter1_reg <= icmp_ln86_1172_reg_1458;
        icmp_ln86_1172_reg_1458_pp0_iter2_reg <= icmp_ln86_1172_reg_1458_pp0_iter1_reg;
        icmp_ln86_1172_reg_1458_pp0_iter3_reg <= icmp_ln86_1172_reg_1458_pp0_iter2_reg;
        icmp_ln86_1172_reg_1458_pp0_iter4_reg <= icmp_ln86_1172_reg_1458_pp0_iter3_reg;
        icmp_ln86_1173_reg_1463 <= icmp_ln86_1173_fu_484_p2;
        icmp_ln86_1173_reg_1463_pp0_iter1_reg <= icmp_ln86_1173_reg_1463;
        icmp_ln86_1173_reg_1463_pp0_iter2_reg <= icmp_ln86_1173_reg_1463_pp0_iter1_reg;
        icmp_ln86_1173_reg_1463_pp0_iter3_reg <= icmp_ln86_1173_reg_1463_pp0_iter2_reg;
        icmp_ln86_1173_reg_1463_pp0_iter4_reg <= icmp_ln86_1173_reg_1463_pp0_iter3_reg;
        icmp_ln86_1173_reg_1463_pp0_iter5_reg <= icmp_ln86_1173_reg_1463_pp0_iter4_reg;
        icmp_ln86_1174_reg_1468 <= icmp_ln86_1174_fu_490_p2;
        icmp_ln86_1174_reg_1468_pp0_iter1_reg <= icmp_ln86_1174_reg_1468;
        icmp_ln86_1174_reg_1468_pp0_iter2_reg <= icmp_ln86_1174_reg_1468_pp0_iter1_reg;
        icmp_ln86_1174_reg_1468_pp0_iter3_reg <= icmp_ln86_1174_reg_1468_pp0_iter2_reg;
        icmp_ln86_1174_reg_1468_pp0_iter4_reg <= icmp_ln86_1174_reg_1468_pp0_iter3_reg;
        icmp_ln86_1174_reg_1468_pp0_iter5_reg <= icmp_ln86_1174_reg_1468_pp0_iter4_reg;
        icmp_ln86_1175_reg_1473 <= icmp_ln86_1175_fu_496_p2;
        icmp_ln86_1175_reg_1473_pp0_iter1_reg <= icmp_ln86_1175_reg_1473;
        icmp_ln86_1175_reg_1473_pp0_iter2_reg <= icmp_ln86_1175_reg_1473_pp0_iter1_reg;
        icmp_ln86_1175_reg_1473_pp0_iter3_reg <= icmp_ln86_1175_reg_1473_pp0_iter2_reg;
        icmp_ln86_1175_reg_1473_pp0_iter4_reg <= icmp_ln86_1175_reg_1473_pp0_iter3_reg;
        icmp_ln86_1175_reg_1473_pp0_iter5_reg <= icmp_ln86_1175_reg_1473_pp0_iter4_reg;
        icmp_ln86_1175_reg_1473_pp0_iter6_reg <= icmp_ln86_1175_reg_1473_pp0_iter5_reg;
        icmp_ln86_reg_1304 <= icmp_ln86_fu_306_p2;
        icmp_ln86_reg_1304_pp0_iter1_reg <= icmp_ln86_reg_1304;
        icmp_ln86_reg_1304_pp0_iter2_reg <= icmp_ln86_reg_1304_pp0_iter1_reg;
        icmp_ln86_reg_1304_pp0_iter3_reg <= icmp_ln86_reg_1304_pp0_iter2_reg;
        or_ln117_1007_reg_1551 <= or_ln117_1007_fu_696_p2;
        or_ln117_1011_reg_1581 <= or_ln117_1011_fu_803_p2;
        or_ln117_1016_reg_1614 <= or_ln117_1016_fu_942_p2;
        or_ln117_1018_reg_1624 <= or_ln117_1018_fu_962_p2;
        or_ln117_1020_reg_1630 <= or_ln117_1020_fu_968_p2;
        or_ln117_1020_reg_1630_pp0_iter5_reg <= or_ln117_1020_reg_1630;
        or_ln117_1022_reg_1638 <= or_ln117_1022_fu_1044_p2;
        or_ln117_1026_reg_1648 <= or_ln117_1026_fu_1119_p2;
        or_ln117_reg_1518 <= or_ln117_fu_558_p2;
        select_ln117_1128_reg_1546 <= select_ln117_1128_fu_689_p3;
        select_ln117_1134_reg_1586 <= select_ln117_1134_fu_817_p3;
        select_ln117_1140_reg_1619 <= select_ln117_1140_fu_954_p3;
        select_ln117_1146_reg_1643 <= select_ln117_1146_fu_1057_p3;
        select_ln117_1150_reg_1653 <= select_ln117_1150_fu_1133_p3;
        xor_ln104_reg_1523 <= xor_ln104_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1168_p65 = 'bx;

assign agg_result_fu_1168_p66 = ((or_ln117_1027_fu_1156_p2[0:0] == 1'b1) ? select_ln117_1150_reg_1653 : 5'd31);

assign and_ln102_1425_fu_701_p2 = (xor_ln104_reg_1523 & icmp_ln86_1147_reg_1320_pp0_iter2_reg);

assign and_ln102_1426_fu_518_p2 = (icmp_ln86_1148_reg_1326 & and_ln102_reg_1478);

assign and_ln102_1427_fu_569_p2 = (icmp_ln86_1149_reg_1332_pp0_iter1_reg & and_ln104_reg_1488);

assign and_ln102_1428_fu_715_p2 = (icmp_ln86_1150_reg_1338_pp0_iter2_reg & and_ln102_1425_fu_701_p2);

assign and_ln102_1429_fu_835_p2 = (icmp_ln86_1151_reg_1344_pp0_iter3_reg & and_ln104_205_reg_1563);

assign and_ln102_1430_fu_532_p2 = (icmp_ln86_1152_reg_1350 & and_ln102_1426_fu_518_p2);

assign and_ln102_1431_fu_542_p2 = (icmp_ln86_1153_reg_1356 & and_ln104_206_fu_527_p2);

assign and_ln102_1432_fu_588_p2 = (icmp_ln86_1154_reg_1362_pp0_iter1_reg & and_ln102_1427_fu_569_p2);

assign and_ln102_1433_fu_725_p2 = (icmp_ln86_1155_reg_1368_pp0_iter2_reg & and_ln104_207_reg_1535);

assign and_ln102_1434_fu_729_p2 = (icmp_ln86_1156_reg_1374_pp0_iter2_reg & and_ln102_1428_fu_715_p2);

assign and_ln102_1435_fu_859_p2 = (icmp_ln86_1157_reg_1380_pp0_iter3_reg & and_ln104_208_fu_830_p2);

assign and_ln102_1436_fu_977_p2 = (icmp_ln86_1158_reg_1386_pp0_iter4_reg & and_ln102_1429_reg_1596);

assign and_ln102_1437_fu_1070_p2 = (icmp_ln86_1159_reg_1392_pp0_iter5_reg & and_ln104_209_reg_1603_pp0_iter5_reg);

assign and_ln102_1438_fu_593_p2 = (icmp_ln86_1160_reg_1398_pp0_iter1_reg & and_ln102_1430_reg_1506);

assign and_ln102_1439_fu_547_p2 = (xor_ln104_547_fu_537_p2 & icmp_ln86_1161_reg_1403);

assign and_ln102_1440_fu_552_p2 = (and_ln102_1439_fu_547_p2 & and_ln102_1426_fu_518_p2);

assign and_ln102_1441_fu_597_p2 = (icmp_ln86_1162_reg_1408_pp0_iter1_reg & and_ln102_1431_reg_1512);

assign and_ln102_1442_fu_601_p2 = (xor_ln104_548_fu_583_p2 & icmp_ln86_1163_reg_1413_pp0_iter1_reg);

assign and_ln102_1443_fu_606_p2 = (and_ln104_206_reg_1501 & and_ln102_1442_fu_601_p2);

assign and_ln102_1444_fu_734_p2 = (icmp_ln86_1164_reg_1418_pp0_iter2_reg & and_ln102_1432_reg_1541);

assign and_ln102_1445_fu_738_p2 = (xor_ln104_549_fu_720_p2 & icmp_ln86_1165_reg_1423_pp0_iter2_reg);

assign and_ln102_1446_fu_743_p2 = (and_ln102_1445_fu_738_p2 & and_ln102_1427_reg_1529);

assign and_ln102_1447_fu_748_p2 = (icmp_ln86_1166_reg_1428_pp0_iter2_reg & and_ln102_1433_fu_725_p2);

assign and_ln102_1448_fu_864_p2 = (xor_ln104_550_fu_849_p2 & icmp_ln86_1167_reg_1433_pp0_iter3_reg);

assign and_ln102_1449_fu_869_p2 = (and_ln104_207_reg_1535_pp0_iter3_reg & and_ln102_1448_fu_864_p2);

assign and_ln102_1450_fu_874_p2 = (icmp_ln86_1168_reg_1438_pp0_iter3_reg & and_ln102_1434_reg_1575);

assign and_ln102_1451_fu_878_p2 = (xor_ln104_551_fu_854_p2 & icmp_ln86_1169_reg_1443_pp0_iter3_reg);

assign and_ln102_1452_fu_883_p2 = (and_ln102_1451_fu_878_p2 & and_ln102_1428_reg_1569);

assign and_ln102_1453_fu_981_p2 = (icmp_ln86_1170_reg_1448_pp0_iter4_reg & and_ln102_1435_reg_1609);

assign and_ln102_1454_fu_985_p2 = (xor_ln104_552_fu_972_p2 & icmp_ln86_1171_reg_1453_pp0_iter4_reg);

assign and_ln102_1455_fu_990_p2 = (and_ln104_208_reg_1591 & and_ln102_1454_fu_985_p2);

assign and_ln102_1456_fu_995_p2 = (icmp_ln86_1172_reg_1458_pp0_iter4_reg & and_ln102_1436_fu_977_p2);

assign and_ln102_1457_fu_1074_p2 = (xor_ln104_553_fu_1065_p2 & icmp_ln86_1173_reg_1463_pp0_iter5_reg);

assign and_ln102_1458_fu_1079_p2 = (and_ln102_1457_fu_1074_p2 & and_ln102_1429_reg_1596_pp0_iter5_reg);

assign and_ln102_1459_fu_1084_p2 = (icmp_ln86_1174_reg_1468_pp0_iter5_reg & and_ln102_1437_fu_1070_p2);

assign and_ln102_1460_fu_1146_p2 = (xor_ln104_554_fu_1141_p2 & icmp_ln86_1175_reg_1473_pp0_iter6_reg);

assign and_ln102_1461_fu_1151_p2 = (and_ln104_209_reg_1603_pp0_iter6_reg & and_ln102_1460_fu_1146_p2);

assign and_ln102_fu_502_p2 = (icmp_ln86_fu_306_p2 & icmp_ln86_1146_fu_312_p2);

assign and_ln104_205_fu_710_p2 = (xor_ln104_reg_1523 & xor_ln104_542_fu_705_p2);

assign and_ln104_206_fu_527_p2 = (xor_ln104_543_fu_522_p2 & and_ln102_reg_1478);

assign and_ln104_207_fu_578_p2 = (xor_ln104_544_fu_573_p2 & and_ln104_reg_1488);

assign and_ln104_208_fu_830_p2 = (xor_ln104_545_fu_825_p2 & and_ln102_1425_reg_1557);

assign and_ln104_209_fu_844_p2 = (xor_ln104_546_fu_839_p2 & and_ln104_205_reg_1563);

assign and_ln104_fu_513_p2 = (xor_ln104_541_fu_508_p2 & icmp_ln86_reg_1304);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1168_p67;

assign icmp_ln86_1146_fu_312_p2 = (($signed(p_read1_int_reg) < $signed(18'd261260)) ? 1'b1 : 1'b0);

assign icmp_ln86_1147_fu_318_p2 = (($signed(p_read6_int_reg) < $signed(18'd262138)) ? 1'b1 : 1'b0);

assign icmp_ln86_1148_fu_324_p2 = (($signed(p_read2_int_reg) < $signed(18'd745)) ? 1'b1 : 1'b0);

assign icmp_ln86_1149_fu_330_p2 = (($signed(p_read9_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_1150_fu_336_p2 = (($signed(p_read8_int_reg) < $signed(18'd261374)) ? 1'b1 : 1'b0);

assign icmp_ln86_1151_fu_342_p2 = (($signed(p_read3_int_reg) < $signed(18'd261273)) ? 1'b1 : 1'b0);

assign icmp_ln86_1152_fu_348_p2 = (($signed(p_read9_int_reg) < $signed(18'd595)) ? 1'b1 : 1'b0);

assign icmp_ln86_1153_fu_354_p2 = (($signed(p_read8_int_reg) < $signed(18'd250)) ? 1'b1 : 1'b0);

assign icmp_ln86_1154_fu_360_p2 = (($signed(p_read1_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_1155_fu_366_p2 = (($signed(p_read4_int_reg) < $signed(18'd262020)) ? 1'b1 : 1'b0);

assign icmp_ln86_1156_fu_372_p2 = (($signed(p_read1_int_reg) < $signed(18'd261695)) ? 1'b1 : 1'b0);

assign icmp_ln86_1157_fu_378_p2 = (($signed(p_read7_int_reg) < $signed(18'd261726)) ? 1'b1 : 1'b0);

assign icmp_ln86_1158_fu_384_p2 = (($signed(p_read1_int_reg) < $signed(18'd261134)) ? 1'b1 : 1'b0);

assign icmp_ln86_1159_fu_400_p2 = (($signed(tmp_fu_390_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1160_fu_406_p2 = (($signed(p_read1_int_reg) < $signed(18'd261202)) ? 1'b1 : 1'b0);

assign icmp_ln86_1161_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd261114)) ? 1'b1 : 1'b0);

assign icmp_ln86_1162_fu_418_p2 = (($signed(p_read2_int_reg) < $signed(18'd810)) ? 1'b1 : 1'b0);

assign icmp_ln86_1163_fu_424_p2 = (($signed(p_read8_int_reg) < $signed(18'd356)) ? 1'b1 : 1'b0);

assign icmp_ln86_1164_fu_430_p2 = (($signed(p_read2_int_reg) < $signed(18'd358)) ? 1'b1 : 1'b0);

assign icmp_ln86_1165_fu_436_p2 = (($signed(p_read2_int_reg) < $signed(18'd130)) ? 1'b1 : 1'b0);

assign icmp_ln86_1166_fu_442_p2 = (($signed(p_read4_int_reg) < $signed(18'd261557)) ? 1'b1 : 1'b0);

assign icmp_ln86_1167_fu_448_p2 = (($signed(p_read5_int_reg) < $signed(18'd261580)) ? 1'b1 : 1'b0);

assign icmp_ln86_1168_fu_454_p2 = (($signed(p_read5_int_reg) < $signed(18'd258)) ? 1'b1 : 1'b0);

assign icmp_ln86_1169_fu_460_p2 = (($signed(p_read6_int_reg) < $signed(18'd261525)) ? 1'b1 : 1'b0);

assign icmp_ln86_1170_fu_466_p2 = (($signed(p_read5_int_reg) < $signed(18'd261968)) ? 1'b1 : 1'b0);

assign icmp_ln86_1171_fu_472_p2 = (($signed(p_read9_int_reg) < $signed(18'd1446)) ? 1'b1 : 1'b0);

assign icmp_ln86_1172_fu_478_p2 = (($signed(p_read2_int_reg) < $signed(18'd262)) ? 1'b1 : 1'b0);

assign icmp_ln86_1173_fu_484_p2 = (($signed(p_read8_int_reg) < $signed(18'd260798)) ? 1'b1 : 1'b0);

assign icmp_ln86_1174_fu_490_p2 = (($signed(p_read9_int_reg) < $signed(18'd2107)) ? 1'b1 : 1'b0);

assign icmp_ln86_1175_fu_496_p2 = (($signed(p_read8_int_reg) < $signed(18'd2251)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_306_p2 = (($signed(p_read9_int_reg) < $signed(18'd879)) ? 1'b1 : 1'b0);

assign or_ln117_1003_fu_639_p2 = (and_ln102_1441_fu_597_p2 | and_ln102_1426_reg_1494);

assign or_ln117_1004_fu_651_p2 = (and_ln102_1431_reg_1512 | and_ln102_1426_reg_1494);

assign or_ln117_1005_fu_663_p2 = (or_ln117_1004_fu_651_p2 | and_ln102_1443_fu_606_p2);

assign or_ln117_1006_fu_753_p2 = (and_ln102_reg_1478_pp0_iter2_reg | and_ln102_1444_fu_734_p2);

assign or_ln117_1007_fu_696_p2 = (and_ln102_reg_1478_pp0_iter1_reg | and_ln102_1432_fu_588_p2);

assign or_ln117_1008_fu_765_p2 = (or_ln117_1007_reg_1551 | and_ln102_1446_fu_743_p2);

assign or_ln117_1009_fu_777_p2 = (and_ln102_reg_1478_pp0_iter2_reg | and_ln102_1427_reg_1529);

assign or_ln117_1010_fu_789_p2 = (or_ln117_1009_fu_777_p2 | and_ln102_1447_fu_748_p2);

assign or_ln117_1011_fu_803_p2 = (or_ln117_1009_fu_777_p2 | and_ln102_1433_fu_725_p2);

assign or_ln117_1012_fu_888_p2 = (or_ln117_1011_reg_1581 | and_ln102_1449_fu_869_p2);

assign or_ln117_1013_fu_904_p2 = (icmp_ln86_reg_1304_pp0_iter3_reg | and_ln102_1450_fu_874_p2);

assign or_ln117_1014_fu_916_p2 = (icmp_ln86_reg_1304_pp0_iter3_reg | and_ln102_1434_reg_1575);

assign or_ln117_1015_fu_928_p2 = (or_ln117_1014_fu_916_p2 | and_ln102_1452_fu_883_p2);

assign or_ln117_1016_fu_942_p2 = (icmp_ln86_reg_1304_pp0_iter3_reg | and_ln102_1428_reg_1569);

assign or_ln117_1017_fu_1000_p2 = (or_ln117_1016_reg_1614 | and_ln102_1453_fu_981_p2);

assign or_ln117_1018_fu_962_p2 = (or_ln117_1016_fu_942_p2 | and_ln102_1435_fu_859_p2);

assign or_ln117_1019_fu_1012_p2 = (or_ln117_1018_reg_1624 | and_ln102_1455_fu_990_p2);

assign or_ln117_1020_fu_968_p2 = (icmp_ln86_reg_1304_pp0_iter3_reg | and_ln102_1425_reg_1557);

assign or_ln117_1021_fu_1032_p2 = (or_ln117_1020_reg_1630 | and_ln102_1456_fu_995_p2);

assign or_ln117_1022_fu_1044_p2 = (or_ln117_1020_reg_1630 | and_ln102_1436_fu_977_p2);

assign or_ln117_1023_fu_1089_p2 = (or_ln117_1022_reg_1638 | and_ln102_1458_fu_1079_p2);

assign or_ln117_1024_fu_1094_p2 = (or_ln117_1020_reg_1630_pp0_iter5_reg | and_ln102_1429_reg_1596_pp0_iter5_reg);

assign or_ln117_1025_fu_1105_p2 = (or_ln117_1024_fu_1094_p2 | and_ln102_1459_fu_1084_p2);

assign or_ln117_1026_fu_1119_p2 = (or_ln117_1024_fu_1094_p2 | and_ln102_1437_fu_1070_p2);

assign or_ln117_1027_fu_1156_p2 = (or_ln117_1026_reg_1648 | and_ln102_1461_fu_1151_p2);

assign or_ln117_fu_558_p2 = (and_ln102_1440_fu_552_p2 | and_ln102_1430_fu_532_p2);

assign select_ln117_1123_fu_628_p3 = ((or_ln117_reg_1518[0:0] == 1'b1) ? select_ln117_fu_621_p3 : 2'd3);

assign select_ln117_1124_fu_644_p3 = ((and_ln102_1426_reg_1494[0:0] == 1'b1) ? zext_ln117_118_fu_635_p1 : 3'd4);

assign select_ln117_1125_fu_655_p3 = ((or_ln117_1003_fu_639_p2[0:0] == 1'b1) ? select_ln117_1124_fu_644_p3 : 3'd5);

assign select_ln117_1126_fu_669_p3 = ((or_ln117_1004_fu_651_p2[0:0] == 1'b1) ? select_ln117_1125_fu_655_p3 : 3'd6);

assign select_ln117_1127_fu_677_p3 = ((or_ln117_1005_fu_663_p2[0:0] == 1'b1) ? select_ln117_1126_fu_669_p3 : 3'd7);

assign select_ln117_1128_fu_689_p3 = ((and_ln102_reg_1478_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_119_fu_685_p1 : 4'd8);

assign select_ln117_1129_fu_758_p3 = ((or_ln117_1006_fu_753_p2[0:0] == 1'b1) ? select_ln117_1128_reg_1546 : 4'd9);

assign select_ln117_1130_fu_770_p3 = ((or_ln117_1007_reg_1551[0:0] == 1'b1) ? select_ln117_1129_fu_758_p3 : 4'd10);

assign select_ln117_1131_fu_781_p3 = ((or_ln117_1008_fu_765_p2[0:0] == 1'b1) ? select_ln117_1130_fu_770_p3 : 4'd11);

assign select_ln117_1132_fu_795_p3 = ((or_ln117_1009_fu_777_p2[0:0] == 1'b1) ? select_ln117_1131_fu_781_p3 : 4'd12);

assign select_ln117_1133_fu_809_p3 = ((or_ln117_1010_fu_789_p2[0:0] == 1'b1) ? select_ln117_1132_fu_795_p3 : 4'd13);

assign select_ln117_1134_fu_817_p3 = ((or_ln117_1011_fu_803_p2[0:0] == 1'b1) ? select_ln117_1133_fu_809_p3 : 4'd14);

assign select_ln117_1135_fu_893_p3 = ((or_ln117_1012_fu_888_p2[0:0] == 1'b1) ? select_ln117_1134_reg_1586 : 4'd15);

assign select_ln117_1136_fu_909_p3 = ((icmp_ln86_reg_1304_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_120_fu_900_p1 : 5'd16);

assign select_ln117_1137_fu_920_p3 = ((or_ln117_1013_fu_904_p2[0:0] == 1'b1) ? select_ln117_1136_fu_909_p3 : 5'd17);

assign select_ln117_1138_fu_934_p3 = ((or_ln117_1014_fu_916_p2[0:0] == 1'b1) ? select_ln117_1137_fu_920_p3 : 5'd18);

assign select_ln117_1139_fu_946_p3 = ((or_ln117_1015_fu_928_p2[0:0] == 1'b1) ? select_ln117_1138_fu_934_p3 : 5'd19);

assign select_ln117_1140_fu_954_p3 = ((or_ln117_1016_fu_942_p2[0:0] == 1'b1) ? select_ln117_1139_fu_946_p3 : 5'd20);

assign select_ln117_1141_fu_1005_p3 = ((or_ln117_1017_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1140_reg_1619 : 5'd21);

assign select_ln117_1142_fu_1017_p3 = ((or_ln117_1018_reg_1624[0:0] == 1'b1) ? select_ln117_1141_fu_1005_p3 : 5'd22);

assign select_ln117_1143_fu_1024_p3 = ((or_ln117_1019_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1142_fu_1017_p3 : 5'd23);

assign select_ln117_1144_fu_1037_p3 = ((or_ln117_1020_reg_1630[0:0] == 1'b1) ? select_ln117_1143_fu_1024_p3 : 5'd24);

assign select_ln117_1145_fu_1049_p3 = ((or_ln117_1021_fu_1032_p2[0:0] == 1'b1) ? select_ln117_1144_fu_1037_p3 : 5'd25);

assign select_ln117_1146_fu_1057_p3 = ((or_ln117_1022_fu_1044_p2[0:0] == 1'b1) ? select_ln117_1145_fu_1049_p3 : 5'd26);

assign select_ln117_1147_fu_1098_p3 = ((or_ln117_1023_fu_1089_p2[0:0] == 1'b1) ? select_ln117_1146_reg_1643 : 5'd27);

assign select_ln117_1148_fu_1111_p3 = ((or_ln117_1024_fu_1094_p2[0:0] == 1'b1) ? select_ln117_1147_fu_1098_p3 : 5'd28);

assign select_ln117_1149_fu_1125_p3 = ((or_ln117_1025_fu_1105_p2[0:0] == 1'b1) ? select_ln117_1148_fu_1111_p3 : 5'd29);

assign select_ln117_1150_fu_1133_p3 = ((or_ln117_1026_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1149_fu_1125_p3 : 5'd30);

assign select_ln117_fu_621_p3 = ((and_ln102_1430_reg_1506[0:0] == 1'b1) ? zext_ln117_fu_617_p1 : 2'd2);

assign tmp_fu_390_p4 = {{p_read4_int_reg[17:1]}};

assign xor_ln104_541_fu_508_p2 = (icmp_ln86_1146_reg_1315 ^ 1'd1);

assign xor_ln104_542_fu_705_p2 = (icmp_ln86_1147_reg_1320_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_543_fu_522_p2 = (icmp_ln86_1148_reg_1326 ^ 1'd1);

assign xor_ln104_544_fu_573_p2 = (icmp_ln86_1149_reg_1332_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_545_fu_825_p2 = (icmp_ln86_1150_reg_1338_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_546_fu_839_p2 = (icmp_ln86_1151_reg_1344_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_547_fu_537_p2 = (icmp_ln86_1152_reg_1350 ^ 1'd1);

assign xor_ln104_548_fu_583_p2 = (icmp_ln86_1153_reg_1356_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_549_fu_720_p2 = (icmp_ln86_1154_reg_1362_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_550_fu_849_p2 = (icmp_ln86_1155_reg_1368_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_551_fu_854_p2 = (icmp_ln86_1156_reg_1374_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_552_fu_972_p2 = (icmp_ln86_1157_reg_1380_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_553_fu_1065_p2 = (icmp_ln86_1158_reg_1386_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_554_fu_1141_p2 = (icmp_ln86_1159_reg_1392_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_564_p2 = (icmp_ln86_reg_1304_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_611_p2 = (1'd1 ^ and_ln102_1438_fu_593_p2);

assign zext_ln117_118_fu_635_p1 = select_ln117_1123_fu_628_p3;

assign zext_ln117_119_fu_685_p1 = select_ln117_1127_fu_677_p3;

assign zext_ln117_120_fu_900_p1 = select_ln117_1135_fu_893_p3;

assign zext_ln117_fu_617_p1 = xor_ln117_fu_611_p2;

endmodule //conifer_jettag_accelerator_decision_function_60
