set_family {SmartFusion2}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\DATA_HANDLE.v}
read_verilog -mode verilog_2k -lib CORESYSSERVICES_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_AHBLMasterIF.v}
read_verilog -mode verilog_2k -lib CORESYSSERVICES_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v}
read_verilog -mode verilog_2k -lib CORESYSSERVICES_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v}
read_verilog -mode verilog_2k -lib CORESYSSERVICES_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v}
read_verilog -mode verilog_2k -lib CORESYSSERVICES_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FF_FSM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FILTER_CONTROL_FSM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\Coef_Buff\IGL2_FIR_FILTER_Coef_Buff_TPSRAM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FCCC_0\IGL2_FIR_FILTER_FCCC_0_FCCC.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Im_Buff\IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Re_Buff\IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_IN_Buff\IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_Out_Buff\IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\PB_logic.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\crc_256_pwr.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\led_blink.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\IGL2_FIR_FILTER_COREFFT_0_ram_smGen.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\twiddle32.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v}
read_verilog -mode verilog_2k -lib COREFFT_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac_lib.v}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v}
 add_include_path  {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_COREFIR.v}
read_verilog -mode verilog_2k -lib COREFIR_LIB {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v}
read_verilog -mode verilog_2k {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\IGL2_FIR_FILTER.v}
set_top_level {IGL2_FIR_FILTER}
map_netlist
read_sdc {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\constraint\IGL2_FIR_FILTER_derived_constraints.sdc}
check_constraints {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\constraint\synthesis_sdc_errors.log}
write_fdc {D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\IGL2_FIR_FILTER\synthesis.fdc}
