$date
	Tue Jul 15 22:02:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux8chNbits $end
$var wire 4 ! data_out [3:0] $end
$var reg 4 " data_in_0 [3:0] $end
$var reg 4 # data_in_1 [3:0] $end
$var reg 4 $ data_in_2 [3:0] $end
$var reg 4 % data_in_3 [3:0] $end
$var reg 4 & data_in_4 [3:0] $end
$var reg 4 ' data_in_5 [3:0] $end
$var reg 4 ( data_in_6 [3:0] $end
$var reg 4 ) data_in_7 [3:0] $end
$var reg 3 * sel_in [2:0] $end
$scope module dut $end
$var wire 4 + data_in_0 [3:0] $end
$var wire 4 , data_in_1 [3:0] $end
$var wire 4 - data_in_2 [3:0] $end
$var wire 4 . data_in_3 [3:0] $end
$var wire 4 / data_in_4 [3:0] $end
$var wire 4 0 data_in_5 [3:0] $end
$var wire 4 1 data_in_6 [3:0] $end
$var wire 4 2 data_in_7 [3:0] $end
$var wire 3 3 sel_in [2:0] $end
$var reg 4 4 data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
b0 3
b111 2
b110 1
b101 0
b100 /
b11 .
b10 -
b1 ,
b0 +
b0 *
b111 )
b110 (
b101 '
b100 &
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#10000
b1 !
b1 4
b1 *
b1 3
#20000
b10 !
b10 4
b10 *
b10 3
#30000
b11 !
b11 4
b11 *
b11 3
#40000
b100 !
b100 4
b100 *
b100 3
#50000
b101 !
b101 4
b101 *
b101 3
#60000
b110 !
b110 4
b110 *
b110 3
#70000
b111 !
b111 4
b111 *
b111 3
#80000
b0 !
b0 4
b0 *
b0 3
#90000
