
*** Running vivado
    with args -log Multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplier.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Multiplier.tcl -notrace
Command: synth_design -top Multiplier -part xc7a35tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 353.719 ; gain = 99.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiplier' [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/synth/Multiplier.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/synth/Multiplier.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/synth/Multiplier.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 42 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 42 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 68 - type: integer 
	Parameter C_OUT_LOW bound to: 27 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'd:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/synth/Multiplier.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (5#1) [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/synth/Multiplier.vhd:69]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 470.852 ; gain = 216.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 470.852 ; gain = 216.176
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2730 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/Multiplier_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/Multiplier_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/VIVADO/homwork3question2/XADC_test/XADC_test.runs/Multiplier_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VIVADO/homwork3question2/XADC_test/XADC_test.runs/Multiplier_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 903 instances were transformed.
  MULT_AND => LUT2: 903 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 774.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/VIVADO/homwork3question2/XADC_test/XADC_test.runs/Multiplier_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv has unconnected port CE
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][110]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][109]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][108]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][107]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][106]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][105]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][104]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][103]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][102]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][101]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][100]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][99]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][98]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][97]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][96]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][95]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][94]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][93]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][92]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][91]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][90]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][89]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][88]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][87]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][86]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][85]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][84]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][83]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][82]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][81]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][80]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][79]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][78]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][77]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][76]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][75]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][74]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][73]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][72]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][71]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][70]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][69]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][26]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][25]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][24]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][23]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][22]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][21]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][20]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][19]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][18]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][17]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][16]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][15]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][14]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][13]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][12]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][11]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][10]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][9]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][8]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][7]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][6]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][5]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][4]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][3]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][2]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][1]) is unused and will be removed from module mult_gen_v12_0_13_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][0]) is unused and will be removed from module mult_gen_v12_0_13_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 774.445 ; gain = 519.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   217|
|2     |LUT1     |    10|
|3     |LUT2     |   861|
|4     |LUT3     |    40|
|5     |LUT4     |   812|
|6     |MULT_AND |   838|
|7     |MUXCY    |   839|
|8     |XORCY    |   858|
|9     |FDRE     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 777.957 ; gain = 219.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 777.957 ; gain = 523.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2752 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Multiplier' is not ideal for floorplanning, since the cellview 'luts' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1070 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 232 instances
  MULT_AND => LUT2: 838 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 777.957 ; gain = 534.766
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/homwork3question2/XADC_test/XADC_test.runs/Multiplier_synth_1/Multiplier.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/VIVADO/homwork3question2/XADC_test/XADC_test.srcs/sources_1/ip/Multiplier/Multiplier.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/homwork3question2/XADC_test/XADC_test.runs/Multiplier_synth_1/Multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Multiplier_utilization_synth.rpt -pb Multiplier_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 777.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 12 11:53:08 2023...
