// Seed: 1565097945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  tri0  id_0
    , id_6,
    output logic id_1,
    output wire  id_2,
    input  wor   id_3,
    input  logic id_4
);
  wand id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7, id_6
  );
  assign id_7 = 1;
  wire id_9;
  always id_1 <= id_4;
endmodule
