// Seed: 3520153142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_7[1'h0] = id_2;
  type_0 id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  logic id_11;
endmodule
