Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 11 14:36:54 2025
| Host         : DESKTOP-G8KFEG6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: OC/SC/clock_10_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.992        0.000                      0                  211        0.163        0.000                      0                  211        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.992        0.000                      0                  211        0.163        0.000                      0                  211        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 OC/clearColumn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.446ns (30.670%)  route 3.269ns (69.330%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     4.965    OC/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  OC/clearColumn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  OC/clearColumn_reg[2]/Q
                         net (fo=5, routed)           0.882     6.366    OC/clearColumn_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153     6.519 f  OC/clearPage[1]_i_2/O
                         net (fo=5, routed)           0.576     7.094    OC/clearPage[1]_i_2_n_0
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.331     7.425 f  OC/nextState[4]_i_6/O
                         net (fo=1, routed)           0.403     7.828    OC/SC/state_reg[0]_1
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.118     7.946 r  OC/SC/nextState[4]_i_4/O
                         net (fo=2, routed)           0.887     8.834    OC/SC/nextState[4]_i_4_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.326     9.160 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.520     9.680    OC/nextState_1
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.550    14.455    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[0]/C
                         clock pessimism              0.457    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.672    OC/nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 OC/clearColumn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.446ns (30.670%)  route 3.269ns (69.330%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     4.965    OC/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  OC/clearColumn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  OC/clearColumn_reg[2]/Q
                         net (fo=5, routed)           0.882     6.366    OC/clearColumn_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153     6.519 f  OC/clearPage[1]_i_2/O
                         net (fo=5, routed)           0.576     7.094    OC/clearPage[1]_i_2_n_0
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.331     7.425 f  OC/nextState[4]_i_6/O
                         net (fo=1, routed)           0.403     7.828    OC/SC/state_reg[0]_1
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.118     7.946 r  OC/SC/nextState[4]_i_4/O
                         net (fo=2, routed)           0.887     8.834    OC/SC/nextState[4]_i_4_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.326     9.160 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.520     9.680    OC/nextState_1
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.550    14.455    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[1]/C
                         clock pessimism              0.457    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.672    OC/nextState_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 OC/clearColumn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.446ns (30.670%)  route 3.269ns (69.330%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     4.965    OC/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  OC/clearColumn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  OC/clearColumn_reg[2]/Q
                         net (fo=5, routed)           0.882     6.366    OC/clearColumn_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153     6.519 f  OC/clearPage[1]_i_2/O
                         net (fo=5, routed)           0.576     7.094    OC/clearPage[1]_i_2_n_0
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.331     7.425 f  OC/nextState[4]_i_6/O
                         net (fo=1, routed)           0.403     7.828    OC/SC/state_reg[0]_1
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.118     7.946 r  OC/SC/nextState[4]_i_4/O
                         net (fo=2, routed)           0.887     8.834    OC/SC/nextState[4]_i_4_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.326     9.160 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.520     9.680    OC/nextState_1
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.550    14.455    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[2]/C
                         clock pessimism              0.457    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.672    OC/nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 OC/clearColumn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.446ns (30.670%)  route 3.269ns (69.330%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     4.965    OC/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  OC/clearColumn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  OC/clearColumn_reg[2]/Q
                         net (fo=5, routed)           0.882     6.366    OC/clearColumn_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153     6.519 f  OC/clearPage[1]_i_2/O
                         net (fo=5, routed)           0.576     7.094    OC/clearPage[1]_i_2_n_0
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.331     7.425 f  OC/nextState[4]_i_6/O
                         net (fo=1, routed)           0.403     7.828    OC/SC/state_reg[0]_1
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.118     7.946 r  OC/SC/nextState[4]_i_4/O
                         net (fo=2, routed)           0.887     8.834    OC/SC/nextState[4]_i_4_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.326     9.160 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.520     9.680    OC/nextState_1
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.550    14.455    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[3]/C
                         clock pessimism              0.457    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.672    OC/nextState_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 OC/clearColumn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.446ns (30.670%)  route 3.269ns (69.330%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     4.965    OC/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  OC/clearColumn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  OC/clearColumn_reg[2]/Q
                         net (fo=5, routed)           0.882     6.366    OC/clearColumn_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153     6.519 f  OC/clearPage[1]_i_2/O
                         net (fo=5, routed)           0.576     7.094    OC/clearPage[1]_i_2_n_0
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.331     7.425 f  OC/nextState[4]_i_6/O
                         net (fo=1, routed)           0.403     7.828    OC/SC/state_reg[0]_1
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.118     7.946 r  OC/SC/nextState[4]_i_4/O
                         net (fo=2, routed)           0.887     8.834    OC/SC/nextState[4]_i_4_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.326     9.160 r  OC/SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.520     9.680    OC/nextState_1
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.550    14.455    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[4]/C
                         clock pessimism              0.457    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.672    OC/nextState_reg[4]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.220ns (26.285%)  route 3.421ns (73.715%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     4.972    clock_IBUF_BUFG
    SLICE_X71Y35         FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y35         FDRE (Prop_fdre_C_Q)         0.456     5.428 r  sendData_reg[1]/Q
                         net (fo=97, routed)          1.796     7.225    OC/CR/spiData_reg[3][1]
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.349 r  OC/CR/i_/spiData[3]_i_22/O
                         net (fo=1, routed)           0.000     7.349    OC/CR/i_/spiData[3]_i_22_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     7.566 r  OC/CR/i_/spiData_reg[3]_i_10/O
                         net (fo=1, routed)           0.828     8.394    OC/CR/charBitMap[11]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.693 r  OC/CR/spiData[3]_i_3/O
                         net (fo=1, routed)           0.797     9.490    OC/CR/spiData[3]_i_3_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.614 r  OC/CR/spiData[3]_i_1/O
                         net (fo=1, routed)           0.000     9.614    OC/spiData_0[3]
    SLICE_X63Y36         FDRE                                         r  OC/spiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.548    14.453    OC/clock_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  OC/spiData_reg[3]/C
                         clock pessimism              0.457    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.029    14.904    OC/spiData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 OC/clearColumn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.446ns (32.977%)  route 2.939ns (67.023%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.718     4.965    OC/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  OC/clearColumn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  OC/clearColumn_reg[2]/Q
                         net (fo=5, routed)           0.882     6.366    OC/clearColumn_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153     6.519 f  OC/clearPage[1]_i_2/O
                         net (fo=5, routed)           0.576     7.094    OC/clearPage[1]_i_2_n_0
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.331     7.425 f  OC/nextState[4]_i_6/O
                         net (fo=1, routed)           0.403     7.828    OC/SC/state_reg[0]_1
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.118     7.946 r  OC/SC/nextState[4]_i_4/O
                         net (fo=2, routed)           0.597     8.544    OC/SC/nextState[4]_i_4_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I4_O)        0.326     8.870 r  OC/SC/state[4]_i_1/O
                         net (fo=5, routed)           0.481     9.350    OC/state
    SLICE_X60Y39         FDRE                                         r  OC/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551    14.456    OC/clock_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  OC/state_reg[4]/C
                         clock pessimism              0.457    14.913    
                         clock uncertainty           -0.035    14.878    
    SLICE_X60Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.673    OC/state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 sendData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.325ns (28.732%)  route 3.287ns (71.268%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     4.973    clock_IBUF_BUFG
    SLICE_X72Y36         FDRE                                         r  sendData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  sendData_reg[3]/Q
                         net (fo=96, routed)          2.293     7.723    OC/CR/spiData_reg[3][3]
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  OC/CR/i_/spiData[2]_i_28/O
                         net (fo=1, routed)           0.000     7.847    OC/CR/i_/spiData[2]_i_28_n_0
    SLICE_X62Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.061 r  OC/CR/i_/spiData_reg[2]_i_18/O
                         net (fo=1, routed)           0.000     8.061    OC/CR/charBitMap[50]
    SLICE_X62Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.149 r  OC/CR/spiData_reg[2]_i_9/O
                         net (fo=1, routed)           0.427     8.576    OC/CR/spiData_reg[2]_i_9_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.319     8.895 f  OC/CR/spiData[2]_i_3/O
                         net (fo=1, routed)           0.566     9.461    OC/CR/spiData[2]_i_3_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.585 r  OC/CR/spiData[2]_i_1/O
                         net (fo=1, routed)           0.000     9.585    OC/spiData_0[2]
    SLICE_X62Y36         FDRE                                         r  OC/spiData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.548    14.453    OC/clock_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  OC/spiData_reg[2]/C
                         clock pessimism              0.457    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.077    14.952    OC/spiData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 OC/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.940ns (21.931%)  route 3.346ns (78.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     4.972    OC/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.428 r  OC/state_reg[1]/Q
                         net (fo=44, routed)          1.686     7.115    OC/state_reg_n_0_[1]
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.267 r  OC/byteCounter[3]_i_6/O
                         net (fo=2, routed)           0.962     8.229    OC/SC/byteCounter_reg[0]_1
    SLICE_X63Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.561 r  OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.698     9.259    OC/columnAddr
    SLICE_X65Y41         FDRE                                         r  OC/columnAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.553    14.458    OC/clock_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  OC/columnAddr_reg[0]/C
                         clock pessimism              0.457    14.915    
                         clock uncertainty           -0.035    14.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.675    OC/columnAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 OC/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.940ns (21.931%)  route 3.346ns (78.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     4.972    OC/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.428 r  OC/state_reg[1]/Q
                         net (fo=44, routed)          1.686     7.115    OC/state_reg_n_0_[1]
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.267 r  OC/byteCounter[3]_i_6/O
                         net (fo=2, routed)           0.962     8.229    OC/SC/byteCounter_reg[0]_1
    SLICE_X63Y38         LUT6 (Prop_lut6_I1_O)        0.332     8.561 r  OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.698     9.259    OC/columnAddr
    SLICE_X65Y41         FDRE                                         r  OC/columnAddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.553    14.458    OC/clock_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  OC/columnAddr_reg[1]/C
                         clock pessimism              0.457    14.915    
                         clock uncertainty           -0.035    14.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.675    OC/columnAddr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 OC/startDelay_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/DG/delayDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.579     1.472    OC/clock_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  OC/startDelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  OC/startDelay_reg/Q
                         net (fo=3, routed)           0.110     1.723    OC/DG/startDelay
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  OC/DG/delayDone_i_1/O
                         net (fo=1, routed)           0.000     1.768    OC/DG/delayDone0
    SLICE_X58Y39         FDRE                                         r  OC/DG/delayDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.848     1.989    OC/DG/clock_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  OC/DG/delayDone_reg/C
                         clock pessimism             -0.504     1.485    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.120     1.605    OC/DG/delayDone_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 OC/nextState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.581     1.474    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  OC/nextState_reg[0]/Q
                         net (fo=1, routed)           0.085     1.700    OC/nextState[0]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.745 r  OC/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    OC/state[0]_i_1__0_n_0
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     1.990    OC/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[0]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.092     1.579    OC/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 OC/nextState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.581     1.474    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  OC/nextState_reg[1]/Q
                         net (fo=1, routed)           0.086     1.701    OC/nextState[1]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  OC/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    OC/state[1]_i_1__0_n_0
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     1.990    OC/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[1]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.091     1.578    OC/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 OC/DG/delayDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/startDelay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.579     1.472    OC/DG/clock_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  OC/DG/delayDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  OC/DG/delayDone_reg/Q
                         net (fo=2, routed)           0.094     1.730    OC/DG/delayDone
    SLICE_X59Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  OC/DG/startDelay_i_1/O
                         net (fo=1, routed)           0.000     1.775    OC/DG_n_1
    SLICE_X59Y39         FDRE                                         r  OC/startDelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.848     1.989    OC/clock_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  OC/startDelay_reg/C
                         clock pessimism             -0.504     1.485    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.091     1.576    OC/startDelay_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 OC/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/nextState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.622%)  route 0.126ns (40.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.581     1.474    OC/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  OC/state_reg[3]/Q
                         net (fo=42, routed)          0.126     1.741    OC/state_reg_n_0_[3]
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  OC/nextState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    OC/nextState[2]_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     1.990    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[2]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.092     1.579    OC/nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 OC/nextState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.581     1.474    OC/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  OC/nextState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  OC/nextState_reg[2]/Q
                         net (fo=1, routed)           0.137     1.752    OC/nextState[2]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  OC/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    OC/state[2]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     1.990    OC/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  OC/state_reg[2]/C
                         clock pessimism             -0.503     1.487    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.092     1.579    OC/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.064%)  route 0.168ns (46.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.584     1.477    clock_IBUF_BUFG
    SLICE_X72Y39         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y39         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  state_reg[1]/Q
                         net (fo=5, routed)           0.168     1.786    OC/state_reg[1]_5
    SLICE_X71Y39         LUT3 (Prop_lut3_I1_O)        0.049     1.835 r  OC/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    OC_n_6
    SLICE_X71Y39         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.850     1.991    clock_IBUF_BUFG
    SLICE_X71Y39         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.481     1.510    
    SLICE_X71Y39         FDRE (Hold_fdre_C_D)         0.107     1.617    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 OC/clearColumn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/clearPage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.577     1.470    OC/clock_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  OC/clearColumn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  OC/clearColumn_reg[6]/Q
                         net (fo=5, routed)           0.116     1.750    OC/clearColumn_reg[6]
    SLICE_X59Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  OC/clearPage[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    OC/clearPage[1]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  OC/clearPage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.844     1.985    OC/clock_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  OC/clearPage_reg[1]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.092     1.575    OC/clearPage_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendDataValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.534%)  route 0.168ns (47.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.584     1.477    clock_IBUF_BUFG
    SLICE_X72Y39         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y39         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  state_reg[1]/Q
                         net (fo=5, routed)           0.168     1.786    OC/state_reg[1]_5
    SLICE_X71Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.831 r  OC/sendDataValid_i_1/O
                         net (fo=1, routed)           0.000     1.831    OC_n_7
    SLICE_X71Y39         FDRE                                         r  sendDataValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.850     1.991    clock_IBUF_BUFG
    SLICE_X71Y39         FDRE                                         r  sendDataValid_reg/C
                         clock pessimism             -0.481     1.510    
    SLICE_X71Y39         FDRE (Hold_fdre_C_D)         0.092     1.602    sendDataValid_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 byteCounter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.454%)  route 0.175ns (48.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.475    clock_IBUF_BUFG
    SLICE_X73Y34         FDSE                                         r  byteCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y34         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  byteCounter_reg[1]/Q
                         net (fo=11, routed)          0.175     1.791    byteCounter_reg[1]
    SLICE_X71Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  sendData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    sendData[1]_i_1_n_0
    SLICE_X71Y35         FDRE                                         r  sendData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.847     1.988    clock_IBUF_BUFG
    SLICE_X71Y35         FDRE                                         r  sendData_reg[1]/C
                         clock pessimism             -0.481     1.507    
    SLICE_X71Y35         FDRE (Hold_fdre_C_D)         0.091     1.598    sendData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   OC/DG/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   OC/DG/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   OC/DG/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y39   OC/DG/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   OC/DG/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   OC/DG/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   OC/DG/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   OC/DG/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y37   OC/DG/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   OC/DG/counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   OC/currPage_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   OC/nextState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   OC/nextState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   OC/nextState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   OC/nextState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   OC/nextState_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   OC/spiData_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   OC/spiData_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y37   OC/spiData_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   OC/DG/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   OC/DG/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   OC/DG/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   OC/DG/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   OC/DG/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   OC/DG/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   OC/DG/delayDone_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   OC/clearColumn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   OC/clearColumn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   OC/clearColumn_reg[2]/C



