<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p37" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_37{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_37{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_37{left:110px;bottom:1082px;letter-spacing:-0.18px;word-spacing:3.16px;}
#t4_37{left:110px;bottom:1062px;letter-spacing:-0.22px;word-spacing:1.51px;}
#t5_37{left:110px;bottom:1026px;letter-spacing:-0.15px;word-spacing:1.18px;}
#t6_37{left:110px;bottom:1005px;letter-spacing:-0.32px;word-spacing:1.7px;}
#t7_37{left:110px;bottom:969px;letter-spacing:-0.16px;word-spacing:1.85px;}
#t8_37{left:110px;bottom:948px;letter-spacing:-0.2px;word-spacing:0.59px;}
#t9_37{left:695px;bottom:948px;letter-spacing:-0.15px;}
#ta_37{left:724px;bottom:948px;letter-spacing:-0.14px;word-spacing:0.27px;}
#tb_37{left:110px;bottom:928px;letter-spacing:-0.16px;word-spacing:0.62px;}
#tc_37{left:110px;bottom:907px;letter-spacing:-0.15px;word-spacing:0.86px;}
#td_37{left:110px;bottom:886px;letter-spacing:-0.11px;word-spacing:1.32px;}
#te_37{left:152px;bottom:842px;letter-spacing:-0.03px;word-spacing:1.42px;}
#tf_37{left:152px;bottom:823px;letter-spacing:-0.01px;word-spacing:2.75px;}
#tg_37{left:152px;bottom:805px;letter-spacing:-0.03px;word-spacing:3.35px;}
#th_37{left:489px;bottom:805px;letter-spacing:0.02px;word-spacing:3.25px;}
#ti_37{left:152px;bottom:787px;letter-spacing:-0.03px;word-spacing:1.9px;}
#tj_37{left:177px;bottom:769px;letter-spacing:-0.02px;word-spacing:3.17px;}
#tk_37{left:152px;bottom:750px;letter-spacing:0.11px;word-spacing:2.68px;}
#tl_37{left:265px;bottom:750px;letter-spacing:-0.04px;word-spacing:3px;}
#tm_37{left:152px;bottom:732px;letter-spacing:0.07px;word-spacing:1.71px;}
#tn_37{left:632px;bottom:732px;letter-spacing:0.09px;}
#to_37{left:677px;bottom:732px;}
#tp_37{left:110px;bottom:695px;letter-spacing:-0.14px;word-spacing:1.94px;}
#tq_37{left:110px;bottom:675px;letter-spacing:-0.17px;word-spacing:0.89px;}
#tr_37{left:110px;bottom:654px;letter-spacing:-0.15px;word-spacing:0.59px;}
#ts_37{left:384px;bottom:654px;letter-spacing:-0.15px;}
#tt_37{left:414px;bottom:654px;letter-spacing:-0.14px;word-spacing:0.89px;}
#tu_37{left:110px;bottom:633px;letter-spacing:-0.16px;word-spacing:3.22px;}
#tv_37{left:639px;bottom:633px;letter-spacing:-0.16px;word-spacing:3.34px;}
#tw_37{left:110px;bottom:613px;letter-spacing:-0.13px;word-spacing:0.73px;}
#tx_37{left:489px;bottom:613px;letter-spacing:-0.12px;}
#ty_37{left:506px;bottom:613px;letter-spacing:-0.27px;word-spacing:0.91px;}
#tz_37{left:110px;bottom:592px;letter-spacing:-0.11px;word-spacing:1.32px;}
#t10_37{left:450px;bottom:592px;letter-spacing:-0.18px;}
#t11_37{left:485px;bottom:592px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t12_37{left:110px;bottom:556px;letter-spacing:-0.15px;word-spacing:0.16px;}
#t13_37{left:110px;bottom:535px;letter-spacing:-0.2px;}
#t14_37{left:173px;bottom:535px;letter-spacing:-0.17px;word-spacing:2.6px;}
#t15_37{left:110px;bottom:515px;letter-spacing:-0.39px;word-spacing:1.79px;}
#t16_37{left:110px;bottom:455px;letter-spacing:-0.16px;}
#t17_37{left:183px;bottom:455px;letter-spacing:-0.21px;word-spacing:2.28px;}
#t18_37{left:376px;bottom:455px;letter-spacing:-0.18px;}
#t19_37{left:444px;bottom:455px;letter-spacing:-0.2px;}
#t1a_37{left:481px;bottom:455px;letter-spacing:-0.18px;}
#t1b_37{left:557px;bottom:455px;letter-spacing:-0.17px;}
#t1c_37{left:110px;bottom:409px;letter-spacing:-0.18px;word-spacing:4.04px;}
#t1d_37{left:380px;bottom:409px;letter-spacing:-0.18px;}
#t1e_37{left:449px;bottom:409px;letter-spacing:-0.18px;}
#t1f_37{left:484px;bottom:409px;letter-spacing:-0.18px;}
#t1g_37{left:562px;bottom:409px;letter-spacing:-0.15px;}
#t1h_37{left:593px;bottom:409px;letter-spacing:-1px;}
#t1i_37{left:659px;bottom:409px;letter-spacing:-0.18px;word-spacing:4.1px;}
#t1j_37{left:110px;bottom:388px;letter-spacing:-0.17px;word-spacing:1.21px;}
#t1k_37{left:110px;bottom:367px;letter-spacing:-0.15px;}
#t1l_37{left:110px;bottom:331px;letter-spacing:-0.18px;word-spacing:5.44px;}
#t1m_37{left:110px;bottom:311px;letter-spacing:-0.17px;}
#t1n_37{left:171px;bottom:311px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t1o_37{left:110px;bottom:275px;letter-spacing:-0.14px;word-spacing:0.88px;}
#t1p_37{left:110px;bottom:254px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t1q_37{left:110px;bottom:218px;letter-spacing:-0.15px;word-spacing:2.46px;}
#t1r_37{left:110px;bottom:197px;letter-spacing:-0.15px;word-spacing:0.87px;}
#t1s_37{left:110px;bottom:162px;letter-spacing:-0.85px;}
#t1t_37{left:140px;bottom:162px;letter-spacing:-0.14px;}
#t1u_37{left:200px;bottom:162px;letter-spacing:-0.16px;word-spacing:1.1px;}
#t1v_37{left:110px;bottom:141px;letter-spacing:-0.19px;word-spacing:1.47px;}
#t1w_37{left:110px;bottom:120px;letter-spacing:-0.17px;word-spacing:1.65px;}

.s1_37{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_37{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_37{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s4_37{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_37{font-size:15px;font-family:CMTI10_1gf;color:#000080;}
.s6_37{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s7_37{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s8_37{font-size:17px;font-family:CMBX10_1fg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts37" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg37Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg37" style="-webkit-user-select: none;"><object width="935" height="1210" data="37/37.svg" type="image/svg+xml" id="pdf37" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_37" class="t s1_37">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_37" class="t s2_37">23 </span>
<span id="t3_37" class="t s2_37">the current privilege mode were set to MPP. Instruction address-translation and protection are </span>
<span id="t4_37" class="t s2_37" data-mappings='[[3,"ff"]]'>unaﬀected by the setting of MPRV. MPRV is read-only 0 if U-mode is not supported. </span>
<span id="t5_37" class="t s2_37">An MRET or SRET instruction that changes the privilege mode to a mode less privileged than M </span>
<span id="t6_37" class="t s2_37">also sets MPRV=0. </span>
<span id="t7_37" class="t s2_37" data-mappings='[[43,"fi"]]'>The MXR (Make eXecutable Readable) bit modiﬁes the privilege with which loads access virtual </span>
<span id="t8_37" class="t s2_37">memory. When MXR=0, only loads from pages marked readable (R=1 in Figure </span><span id="t9_37" class="t s3_37">4.18</span><span id="ta_37" class="t s2_37">) will succeed. </span>
<span id="tb_37" class="t s2_37">When MXR=1, loads from pages marked either readable or executable (R=1 or X=1) will succeed. </span>
<span id="tc_37" class="t s2_37" data-mappings='[[12,"ff"],[59,"ff"]]'>MXR has no eﬀect when page-based virtual memory is not in eﬀect. MXR is read-only 0 if S-mode </span>
<span id="td_37" class="t s2_37">is not supported. </span>
<span id="te_37" class="t s4_37" data-mappings='[[59,"ffi"]]'>The MPRV and MXR mechanisms were conceived to improve the eﬃciency of M-mode routines </span>
<span id="tf_37" class="t s4_37">that emulate missing hardware features, e.g., misaligned loads and stores. MPRV obviates the </span>
<span id="tg_37" class="t s4_37">need to perform address translation in software. </span><span id="th_37" class="t s4_37">MXR allows instruction words to be loaded </span>
<span id="ti_37" class="t s4_37">from pages marked execute-only. </span>
<span id="tj_37" class="t s4_37" data-mappings='[[55,"fi"],[79,"ff"]]'>The current privilege mode and the privilege mode speciﬁed by MPP might have diﬀerent </span>
<span id="tk_37" class="t s4_37">XLEN settings. </span><span id="tl_37" class="t s4_37">When MPRV=1, load and store memory addresses are treated as though the </span>
<span id="tm_37" class="t s4_37">current XLEN were set to MPP’s XLEN, following the rules in Section </span><span id="tn_37" class="t s5_37">3.1.6.2</span><span id="to_37" class="t s4_37">. </span>
<span id="tp_37" class="t s2_37" data-mappings='[[55,"fi"]]'>The SUM (permit Supervisor User Memory access) bit modiﬁes the privilege with which S-mode </span>
<span id="tq_37" class="t s2_37">loads and stores access virtual memory. When SUM=0, S-mode memory accesses to pages that are </span>
<span id="tr_37" class="t s2_37">accessible by U-mode (U=1 in Figure </span><span id="ts_37" class="t s3_37">4.18</span><span id="tt_37" class="t s2_37">) will fault. When SUM=1, these accesses are permitted. </span>
<span id="tu_37" class="t s2_37" data-mappings='[[12,"ff"],[59,"ff"]]'>SUM has no eﬀect when page-based virtual memory is not in eﬀect. </span><span id="tv_37" class="t s2_37">Note that, while SUM is </span>
<span id="tw_37" class="t s2_37">ordinarily ignored when not executing in S-mode, it </span><span id="tx_37" class="t s6_37">is </span><span id="ty_37" class="t s2_37" data-mappings='[[4,"ff"]]'>in eﬀect when MPRV=1 and MPP=S. SUM </span>
<span id="tz_37" class="t s2_37">is read-only 0 if S-mode is not supported or if </span><span id="t10_37" class="t s7_37">satp</span><span id="t11_37" class="t s2_37">.MODE is read-only 0. </span>
<span id="t12_37" class="t s2_37" data-mappings='[[33,"ff"]]'>The MXR and SUM mechanisms only aﬀect the interpretation of permissions encoded in page-table </span>
<span id="t13_37" class="t s2_37">entries. </span><span id="t14_37" class="t s2_37">In particular, they have no impact on whether access-fault exceptions are raised due to </span>
<span id="t15_37" class="t s2_37">PMAs or PMP. </span>
<span id="t16_37" class="t s8_37">3.1.6.4 </span><span id="t17_37" class="t s8_37">Endianness Control in </span><span id="t18_37" class="t s7_37">mstatus </span><span id="t19_37" class="t s8_37">and </span><span id="t1a_37" class="t s7_37">mstatush </span><span id="t1b_37" class="t s8_37">Registers </span>
<span id="t1c_37" class="t s2_37">The MBE, SBE, and UBE bits in </span><span id="t1d_37" class="t s7_37">mstatus </span><span id="t1e_37" class="t s2_37">and </span><span id="t1f_37" class="t s7_37">mstatush </span><span id="t1g_37" class="t s2_37">are </span><span id="t1h_37" class="t s8_37">WARL </span><span id="t1i_37" class="t s2_37" data-mappings='[[0,"fi"]]'>ﬁelds that control the </span>
<span id="t1j_37" class="t s2_37">endianness of memory accesses other than instruction fetches. Instruction fetches are always little- </span>
<span id="t1k_37" class="t s2_37">endian. </span>
<span id="t1l_37" class="t s2_37">MBE controls whether non-instruction-fetch memory accesses made from M-mode (assuming </span>
<span id="t1m_37" class="t s7_37">mstatus</span><span id="t1n_37" class="t s2_37">.MPRV=0) are little-endian (MBE=0) or big-endian (MBE=1). </span>
<span id="t1o_37" class="t s2_37">If S-mode is not supported, SBE is read-only 0. Otherwise, SBE controls whether explicit load and </span>
<span id="t1p_37" class="t s2_37">store memory accesses made from S-mode are little-endian (SBE=0) or big-endian (SBE=1). </span>
<span id="t1q_37" class="t s2_37">If U-mode is not supported, UBE is read-only 0. Otherwise, UBE controls whether explicit load </span>
<span id="t1r_37" class="t s2_37">and store memory accesses made from U-mode are little-endian (UBE=0) or big-endian (UBE=1). </span>
<span id="t1s_37" class="t s2_37">For </span><span id="t1t_37" class="t s6_37">implicit </span><span id="t1u_37" class="t s2_37">accesses to supervisor-level memory management data structures, such as page tables, </span>
<span id="t1v_37" class="t s2_37">endianness is always controlled by SBE. Since changing SBE alters the implementation’s interpre- </span>
<span id="t1w_37" class="t s2_37">tation of these data structures, if any such data structures remain in use across a change to SBE, </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
