
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 12:00:26 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io'
INFO: [HLS 200-10] Opening and resetting project '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io'.
INFO: [HLS 200-10] Adding design file 'sum_io.c' to the project
INFO: [HLS 200-10] Adding test bench file 'sum_io_test.c' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
   Compiling(apcc) ../../../../sum_io_test.c in debug mode
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 12:00:27 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/67551559728827608960
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../sum_io.c in debug mode
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 12:00:32 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/68191559728832583248
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
------Test Passed!------------
  10+20+60=30 
  20+30+120=50 
  30+40+200=70 
  40+50+300=90 
  50+60+420=110 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63292
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59329 ; free virtual = 63274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59336 ; free virtual = 63281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.2 seconds; current allocated memory: 60.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 60.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.902 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59331 ; free virtual = 63277
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io.
INFO: [HLS 200-10] Opening and resetting solution '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59323 ; free virtual = 63268
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59323 ; free virtual = 63268
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59322 ; free virtual = 63267
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59322 ; free virtual = 63267
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59306 ; free virtual = 63251
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59307 ; free virtual = 63251
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 67.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 67.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/sum' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 67.941 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59307 ; free virtual = 63252
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io.
INFO: [HLS 200-112] Total elapsed time: 20.68 seconds; peak allocated memory: 67.941 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jun  5 12:00:46 2019...
