# yaml-language-server: $schema=../../../schemas/csr_schema.json
$schema: csr_schema.json#
kind: csr
name: scountovf
long_name: Supervisor Count Overflow
address: 0xDA0
priv_mode: S
length: 32
definedBy: Sscofpmf
description: |
  A 32-bit read-only
  register that contains shadow copies of the OF bits in the 29 `mhpmevent` CSRs
  (`mhpmevent3` - `mhpmevent31`) â€” where `scountovf` bit X corresponds to `mhpmeventX`.

  This register enables supervisor-level overflow interrupt handler
  software to quickly and easily determine which counter(s) have overflowed
  (without needing to make an execution environment call or series of calls ultimately up to M-mode).

  Read access to bit X is subject to the same `mcounteren` (or `mcounteren` and `hcounteren`)
  CSRs that mediate access to the `hpmcounter` CSRs by S-mode (or VS-mode).
  In M-mode, `scountovf` bit X is always readable. In S/HS-mode, `scountovf` bit X is readable
  when `mcounteren` bit X is set, and otherwise reads as zero. Similarly, in VS mode,
  `scountovf` bit X is readable when `mcounteren` bit X and `hcounteren` bit X are both set, and otherwise reads as zero.

fields:
  OF_shadow_bits:
    location: 31-3
    type: RO
    description: |
      Read-only shadow copies of the OF bits from `mhpmevent3` to `mhpmevent31`.
    reset_value: UNDEFINED_LEGAL
sw_read(): |
