$date
	Sat Sep 28 13:22:20 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % cin $end
$scope module fa0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1!
1%
#2000
1&
0%
1$
#3000
1"
0!
1(
1%
#4000
0"
1!
0(
0%
0$
1#
#5000
1"
0!
1(
1%
#6000
0(
0&
1'
0%
1$
#7000
1!
1%
