#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa24da70 .scope module, "tbbs" "tbbs" 2 3;
 .timescale 0 0;
v0xa27ec58_0 .net "clk", 0 0, v0xa24b6f8_0;  1 drivers
v0xa27ecf8_0 .net "data", 7 0, v0xa27dd40_0;  1 drivers
v0xa27ed98_0 .net "data_out0", 7 0, v0xa27e608_0;  1 drivers
v0xa27ee28_0 .net "data_out1", 7 0, v0xa27e6d8_0;  1 drivers
v0xa27eec8_0 .net "data_out2", 7 0, v0xa27e7f0_0;  1 drivers
v0xa27ef68_0 .net "data_out3", 7 0, v0xa27e8e0_0;  1 drivers
v0xa27f008_0 .net "reset", 0 0, v0xa27dfc8_0;  1 drivers
v0xa27f098_0 .net "valid", 0 0, v0xa27e030_0;  1 drivers
S_0xa24db38 .scope module, "bancopruebasBS" "bpbs" 2 9, 3 2 0, S_0xa24da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "valid"
    .port_info 3 /OUTPUT 8 "data"
    .port_info 4 /INPUT 8 "data_out0"
    .port_info 5 /INPUT 8 "data_out1"
    .port_info 6 /INPUT 8 "data_out2"
    .port_info 7 /INPUT 8 "data_out3"
v0xa24b6f8_0 .var "clk", 0 0;
v0xa27dd40_0 .var "data", 7 0;
v0xa27ddb8_0 .net "data_out0", 7 0, v0xa27e608_0;  alias, 1 drivers
v0xa27de38_0 .net "data_out1", 7 0, v0xa27e6d8_0;  alias, 1 drivers
v0xa27deb0_0 .net "data_out2", 7 0, v0xa27e7f0_0;  alias, 1 drivers
v0xa27df50_0 .net "data_out3", 7 0, v0xa27e8e0_0;  alias, 1 drivers
v0xa27dfc8_0 .var "reset", 0 0;
v0xa27e030_0 .var "valid", 0 0;
E_0xa24bc10 .event posedge, v0xa24b6f8_0;
S_0xa27e140 .scope module, "bytestrip" "bytestripingTX" 2 8, 4 2 0, S_0xa24da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /OUTPUT 8 "data_out0"
    .port_info 5 /OUTPUT 8 "data_out1"
    .port_info 6 /OUTPUT 8 "data_out2"
    .port_info 7 /OUTPUT 8 "data_out3"
P_0xa27e240 .param/l "Estado0" 0 4 13, C4<00101>;
P_0xa27e260 .param/l "LaneA" 0 4 9, C4<00001>;
P_0xa27e280 .param/l "LaneB" 0 4 10, C4<00010>;
P_0xa27e2a0 .param/l "LaneC" 0 4 11, C4<00011>;
P_0xa27e2c0 .param/l "LaneD" 0 4 12, C4<00100>;
v0xa27e508_0 .net "clk", 0 0, v0xa24b6f8_0;  alias, 1 drivers
v0xa27e590_0 .net "data", 7 0, v0xa27dd40_0;  alias, 1 drivers
v0xa27e608_0 .var "data_out0", 7 0;
v0xa27e680_0 .var "data_out0_next", 7 0;
v0xa27e6d8_0 .var "data_out1", 7 0;
v0xa27e788_0 .var "data_out1_next", 7 0;
v0xa27e7f0_0 .var "data_out2", 7 0;
v0xa27e878_0 .var "data_out2_next", 7 0;
v0xa27e8e0_0 .var "data_out3", 7 0;
v0xa27e9b0_0 .var "data_out3_next", 7 0;
v0xa27ea18_0 .var "next_state", 7 0;
v0xa27ea90_0 .net "reset", 0 0, v0xa27dfc8_0;  alias, 1 drivers
v0xa27eb08_0 .var "state", 7 0;
v0xa27eb70_0 .net "valid", 0 0, v0xa27e030_0;  alias, 1 drivers
E_0xa27e478/0 .event edge, v0xa27ddb8_0, v0xa27de38_0, v0xa27deb0_0, v0xa27df50_0;
E_0xa27e478/1 .event edge, v0xa27e030_0, v0xa27dd40_0, v0xa27eb08_0;
E_0xa27e478 .event/or E_0xa27e478/0, E_0xa27e478/1;
E_0xa27e4d0/0 .event negedge, v0xa27dfc8_0;
E_0xa27e4d0/1 .event posedge, v0xa24b6f8_0;
E_0xa27e4d0 .event/or E_0xa27e4d0/0, E_0xa27e4d0/1;
    .scope S_0xa27e140;
T_0 ;
    %wait E_0xa27e4d0;
    %load/vec4 v0xa27ea90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa27eb08_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xa27eb08_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa27e608_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa27e6d8_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa27e7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa27e8e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xa27ea18_0;
    %assign/vec4 v0xa27eb08_0, 0;
    %load/vec4 v0xa27e680_0;
    %assign/vec4 v0xa27e608_0, 0;
    %load/vec4 v0xa27e788_0;
    %assign/vec4 v0xa27e6d8_0, 0;
    %load/vec4 v0xa27e878_0;
    %assign/vec4 v0xa27e7f0_0, 0;
    %load/vec4 v0xa27e9b0_0;
    %assign/vec4 v0xa27e8e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xa27e140;
T_1 ;
    %wait E_0xa27e478;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xa27ea18_0, 0, 8;
    %load/vec4 v0xa27e608_0;
    %store/vec4 v0xa27e680_0, 0, 8;
    %load/vec4 v0xa27e6d8_0;
    %store/vec4 v0xa27e788_0, 0, 8;
    %load/vec4 v0xa27e7f0_0;
    %store/vec4 v0xa27e878_0, 0, 8;
    %load/vec4 v0xa27e8e0_0;
    %store/vec4 v0xa27e9b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0xa27eb08_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %load/vec4 v0xa27eb08_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %load/vec4 v0xa27eb08_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %load/vec4 v0xa27eb08_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %load/vec4 v0xa27eb08_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0xa27eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
    %load/vec4 v0xa27e590_0;
    %store/vec4 v0xa27e680_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0xa27eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
    %load/vec4 v0xa27e590_0;
    %store/vec4 v0xa27e788_0, 0, 8;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0xa27eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
    %load/vec4 v0xa27e590_0;
    %store/vec4 v0xa27e878_0, 0, 8;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0xa27eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
    %load/vec4 v0xa27e590_0;
    %store/vec4 v0xa27e9b0_0, 0, 8;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
T_1.13 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0xa27eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
    %load/vec4 v0xa27e590_0;
    %store/vec4 v0xa27e680_0, 0, 8;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27ea18_0, 4, 1;
T_1.15 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xa24db38;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa27dfc8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa24b6f8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa27e030_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa27dfc8_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa27e030_0, 0;
    %delay 10, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa27dfc8_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa27e030_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %wait E_0xa24bc10;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0xa27dd40_0, 0;
    %end;
    .thread T_2;
    .scope S_0xa24db38;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0xa24b6f8_0;
    %inv;
    %store/vec4 v0xa24b6f8_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xa24da70;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "prueba_Byte_StripingTX.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xa24da70 {0 0 0};
    %delay 600, 0;
    %vpi_call 2 17 "$display", "FIN TestBench" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tbbs.v";
    "./bpbs.v";
    "./byte_stripingTx.v";
