// BMM LOC annotation file.
//
// Release 14.1 -  P.49d, build 2.8 Mar 16, 2012
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE-LE 100

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'microblaze_0_bram_block_combined' 0x00000000:0x0001FFFF (128 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE microblaze_0_bram_block_combined RAMB32 [0x00000000:0x0001FFFF]
        BUS_BLOCK
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0 RAMB32 [31:31] [0:32767] INPUT = microblaze_0_bram_block_combined_0.mem PLACED = X3Y1;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1 RAMB32 [30:30] [0:32767] INPUT = microblaze_0_bram_block_combined_1.mem PLACED = X6Y0;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2 RAMB32 [29:29] [0:32767] INPUT = microblaze_0_bram_block_combined_2.mem PLACED = X3Y2;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3 RAMB32 [28:28] [0:32767] INPUT = microblaze_0_bram_block_combined_3.mem PLACED = X7Y2;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 RAMB32 [27:27] [0:32767] INPUT = microblaze_0_bram_block_combined_4.mem PLACED = X5Y6;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_5 RAMB32 [26:26] [0:32767] INPUT = microblaze_0_bram_block_combined_5.mem PLACED = X6Y2;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_6 RAMB32 [25:25] [0:32767] INPUT = microblaze_0_bram_block_combined_6.mem PLACED = X7Y3;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_7 RAMB32 [24:24] [0:32767] INPUT = microblaze_0_bram_block_combined_7.mem PLACED = X6Y1;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_8 RAMB32 [23:23] [0:32767] INPUT = microblaze_0_bram_block_combined_8.mem PLACED = X5Y1;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_9 RAMB32 [22:22] [0:32767] INPUT = microblaze_0_bram_block_combined_9.mem PLACED = X5Y2;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10 RAMB32 [21:21] [0:32767] INPUT = microblaze_0_bram_block_combined_10.mem PLACED = X4Y2;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11 RAMB32 [20:20] [0:32767] INPUT = microblaze_0_bram_block_combined_11.mem PLACED = X4Y1;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12 RAMB32 [19:19] [0:32767] INPUT = microblaze_0_bram_block_combined_12.mem PLACED = X5Y0;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13 RAMB32 [18:18] [0:32767] INPUT = microblaze_0_bram_block_combined_13.mem PLACED = X5Y3;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14 RAMB32 [17:17] [0:32767] INPUT = microblaze_0_bram_block_combined_14.mem PLACED = X4Y0;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15 RAMB32 [16:16] [0:32767] INPUT = microblaze_0_bram_block_combined_15.mem PLACED = X4Y3;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16 RAMB32 [15:15] [0:32767] INPUT = microblaze_0_bram_block_combined_16.mem PLACED = X2Y5;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_17 RAMB32 [14:14] [0:32767] INPUT = microblaze_0_bram_block_combined_17.mem PLACED = X3Y3;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_18 RAMB32 [13:13] [0:32767] INPUT = microblaze_0_bram_block_combined_18.mem PLACED = X6Y6;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_19 RAMB32 [12:12] [0:32767] INPUT = microblaze_0_bram_block_combined_19.mem PLACED = X4Y9;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_20 RAMB32 [11:11] [0:32767] INPUT = microblaze_0_bram_block_combined_20.mem PLACED = X6Y5;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_21 RAMB32 [10:10] [0:32767] INPUT = microblaze_0_bram_block_combined_21.mem PLACED = X5Y7;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_22 RAMB32 [9:9] [0:32767] INPUT = microblaze_0_bram_block_combined_22.mem PLACED = X5Y9;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_23 RAMB32 [8:8] [0:32767] INPUT = microblaze_0_bram_block_combined_23.mem PLACED = X5Y8;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_24 RAMB32 [7:7] [0:32767] INPUT = microblaze_0_bram_block_combined_24.mem PLACED = X3Y4;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_25 RAMB32 [6:6] [0:32767] INPUT = microblaze_0_bram_block_combined_25.mem PLACED = X3Y5;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_26 RAMB32 [5:5] [0:32767] INPUT = microblaze_0_bram_block_combined_26.mem PLACED = X4Y7;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_27 RAMB32 [4:4] [0:32767] INPUT = microblaze_0_bram_block_combined_27.mem PLACED = X3Y6;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_28 RAMB32 [3:3] [0:32767] INPUT = microblaze_0_bram_block_combined_28.mem PLACED = X4Y4;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_29 RAMB32 [2:2] [0:32767] INPUT = microblaze_0_bram_block_combined_29.mem PLACED = X4Y6;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 RAMB32 [1:1] [0:32767] INPUT = microblaze_0_bram_block_combined_30.mem PLACED = X4Y8;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_31 RAMB32 [0:0] [0:32767] INPUT = microblaze_0_bram_block_combined_31.mem PLACED = X3Y7;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'axi_bram_ctrl_0_bram_block_1_combined' 0x78CA0000:0x78CAFFFF (64 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE axi_bram_ctrl_0_bram_block_1_combined RAMB32 [0x78CA0000:0x78CAFFFF]
        BUS_BLOCK
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 RAMB32 [31:30] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_0.mem PLACED = X3Y10;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 RAMB32 [29:28] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_1.mem PLACED = X3Y9;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2 RAMB32 [27:26] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_2.mem PLACED = X3Y8;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3 RAMB32 [25:24] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_3.mem PLACED = X6Y8;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4 RAMB32 [23:22] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_4.mem PLACED = X6Y9;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5 RAMB32 [21:20] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_5.mem PLACED = X6Y10;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6 RAMB32 [19:18] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_6.mem PLACED = X5Y11;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7 RAMB32 [17:16] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_7.mem PLACED = X5Y10;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8 RAMB32 [15:14] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_8.mem PLACED = X6Y11;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9 RAMB32 [13:12] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_9.mem PLACED = X6Y12;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10 RAMB32 [11:10] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_10.mem PLACED = X4Y11;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11 RAMB32 [9:8] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_11.mem PLACED = X4Y12;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12 RAMB32 [7:6] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_12.mem PLACED = X4Y13;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13 RAMB32 [5:4] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_13.mem PLACED = X4Y14;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14 RAMB32 [3:2] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_14.mem PLACED = X3Y11;
            axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_15 RAMB32 [1:0] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_15.mem PLACED = X3Y12;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

