# Verilog_project
Some basic level projects based on Verilog language
