Warning (10273): Verilog HDL warning at convolution.v(3606): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/convolution.v Line: 3606
Warning (10273): Verilog HDL warning at convolution.v(3608): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/convolution.v Line: 3608
Warning (10273): Verilog HDL warning at convolution.v(4383): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/convolution.v Line: 4383
Warning (10273): Verilog HDL warning at convolution.v(4385): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/convolution.v Line: 4385
Warning (10273): Verilog HDL warning at lsu_top.v(756): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_top.v Line: 756
Warning (10273): Verilog HDL warning at lsu_top.v(823): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_top.v Line: 823
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(542): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_basic_coalescer.v Line: 542
Warning (10268): Verilog HDL information at lsu_streaming.v(155): always construct contains both blocking and non-blocking assignments File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_streaming.v Line: 155
Warning (10268): Verilog HDL information at lsu_streaming.v(703): always construct contains both blocking and non-blocking assignments File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_streaming.v Line: 703
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(559): always construct contains both blocking and non-blocking assignments File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 559
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(950): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 950
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(951): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 951
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1652): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1652
Warning (10273): Verilog HDL warning at acl_fp_custom_add_op.v(43): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_add_op.v Line: 43
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(96): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 96
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(97): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 97
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(98): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 98
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(99): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 99
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(100): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 100
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(101): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 101
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(105): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 105
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(197): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 197
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(198): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 198
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(199): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 199
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(202): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 202
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(203): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 203
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(206): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 206
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(301): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 301
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(302): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 302
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(303): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 303
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(309): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 309
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(452): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 452
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(453): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 453
Warning (10273): Verilog HDL warning at acl_fp_custom_align.v(454): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_align.v Line: 454
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(100): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 100
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(101): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 101
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(105): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 105
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(106): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 106
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(166): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 166
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(167): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 167
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(169): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 169
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(170): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 170
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(282): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 282
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(283): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 283
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(285): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 285
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(349): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 349
Warning (10273): Verilog HDL warning at acl_fp_custom_reduced_normalize.v(350): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_reduced_normalize.v Line: 350
Warning (10273): Verilog HDL warning at acl_fp_custom_round_post.v(56): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_round_post.v Line: 56
Warning (10273): Verilog HDL warning at acl_fp_custom_round_post.v(57): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_round_post.v Line: 57
Warning (10273): Verilog HDL warning at acl_fp_custom_round_post.v(127): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_round_post.v Line: 127
Warning (10273): Verilog HDL warning at acl_fp_custom_round_post.v(128): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_custom_round_post.v Line: 128
Warning (10273): Verilog HDL warning at acl_fp_convert_to_internal.v(51): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_convert_to_internal.v Line: 51
Warning (10273): Verilog HDL warning at acl_fp_convert_to_internal.v(52): extended using "x" or "z" File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_fp_convert_to_internal.v Line: 52
Info (10281): Verilog HDL Declaration information at acl_shift_register.v(19): object "STAGES" differs only in case from object "stages" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/acl_shift_register.v Line: 19
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(108): object "LOCKED" differs only in case from object "locked" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 108
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1801): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1801
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1793): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: /users/rrojas/Dropbox/Fall 2017/ece3270/lab5/Convolution/aocl_bitpair/device/convolution/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1793
