[
    {
        "content": "<p>I'm not sure if this has already been discussed, but I just learned that AMD has \"upper address ignore\" (UAI)<br>\n<a href=\"https://lwn.net/SubscriberLink/888914/ee7996817255fc1e/\">https://lwn.net/SubscriberLink/888914/ee7996817255fc1e/</a></p>",
        "id": 276902476,
        "sender_full_name": "cuviper",
        "timestamp": 1648486574
    },
    {
        "content": "<p>oh, Intel has \"Linear Address Masking\" (LAM) too</p>",
        "id": 276902637,
        "sender_full_name": "cuviper",
        "timestamp": 1648486679
    },
    {
        "content": "<p>oh nice, ARM has similar stuff for high-bits, and Morello (ARM CHERI) supports them. I am however fuzzy on to what extent a programmer needs to intentionally interop with them and to what extent the cpu/compiler can automagic use them.</p>",
        "id": 276906252,
        "sender_full_name": "Gankra",
        "timestamp": 1648488369
    },
    {
        "content": "<p>Pointerauth is compiler automagic. TBI is cpu magic but generally needs OS support, note that on android TBI is done in such a way that the top byte can never be overwritten by userspace (since you can't get it back): <a href=\"https://source.android.com/devices/tech/debug/tagged-pointers\">https://source.android.com/devices/tech/debug/tagged-pointers</a></p>",
        "id": 276906418,
        "sender_full_name": "Thom Chiovoloni",
        "timestamp": 1648488469
    }
]