

# References


1.  **[^](#cite_ref-1 "Jump up")** Akthar, Shahul (2014-09-21). ["Block RAM and Distributed RAM in Xilinx FPGA"](https://allaboutfpga.com/block-ram-and-distributed-ram-in-xilinx-fpga/). _All About FPGA_. Retrieved 2018-12-03.
2.  **[^](#cite_ref-2 "Jump up")** ["UltraRAM: Breakthrough Embedded Memory Integration on UltraScale+ Devices"](https://www.xilinx.com/support/documentation/white_papers/wp477-ultraram.pdf) (PDF). _Xilinx_. 2016-06-14. Retrieved 2018-12-03.
3.  ^ [Jump up to: _**a**_](#cite_ref-:4_3-0) [_**b**_](#cite_ref-:4_3-1) ["Xcell Journal: Issue 10"](https://www.xilinx.com/publications/archives/xcell/Xcell10.pdf) (PDF)
4.  **[^](#cite_ref-4 "Jump up")** ["Logic cell concept in xilinx fpgas"](https://forums.xilinx.com/t5/Virtex-Family-FPGAs-Archived/Logic-cell-concept-in-xilinx-fpgas/m-p/61742#M5453). _forums.xilinx.com_. 2010-02-13. Retrieved 2021-04-26.
5.  **[^](#cite_ref-5 "Jump up")** ["Marketing Math 201"](https://www.eejournal.com/article/20151124-marketingmath/). _EEJournal_. 2015-11-24. Retrieved 2021-04-28.
6.  ^ [Jump up to: _**a**_](#cite_ref-:0_6-0) [_**b**_](#cite_ref-:0_6-1) ["Xcell Journal: Issue 3"](https://www.xilinx.com/publications/archives/xcell/Xcell3.pdf) (PDF)
7.  **[^](#cite_ref-7 "Jump up")** ["Xcell Journal: Issue 9"](https://www.xilinx.com/publications/archives/xcell/Xcell9.pdf) (PDF)
8.  **[^](#cite_ref-8 "Jump up")** ["Xcell Journal: Issue 8"](https://www.xilinx.com/publications/archives/xcell/Xcell8.pdf) (PDF)
9.  **[^](#cite_ref-9 "Jump up")** ["Xcell Journal, Issue 13"](https://www.xilinx.com/publications/archives/xcell/Xcell13.pdf) (PDF)
10.  ^ [Jump up to: _**a**_](#cite_ref-:9_10-0) [_**b**_](#cite_ref-:9_10-1) ["Xcell Journal, Issue 19"](https://www.xilinx.com/publications/archives/xcell/Xcell19.pdf) (PDF)
11.  **[^](#cite_ref-11 "Jump up")** ["Xcell Journal, Issue 12"](https://www.xilinx.com/publications/archives/xcell/Xcell12.pdf) (PDF)
12.  ^ [Jump up to: _**a**_](#cite_ref-:10_12-0) [_**b**_](#cite_ref-:10_12-1) [_**c**_](#cite_ref-:10_12-2) ["Xcell Journal, Issue 18"](https://www.xilinx.com/publications/archives/xcell/Xcell18.pdf) (PDF)
13.  ^ [Jump up to: _**a**_](#cite_ref-:5_13-0) [_**b**_](#cite_ref-:5_13-1) ["XILINX INC (Form Type: 10-K, Filing Date: 06/18/1999"](http://edgar.secdatabase.com/2304/74398899000004/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24.
14.  **[^](#cite_ref-14 "Jump up")** ["XCELL 20 Newsletter (Q1 96)"](https://www.xilinx.com/publications/archives/xcell/Xcell20.pdf) (PDF)
15.  ^ [Jump up to: _**a**_](#cite_ref-:6_15-0) [_**b**_](#cite_ref-:6_15-1) [_**c**_](#cite_ref-:6_15-2) ["XILINX INC (Form Type: 10-K, Filing Date: 06/19/1998"](http://edgar.secdatabase.com/971/74398898000004/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24.
16.  ^ [Jump up to: _**a**_](#cite_ref-:11_16-0) [_**b**_](#cite_ref-:11_16-1) [_**c**_](#cite_ref-:11_16-2) [_**d**_](#cite_ref-:11_16-3) ["Xilinx Xcell Journal Issue 30"](https://www.xilinx.com/publications/archives/xcell/Xcell30.pdf) (PDF)
17.  ^ [Jump up to: _**a**_](#cite_ref-:7_17-0) [_**b**_](#cite_ref-:7_17-1) [_**c**_](#cite_ref-:7_17-2) ["XILINX INC (Form Type: 10-K, Filing Date: 06/12/2003"](http://edgar.secdatabase.com/1276/101287003003078/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24.
18.  **[^](#cite_ref-18 "Jump up")** ["Xilinx Xcell Quarterly Newsletter #22 (Q3 96)"](https://www.xilinx.com/publications/archives/xcell/Xcell22.pdf) (PDF)
19.  **[^](#cite_ref-19 "Jump up")** ["XILINX INC (Form Type: 10-K, Filing Date: 06/12/2001"](http://edgar.secdatabase.com/1862/101287001501165/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24.
20.  **[^](#cite_ref-20 "Jump up")** ["XILINX INC (Form Type: 10-K, Filing Date: 06/04/2004)"](http://edgar.secdatabase.com/2528/104746904019430/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24
21.  **[^](#cite_ref-21 "Jump up")** ["XILINX INC (Form Type: 10-K, Filing Date: 06/17/2002)"](http://edgar.secdatabase.com/2603/101287002002739/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24.
22.  **[^](#cite_ref-22 "Jump up")** ["Xcell Journal, Issue 46"](https://www.xilinx.com/publications/archives/xcell/Xcell46.pdf) (PDF)
23.  **[^](#cite_ref-23 "Jump up")** ["XILINX INC (Form Type: 10-K, Filing Date: 06/01/2005)"](http://edgar.secdatabase.com/669/104746905016238/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24
24.  **[^](#cite_ref-24 "Jump up")** ["XILINX INC Form 10-K Annual Report Filed 2020-05-08"](http://edgar.secdatabase.com/1978/74398820000020/filing-main.htm). _edgar.secdatabase.com_. Retrieved 2021-04-24
25.  **[^](#cite_ref-25 "Jump up")** Xilinx. ["XC2000 Logic Cell Array Families Product Description"](https://labmaster.com/surplus/parts/html/941557-pl/xc2000.pdf) (PDF)
26.  **[^](#cite_ref-26 "Jump up")** Xilinx. ["XC3000 Logic Cell Array Families"](http://pdf.datasheetcatalog.com/datasheets/480/287750_DS.pdf) (PDF)
27.  **[^](#cite_ref-27 "Jump up")** Xilinx. ["XC4000, XC4000A, XC4000H Logic Cell Array Families"](https://media.digikey.com/pdf/Data%20Sheets/Xilinx%20PDFs/XC4000,A,H.pdf) (PDF)
28.  **[^](#cite_ref-28 "Jump up")** Xilinx. ["XC4000E and XC4000X Series FPGA data sheet"](https://www.xilinx.com/support/documentation/data_sheets/4000.pdf) (PDF)
29.  **[^](#cite_ref-29 "Jump up")** Xilinx. ["XC4000XLA/XV Field Programmable Gate Arrays"](https://www.xilinx.com/support/documentation/data_sheets/ds015.pdf) (PDF)
30.  **[^](#cite_ref-30 "Jump up")** Xilinx. ["Spartan and Spartan-XL FPGA Families Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds060.pdf) (PDF)
31.  **[^](#cite_ref-31 "Jump up")** Xilinx. ["XC5200 Series Field Programmable Gate Arrays"](https://www.xilinx.com/support/documentation/data_sheets/5200.pdf) (PDF)
32.  ^ [Jump up to: _**a**_](#cite_ref-:8_32-0) [_**b**_](#cite_ref-:8_32-1) [_**c**_](#cite_ref-:8_32-2) ["Xilinx Programmable Logic Data Book"](http://noel.feld.cvut.cz/hw/xilinx/Xilinx96.pdf) (PDF)
33.  **[^](#cite_ref-33 "Jump up")** ["Spartan-II FPGA Family Data Sheet"](https://japan.xilinx.com/support/documentation/data_sheets/ds001.pdf) (PDF)
34.  **[^](#cite_ref-34 "Jump up")** ["Virtex™ 2.5V Field Programmable Gate Arrays"](https://japan.xilinx.com/support/documentation/data_sheets/ds003.pdf) (PDF)
35.  **[^](#cite_ref-35 "Jump up")** ["Virtex™-E 1.8V Field Programmable Gate Arrays"](https://japan.xilinx.com/support/documentation/data_sheets/ds022.pdf) (PDF)
36.  **[^](#cite_ref-36 "Jump up")** ["Spartan-IIE FPGA Family Data Sheet"](https://japan.xilinx.com/support/documentation/data_sheets/ds077.pdf) (PDF)
37.  **[^](#cite_ref-37 "Jump up")** ["Virtex™-E 1.8V Extended Memory Field Programmable Gate Arrays"](https://www.xilinx.com/support/documentation/data_sheets/ds025.pdf) (PDF)
38.  **[^](#cite_ref-38 "Jump up")** ["Virtex-II Platform FPGAs: Complete Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds031.pdf) (PDF)
39.  **[^](#cite_ref-39 "Jump up")** ["Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Introduction and Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds083.pdf) (PDF)
40.  **[^](#cite_ref-40 "Jump up")** ["Spartan-3 FPGA Family Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds099.pdf) (PDF)
41.  **[^](#cite_ref-41 "Jump up")** ["Spartan-3E FPGA Family Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds312.pdf) (PDF)
42.  **[^](#cite_ref-42 "Jump up")** ["Spartan-3A FPGA Family: Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds529.pdf) (PDF)
43.  **[^](#cite_ref-43 "Jump up")** ["Spartan-3A DSP FPGA Family Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds610.pdf) (PDF)
44.  **[^](#cite_ref-44 "Jump up")** ["Virtex-4 Family Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds112.pdf) (PDF)
45.  **[^](#cite_ref-45 "Jump up")** ["Virtex-4 FPGA User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug070.pdf) (PDF)
46.  **[^](#cite_ref-46 "Jump up")** ["XtremeDSP for Virtex-4 FPGAs, User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug073.pdf) (PDF)
47.  **[^](#cite_ref-47 "Jump up")** ["Virtex-5 Family Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds100.pdf) (PDF)
48.  **[^](#cite_ref-48 "Jump up")** ["Virtex-5 FPGA User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug190.pdf) (PDF)
49.  **[^](#cite_ref-49 "Jump up")** ["Virtex-5 FPGA XtremeDSP Design Considerations, User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug193.pdf) (PDF)
50.  **[^](#cite_ref-50 "Jump up")** ["Virtex-5 FPGA RocketIO GTP Transceiver User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug196.pdf) (PDF)
51.  **[^](#cite_ref-51 "Jump up")** ["Virtex-5 RocketIO GTX Transceiver, User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug198.pdf) (PDF)
52.  **[^](#cite_ref-52 "Jump up")** ["Virtex-6 Family Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds150.pdf) (PDF)
53.  **[^](#cite_ref-53 "Jump up")** ["Virtex-6 FPGA Configurable Logic Block, User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug364.pdf) (PDF)
54.  **[^](#cite_ref-54 "Jump up")** ["Virtex-6 FPGA Memory Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug363.pdf) (PDF)
55.  **[^](#cite_ref-55 "Jump up")** ["Virtex-6 FPGA DSP48E1 Slice, User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug369.pdf) (PDF)
56.  **[^](#cite_ref-56 "Jump up")** ["Virtex-6 FPGA SelectIO Resources, User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug361.pdf) (PDF)
57.  **[^](#cite_ref-57 "Jump up")** ["Virtex-6 FPGA Clocking Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug362.pdf) (PDF)
58.  **[^](#cite_ref-58 "Jump up")** ["Virtex-6 CXT Family Data Sheet"](https://www.xilinx.com/support/documentation/data_sheets/ds153.pdf) (PDF)
59.  **[^](#cite_ref-59 "Jump up")** ["Spartan-6 Family Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds160.pdf) (PDF)
60.  **[^](#cite_ref-60 "Jump up")** ["Spartan-6 FPGA Configurable Logic Block User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug384.pdf) (PDF)
61.  **[^](#cite_ref-61 "Jump up")** ["Spartan-6 FPGA Block RAM Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug383.pdf) (PDF)
62.  **[^](#cite_ref-62 "Jump up")** ["Spartan-6 FPGA DSP48A1 Slice"](https://www.xilinx.com/support/documentation/user_guides/ug389.pdf) (PDF)
63.  **[^](#cite_ref-63 "Jump up")** ["Spartan-6 FPGA SelectIO Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug381.pdf) (PDF)
64.  **[^](#cite_ref-64 "Jump up")** ["Spartan-6 FPGA Memory Controller User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug388.pdf) (PDF)
65.  **[^](#cite_ref-65 "Jump up")** ["Spartan-6 FPGA Clocking Resources"](https://www.xilinx.com/support/documentation/user_guides/ug382.pdf) (PDF)
66.  **[^](#cite_ref-66 "Jump up")** ["Spartan-6 FPGA GTP Transceivers User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug386.pdf) (PDF)
67.  **[^](#cite_ref-67 "Jump up")** ["7 Series FPGAs Data Sheet: Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf) (PDF)
68.  **[^](#cite_ref-68 "Jump up")** ["7 Series FPGAs SelectIO Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf) (PDF)
69.  **[^](#cite_ref-69 "Jump up")** ["7 Series FPGAs Clocking Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf) (PDF)
70.  **[^](#cite_ref-70 "Jump up")** ["7 Series FPGAs GTP Transceivers User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug482_7Series_GTP_Transceivers.pdf) (PDF)
71.  **[^](#cite_ref-71 "Jump up")** ["7 Series FPGAs GTX/GTH Transceivers"](https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf) (PDF)
72.  **[^](#cite_ref-72 "Jump up")** ["Zynq-7000 SoC Technical Reference Manual"](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf) (PDF)
73.  **[^](#cite_ref-73 "Jump up")** ["Zynq-7000 SoC Data Sheet: Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf) (PDF)
74.  **[^](#cite_ref-74 "Jump up")** ["Are Xilinx XC7A35T actually the same die as something else or...? - Page 1"](https://www.eevblog.com/forum/fpga/are-xilinx-xc7a35t-actually-the-same-die-as-something-else-or/). _www.eevblog.com_. Retrieved 2021-04-25.
75.  **[^](#cite_ref-75 "Jump up")** ["UltraScale Architecture and Product Data Sheet: Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf) (PDF)
76.  **[^](#cite_ref-76 "Jump up")** ["UltraScale Architecture SelectIO Resources User Guide"](https://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf) (PDF)
77.  **[^](#cite_ref-77 "Jump up")** ["UltraScale Architecture and Product Data Sheet: Overview"](https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf) (PDF). _Xilinx_. Retrieved 2018-12-03.
78.  **[^](#cite_ref-78 "Jump up")** Merritt, Rick (2018-10-03). ["Xilinx Unveils Versal SoC"](https://www.eetasia.com/news/article/18100303-xilinx-unveils-versal-soc). _EE Times Asia_. Retrieved 2018-12-03.
79.  **[^](#cite_ref-79 "Jump up")** ["Versal Architecture and Product Data Sheet: Overview (DS950)"](https://www.xilinx.com/support/documentation/data_sheets/ds950-versal-overview.pdf) (PDF)
80.  **[^](#cite_ref-80 "Jump up")** ["Alveo SN1000 SmartNICs Data Sheet (DS989) (v1.4)"](https://docs.xilinx.com/v/u/en-US/ds989-sn1000). 2022-04-22.
81.  **[^](#cite_ref-81 "Jump up")** ["Alveo U55C Data Center Accelerator Cards Data Sheet (DS978) (v1.1)"](https://www.xilinx.com/content/dam/xilinx/support/documents/data_sheets/ds978-u55c.pdf) (PDF). 2022-09-01.
82.  **[^](#cite_ref-82 "Jump up")** ["Alveo U50 Data Center Accelerator Card Data Sheet (DS965) (v1.7.1)"](https://www.xilinx.com/content/dam/xilinx/support/documents/data_sheets/ds965-u50.pdf) (PDF). 2022-08-27.
83.  **[^](#cite_ref-83 "Jump up")** ["Alveo U200 and U250 Data Center Accelerator Cards Data Sheet (DS962) (v1.5)"](https://docs.xilinx.com/r/en-US/ds962-u200-u250). 2022-09-01.
84.  **[^](#cite_ref-84 "Jump up")** ["Alveo U280 Data Center Accelerator Card Data Sheet (DS963) (v1.5)"](https://docs.xilinx.com/r/en-US/ds963-u280). 2022-09-01.
85.  **[^](#cite_ref-85 "Jump up")** ["Alveo X3522 Data Sheet (DS1002) (v1.0)"](https://docs.xilinx.com/r/en-US/ds1002-x3522). 2022-10-18.
86.  **[^](#cite_ref-:3_86-0 "Jump up")** Lazzaro, John. ["Xilinx Part Family History"](http://www-inst.eecs.berkeley.edu/~cs294-59/fa10/resources/Xilinx-history/Xilinx-history.html). _UC Berkeley_. Retrieved 2018-12-03.
87.  **[^](#cite_ref-:1_87-0 "Jump up")** ["First 20nm UtraScale ASIC-Class FPGA From Xilinx"](https://www.eetimes.com/document.asp?doc_id=1318843). _EE Times_. 2013-07-09. Retrieved 2018-12-03.
88.  **[^](#cite_ref-:2_88-0 "Jump up")** ["Xilinx Unveils 16nm Ultrascale+ FPGAs, MPSoCs & 3D ICs"](https://www.eetimes.com/document.asp?doc_id=1325799). _EE Times_. 2015-02-24. Retrieved 2018-12-03.
