strict digraph "" {
	node [label="\N"];
	"102:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9d4b7ee390>",
		fillcolor=turquoise,
		label="102:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"109:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d4b7eeed0>",
		fillcolor=springgreen,
		label="109:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"102:BL" -> "109:IF"	 [cond="[]",
		lineno=None];
	"107:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d4b7ee9d0>",
		fillcolor=springgreen,
		label="107:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"102:BL" -> "107:IF"	 [cond="[]",
		lineno=None];
	"103:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d4b7ee3d0>",
		fillcolor=springgreen,
		label="103:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"102:BL" -> "103:IF"	 [cond="[]",
		lineno=None];
	"106:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7ee4d0>",
		fillcolor=firebrick,
		label="106:NS
CRCflush <= rdaddress == 50 + SendDataLen;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7ee4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_102:AL"	 [def_var="['CRCflush', 'CRC', 'CRCinit']",
		label="Leaf_102:AL"];
	"106:NS" -> "Leaf_102:AL"	 [cond="[]",
		lineno=None];
	"110:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7eec10>",
		fillcolor=firebrick,
		label="110:NS
CRC <= (CRCinit)? ~0 : { CRC[30:0], 1'b0 } ^ ({ 32{ CRCinput } } & 32'h04C11DB7);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7eec10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"109:IF" -> "110:NS"	 [cond="['ShiftCount']",
		label="ShiftCount[0]",
		lineno=109];
	"110:NS" -> "Leaf_102:AL"	 [cond="[]",
		lineno=None];
	"105:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d4b7ee450>",
		fillcolor=springgreen,
		label="105:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"105:IF" -> "106:NS"	 [cond="['readram']",
		label=readram,
		lineno=105];
	"102:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d4b7802d0>",
		clk_sens=True,
		fillcolor=gold,
		label="102:AL",
		sens="['clk20']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['readram', 'SendingPacket', 'CRCflush', 'CRC', 'rdaddress', 'CRCinput', 'ShiftCount', 'SendDataLen', 'CRCinit']"];
	"102:AL" -> "102:BL"	 [cond="[]",
		lineno=None];
	"104:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7ee790>",
		fillcolor=firebrick,
		label="104:NS
CRCflush <= SendingPacket;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7ee790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"104:NS" -> "Leaf_102:AL"	 [cond="[]",
		lineno=None];
	"108:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7eeb10>",
		fillcolor=firebrick,
		label="108:NS
CRCinit <= rdaddress == 7;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d4b7eeb10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"107:IF" -> "108:NS"	 [cond="['readram']",
		label=readram,
		lineno=107];
	"108:NS" -> "Leaf_102:AL"	 [cond="[]",
		lineno=None];
	"103:IF" -> "105:IF"	 [cond="['CRCflush']",
		label="!(CRCflush)",
		lineno=103];
	"103:IF" -> "104:NS"	 [cond="['CRCflush']",
		label=CRCflush,
		lineno=103];
}
