#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 23 14:32:59 2024
# Process ID: 13730
# Current directory: /home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/timerSlave_0_synth_1
# Command line: vivado -log timerSlave_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source timerSlave_0.tcl
# Log file: /home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/timerSlave_0_synth_1/timerSlave_0.vds
# Journal file: /home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/timerSlave_0_synth_1/vivado.jou
# Running On: joseleite-ThinkPad-L15-Gen-1, OS: Linux, CPU Frequency: 3400.004 MHz, CPU Physical cores: 4, Host memory: 16402 MB
#-----------------------------------------------------------
source timerSlave_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2096.156 ; gain = 148.023 ; free physical = 195 ; free virtual = 6066
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joseleite/VeSPA_Peripherals'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/joseleite/ExternDisk/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:UartSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/Uart_IP' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/uart
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/uart
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:PS2:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/ps2' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-PS2/PS2/ps2_ip_fifo/ps2
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/ps2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:interruptControllerSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interruptController' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interruptController
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:DataMemory:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/dataMemory' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/dataMemory
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:teste:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/teste' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/teste
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:GPIO_Slave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/GPIO_Slave_IP' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/GPIO_Slave_IP
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/GPIO_Slave_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:CustomInterconnect:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interconnect' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interconnect
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vespa_cpu:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/cpu' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/cpu
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:timerSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-Timer/timer' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/timer
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/timer
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: timerSlave_0
Command: synth_design -top timerSlave_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14098
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.949 ; gain = 378.770 ; free physical = 2195 ; free virtual = 7222
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'timerSlave_0' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/synth/timerSlave_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'timerSlave' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timerSlave.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:33]
INFO: [Synth 8-226] default block is never used [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:108]
INFO: [Synth 8-226] default block is never used [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:192]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:33]
INFO: [Synth 8-6155] done synthesizing module 'timerSlave' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timerSlave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timerSlave_0' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/synth/timerSlave_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-7129] Port i_OnePulseLength[15] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[14] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[13] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[12] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[11] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[10] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[9] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[8] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[7] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[6] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[5] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[4] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[3] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[2] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[1] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_OnePulseLength[0] in module Timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_AutoReload in module Timer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2901.887 ; gain = 451.707 ; free physical = 1992 ; free virtual = 7049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2919.699 ; gain = 469.520 ; free physical = 2013 ; free virtual = 7091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2919.699 ; gain = 469.520 ; free physical = 2013 ; free virtual = 7091
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2919.699 ; gain = 0.000 ; free physical = 2016 ; free virtual = 7083
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.449 ; gain = 0.000 ; free physical = 2027 ; free virtual = 7076
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3063.449 ; gain = 0.000 ; free physical = 2026 ; free virtual = 7076
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4068 ; free virtual = 9112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4068 ; free virtual = 9112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4068 ; free virtual = 9112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4051 ; free virtual = 9109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 51    
	   8 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/inst/r_DivisorClk8_reg/Q' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/inst/r_DivisorClk4_reg/Q' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/inst/r_DivisorClk2_reg/Q' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:82]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/ip/timerSlave_0/src/timer.v:82]
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[31]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[30]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[29]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[28]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[27]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[26]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[25]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[24]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[23]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[22]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[21]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[20]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[19]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[18]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[17]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[16]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[15]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[14]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[13]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[12]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[11]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[10]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[9]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[8]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[7]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[6]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[5]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[4]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[3]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[2]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[1]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_Counter_reg[0]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[31]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[30]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[29]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[28]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[27]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[26]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[25]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[24]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[23]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[22]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[21]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[20]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[19]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[18]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[17]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[16]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[15]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[14]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[13]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[12]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[11]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[10]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[9]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[8]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[7]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[6]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[5]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[4]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[3]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[2]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[1]_C) is unused and will be removed from module timerSlave_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[0]_C) is unused and will be removed from module timerSlave_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4050 ; free virtual = 9095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4318 ; free virtual = 9364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4318 ; free virtual = 9364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 4318 ; free virtual = 9364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6389 ; free virtual = 11431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6389 ; free virtual = 11431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6390 ; free virtual = 11424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6390 ; free virtual = 11424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6390 ; free virtual = 11424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6390 ; free virtual = 11424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT2   |    84|
|3     |LUT3   |    62|
|4     |LUT4   |    57|
|5     |LUT5   |   103|
|6     |LUT6   |   139|
|7     |MUXF7  |     4|
|8     |FDCE   |    14|
|9     |FDPE   |    78|
|10    |FDRE   |   124|
|11    |LDC    |    78|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6390 ; free virtual = 11424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3063.449 ; gain = 469.520 ; free physical = 6390 ; free virtual = 11424
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3063.449 ; gain = 613.270 ; free physical = 6390 ; free virtual = 11424
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3063.449 ; gain = 0.000 ; free physical = 6650 ; free virtual = 11684
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.449 ; gain = 0.000 ; free physical = 6646 ; free virtual = 11682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  LDC => LDCE: 78 instances

Synth Design complete | Checksum: c17ab5f3
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 28 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.449 ; gain = 929.605 ; free physical = 6646 ; free virtual = 11682
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2485.294; main = 2278.234; forked = 327.199
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3992.793; main = 3063.453; forked = 961.355
INFO: [Common 17-1381] The checkpoint '/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/timerSlave_0_synth_1/timerSlave_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/timerSlave_0_synth_1/timerSlave_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file timerSlave_0_utilization_synth.rpt -pb timerSlave_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 14:33:46 2024...
