{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547174451754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547174451755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:40:51 2019 " "Processing started: Fri Jan 11 10:40:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547174451755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547174451755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547174451756 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1547174452768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_sim " "Found entity 1: sc_computer_sim" {  } { { "sc_computer_sim.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/sc_computer_sim.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "source/in_port.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "source/clock_and_mem_clock.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "source/io_output.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452886 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "source/sc_cpu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_module " "Found entity 1: sc_computer_module" {  } { { "source/sc_computer.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "source/cla32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452951 ""} { "Info" "ISGN_ENTITY_NAME" "2 even7 " "Found entity 2: even7" {  } { { "source/alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "source/sc_computer.bdf" "" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_even.v 2 2 " "Found 2 design units, including 2 entities, in source file source/out_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_even " "Found entity 1: out_even" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452960 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg_even " "Found entity 2: sevenseg_even" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174452960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174452960 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1547174452963 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "source/sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174452963 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed out_even.v(19) " "Verilog HDL Port Declaration warning at out_even.v(19): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1547174452963 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments out_even.v(18) " "HDL info at out_even.v(18): see declaration for object \"ledsegments\"" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174452963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sc_computer " "Elaborating entity \"sc_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547174453318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:inst7 " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:inst7\"" {  } { { "source/sc_computer.bdf" "inst7" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 432 824 992 512 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547174453340 "|sc_computer|out_port_seg:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547174453340 "|sc_computer|out_port_seg:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:inst7\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:inst7\|sevenseg:display_1\"" {  } { { "source/out_port_seg.v" "display_1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer_module sc_computer_module:inst " "Elaborating entity \"sc_computer_module\" for hierarchy \"sc_computer_module:inst\"" {  } { { "source/sc_computer.bdf" "inst" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 216 544 776 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer_module:inst\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\"" {  } { { "source/sc_computer.v" "cpu" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer_module:inst\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|dff32:ip\"" {  } { { "source/sc_cpu.v" "ip" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "source/sc_cpu.v" "cu" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer_module:inst\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "source/sc_cpu.v" "alu_b" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer_module:inst\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "source/sc_cpu.v" "reg_wn" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer_module:inst\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "source/sc_cpu.v" "nextpc" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\"" {  } { { "source/sc_cpu.v" "rf" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "source/sc_cpu.v" "al_unit" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453384 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "even alu.v(24) " "Verilog HDL Always Construct warning at alu.v(24): variable \"even\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1547174453386 "|sc_computer|sc_computer_module:inst|sc_cpu:cpu|alu:al_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "even7 sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit\|even7:even7_inst " "Elaborating entity \"even7\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit\|even7:even7_inst\"" {  } { { "source/alu.v" "even7_inst" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer_module:inst\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\"" {  } { { "source/sc_computer.v" "imem" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/junior/DigitalComponentDesign/projects/exam/asm/even_instmem.mif " "Parameter \"init_file\" = \"E:/junior/DigitalComponentDesign/projects/exam/asm/even_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453480 ""}  } { { "source/lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547174453480 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_43n1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_43n1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1547174453564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43n1 " "Found entity 1: altsyncram_43n1" {  } { { "db/altsyncram_43n1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_43n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174453565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174453565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43n1 sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_43n1:auto_generated " "Elaborating entity \"altsyncram_43n1\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_43n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_computer_module:inst\|sc_datamem:dmem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\"" {  } { { "source/sc_computer.v" "dmem" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamem.v" "dram" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/source/sc_datamem.mif " "Parameter \"init_file\" = \"E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453605 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547174453605 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_qjs1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_qjs1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1547174453693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qjs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjs1 " "Found entity 1: altsyncram_qjs1" {  } { { "db/altsyncram_qjs1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_qjs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174453694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174453694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjs1 sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_qjs1:auto_generated " "Elaborating entity \"altsyncram_qjs1\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_qjs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output sc_computer_module:inst\|sc_datamem:dmem\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|io_output:io_output_reg\"" {  } { { "source/sc_datamem.v" "io_output_reg" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\"" {  } { { "source/sc_datamem.v" "io_input_reg" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input.v" "io_imput_mux2x32" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453707 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(30) " "Verilog HDL Case Statement warning at io_input.v(30): incomplete case statement has no default case item" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(30) " "Verilog HDL Always Construct warning at io_input.v(30): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(30) " "Inferred latch for \"y\[0\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(30) " "Inferred latch for \"y\[1\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(30) " "Inferred latch for \"y\[2\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(30) " "Inferred latch for \"y\[3\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(30) " "Inferred latch for \"y\[4\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(30) " "Inferred latch for \"y\[5\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(30) " "Inferred latch for \"y\[6\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(30) " "Inferred latch for \"y\[7\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453708 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(30) " "Inferred latch for \"y\[8\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(30) " "Inferred latch for \"y\[9\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(30) " "Inferred latch for \"y\[10\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(30) " "Inferred latch for \"y\[11\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(30) " "Inferred latch for \"y\[12\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(30) " "Inferred latch for \"y\[13\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(30) " "Inferred latch for \"y\[14\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(30) " "Inferred latch for \"y\[15\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(30) " "Inferred latch for \"y\[16\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(30) " "Inferred latch for \"y\[17\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(30) " "Inferred latch for \"y\[18\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(30) " "Inferred latch for \"y\[19\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(30) " "Inferred latch for \"y\[20\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(30) " "Inferred latch for \"y\[21\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(30) " "Inferred latch for \"y\[22\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(30) " "Inferred latch for \"y\[23\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(30) " "Inferred latch for \"y\[24\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453709 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(30) " "Inferred latch for \"y\[25\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(30) " "Inferred latch for \"y\[26\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(30) " "Inferred latch for \"y\[27\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(30) " "Inferred latch for \"y\[28\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(30) " "Inferred latch for \"y\[29\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(30) " "Inferred latch for \"y\[30\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(30) " "Inferred latch for \"y\[31\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547174453710 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst2 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst2\"" {  } { { "source/sc_computer.bdf" "inst2" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 232 304 488 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_even out_even:inst1 " "Elaborating entity \"out_even\" for hierarchy \"out_even:inst1\"" {  } { { "source/sc_computer.bdf" "inst1" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 232 824 984 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_even.v(11) " "Verilog HDL assignment warning at out_even.v(11): truncated value with size 32 to match size of target (4)" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547174453718 "|sc_computer|out_even:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_even out_even:inst1\|sevenseg_even:sevenseg_even_inst " "Elaborating entity \"sevenseg_even\" for hierarchy \"out_even:inst1\|sevenseg_even:sevenseg_even_inst\"" {  } { { "source/out_even.v" "sevenseg_even_inst" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174453734 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod1\"" {  } { { "source/out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174455930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Div0\"" {  } { { "source/out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174455930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod0\"" {  } { { "source/out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174455930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod1\"" {  } { { "source/out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174455930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Div0\"" {  } { { "source/out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174455930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod0\"" {  } { { "source/out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174455930 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1547174455930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Mod1\"" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174456000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456000 ""}  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547174456000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174456073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174456073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174456091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174456091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174456137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174456137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Div0\"" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174456159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547174456159 ""}  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547174456159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547174456244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547174456244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547174457055 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547174457055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547174457055 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547174457055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547174457055 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547174457055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547174457056 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547174457056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547174457056 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547174457056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1547174461135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547174464156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547174464156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4534 " "Implemented 4534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547174464783 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547174464783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4423 " "Implemented 4423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547174464783 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547174464783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547174464783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547174464845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:41:04 2019 " "Processing ended: Fri Jan 11 10:41:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547174464845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547174464845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547174464845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547174464845 ""}
