// Seed: 1202540083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd49,
    parameter id_12 = 32'd13
) (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri id_10,
    input wor _id_11,
    input tri _id_12
);
  logic [-1 : 1] id_14;
  xnor primCall (id_5, id_8, id_1, id_14, id_0, id_9, id_2, id_7, id_3);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire [id_12 : id_11] id_15;
endmodule
