\doxysection{cmsis\+\_\+gcc.\+h}
\hypertarget{_core___a_2_include_2cmsis__gcc_8h_source}{}\label{_core___a_2_include_2cmsis__gcc_8h_source}\index{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_gcc.h@{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_gcc.h}}
\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{00007\ \textcolor{comment}{/*}}
\DoxyCodeLine{00008\ \textcolor{comment}{\ *\ Copyright\ (c)\ 2009-\/2022\ Arm\ Limited.\ All\ rights\ reserved.}}
\DoxyCodeLine{00009\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00010\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ Apache-\/2.0}}
\DoxyCodeLine{00011\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00012\ \textcolor{comment}{\ *\ Licensed\ under\ the\ Apache\ License,\ Version\ 2.0\ (the\ License);\ you\ may}}
\DoxyCodeLine{00013\ \textcolor{comment}{\ *\ not\ use\ this\ file\ except\ in\ compliance\ with\ the\ License.}}
\DoxyCodeLine{00014\ \textcolor{comment}{\ *\ You\ may\ obtain\ a\ copy\ of\ the\ License\ at}}
\DoxyCodeLine{00015\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00016\ \textcolor{comment}{\ *\ www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{00017\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00018\ \textcolor{comment}{\ *\ Unless\ required\ by\ applicable\ law\ or\ agreed\ to\ in\ writing,\ software}}
\DoxyCodeLine{00019\ \textcolor{comment}{\ *\ distributed\ under\ the\ License\ is\ distributed\ on\ an\ AS\ IS\ BASIS,\ WITHOUT}}
\DoxyCodeLine{00020\ \textcolor{comment}{\ *\ WARRANTIES\ OR\ CONDITIONS\ OF\ ANY\ KIND,\ either\ express\ or\ implied.}}
\DoxyCodeLine{00021\ \textcolor{comment}{\ *\ See\ the\ License\ for\ the\ specific\ language\ governing\ permissions\ and}}
\DoxyCodeLine{00022\ \textcolor{comment}{\ *\ limitations\ under\ the\ License.}}
\DoxyCodeLine{00023\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00024\ }
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#ifndef\ \_\_CMSIS\_GCC\_H}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ \_\_CMSIS\_GCC\_H}}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \textcolor{comment}{/*\ ignore\ some\ GCC\ warnings\ */}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#pragma\ GCC\ diagnostic\ push}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wsign-\/conversion"{}}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wconversion"{}}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wunused-\/parameter"{}}}
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{comment}{/*\ Fallback\ for\ \_\_has\_builtin\ */}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#ifndef\ \_\_has\_builtin}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\ \ \#define\ \_\_has\_builtin(x)\ (0)}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00039\ \textcolor{comment}{/*\ CMSIS\ compiler\ specific\ defines\ */}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_ASM}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\ \ \#define\ \_\_ASM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_asm}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_INLINE}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\ \ \#define\ \_\_INLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ inline}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_FORCEINLINE}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\ \ \#define\ \_\_FORCEINLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((always\_inline))}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_STATIC\_INLINE}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\ \ \#define\ \_\_STATIC\_INLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ static\ inline}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_STATIC\_FORCEINLINE}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\ \ \#define\ \_\_STATIC\_FORCEINLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((always\_inline))\ static\ inline}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_NO\_RETURN}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\ \ \#define\ \_\_NO\_RETURN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((\_\_noreturn\_\_))}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#ifndef\ \ \ CMSIS\_DEPRECATED}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\ \ \#define\ CMSIS\_DEPRECATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((deprecated))}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_USED}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\ \ \#define\ \_\_USED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((used))}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_WEAK}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\ \ \#define\ \_\_WEAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((weak))}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_PACKED}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\ \ \#define\ \_\_PACKED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((packed,\ aligned(1)))}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_PACKED\_STRUCT}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\ \ \#define\ \_\_PACKED\_STRUCT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ struct\ \_\_attribute\_\_((packed,\ aligned(1)))}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT16\_WRITE}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ push}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00076\ \textcolor{comment}{/*lint\ -\/esym(9058,\ T\_UINT16\_WRITE)*/}\ \textcolor{comment}{/*\ disable\ MISRA\ 2012\ Rule\ 2.4\ for\ T\_UINT16\_WRITE\ */}}
\DoxyCodeLine{00077\ \ \ \_\_PACKED\_STRUCT\ T\_UINT16\_WRITE\ \{\ uint16\_t\ v;\ \};}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ pop}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT16\_WRITE(addr,\ val)\ \ \ \ (void)((((struct\ T\_UINT16\_WRITE\ *)(void\ *)(addr))-\/>v)\ =\ (val))}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT16\_READ}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ push}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00084\ \textcolor{comment}{/*lint\ -\/esym(9058,\ T\_UINT16\_READ)*/}\ \textcolor{comment}{/*\ disable\ MISRA\ 2012\ Rule\ 2.4\ for\ T\_UINT16\_READ\ */}}
\DoxyCodeLine{00085\ \ \ \_\_PACKED\_STRUCT\ T\_UINT16\_READ\ \{\ uint16\_t\ v;\ \};}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ pop}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT16\_READ(addr)\ \ \ \ \ \ \ \ \ \ (((const\ struct\ T\_UINT16\_READ\ *)(const\ void\ *)(addr))-\/>v)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT32\_WRITE}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ push}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00092\ \textcolor{comment}{/*lint\ -\/esym(9058,\ T\_UINT32\_WRITE)*/}\ \textcolor{comment}{/*\ disable\ MISRA\ 2012\ Rule\ 2.4\ for\ T\_UINT32\_WRITE\ */}}
\DoxyCodeLine{00093\ \ \ \_\_PACKED\_STRUCT\ T\_UINT32\_WRITE\ \{\ uint32\_t\ v;\ \};}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ pop}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT32\_WRITE(addr,\ val)\ \ \ \ (void)((((struct\ T\_UINT32\_WRITE\ *)(void\ *)(addr))-\/>v)\ =\ (val))}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT32\_READ}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ push}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00100\ \ \ \_\_PACKED\_STRUCT\ T\_UINT32\_READ\ \{\ uint32\_t\ v;\ \};}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ pop}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT32\_READ(addr)\ \ \ \ \ \ \ \ \ \ (((const\ struct\ T\_UINT32\_READ\ *)(const\ void\ *)(addr))-\/>v)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_ALIGNED}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\ \ \#define\ \_\_ALIGNED(x)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((aligned(x)))}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_COMPILER\_BARRIER}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\ \ \#define\ \_\_COMPILER\_BARRIER()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ASM\ volatile("{}"{}:::"{}memory"{})}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_QSUB16(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00113\ \{}
\DoxyCodeLine{00114\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00116\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qsub16\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00117\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00118\ \}}
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00121\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_QSUB8(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00122\ \{}
\DoxyCodeLine{00123\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00124\ }
\DoxyCodeLine{00125\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qsub8\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00126\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00127\ \}}
\DoxyCodeLine{00128\ }
\DoxyCodeLine{00129\ }
\DoxyCodeLine{00130\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_QADD16(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00131\ \{}
\DoxyCodeLine{00132\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00133\ }
\DoxyCodeLine{00134\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qadd16\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00135\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00136\ \}}
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_QADD8(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00139\ \{}
\DoxyCodeLine{00140\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00141\ }
\DoxyCodeLine{00142\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qadd8\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00143\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00144\ \}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ \_\_STATIC\_FORCEINLINE\ \ int32\_t\ \_\_QADD(\ int32\_t\ op1,\ \ int32\_t\ op2)}
\DoxyCodeLine{00147\ \{}
\DoxyCodeLine{00148\ \ \ int32\_t\ result;}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qadd\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00151\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00152\ \}}
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00154\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_QSAX(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00155\ \{}
\DoxyCodeLine{00156\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00157\ }
\DoxyCodeLine{00158\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}qsax\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00159\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00160\ \}}
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00162\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SHSAX(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00163\ \{}
\DoxyCodeLine{00164\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}shsax\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00167\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00168\ \}}
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00170\ \_\_STATIC\_FORCEINLINE\ uint64\_t\ \_\_SMLALD\ (uint32\_t\ op1,\ uint32\_t\ op2,\ uint64\_t\ acc)}
\DoxyCodeLine{00171\ \{}
\DoxyCodeLine{00172\ \ \ \textcolor{keyword}{union\ }llreg\_u\{}
\DoxyCodeLine{00173\ \ \ \ \ uint32\_t\ w32[2];}
\DoxyCodeLine{00174\ \ \ \ \ uint64\_t\ w64;}
\DoxyCodeLine{00175\ \ \ \}\ llr;}
\DoxyCodeLine{00176\ \ \ llr.w64\ =\ acc;}
\DoxyCodeLine{00177\ }
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#ifndef\ \_\_ARMEB\_\_\ \ \ }\textcolor{comment}{/*\ Little\ endian\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smlald\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[0]),\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[1]):\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ ,\ \textcolor{stringliteral}{"{}0"{}}\ (llr.w32[0]),\ \textcolor{stringliteral}{"{}1"{}}\ (llr.w32[1])\ );}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Big\ endian\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00181\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smlald\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[1]),\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[0]):\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ ,\ \textcolor{stringliteral}{"{}0"{}}\ (llr.w32[1]),\ \textcolor{stringliteral}{"{}1"{}}\ (llr.w32[0])\ );}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ \ \ \textcolor{keywordflow}{return}(llr.w64);}
\DoxyCodeLine{00185\ \}}
\DoxyCodeLine{00186\ }
\DoxyCodeLine{00187\ \_\_STATIC\_FORCEINLINE\ \ int32\_t\ \_\_QSUB(\ int32\_t\ op1,\ \ int32\_t\ op2)}
\DoxyCodeLine{00188\ \{}
\DoxyCodeLine{00189\ \ \ int32\_t\ result;}
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00191\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qsub\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00192\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00193\ \}}
\DoxyCodeLine{00194\ }
\DoxyCodeLine{00195\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SXTB16(uint32\_t\ op1)}
\DoxyCodeLine{00196\ \{}
\DoxyCodeLine{00197\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00198\ }
\DoxyCodeLine{00199\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}sxtb16\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1));}
\DoxyCodeLine{00200\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00201\ \}}
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00203\ }
\DoxyCodeLine{00204\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMUAD\ \ (uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00205\ \{}
\DoxyCodeLine{00206\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00208\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smuad\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00209\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00210\ \}}
\DoxyCodeLine{00211\ }
\DoxyCodeLine{00212\ }
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ \_\_PKHBT(ARG1,ARG2,ARG3)\ \ \ \ \ \ \ \ \ \ (\ ((((uint32\_t)(ARG1))\ \ \ \ \ \ \ \ \ \ )\ \&\ 0x0000FFFFUL)\ |\ \ \(\backslash\)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((uint32\_t)(ARG2))\ <<\ (ARG3))\ \&\ 0xFFFF0000UL)\ \ )}}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ \_\_PKHTB(ARG1,ARG2,ARG3)\ \ \ \ \ \ \ \ \ \ (\ ((((uint32\_t)(ARG1))\ \ \ \ \ \ \ \ \ \ )\ \&\ 0xFFFF0000UL)\ |\ \ \(\backslash\)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((uint32\_t)(ARG2))\ >>\ (ARG3))\ \&\ 0x0000FFFFUL)\ \ )}}
\DoxyCodeLine{00219\ }
\DoxyCodeLine{00220\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMLAD\ (uint32\_t\ op1,\ uint32\_t\ op2,\ uint32\_t\ op3)}
\DoxyCodeLine{00221\ \{}
\DoxyCodeLine{00222\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00223\ }
\DoxyCodeLine{00224\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smlad\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2),\ \textcolor{stringliteral}{"{}r"{}}\ (op3)\ );}
\DoxyCodeLine{00225\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00226\ \}}
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00228\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMUADX\ (uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00229\ \{}
\DoxyCodeLine{00230\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00231\ }
\DoxyCodeLine{00232\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smuadx\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00233\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00234\ \}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00236\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMLADX\ (uint32\_t\ op1,\ uint32\_t\ op2,\ uint32\_t\ op3)}
\DoxyCodeLine{00237\ \{}
\DoxyCodeLine{00238\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00239\ }
\DoxyCodeLine{00240\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smladx\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2),\ \textcolor{stringliteral}{"{}r"{}}\ (op3)\ );}
\DoxyCodeLine{00241\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00242\ \}}
\DoxyCodeLine{00243\ }
\DoxyCodeLine{00244\ \_\_STATIC\_FORCEINLINE\ uint64\_t\ \_\_SMLALDX\ (uint32\_t\ op1,\ uint32\_t\ op2,\ uint64\_t\ acc)}
\DoxyCodeLine{00245\ \{}
\DoxyCodeLine{00246\ \ \ \textcolor{keyword}{union\ }llreg\_u\{}
\DoxyCodeLine{00247\ \ \ \ \ uint32\_t\ w32[2];}
\DoxyCodeLine{00248\ \ \ \ \ uint64\_t\ w64;}
\DoxyCodeLine{00249\ \ \ \}\ llr;}
\DoxyCodeLine{00250\ \ \ llr.w64\ =\ acc;}
\DoxyCodeLine{00251\ }
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#ifndef\ \_\_ARMEB\_\_\ \ \ }\textcolor{comment}{/*\ Little\ endian\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00253\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smlaldx\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[0]),\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[1]):\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ ,\ \textcolor{stringliteral}{"{}0"{}}\ (llr.w32[0]),\ \textcolor{stringliteral}{"{}1"{}}\ (llr.w32[1])\ );}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Big\ endian\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00255\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smlaldx\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[1]),\ \textcolor{stringliteral}{"{}=r"{}}\ (llr.w32[0]):\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ ,\ \textcolor{stringliteral}{"{}0"{}}\ (llr.w32[1]),\ \textcolor{stringliteral}{"{}1"{}}\ (llr.w32[0])\ );}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00257\ }
\DoxyCodeLine{00258\ \ \ \textcolor{keywordflow}{return}(llr.w64);}
\DoxyCodeLine{00259\ \}}
\DoxyCodeLine{00260\ }
\DoxyCodeLine{00261\ \_\_STATIC\_FORCEINLINE\ int32\_t\ \_\_SMMLA\ (int32\_t\ op1,\ int32\_t\ op2,\ int32\_t\ op3)}
\DoxyCodeLine{00262\ \{}
\DoxyCodeLine{00263\ \ int32\_t\ result;}
\DoxyCodeLine{00264\ }
\DoxyCodeLine{00265\ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smmla\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result):\ \textcolor{stringliteral}{"{}r"{}}\ \ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2),\ \textcolor{stringliteral}{"{}r"{}}\ (op3)\ );}
\DoxyCodeLine{00266\ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00267\ \}}
\DoxyCodeLine{00268\ }
\DoxyCodeLine{00269\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMUSD\ \ (uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00270\ \{}
\DoxyCodeLine{00271\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00272\ }
\DoxyCodeLine{00273\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smusd\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00274\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00275\ \}}
\DoxyCodeLine{00276\ }
\DoxyCodeLine{00277\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMUSDX\ (uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00278\ \{}
\DoxyCodeLine{00279\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00280\ }
\DoxyCodeLine{00281\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smusdx\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00282\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00283\ \}}
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00285\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_QASX(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00286\ \{}
\DoxyCodeLine{00287\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00288\ }
\DoxyCodeLine{00289\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}qasx\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00290\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00291\ \}}
\DoxyCodeLine{00292\ }
\DoxyCodeLine{00293\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SHADD16(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00294\ \{}
\DoxyCodeLine{00295\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00297\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}shadd16\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00298\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00299\ \}}
\DoxyCodeLine{00300\ }
\DoxyCodeLine{00301\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SHSUB16(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00302\ \{}
\DoxyCodeLine{00303\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00304\ }
\DoxyCodeLine{00305\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}shsub16\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00306\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00307\ \}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SHASX(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00310\ \{}
\DoxyCodeLine{00311\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00312\ }
\DoxyCodeLine{00313\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}shasx\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00314\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00315\ \}}
\DoxyCodeLine{00316\ }
\DoxyCodeLine{00317\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \_\_SMLSDX\ (uint32\_t\ op1,\ uint32\_t\ op2,\ uint32\_t\ op3)}
\DoxyCodeLine{00318\ \{}
\DoxyCodeLine{00319\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00321\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smlsdx\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2),\ \textcolor{stringliteral}{"{}r"{}}\ (op3)\ );}
\DoxyCodeLine{00322\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00323\ \}}
\DoxyCodeLine{00324\ }
\DoxyCodeLine{00325\ }
\DoxyCodeLine{00326\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ Core\ Instruction\ Access\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ \_\_NOP()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ASM\ volatile\ ("{}nop"{})}}
\DoxyCodeLine{00331\ }
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ \_\_WFI()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ASM\ volatile\ ("{}wfi"{}:::"{}memory"{})}}
\DoxyCodeLine{00336\ }
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ \_\_WFE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ASM\ volatile\ ("{}wfe"{}:::"{}memory"{})}}
\DoxyCodeLine{00341\ }
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ \_\_SEV()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ASM\ volatile\ ("{}sev"{})}}
\DoxyCodeLine{00346\ }
\DoxyCodeLine{00353\ \_\_STATIC\_FORCEINLINE\ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00354\ \{}
\DoxyCodeLine{00355\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}isb\ 0xF"{}}:::\textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00356\ \}}
\DoxyCodeLine{00357\ }
\DoxyCodeLine{00358\ }
\DoxyCodeLine{00364\ \_\_STATIC\_FORCEINLINE\ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00365\ \{}
\DoxyCodeLine{00366\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}dsb\ 0xF"{}}:::\textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00367\ \}}
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00374\ \_\_STATIC\_FORCEINLINE\ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gab1ea24daaaaee9c828f90cbca330cb5e}{\_\_DMB}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00375\ \{}
\DoxyCodeLine{00376\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}dmb\ 0xF"{}}:::\textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00377\ \}}
\DoxyCodeLine{00378\ }
\DoxyCodeLine{00385\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga14f54807872c0f5e05604c4924abfdae}{\_\_REV}}(uint32\_t\ value)}
\DoxyCodeLine{00386\ \{}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#if\ (\_\_GNUC\_\_\ >\ 4)\ ||\ (\_\_GNUC\_\_\ ==\ 4\ \&\&\ \_\_GNUC\_MINOR\_\_\ >=\ 5)}}
\DoxyCodeLine{00388\ \ \ \textcolor{keywordflow}{return}\ \_\_builtin\_bswap32(value);}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00390\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00391\ }
\DoxyCodeLine{00392\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}rev\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (value)\ );}
\DoxyCodeLine{00393\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00395\ \}}
\DoxyCodeLine{00396\ }
\DoxyCodeLine{00403\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad35497777af37e7809271b5e6f9510ba}{\_\_REV16}}(uint32\_t\ value)}
\DoxyCodeLine{00404\ \{}
\DoxyCodeLine{00405\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00406\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}rev16\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (value));}
\DoxyCodeLine{00407\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00408\ \}}
\DoxyCodeLine{00409\ }
\DoxyCodeLine{00416\ \_\_STATIC\_FORCEINLINE\ \ int16\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae580812686119c9c5cf3c11a7519a404}{\_\_REVSH}}(int16\_t\ value)}
\DoxyCodeLine{00417\ \{}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#if\ (\_\_GNUC\_\_\ >\ 4)\ ||\ (\_\_GNUC\_\_\ ==\ 4\ \&\&\ \_\_GNUC\_MINOR\_\_\ >=\ 8)}}
\DoxyCodeLine{00419\ \ \ \textcolor{keywordflow}{return}\ (int16\_t)\_\_builtin\_bswap16(value);}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00421\ \ \ int16\_t\ result;}
\DoxyCodeLine{00422\ }
\DoxyCodeLine{00423\ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}revsh\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (value)\ );}
\DoxyCodeLine{00424\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00426\ \}}
\DoxyCodeLine{00427\ }
\DoxyCodeLine{00435\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\_\_ROR}}(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00436\ \{}
\DoxyCodeLine{00437\ \ \ op2\ \%=\ 32U;}
\DoxyCodeLine{00438\ \ \ \textcolor{keywordflow}{if}\ (op2\ ==\ 0U)}
\DoxyCodeLine{00439\ \ \ \{}
\DoxyCodeLine{00440\ \ \ \ \ \textcolor{keywordflow}{return}\ op1;}
\DoxyCodeLine{00441\ \ \ \}}
\DoxyCodeLine{00442\ \ \ \textcolor{keywordflow}{return}\ (op1\ >>\ op2)\ |\ (op1\ <<\ (32U\ -\/\ op2));}
\DoxyCodeLine{00443\ \}}
\DoxyCodeLine{00444\ }
\DoxyCodeLine{00445\ }
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#define\ \_\_BKPT(value)\ \ \ \_\_ASM\ volatile\ ("{}bkpt\ "{}\#value)}}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00459\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gab83768933a612816fad669db5488366f}{\_\_RBIT}}(uint32\_t\ value)}
\DoxyCodeLine{00460\ \{}
\DoxyCodeLine{00461\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00462\ \ \ \ \_\_ASM\ (\textcolor{stringliteral}{"{}rbit\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (value)\ );}
\DoxyCodeLine{00463\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00464\ \}}
\DoxyCodeLine{00465\ }
\DoxyCodeLine{00471\ \_\_STATIC\_FORCEINLINE\ uint8\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\_\_CLZ}}(uint32\_t\ value)}
\DoxyCodeLine{00472\ \{}
\DoxyCodeLine{00473\ \ \ \textcolor{comment}{/*\ Even\ though\ \_\_builtin\_clz\ produces\ a\ CLZ\ instruction\ on\ ARM,\ formally}}
\DoxyCodeLine{00474\ \textcolor{comment}{\ \ \ \ \ \_\_builtin\_clz(0)\ is\ undefined\ behaviour,\ so\ handle\ this\ case\ specially.}}
\DoxyCodeLine{00475\ \textcolor{comment}{\ \ \ \ \ This\ guarantees\ ARM-\/compatible\ results\ if\ happening\ to\ compile\ on\ a\ non-\/ARM}}
\DoxyCodeLine{00476\ \textcolor{comment}{\ \ \ \ \ target,\ and\ ensures\ the\ compiler\ doesn't\ decide\ to\ activate\ any}}
\DoxyCodeLine{00477\ \textcolor{comment}{\ \ \ \ \ optimisations\ using\ the\ logic\ "{}value\ was\ passed\ to\ \_\_builtin\_clz,\ so\ it}}
\DoxyCodeLine{00478\ \textcolor{comment}{\ \ \ \ \ is\ non-\/zero"{}.}}
\DoxyCodeLine{00479\ \textcolor{comment}{\ \ \ \ \ ARM\ GCC\ 7.3\ and\ possibly\ earlier\ will\ optimise\ this\ test\ away,\ leaving\ a}}
\DoxyCodeLine{00480\ \textcolor{comment}{\ \ \ \ \ single\ CLZ\ instruction.}}
\DoxyCodeLine{00481\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{00482\ \ \ \textcolor{keywordflow}{if}\ (value\ ==\ 0U)}
\DoxyCodeLine{00483\ \ \ \{}
\DoxyCodeLine{00484\ \ \ \ \ \textcolor{keywordflow}{return}\ 32U;}
\DoxyCodeLine{00485\ \ \ \}}
\DoxyCodeLine{00486\ \ \ \textcolor{keywordflow}{return}\ \_\_builtin\_clz(value);}
\DoxyCodeLine{00487\ \}}
\DoxyCodeLine{00488\ }
\DoxyCodeLine{00495\ \_\_STATIC\_FORCEINLINE\ \ uint8\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a8876672c1f185d3253fea6b06bdba771}{\_\_LDREXB}}(\textcolor{keyword}{volatile}\ uint8\_t\ *addr)}
\DoxyCodeLine{00496\ \{}
\DoxyCodeLine{00497\ \ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00498\ }
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#if\ (\_\_GNUC\_\_\ >\ 4)\ ||\ (\_\_GNUC\_\_\ ==\ 4\ \&\&\ \_\_GNUC\_MINOR\_\_\ >=\ 8)}}
\DoxyCodeLine{00500\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}ldrexb\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}Q"{}}\ (*addr)\ );}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00502\ \ \ \ \ \textcolor{comment}{/*\ Prior\ to\ GCC\ 4.8,\ "{}Q"{}\ will\ be\ expanded\ to\ [rx,\ \#0]\ which\ is\ not}}
\DoxyCodeLine{00503\ \textcolor{comment}{\ \ \ \ \ \ \ accepted\ by\ assembler.\ So\ has\ to\ use\ following\ less\ efficient\ pattern.}}
\DoxyCodeLine{00504\ \textcolor{comment}{\ \ \ \ */}}
\DoxyCodeLine{00505\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}ldrexb\ \%0,\ [\%1]"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (addr)\ :\ \textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00507\ \ \ \ \textcolor{keywordflow}{return}\ ((uint8\_t)\ result);\ \ \ \ \textcolor{comment}{/*\ Add\ explicit\ type\ cast\ here\ */}}
\DoxyCodeLine{00508\ \}}
\DoxyCodeLine{00509\ }
\DoxyCodeLine{00510\ }
\DoxyCodeLine{00517\ \_\_STATIC\_FORCEINLINE\ \ uint16\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_aa7f6f01cf534bc8daccc421dc823fc6f}{\_\_LDREXH}}(\textcolor{keyword}{volatile}\ uint16\_t\ *addr)}
\DoxyCodeLine{00518\ \{}
\DoxyCodeLine{00519\ \ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00520\ }
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#if\ (\_\_GNUC\_\_\ >\ 4)\ ||\ (\_\_GNUC\_\_\ ==\ 4\ \&\&\ \_\_GNUC\_MINOR\_\_\ >=\ 8)}}
\DoxyCodeLine{00522\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}ldrexh\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}Q"{}}\ (*addr)\ );}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00524\ \ \ \ \ \textcolor{comment}{/*\ Prior\ to\ GCC\ 4.8,\ "{}Q"{}\ will\ be\ expanded\ to\ [rx,\ \#0]\ which\ is\ not}}
\DoxyCodeLine{00525\ \textcolor{comment}{\ \ \ \ \ \ \ accepted\ by\ assembler.\ So\ has\ to\ use\ following\ less\ efficient\ pattern.}}
\DoxyCodeLine{00526\ \textcolor{comment}{\ \ \ \ */}}
\DoxyCodeLine{00527\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}ldrexh\ \%0,\ [\%1]"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (addr)\ :\ \textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00529\ \ \ \ \textcolor{keywordflow}{return}\ ((uint16\_t)\ result);\ \ \ \ \textcolor{comment}{/*\ Add\ explicit\ type\ cast\ here\ */}}
\DoxyCodeLine{00530\ \}}
\DoxyCodeLine{00531\ }
\DoxyCodeLine{00532\ }
\DoxyCodeLine{00539\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_aa872ae25197f1dddc52835fdfed9a881}{\_\_LDREXW}}(\textcolor{keyword}{volatile}\ uint32\_t\ *addr)}
\DoxyCodeLine{00540\ \{}
\DoxyCodeLine{00541\ \ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00542\ }
\DoxyCodeLine{00543\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}ldrex\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}Q"{}}\ (*addr)\ );}
\DoxyCodeLine{00544\ \ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00545\ \}}
\DoxyCodeLine{00546\ }
\DoxyCodeLine{00547\ }
\DoxyCodeLine{00556\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a503ba30a93e83963de38e5171fbbabce}{\_\_STREXB}}(uint8\_t\ value,\ \textcolor{keyword}{volatile}\ uint8\_t\ *addr)}
\DoxyCodeLine{00557\ \{}
\DoxyCodeLine{00558\ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00559\ }
\DoxyCodeLine{00560\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}strexb\ \%0,\ \%2,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=\&r"{}}\ (result),\ \textcolor{stringliteral}{"{}=Q"{}}\ (*addr)\ :\ \textcolor{stringliteral}{"{}r"{}}\ ((uint32\_t)value)\ );}
\DoxyCodeLine{00561\ \ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00562\ \}}
\DoxyCodeLine{00563\ }
\DoxyCodeLine{00564\ }
\DoxyCodeLine{00573\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a63d19c6c7852ada9a1c1aab80e6294b1}{\_\_STREXH}}(uint16\_t\ value,\ \textcolor{keyword}{volatile}\ uint16\_t\ *addr)}
\DoxyCodeLine{00574\ \{}
\DoxyCodeLine{00575\ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00576\ }
\DoxyCodeLine{00577\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}strexh\ \%0,\ \%2,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=\&r"{}}\ (result),\ \textcolor{stringliteral}{"{}=Q"{}}\ (*addr)\ :\ \textcolor{stringliteral}{"{}r"{}}\ ((uint32\_t)value)\ );}
\DoxyCodeLine{00578\ \ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00579\ \}}
\DoxyCodeLine{00580\ }
\DoxyCodeLine{00581\ }
\DoxyCodeLine{00590\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a0c3704e33e90ba0491cee56cfb553090}{\_\_STREXW}}(uint32\_t\ value,\ \textcolor{keyword}{volatile}\ uint32\_t\ *addr)}
\DoxyCodeLine{00591\ \{}
\DoxyCodeLine{00592\ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00593\ }
\DoxyCodeLine{00594\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}strex\ \%0,\ \%2,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=\&r"{}}\ (result),\ \textcolor{stringliteral}{"{}=Q"{}}\ (*addr)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (value)\ );}
\DoxyCodeLine{00595\ \ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00596\ \}}
\DoxyCodeLine{00597\ }
\DoxyCodeLine{00598\ }
\DoxyCodeLine{00603\ \_\_STATIC\_FORCEINLINE\ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a7f7b66103530fadcce226375af3c2c03}{\_\_CLREX}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00604\ \{}
\DoxyCodeLine{00605\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}clrex"{}}\ :::\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00606\ \}}
\DoxyCodeLine{00607\ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ \_\_SSAT(ARG1,\ ARG2)\ \(\backslash\)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\_\_extension\_\_\ \(\backslash\)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{(\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\ \ int32\_t\ \_\_RES,\ \_\_ARG1\ =\ (ARG1);\ \(\backslash\)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ \ \_\_ASM\ volatile\ ("{}ssat\ \%0,\ \%1,\ \%2"{}\ :\ "{}=r"{}\ (\_\_RES)\ :\ \ "{}I"{}\ (ARG2),\ "{}r"{}\ (\_\_ARG1)\ :\ "{}cc"{}\ );\ \(\backslash\)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\ \ \_\_RES;\ \(\backslash\)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\ \})}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00623\ }
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ \_\_USAT(ARG1,\ ARG2)\ \(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\_\_extension\_\_\ \(\backslash\)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{(\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ \ uint32\_t\ \_\_RES,\ \_\_ARG1\ =\ (ARG1);\ \(\backslash\)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\ \ \_\_ASM\ volatile\ ("{}usat\ \%0,\ \%1,\ \%2"{}\ :\ "{}=r"{}\ (\_\_RES)\ :\ \ "{}I"{}\ (ARG2),\ "{}r"{}\ (\_\_ARG1)\ :\ "{}cc"{}\ );\ \(\backslash\)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ \ \_\_RES;\ \(\backslash\)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\ \})}}
\DoxyCodeLine{00638\ }
\DoxyCodeLine{00639\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ Core\ Function\ Access\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{00640\ }
\DoxyCodeLine{00646\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \_\_enable\_irq(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00647\ \{}
\DoxyCodeLine{00648\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsie\ i"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00649\ \}}
\DoxyCodeLine{00650\ }
\DoxyCodeLine{00656\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \_\_disable\_irq(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00657\ \{}
\DoxyCodeLine{00658\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsid\ i"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00659\ \}}
\DoxyCodeLine{00660\ }
\DoxyCodeLine{00666\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a16e7da363118de45c8dbd69010629dc4}{\_\_enable\_fault\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00667\ \{}
\DoxyCodeLine{00668\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsie\ f"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00669\ \}}
\DoxyCodeLine{00670\ }
\DoxyCodeLine{00676\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a1c8c7def829cba808887b7009b3e05b8}{\_\_disable\_fault\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00677\ \{}
\DoxyCodeLine{00678\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsid\ f"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00679\ \}}
\DoxyCodeLine{00680\ }
\DoxyCodeLine{00686\ \_\_STATIC\_FORCEINLINE\ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga4d0739b1355ca5642a7ce76df1271f01}{\_\_get\_FPSCR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00687\ \{}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\ \ \#if\ ((defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U))\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (defined\ (\_\_FPU\_USED\ \ \ )\ \&\&\ (\_\_FPU\_USED\ \ \ \ ==\ 1U))\ \ \ \ \ )}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\ \ \#if\ \_\_has\_builtin(\_\_builtin\_arm\_get\_fpscr)\ }}
\DoxyCodeLine{00691\ \ \ \textcolor{comment}{//\ Re-\/enable\ using\ built-\/in\ when\ GCC\ has\ been\ fixed}}
\DoxyCodeLine{00692\ \ \ \textcolor{comment}{//\ ||\ (\_\_GNUC\_\_\ >\ 7)\ ||\ (\_\_GNUC\_\_\ ==\ 7\ \&\&\ \_\_GNUC\_MINOR\_\_\ >=\ 2)}}
\DoxyCodeLine{00693\ \ \ \ \ \textcolor{comment}{/*\ see\ https://gcc.gnu.org/ml/gcc-\/patches/2017-\/04/msg00443.html\ */}}
\DoxyCodeLine{00694\ \ \ \ \ \textcolor{keywordflow}{return}\ \_\_builtin\_arm\_get\_fpscr();}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00696\ \ \ \ \ uint32\_t\ result;}
\DoxyCodeLine{00697\ }
\DoxyCodeLine{00698\ \ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}VMRS\ \%0,\ fpscr"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ );}
\DoxyCodeLine{00699\ \ \ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00702\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00704\ \}}
\DoxyCodeLine{00705\ }
\DoxyCodeLine{00711\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga3cd91c42ad2793c3f3ae553a1b975512}{\_\_set\_FPSCR}}(uint32\_t\ fpscr)}
\DoxyCodeLine{00712\ \{}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\ \ \#if\ ((defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U))\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (defined\ (\_\_FPU\_USED\ \ \ )\ \&\&\ (\_\_FPU\_USED\ \ \ \ ==\ 1U))\ \ \ \ \ )}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \#if\ \_\_has\_builtin(\_\_builtin\_arm\_set\_fpscr)}}
\DoxyCodeLine{00716\ \ \ \textcolor{comment}{//\ Re-\/enable\ using\ built-\/in\ when\ GCC\ has\ been\ fixed}}
\DoxyCodeLine{00717\ \ \ \textcolor{comment}{//\ ||\ (\_\_GNUC\_\_\ >\ 7)\ ||\ (\_\_GNUC\_\_\ ==\ 7\ \&\&\ \_\_GNUC\_MINOR\_\_\ >=\ 2)}}
\DoxyCodeLine{00718\ \ \ \ \ \textcolor{comment}{/*\ see\ https://gcc.gnu.org/ml/gcc-\/patches/2017-\/04/msg00443.html\ */}}
\DoxyCodeLine{00719\ \ \ \ \ \_\_builtin\_arm\_set\_fpscr(fpscr);}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00721\ \ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}VMSR\ fpscr,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (fpscr)\ :\ \textcolor{stringliteral}{"{}vfpcc"{}},\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00724\ \ \ \ \ (void)fpscr;}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00726\ \}}
\DoxyCodeLine{00727\ }
\DoxyCodeLine{00731\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}{\_\_get\_CPSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00732\ \{}
\DoxyCodeLine{00733\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00734\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS\ \%0,\ cpsr"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ );}
\DoxyCodeLine{00735\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00736\ \}}
\DoxyCodeLine{00737\ }
\DoxyCodeLine{00741\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a48f0cfea7413b74bd90986762383c1cd}{\_\_set\_CPSR}}(uint32\_t\ cpsr)}
\DoxyCodeLine{00742\ \{}
\DoxyCodeLine{00743\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}MSR\ cpsr,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (cpsr)\ :\ \textcolor{stringliteral}{"{}cc"{}},\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00744\ \}}
\DoxyCodeLine{00745\ }
\DoxyCodeLine{00749\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a4cf62691d82a3f3a0d844ae94718a5a9}{\_\_get\_mode}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00750\ \{}
\DoxyCodeLine{00751\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}{\_\_get\_CPSR}}()\ \&\ 0x1FU);}
\DoxyCodeLine{00752\ \}}
\DoxyCodeLine{00753\ }
\DoxyCodeLine{00757\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a7ad5710bc622794ffed1d31740f6be55}{\_\_set\_mode}}(uint32\_t\ mode)}
\DoxyCodeLine{00758\ \{}
\DoxyCodeLine{00759\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR\ \ cpsr\_c,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (mode)\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00760\ \}}
\DoxyCodeLine{00761\ }
\DoxyCodeLine{00765\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aebea89632181454327b3dc0cf29ec358}{\_\_get\_SP}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00766\ \{}
\DoxyCodeLine{00767\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00768\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MOV\ \ \%0,\ sp"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00769\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00770\ \}}
\DoxyCodeLine{00771\ }
\DoxyCodeLine{00775\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a6d25d5770874bf1c824f892739bfdf41}{\_\_set\_SP}}(uint32\_t\ stack)}
\DoxyCodeLine{00776\ \{}
\DoxyCodeLine{00777\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MOV\ \ sp,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (stack)\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00778\ \}}
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00783\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a7009688fca7a35b5e3ba6cf11cc74869}{\_\_get\_SP\_usr}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00784\ \{}
\DoxyCodeLine{00785\ \ \ uint32\_t\ cpsr\ =\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}{\_\_get\_CPSR}}();}
\DoxyCodeLine{00786\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00787\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{00788\ \ \ \ \ \textcolor{stringliteral}{"{}CPS\ \ \ \ \ \#0x1F\ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00789\ \ \ \ \ \textcolor{stringliteral}{"{}MOV\ \ \ \ \ \%0,\ sp\ \ \ "{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}(result)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}}}
\DoxyCodeLine{00790\ \ \ \ );}
\DoxyCodeLine{00791\ \ \ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a48f0cfea7413b74bd90986762383c1cd}{\_\_set\_CPSR}}(cpsr);}
\DoxyCodeLine{00792\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{00793\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00794\ \}}
\DoxyCodeLine{00795\ }
\DoxyCodeLine{00799\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aabb67304694380b52a86cdc77efdfbf9}{\_\_set\_SP\_usr}}(uint32\_t\ topOfProcStack)}
\DoxyCodeLine{00800\ \{}
\DoxyCodeLine{00801\ \ \ uint32\_t\ cpsr\ =\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}{\_\_get\_CPSR}}();}
\DoxyCodeLine{00802\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{00803\ \ \ \ \ \textcolor{stringliteral}{"{}CPS\ \ \ \ \ \#0x1F\ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00804\ \ \ \ \ \textcolor{stringliteral}{"{}MOV\ \ \ \ \ sp,\ \%0\ \ \ "{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (topOfProcStack)\ :\ \textcolor{stringliteral}{"{}memory"{}}}
\DoxyCodeLine{00805\ \ \ \ );}
\DoxyCodeLine{00806\ \ \ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a48f0cfea7413b74bd90986762383c1cd}{\_\_set\_CPSR}}(cpsr);}
\DoxyCodeLine{00807\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{00808\ \}}
\DoxyCodeLine{00809\ }
\DoxyCodeLine{00813\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a45f4ac1d5ed0077abd44b37afb547d9b}{\_\_get\_FPEXC}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00814\ \{}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#if\ (\_\_FPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{00816\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00817\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}VMRS\ \%0,\ fpexc"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00818\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00820\ \ \ \textcolor{keywordflow}{return}(0);}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00822\ \}}
\DoxyCodeLine{00823\ }
\DoxyCodeLine{00827\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a89b4c06df7c7e993d3847870add8bb61}{\_\_set\_FPEXC}}(uint32\_t\ fpexc)}
\DoxyCodeLine{00828\ \{}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#if\ (\_\_FPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{00830\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}VMSR\ fpexc,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (fpexc)\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00832\ \}}
\DoxyCodeLine{00833\ }
\DoxyCodeLine{00834\ \textcolor{comment}{/*}}
\DoxyCodeLine{00835\ \textcolor{comment}{\ *\ Include\ common\ core\ functions\ to\ access\ Coprocessor\ 15\ registers}}
\DoxyCodeLine{00836\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00837\ }
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ \_\_get\_CP(cp,\ op1,\ Rt,\ CRn,\ CRm,\ op2)\ \_\_ASM\ volatile("{}MRC\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%0,\ c"{}\ \#\ CRn\ "{},\ c"{}\ \#\ CRm\ "{},\ "{}\ \#\ op2\ :\ "{}=r"{}\ (Rt)\ :\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ \_\_set\_CP(cp,\ op1,\ Rt,\ CRn,\ CRm,\ op2)\ \_\_ASM\ volatile("{}MCR\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%0,\ c"{}\ \#\ CRn\ "{},\ c"{}\ \#\ CRm\ "{},\ "{}\ \#\ op2\ :\ :\ "{}r"{}\ (Rt)\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ \_\_get\_CP64(cp,\ op1,\ Rt,\ CRm)\ \ \ \ \ \ \ \ \ \_\_ASM\ volatile("{}MRRC\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%Q0,\ \%R0,\ c"{}\ \#\ CRm\ \ :\ "{}=r"{}\ (Rt)\ :\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ \_\_set\_CP64(cp,\ op1,\ Rt,\ CRm)\ \ \ \ \ \ \ \ \ \_\_ASM\ volatile("{}MCRR\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%Q0,\ \%R0,\ c"{}\ \#\ CRm\ \ :\ :\ "{}r"{}\ (Rt)\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00842\ }
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{cmsis__cp15_8h}{cmsis\_cp15.h}}"{}}}
\DoxyCodeLine{00844\ }
\DoxyCodeLine{00849\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ae4ed17a55cb58b09914a29d8fd36e77a}{\_\_FPU\_Enable}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00850\ \{}
\DoxyCodeLine{00851\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{00852\ \ \ \ \ \textcolor{comment}{//Permit\ access\ to\ VFP/NEON,\ registers\ by\ modifying\ CPACR}}
\DoxyCodeLine{00853\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ MRC\ \ \ \ \ p15,0,R1,c1,c0,2\ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00854\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ ORR\ \ \ \ \ R1,R1,\#0x00F00000\ \(\backslash\)n"{}}}
\DoxyCodeLine{00855\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ MCR\ \ \ \ \ p15,0,R1,c1,c0,2\ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00856\ }
\DoxyCodeLine{00857\ \ \ \ \ \textcolor{comment}{//Ensure\ that\ subsequent\ instructions\ occur\ in\ the\ context\ of\ VFP/NEON\ access\ permitted}}
\DoxyCodeLine{00858\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ ISB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00859\ }
\DoxyCodeLine{00860\ \ \ \ \ \textcolor{comment}{//Enable\ VFP/NEON}}
\DoxyCodeLine{00861\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMRS\ \ \ \ R1,FPEXC\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00862\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ ORR\ \ \ \ \ R1,R1,\#0x40000000\ \(\backslash\)n"{}}}
\DoxyCodeLine{00863\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMSR\ \ \ \ FPEXC,R1\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00864\ }
\DoxyCodeLine{00865\ \ \ \ \ \textcolor{comment}{//Initialise\ VFP/NEON\ registers\ to\ 0}}
\DoxyCodeLine{00866\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ MOV\ \ \ \ \ R2,\#0\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00867\ }
\DoxyCodeLine{00868\ \ \ \ \ \textcolor{comment}{//Initialise\ D16\ registers\ to\ 0}}
\DoxyCodeLine{00869\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D0,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00870\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D1,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00871\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D2,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00872\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D3,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00873\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D4,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00874\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D5,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00875\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D6,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00876\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D7,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00877\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D8,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00878\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D9,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00879\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D10,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00880\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D11,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00881\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D12,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00882\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D13,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00883\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D14,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00884\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D15,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00885\ }
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#if\ (defined(\_\_ARM\_NEON)\ \&\&\ (\_\_ARM\_NEON\ ==\ 1))}}
\DoxyCodeLine{00887\ \ \ \ \ \textcolor{comment}{//Initialise\ D32\ registers\ to\ 0}}
\DoxyCodeLine{00888\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D16,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00889\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D17,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00890\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D18,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00891\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D19,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00892\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D20,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00893\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D21,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00894\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D22,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00895\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D23,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00896\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D24,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00897\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D25,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00898\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D26,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00899\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D27,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00900\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D28,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00901\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D29,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00902\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D30,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00903\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D31,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00905\ }
\DoxyCodeLine{00906\ \ \ \ \ \textcolor{comment}{//Initialise\ FPSCR\ to\ a\ known\ state}}
\DoxyCodeLine{00907\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMRS\ \ \ \ R1,FPSCR\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00908\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ LDR\ \ \ \ \ R2,=0x00086060\ \ \ \ \(\backslash\)n"{}}\ \textcolor{comment}{//Mask\ off\ all\ bits\ that\ do\ not\ have\ to\ be\ preserved.\ Non-\/preserved\ bits\ can/should\ be\ zero.}}
\DoxyCodeLine{00909\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ AND\ \ \ \ \ R1,R1,R2\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00910\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMSR\ \ \ \ FPSCR,R1\ \ \ \ \ \ \ \ \ \ \ \ "{}}}
\DoxyCodeLine{00911\ \ \ \ \ :\ :\ :\ \textcolor{stringliteral}{"{}cc"{}},\ \textcolor{stringliteral}{"{}r1"{}},\ \textcolor{stringliteral}{"{}r2"{}}}
\DoxyCodeLine{00912\ \ \ );}
\DoxyCodeLine{00913\ \}}
\DoxyCodeLine{00914\ }
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#pragma\ GCC\ diagnostic\ pop}}
\DoxyCodeLine{00916\ }
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CMSIS\_GCC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
