
bno_sensor_print.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000823c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  080083e0  080083e0  000093e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800884c  0800884c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800884c  0800884c  0000984c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008854  08008854  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008854  08008854  00009854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008858  08008858  00009858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800885c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200001d4  08008a30  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005b4  08008a30  0000a5b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df00  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025d8  00000000  00000000  00018104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  0001a6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f7  00000000  00000000  0001b3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e96  00000000  00000000  0001bdbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ba4  00000000  00000000  00033c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d1f1  00000000  00000000  000447f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d19ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a20  00000000  00000000  000d1a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d6450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080083c4 	.word	0x080083c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080083c4 	.word	0x080083c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <MX_DMA_Init+0x78>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a1a      	ldr	r2, [pc, #104]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001040:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <MX_DMA_Init+0x78>)
 800105c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	200e      	movs	r0, #14
 8001074:	f000 feaf 	bl	8001dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001078:	200e      	movs	r0, #14
 800107a:	f000 fec8 	bl	8001e0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	200f      	movs	r0, #15
 8001084:	f000 fea7 	bl	8001dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001088:	200f      	movs	r0, #15
 800108a:	f000 fec0 	bl	8001e0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2046      	movs	r0, #70	@ 0x46
 8001094:	f000 fe9f 	bl	8001dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001098:	2046      	movs	r0, #70	@ 0x46
 800109a:	f000 feb8 	bl	8001e0e <HAL_NVIC_EnableIRQ>

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800

080010ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	4b37      	ldr	r3, [pc, #220]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a36      	ldr	r2, [pc, #216]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010e8:	f043 0302 	orr.w	r3, r3, #2
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BNO_CS_GPIO_Port, BNO_CS_Pin, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2110      	movs	r1, #16
 80010fe:	482a      	ldr	r0, [pc, #168]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001100:	f001 fb26 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BNO_RST_GPIO_Port, BNO_RST_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2102      	movs	r1, #2
 8001108:	4828      	ldr	r0, [pc, #160]	@ (80011ac <MX_GPIO_Init+0x100>)
 800110a:	f001 fb21 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JETSON_DRDY_GPIO_Port, JETSON_DRDY_Pin, GPIO_PIN_RESET);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001114:	4824      	ldr	r0, [pc, #144]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001116:	f001 fb1b 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BNO_CS_Pin */
  GPIO_InitStruct.Pin = BNO_CS_Pin;
 800111a:	2310      	movs	r3, #16
 800111c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001126:	2302      	movs	r3, #2
 8001128:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BNO_CS_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4619      	mov	r1, r3
 8001130:	481d      	ldr	r0, [pc, #116]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001132:	f001 f971 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_INT_Pin */
  GPIO_InitStruct.Pin = BNO_INT_Pin;
 8001136:	2301      	movs	r3, #1
 8001138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800113a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BNO_INT_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	4619      	mov	r1, r3
 800114a:	4818      	ldr	r0, [pc, #96]	@ (80011ac <MX_GPIO_Init+0x100>)
 800114c:	f001 f964 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_RST_Pin */
  GPIO_InitStruct.Pin = BNO_RST_Pin;
 8001150:	2302      	movs	r3, #2
 8001152:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001154:	2301      	movs	r3, #1
 8001156:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BNO_RST_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4619      	mov	r1, r3
 8001166:	4811      	ldr	r0, [pc, #68]	@ (80011ac <MX_GPIO_Init+0x100>)
 8001168:	f001 f956 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pin : JETSON_DRDY_Pin */
  GPIO_InitStruct.Pin = JETSON_DRDY_Pin;
 800116c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(JETSON_DRDY_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4619      	mov	r1, r3
 8001184:	4808      	ldr	r0, [pc, #32]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001186:	f001 f947 	bl	8002418 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2006      	movs	r0, #6
 8001190:	f000 fe21 	bl	8001dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001194:	2006      	movs	r0, #6
 8001196:	f000 fe3a 	bl	8001e0e <HAL_NVIC_EnableIRQ>

}
 800119a:	bf00      	nop
 800119c:	3720      	adds	r7, #32
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40020000 	.word	0x40020000
 80011ac:	40020400 	.word	0x40020400

080011b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011b6:	4a13      	ldr	r2, [pc, #76]	@ (8001204 <MX_I2C1_Init+0x54>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_I2C1_Init+0x58>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ee:	f001 fae1 	bl	80027b4 <HAL_I2C_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f8:	f000 f8f8 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200001f0 	.word	0x200001f0
 8001204:	40005400 	.word	0x40005400
 8001208:	000186a0 	.word	0x000186a0

0800120c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <HAL_I2C_MspInit+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12b      	bne.n	8001286 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800124a:	23c0      	movs	r3, #192	@ 0xc0
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800124e:	2312      	movs	r3, #18
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800125a:	2304      	movs	r3, #4
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <HAL_I2C_MspInit+0x8c>)
 8001266:	f001 f8d7 	bl	8002418 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001272:	4a08      	ldr	r2, [pc, #32]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001274:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001278:	6413      	str	r3, [r2, #64]	@ 0x40
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40005400 	.word	0x40005400
 8001294:	40023800 	.word	0x40023800
 8001298:	40020400 	.word	0x40020400

0800129c <HAL_GPIO_EXTI_Callback>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_0)   // PB0
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d102      	bne.n	80012b2 <HAL_GPIO_EXTI_Callback+0x16>
  {
    bno_int_flag = 1;
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <HAL_GPIO_EXTI_Callback+0x24>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
  }
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000244 	.word	0x20000244

080012c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c8:	f000 fc14 	bl	8001af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012cc:	f000 f830 	bl	8001330 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d0:	f7ff feec 	bl	80010ac <MX_GPIO_Init>
  MX_DMA_Init();
 80012d4:	f7ff feac 	bl	8001030 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80012d8:	f000 fb3e 	bl	8001958 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80012dc:	f7ff ff68 	bl	80011b0 <MX_I2C1_Init>
  MX_SPI2_Init();
 80012e0:	f000 f8c0 	bl	8001464 <MX_SPI2_Init>
  MX_SPI1_Init();
 80012e4:	f000 f888 	bl	80013f8 <MX_SPI1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (bno_int_flag) {
 80012e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001320 <main+0x5c>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d005      	beq.n	80012fe <main+0x3a>
	    bno_int_flag = 0;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <main+0x5c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
	    printf("BNO INT!\r\n");
 80012f8:	480a      	ldr	r0, [pc, #40]	@ (8001324 <main+0x60>)
 80012fa:	f003 fc19 	bl	8004b30 <puts>
	  }

	  printf("PB0=%d flag=%u\r\n",
	         (int)HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0),
 80012fe:	2101      	movs	r1, #1
 8001300:	4809      	ldr	r0, [pc, #36]	@ (8001328 <main+0x64>)
 8001302:	f001 fa0d 	bl	8002720 <HAL_GPIO_ReadPin>
 8001306:	4603      	mov	r3, r0
	  printf("PB0=%d flag=%u\r\n",
 8001308:	4619      	mov	r1, r3
 800130a:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <main+0x5c>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	b2db      	uxtb	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	4806      	ldr	r0, [pc, #24]	@ (800132c <main+0x68>)
 8001314:	f003 fba4 	bl	8004a60 <iprintf>
	         (unsigned)bno_int_flag);
	  HAL_Delay(200);
 8001318:	20c8      	movs	r0, #200	@ 0xc8
 800131a:	f000 fc5d 	bl	8001bd8 <HAL_Delay>
	  if (bno_int_flag) {
 800131e:	e7e3      	b.n	80012e8 <main+0x24>
 8001320:	20000244 	.word	0x20000244
 8001324:	080083e0 	.word	0x080083e0
 8001328:	40020400 	.word	0x40020400
 800132c:	080083ec 	.word	0x080083ec

08001330 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b094      	sub	sp, #80	@ 0x50
 8001334:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001336:	f107 0320 	add.w	r3, r7, #32
 800133a:	2230      	movs	r2, #48	@ 0x30
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f003 fcf8 	bl	8004d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001344:	f107 030c 	add.w	r3, r7, #12
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001354:	2300      	movs	r3, #0
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <SystemClock_Config+0xb4>)
 800135a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135c:	4a21      	ldr	r2, [pc, #132]	@ (80013e4 <SystemClock_Config+0xb4>)
 800135e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001362:	6413      	str	r3, [r2, #64]	@ 0x40
 8001364:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <SystemClock_Config+0xb4>)
 8001366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <SystemClock_Config+0xb8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a1b      	ldr	r2, [pc, #108]	@ (80013e8 <SystemClock_Config+0xb8>)
 800137a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <SystemClock_Config+0xb8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138c:	2302      	movs	r3, #2
 800138e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001390:	2301      	movs	r3, #1
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001394:	2310      	movs	r3, #16
 8001396:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001398:	2300      	movs	r3, #0
 800139a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800139c:	f107 0320 	add.w	r3, r7, #32
 80013a0:	4618      	mov	r0, r3
 80013a2:	f001 fb4b 	bl	8002a3c <HAL_RCC_OscConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80013ac:	f000 f81e 	bl	80013ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b0:	230f      	movs	r3, #15
 80013b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f001 fdae 	bl	8002f2c <HAL_RCC_ClockConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80013d6:	f000 f809 	bl	80013ec <Error_Handler>
  }
}
 80013da:	bf00      	nop
 80013dc:	3750      	adds	r7, #80	@ 0x50
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40007000 	.word	0x40007000

080013ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f0:	b672      	cpsid	i
}
 80013f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <Error_Handler+0x8>

080013f8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013fc:	4b17      	ldr	r3, [pc, #92]	@ (800145c <MX_SPI1_Init+0x64>)
 80013fe:	4a18      	ldr	r2, [pc, #96]	@ (8001460 <MX_SPI1_Init+0x68>)
 8001400:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <MX_SPI1_Init+0x64>)
 8001404:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001408:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800140a:	4b14      	ldr	r3, [pc, #80]	@ (800145c <MX_SPI1_Init+0x64>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <MX_SPI1_Init+0x64>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001416:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_SPI1_Init+0x64>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800141c:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <MX_SPI1_Init+0x64>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_SPI1_Init+0x64>)
 8001424:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001428:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800142a:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_SPI1_Init+0x64>)
 800142c:	2200      	movs	r2, #0
 800142e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001430:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <MX_SPI1_Init+0x64>)
 8001432:	2200      	movs	r2, #0
 8001434:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001436:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_SPI1_Init+0x64>)
 8001438:	2200      	movs	r2, #0
 800143a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800143c:	4b07      	ldr	r3, [pc, #28]	@ (800145c <MX_SPI1_Init+0x64>)
 800143e:	2200      	movs	r2, #0
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_SPI1_Init+0x64>)
 8001444:	220a      	movs	r2, #10
 8001446:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001448:	4804      	ldr	r0, [pc, #16]	@ (800145c <MX_SPI1_Init+0x64>)
 800144a:	f001 ff4f 	bl	80032ec <HAL_SPI_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001454:	f7ff ffca 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000248 	.word	0x20000248
 8001460:	40013000 	.word	0x40013000

08001464 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 800146a:	4a16      	ldr	r2, [pc, #88]	@ (80014c4 <MX_SPI2_Init+0x60>)
 800146c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800146e:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 8001470:	2200      	movs	r2, #0
 8001472:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 800147c:	2200      	movs	r2, #0
 800147e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 8001482:	2200      	movs	r2, #0
 8001484:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001486:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 8001488:	2200      	movs	r2, #0
 800148a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800148c:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 800148e:	2200      	movs	r2, #0
 8001490:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001492:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 8001494:	2200      	movs	r2, #0
 8001496:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001498:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 800149a:	2200      	movs	r2, #0
 800149c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800149e:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80014a4:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 80014a6:	220a      	movs	r2, #10
 80014a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <MX_SPI2_Init+0x5c>)
 80014ac:	f001 ff1e 	bl	80032ec <HAL_SPI_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 80014b6:	f7ff ff99 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200002a0 	.word	0x200002a0
 80014c4:	40003800 	.word	0x40003800

080014c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08c      	sub	sp, #48	@ 0x30
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a60      	ldr	r2, [pc, #384]	@ (8001668 <HAL_SPI_MspInit+0x1a0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d12c      	bne.n	8001544 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	61bb      	str	r3, [r7, #24]
 80014ee:	4b5f      	ldr	r3, [pc, #380]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	4a5e      	ldr	r2, [pc, #376]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 80014f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014fa:	4b5c      	ldr	r3, [pc, #368]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	4b58      	ldr	r3, [pc, #352]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a57      	ldr	r2, [pc, #348]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b55      	ldr	r3, [pc, #340]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001522:	23e0      	movs	r3, #224	@ 0xe0
 8001524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001532:	2305      	movs	r3, #5
 8001534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 031c 	add.w	r3, r7, #28
 800153a:	4619      	mov	r1, r3
 800153c:	484c      	ldr	r0, [pc, #304]	@ (8001670 <HAL_SPI_MspInit+0x1a8>)
 800153e:	f000 ff6b 	bl	8002418 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001542:	e08c      	b.n	800165e <HAL_SPI_MspInit+0x196>
  else if(spiHandle->Instance==SPI2)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a4a      	ldr	r2, [pc, #296]	@ (8001674 <HAL_SPI_MspInit+0x1ac>)
 800154a:	4293      	cmp	r3, r2
 800154c:	f040 8087 	bne.w	800165e <HAL_SPI_MspInit+0x196>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001550:	2300      	movs	r3, #0
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	4b45      	ldr	r3, [pc, #276]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001558:	4a44      	ldr	r2, [pc, #272]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 800155a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800155e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001560:	4b42      	ldr	r3, [pc, #264]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 8001562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001564:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	4b3e      	ldr	r3, [pc, #248]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 8001572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001574:	4a3d      	ldr	r2, [pc, #244]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 8001576:	f043 0302 	orr.w	r3, r3, #2
 800157a:	6313      	str	r3, [r2, #48]	@ 0x30
 800157c:	4b3b      	ldr	r3, [pc, #236]	@ (800166c <HAL_SPI_MspInit+0x1a4>)
 800157e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001588:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800158c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001596:	2303      	movs	r3, #3
 8001598:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800159a:	2305      	movs	r3, #5
 800159c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159e:	f107 031c 	add.w	r3, r7, #28
 80015a2:	4619      	mov	r1, r3
 80015a4:	4834      	ldr	r0, [pc, #208]	@ (8001678 <HAL_SPI_MspInit+0x1b0>)
 80015a6:	f000 ff37 	bl	8002418 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80015aa:	4b34      	ldr	r3, [pc, #208]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015ac:	4a34      	ldr	r2, [pc, #208]	@ (8001680 <HAL_SPI_MspInit+0x1b8>)
 80015ae:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80015b0:	4b32      	ldr	r3, [pc, #200]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015b6:	4b31      	ldr	r3, [pc, #196]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015bc:	4b2f      	ldr	r3, [pc, #188]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015c2:	4b2e      	ldr	r3, [pc, #184]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015c8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015ca:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015d0:	4b2a      	ldr	r3, [pc, #168]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80015d6:	4b29      	ldr	r3, [pc, #164]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015d8:	2200      	movs	r2, #0
 80015da:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015dc:	4b27      	ldr	r3, [pc, #156]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015de:	2200      	movs	r2, #0
 80015e0:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015e2:	4b26      	ldr	r3, [pc, #152]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80015e8:	4824      	ldr	r0, [pc, #144]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015ea:	f000 fc2b 	bl	8001e44 <HAL_DMA_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <HAL_SPI_MspInit+0x130>
      Error_Handler();
 80015f4:	f7ff fefa 	bl	80013ec <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a20      	ldr	r2, [pc, #128]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 80015fc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015fe:	4a1f      	ldr	r2, [pc, #124]	@ (800167c <HAL_SPI_MspInit+0x1b4>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001604:	4b1f      	ldr	r3, [pc, #124]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001606:	4a20      	ldr	r2, [pc, #128]	@ (8001688 <HAL_SPI_MspInit+0x1c0>)
 8001608:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800160a:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 800160c:	2200      	movs	r2, #0
 800160e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001610:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001612:	2240      	movs	r2, #64	@ 0x40
 8001614:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001616:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001618:	2200      	movs	r2, #0
 800161a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800161c:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 800161e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001622:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001624:	4b17      	ldr	r3, [pc, #92]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800162a:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001630:	4b14      	ldr	r3, [pc, #80]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001636:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800163c:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 800163e:	2200      	movs	r2, #0
 8001640:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001642:	4810      	ldr	r0, [pc, #64]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001644:	f000 fbfe 	bl	8001e44 <HAL_DMA_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <HAL_SPI_MspInit+0x18a>
      Error_Handler();
 800164e:	f7ff fecd 	bl	80013ec <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a0b      	ldr	r2, [pc, #44]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 8001656:	649a      	str	r2, [r3, #72]	@ 0x48
 8001658:	4a0a      	ldr	r2, [pc, #40]	@ (8001684 <HAL_SPI_MspInit+0x1bc>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800165e:	bf00      	nop
 8001660:	3730      	adds	r7, #48	@ 0x30
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40013000 	.word	0x40013000
 800166c:	40023800 	.word	0x40023800
 8001670:	40020000 	.word	0x40020000
 8001674:	40003800 	.word	0x40003800
 8001678:	40020400 	.word	0x40020400
 800167c:	200002f8 	.word	0x200002f8
 8001680:	40026058 	.word	0x40026058
 8001684:	20000358 	.word	0x20000358
 8001688:	40026070 	.word	0x40026070

0800168c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	607b      	str	r3, [r7, #4]
 8001696:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <HAL_MspInit+0x4c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	4a0f      	ldr	r2, [pc, #60]	@ (80016d8 <HAL_MspInit+0x4c>)
 800169c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a2:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <HAL_MspInit+0x4c>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	603b      	str	r3, [r7, #0]
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <HAL_MspInit+0x4c>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	4a08      	ldr	r2, [pc, #32]	@ (80016d8 <HAL_MspInit+0x4c>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <HAL_MspInit+0x4c>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40023800 	.word	0x40023800

080016dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <NMI_Handler+0x4>

080016e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <HardFault_Handler+0x4>

080016ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <MemManage_Handler+0x4>

080016f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <BusFault_Handler+0x4>

080016fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <UsageFault_Handler+0x4>

08001704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001732:	f000 fa31 	bl	8001b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}

0800173a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BNO_INT_Pin);
 800173e:	2001      	movs	r0, #1
 8001740:	f001 f820 	bl	8002784 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}

08001748 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <DMA1_Stream3_IRQHandler+0x10>)
 800174e:	f000 fc27 	bl	8001fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200002f8 	.word	0x200002f8

0800175c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001760:	4802      	ldr	r0, [pc, #8]	@ (800176c <DMA1_Stream4_IRQHandler+0x10>)
 8001762:	f000 fc1d 	bl	8001fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000358 	.word	0x20000358

08001770 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <DMA2_Stream7_IRQHandler+0x10>)
 8001776:	f000 fc13 	bl	8001fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000404 	.word	0x20000404

08001784 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return 1;
 8001788:	2301      	movs	r3, #1
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <_kill>:

int _kill(int pid, int sig)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800179e:	f003 fb1b 	bl	8004dd8 <__errno>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2216      	movs	r2, #22
 80017a6:	601a      	str	r2, [r3, #0]
  return -1;
 80017a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <_exit>:

void _exit (int status)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff ffe7 	bl	8001794 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017c6:	bf00      	nop
 80017c8:	e7fd      	b.n	80017c6 <_exit+0x12>

080017ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b086      	sub	sp, #24
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e00a      	b.n	80017f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017dc:	f3af 8000 	nop.w
 80017e0:	4601      	mov	r1, r0
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	1c5a      	adds	r2, r3, #1
 80017e6:	60ba      	str	r2, [r7, #8]
 80017e8:	b2ca      	uxtb	r2, r1
 80017ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	3301      	adds	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	697a      	ldr	r2, [r7, #20]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	dbf0      	blt.n	80017dc <_read+0x12>
  }

  return len;
 80017fa:	687b      	ldr	r3, [r7, #4]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
 8001814:	e009      	b.n	800182a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	1c5a      	adds	r2, r3, #1
 800181a:	60ba      	str	r2, [r7, #8]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	4618      	mov	r0, r3
 8001820:	f000 f840 	bl	80018a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	3301      	adds	r3, #1
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	429a      	cmp	r2, r3
 8001830:	dbf1      	blt.n	8001816 <_write+0x12>
  }
  return len;
 8001832:	687b      	ldr	r3, [r7, #4]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <_close>:

int _close(int file)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001844:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001848:	4618      	mov	r0, r3
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001864:	605a      	str	r2, [r3, #4]
  return 0;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <_isatty>:

int _isatty(int file)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800187c:	2301      	movs	r3, #1
}
 800187e:	4618      	mov	r0, r3
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800188a:	b480      	push	{r7}
 800188c:	b085      	sub	sp, #20
 800188e:	af00      	add	r7, sp, #0
 8001890:	60f8      	str	r0, [r7, #12]
 8001892:	60b9      	str	r1, [r7, #8]
 8001894:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <__io_putchar>:
  errno = ENOMEM;
  return -1;
}

int __io_putchar(int ch)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80018ac:	1d39      	adds	r1, r7, #4
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018b2:	2201      	movs	r2, #1
 80018b4:	4803      	ldr	r0, [pc, #12]	@ (80018c4 <__io_putchar+0x20>)
 80018b6:	f001 fdf2 	bl	800349e <HAL_UART_Transmit>
  return ch;
 80018ba:	687b      	ldr	r3, [r7, #4]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200003bc 	.word	0x200003bc

080018c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018d0:	4a14      	ldr	r2, [pc, #80]	@ (8001924 <_sbrk+0x5c>)
 80018d2:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <_sbrk+0x60>)
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018dc:	4b13      	ldr	r3, [pc, #76]	@ (800192c <_sbrk+0x64>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d102      	bne.n	80018ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018e4:	4b11      	ldr	r3, [pc, #68]	@ (800192c <_sbrk+0x64>)
 80018e6:	4a12      	ldr	r2, [pc, #72]	@ (8001930 <_sbrk+0x68>)
 80018e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <_sbrk+0x64>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d207      	bcs.n	8001908 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f8:	f003 fa6e 	bl	8004dd8 <__errno>
 80018fc:	4603      	mov	r3, r0
 80018fe:	220c      	movs	r2, #12
 8001900:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001902:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001906:	e009      	b.n	800191c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001908:	4b08      	ldr	r3, [pc, #32]	@ (800192c <_sbrk+0x64>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800190e:	4b07      	ldr	r3, [pc, #28]	@ (800192c <_sbrk+0x64>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4413      	add	r3, r2
 8001916:	4a05      	ldr	r2, [pc, #20]	@ (800192c <_sbrk+0x64>)
 8001918:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800191a:	68fb      	ldr	r3, [r7, #12]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20020000 	.word	0x20020000
 8001928:	00000400 	.word	0x00000400
 800192c:	200003b8 	.word	0x200003b8
 8001930:	200005b8 	.word	0x200005b8

08001934 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <SystemInit+0x20>)
 800193a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800193e:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <SystemInit+0x20>)
 8001940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800195c:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800195e:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <MX_USART1_UART_Init+0x50>)
 8001960:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001962:	4b10      	ldr	r3, [pc, #64]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001976:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800198e:	4805      	ldr	r0, [pc, #20]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001990:	f001 fd35 	bl	80033fe <HAL_UART_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800199a:	f7ff fd27 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200003bc 	.word	0x200003bc
 80019a8:	40011000 	.word	0x40011000

080019ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	@ 0x28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a30      	ldr	r2, [pc, #192]	@ (8001a8c <HAL_UART_MspInit+0xe0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d15a      	bne.n	8001a84 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a90 <HAL_UART_MspInit+0xe4>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	4a2e      	ldr	r2, [pc, #184]	@ (8001a90 <HAL_UART_MspInit+0xe4>)
 80019d8:	f043 0310 	orr.w	r3, r3, #16
 80019dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019de:	4b2c      	ldr	r3, [pc, #176]	@ (8001a90 <HAL_UART_MspInit+0xe4>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <HAL_UART_MspInit+0xe4>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	4a27      	ldr	r2, [pc, #156]	@ (8001a90 <HAL_UART_MspInit+0xe4>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fa:	4b25      	ldr	r3, [pc, #148]	@ (8001a90 <HAL_UART_MspInit+0xe4>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a06:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a14:	2303      	movs	r3, #3
 8001a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a18:	2307      	movs	r3, #7
 8001a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	481c      	ldr	r0, [pc, #112]	@ (8001a94 <HAL_UART_MspInit+0xe8>)
 8001a24:	f000 fcf8 	bl	8002418 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001a28:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001a9c <HAL_UART_MspInit+0xf0>)
 8001a2c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a30:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a34:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a38:	2240      	movs	r2, #64	@ 0x40
 8001a3a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a3c:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a48:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a4a:	4b13      	ldr	r3, [pc, #76]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a50:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001a56:	4b10      	ldr	r3, [pc, #64]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a62:	4b0d      	ldr	r3, [pc, #52]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001a68:	480b      	ldr	r0, [pc, #44]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a6a:	f000 f9eb 	bl	8001e44 <HAL_DMA_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001a74:	f7ff fcba 	bl	80013ec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a7c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a7e:	4a06      	ldr	r2, [pc, #24]	@ (8001a98 <HAL_UART_MspInit+0xec>)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001a84:	bf00      	nop
 8001a86:	3728      	adds	r7, #40	@ 0x28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40011000 	.word	0x40011000
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020000 	.word	0x40020000
 8001a98:	20000404 	.word	0x20000404
 8001a9c:	400264b8 	.word	0x400264b8

08001aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001aa0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ad8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001aa4:	f7ff ff46 	bl	8001934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001aa8:	480c      	ldr	r0, [pc, #48]	@ (8001adc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001aaa:	490d      	ldr	r1, [pc, #52]	@ (8001ae0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001aac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab0:	e002      	b.n	8001ab8 <LoopCopyDataInit>

08001ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ab6:	3304      	adds	r3, #4

08001ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001abc:	d3f9      	bcc.n	8001ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001abe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8001aec <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac4:	e001      	b.n	8001aca <LoopFillZerobss>

08001ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac8:	3204      	adds	r2, #4

08001aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001acc:	d3fb      	bcc.n	8001ac6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ace:	f003 f989 	bl	8004de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ad2:	f7ff fbf7 	bl	80012c4 <main>
  bx  lr    
 8001ad6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ae4:	0800885c 	.word	0x0800885c
  ldr r2, =_sbss
 8001ae8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001aec:	200005b4 	.word	0x200005b4

08001af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001af0:	e7fe      	b.n	8001af0 <ADC_IRQHandler>
	...

08001af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001af8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <HAL_Init+0x40>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b34 <HAL_Init+0x40>)
 8001afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b04:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <HAL_Init+0x40>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <HAL_Init+0x40>)
 8001b0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b10:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <HAL_Init+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a07      	ldr	r2, [pc, #28]	@ (8001b34 <HAL_Init+0x40>)
 8001b16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	f000 f94f 	bl	8001dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b22:	200f      	movs	r0, #15
 8001b24:	f000 f808 	bl	8001b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b28:	f7ff fdb0 	bl	800168c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40023c00 	.word	0x40023c00

08001b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b40:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <HAL_InitTick+0x54>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	4b12      	ldr	r3, [pc, #72]	@ (8001b90 <HAL_InitTick+0x58>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 f967 	bl	8001e2a <HAL_SYSTICK_Config>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e00e      	b.n	8001b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b0f      	cmp	r3, #15
 8001b6a:	d80a      	bhi.n	8001b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b74:	f000 f92f 	bl	8001dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b78:	4a06      	ldr	r2, [pc, #24]	@ (8001b94 <HAL_InitTick+0x5c>)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	e000      	b.n	8001b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000000 	.word	0x20000000
 8001b90:	20000008 	.word	0x20000008
 8001b94:	20000004 	.word	0x20000004

08001b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <HAL_IncTick+0x20>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_IncTick+0x24>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	4a04      	ldr	r2, [pc, #16]	@ (8001bbc <HAL_IncTick+0x24>)
 8001baa:	6013      	str	r3, [r2, #0]
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000008 	.word	0x20000008
 8001bbc:	20000464 	.word	0x20000464

08001bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc4:	4b03      	ldr	r3, [pc, #12]	@ (8001bd4 <HAL_GetTick+0x14>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000464 	.word	0x20000464

08001bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be0:	f7ff ffee 	bl	8001bc0 <HAL_GetTick>
 8001be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001bf0:	d005      	beq.n	8001bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <HAL_Delay+0x44>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bfe:	bf00      	nop
 8001c00:	f7ff ffde 	bl	8001bc0 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d8f7      	bhi.n	8001c00 <HAL_Delay+0x28>
  {
  }
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000008 	.word	0x20000008

08001c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c30:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x44>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c36:	68ba      	ldr	r2, [r7, #8]
 8001c38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c52:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x44>)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	60d3      	str	r3, [r2, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c6c:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <__NVIC_GetPriorityGrouping+0x18>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	0a1b      	lsrs	r3, r3, #8
 8001c72:	f003 0307 	and.w	r3, r3, #7
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	db0b      	blt.n	8001cae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	f003 021f 	and.w	r2, r3, #31
 8001c9c:	4907      	ldr	r1, [pc, #28]	@ (8001cbc <__NVIC_EnableIRQ+0x38>)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	095b      	lsrs	r3, r3, #5
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8001caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cae:	bf00      	nop
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000e100 	.word	0xe000e100

08001cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	6039      	str	r1, [r7, #0]
 8001cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	db0a      	blt.n	8001cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	490c      	ldr	r1, [pc, #48]	@ (8001d0c <__NVIC_SetPriority+0x4c>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	0112      	lsls	r2, r2, #4
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce8:	e00a      	b.n	8001d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	4908      	ldr	r1, [pc, #32]	@ (8001d10 <__NVIC_SetPriority+0x50>)
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	3b04      	subs	r3, #4
 8001cf8:	0112      	lsls	r2, r2, #4
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	440b      	add	r3, r1
 8001cfe:	761a      	strb	r2, [r3, #24]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	e000e100 	.word	0xe000e100
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	@ 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f1c3 0307 	rsb	r3, r3, #7
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	bf28      	it	cs
 8001d32:	2304      	movcs	r3, #4
 8001d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	2b06      	cmp	r3, #6
 8001d3c:	d902      	bls.n	8001d44 <NVIC_EncodePriority+0x30>
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3b03      	subs	r3, #3
 8001d42:	e000      	b.n	8001d46 <NVIC_EncodePriority+0x32>
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43da      	mvns	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	401a      	ands	r2, r3
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d5c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	43d9      	mvns	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	4313      	orrs	r3, r2
         );
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3724      	adds	r7, #36	@ 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d8c:	d301      	bcc.n	8001d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e00f      	b.n	8001db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <SysTick_Config+0x40>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3b01      	subs	r3, #1
 8001d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001da0:	f7ff ff8e 	bl	8001cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <SysTick_Config+0x40>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001daa:	4b04      	ldr	r3, [pc, #16]	@ (8001dbc <SysTick_Config+0x40>)
 8001dac:	2207      	movs	r2, #7
 8001dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	e000e010 	.word	0xe000e010

08001dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ff29 	bl	8001c20 <__NVIC_SetPriorityGrouping>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b086      	sub	sp, #24
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
 8001de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de8:	f7ff ff3e 	bl	8001c68 <__NVIC_GetPriorityGrouping>
 8001dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	6978      	ldr	r0, [r7, #20]
 8001df4:	f7ff ff8e 	bl	8001d14 <NVIC_EncodePriority>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfe:	4611      	mov	r1, r2
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff5d 	bl	8001cc0 <__NVIC_SetPriority>
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff31 	bl	8001c84 <__NVIC_EnableIRQ>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ffa2 	bl	8001d7c <SysTick_Config>
 8001e38:	4603      	mov	r3, r0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e50:	f7ff feb6 	bl	8001bc0 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e099      	b.n	8001f94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2202      	movs	r2, #2
 8001e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f022 0201 	bic.w	r2, r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e80:	e00f      	b.n	8001ea2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e82:	f7ff fe9d 	bl	8001bc0 <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	2b05      	cmp	r3, #5
 8001e8e:	d908      	bls.n	8001ea2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2220      	movs	r2, #32
 8001e94:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2203      	movs	r2, #3
 8001e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e078      	b.n	8001f94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1e8      	bne.n	8001e82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001eb8:	697a      	ldr	r2, [r7, #20]
 8001eba:	4b38      	ldr	r3, [pc, #224]	@ (8001f9c <HAL_DMA_Init+0x158>)
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ece:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ee6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d107      	bne.n	8001f0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	4313      	orrs	r3, r2
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	f023 0307 	bic.w	r3, r3, #7
 8001f22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	d117      	bne.n	8001f66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f3a:	697a      	ldr	r2, [r7, #20]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00e      	beq.n	8001f66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 f9e9 	bl	8002320 <DMA_CheckFifoParam>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d008      	beq.n	8001f66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2240      	movs	r2, #64	@ 0x40
 8001f58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001f62:	2301      	movs	r3, #1
 8001f64:	e016      	b.n	8001f94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	697a      	ldr	r2, [r7, #20]
 8001f6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f9a0 	bl	80022b4 <DMA_CalcBaseAndBitshift>
 8001f74:	4603      	mov	r3, r0
 8001f76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7c:	223f      	movs	r2, #63	@ 0x3f
 8001f7e:	409a      	lsls	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	f010803f 	.word	0xf010803f

08001fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001fac:	4b8e      	ldr	r3, [pc, #568]	@ (80021e8 <HAL_DMA_IRQHandler+0x248>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a8e      	ldr	r2, [pc, #568]	@ (80021ec <HAL_DMA_IRQHandler+0x24c>)
 8001fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb6:	0a9b      	lsrs	r3, r3, #10
 8001fb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fca:	2208      	movs	r2, #8
 8001fcc:	409a      	lsls	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d01a      	beq.n	800200c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d013      	beq.n	800200c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f022 0204 	bic.w	r2, r2, #4
 8001ff2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff8:	2208      	movs	r2, #8
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002004:	f043 0201 	orr.w	r2, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002010:	2201      	movs	r2, #1
 8002012:	409a      	lsls	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4013      	ands	r3, r2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d012      	beq.n	8002042 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00b      	beq.n	8002042 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800202e:	2201      	movs	r2, #1
 8002030:	409a      	lsls	r2, r3
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800203a:	f043 0202 	orr.w	r2, r3, #2
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002046:	2204      	movs	r2, #4
 8002048:	409a      	lsls	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4013      	ands	r3, r2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d012      	beq.n	8002078 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00b      	beq.n	8002078 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002064:	2204      	movs	r2, #4
 8002066:	409a      	lsls	r2, r3
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002070:	f043 0204 	orr.w	r2, r3, #4
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800207c:	2210      	movs	r2, #16
 800207e:	409a      	lsls	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4013      	ands	r3, r2
 8002084:	2b00      	cmp	r3, #0
 8002086:	d043      	beq.n	8002110 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d03c      	beq.n	8002110 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800209a:	2210      	movs	r2, #16
 800209c:	409a      	lsls	r2, r3
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d018      	beq.n	80020e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d108      	bne.n	80020d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d024      	beq.n	8002110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	4798      	blx	r3
 80020ce:	e01f      	b.n	8002110 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d01b      	beq.n	8002110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	4798      	blx	r3
 80020e0:	e016      	b.n	8002110 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d107      	bne.n	8002100 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0208 	bic.w	r2, r2, #8
 80020fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002104:	2b00      	cmp	r3, #0
 8002106:	d003      	beq.n	8002110 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002114:	2220      	movs	r2, #32
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 808f 	beq.w	8002240 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 8087 	beq.w	8002240 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002136:	2220      	movs	r2, #32
 8002138:	409a      	lsls	r2, r3
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b05      	cmp	r3, #5
 8002148:	d136      	bne.n	80021b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0216 	bic.w	r2, r2, #22
 8002158:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	695a      	ldr	r2, [r3, #20]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002168:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	2b00      	cmp	r3, #0
 8002170:	d103      	bne.n	800217a <HAL_DMA_IRQHandler+0x1da>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002176:	2b00      	cmp	r3, #0
 8002178:	d007      	beq.n	800218a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0208 	bic.w	r2, r2, #8
 8002188:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800218e:	223f      	movs	r2, #63	@ 0x3f
 8002190:	409a      	lsls	r2, r3
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d07e      	beq.n	80022ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	4798      	blx	r3
        }
        return;
 80021b6:	e079      	b.n	80022ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d01d      	beq.n	8002202 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d10d      	bne.n	80021f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d031      	beq.n	8002240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	4798      	blx	r3
 80021e4:	e02c      	b.n	8002240 <HAL_DMA_IRQHandler+0x2a0>
 80021e6:	bf00      	nop
 80021e8:	20000000 	.word	0x20000000
 80021ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d023      	beq.n	8002240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	4798      	blx	r3
 8002200:	e01e      	b.n	8002240 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10f      	bne.n	8002230 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 0210 	bic.w	r2, r2, #16
 800221e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002244:	2b00      	cmp	r3, #0
 8002246:	d032      	beq.n	80022ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d022      	beq.n	800229a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2205      	movs	r2, #5
 8002258:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 0201 	bic.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	3301      	adds	r3, #1
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	429a      	cmp	r2, r3
 8002276:	d307      	bcc.n	8002288 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f2      	bne.n	800226c <HAL_DMA_IRQHandler+0x2cc>
 8002286:	e000      	b.n	800228a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002288:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2201      	movs	r2, #1
 800228e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d005      	beq.n	80022ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	4798      	blx	r3
 80022aa:	e000      	b.n	80022ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80022ac:	bf00      	nop
    }
  }
}
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	3b10      	subs	r3, #16
 80022c4:	4a14      	ldr	r2, [pc, #80]	@ (8002318 <DMA_CalcBaseAndBitshift+0x64>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	091b      	lsrs	r3, r3, #4
 80022cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022ce:	4a13      	ldr	r2, [pc, #76]	@ (800231c <DMA_CalcBaseAndBitshift+0x68>)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	4413      	add	r3, r2
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d909      	bls.n	80022f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022ea:	f023 0303 	bic.w	r3, r3, #3
 80022ee:	1d1a      	adds	r2, r3, #4
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80022f4:	e007      	b.n	8002306 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022fe:	f023 0303 	bic.w	r3, r3, #3
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	aaaaaaab 	.word	0xaaaaaaab
 800231c:	08008418 	.word	0x08008418

08002320 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002330:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d11f      	bne.n	800237a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	2b03      	cmp	r3, #3
 800233e:	d856      	bhi.n	80023ee <DMA_CheckFifoParam+0xce>
 8002340:	a201      	add	r2, pc, #4	@ (adr r2, 8002348 <DMA_CheckFifoParam+0x28>)
 8002342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002346:	bf00      	nop
 8002348:	08002359 	.word	0x08002359
 800234c:	0800236b 	.word	0x0800236b
 8002350:	08002359 	.word	0x08002359
 8002354:	080023ef 	.word	0x080023ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d046      	beq.n	80023f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002368:	e043      	b.n	80023f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002372:	d140      	bne.n	80023f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002378:	e03d      	b.n	80023f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002382:	d121      	bne.n	80023c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	2b03      	cmp	r3, #3
 8002388:	d837      	bhi.n	80023fa <DMA_CheckFifoParam+0xda>
 800238a:	a201      	add	r2, pc, #4	@ (adr r2, 8002390 <DMA_CheckFifoParam+0x70>)
 800238c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002390:	080023a1 	.word	0x080023a1
 8002394:	080023a7 	.word	0x080023a7
 8002398:	080023a1 	.word	0x080023a1
 800239c:	080023b9 	.word	0x080023b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
      break;
 80023a4:	e030      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d025      	beq.n	80023fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023b6:	e022      	b.n	80023fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023c0:	d11f      	bne.n	8002402 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023c6:	e01c      	b.n	8002402 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d903      	bls.n	80023d6 <DMA_CheckFifoParam+0xb6>
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	d003      	beq.n	80023dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023d4:	e018      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	73fb      	strb	r3, [r7, #15]
      break;
 80023da:	e015      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00e      	beq.n	8002406 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	73fb      	strb	r3, [r7, #15]
      break;
 80023ec:	e00b      	b.n	8002406 <DMA_CheckFifoParam+0xe6>
      break;
 80023ee:	bf00      	nop
 80023f0:	e00a      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      break;
 80023f2:	bf00      	nop
 80023f4:	e008      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      break;
 80023f6:	bf00      	nop
 80023f8:	e006      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      break;
 80023fa:	bf00      	nop
 80023fc:	e004      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      break;
 80023fe:	bf00      	nop
 8002400:	e002      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      break;   
 8002402:	bf00      	nop
 8002404:	e000      	b.n	8002408 <DMA_CheckFifoParam+0xe8>
      break;
 8002406:	bf00      	nop
    }
  } 
  
  return status; 
 8002408:	7bfb      	ldrb	r3, [r7, #15]
}
 800240a:	4618      	mov	r0, r3
 800240c:	3714      	adds	r7, #20
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop

08002418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002418:	b480      	push	{r7}
 800241a:	b089      	sub	sp, #36	@ 0x24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002426:	2300      	movs	r3, #0
 8002428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800242a:	2300      	movs	r3, #0
 800242c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800242e:	2300      	movs	r3, #0
 8002430:	61fb      	str	r3, [r7, #28]
 8002432:	e159      	b.n	80026e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002434:	2201      	movs	r2, #1
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	429a      	cmp	r2, r3
 800244e:	f040 8148 	bne.w	80026e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b01      	cmp	r3, #1
 800245c:	d005      	beq.n	800246a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002466:	2b02      	cmp	r3, #2
 8002468:	d130      	bne.n	80024cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	2203      	movs	r2, #3
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024a0:	2201      	movs	r2, #1
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	091b      	lsrs	r3, r3, #4
 80024b6:	f003 0201 	and.w	r2, r3, #1
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	d017      	beq.n	8002508 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	2203      	movs	r2, #3
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d123      	bne.n	800255c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	08da      	lsrs	r2, r3, #3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3208      	adds	r2, #8
 800251c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	220f      	movs	r2, #15
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4013      	ands	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	08da      	lsrs	r2, r3, #3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3208      	adds	r2, #8
 8002556:	69b9      	ldr	r1, [r7, #24]
 8002558:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	2203      	movs	r2, #3
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	43db      	mvns	r3, r3
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	4013      	ands	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0203 	and.w	r2, r3, #3
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4313      	orrs	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80a2 	beq.w	80026e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	4b57      	ldr	r3, [pc, #348]	@ (8002700 <HAL_GPIO_Init+0x2e8>)
 80025a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a6:	4a56      	ldr	r2, [pc, #344]	@ (8002700 <HAL_GPIO_Init+0x2e8>)
 80025a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80025ae:	4b54      	ldr	r3, [pc, #336]	@ (8002700 <HAL_GPIO_Init+0x2e8>)
 80025b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ba:	4a52      	ldr	r2, [pc, #328]	@ (8002704 <HAL_GPIO_Init+0x2ec>)
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	089b      	lsrs	r3, r3, #2
 80025c0:	3302      	adds	r3, #2
 80025c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	220f      	movs	r2, #15
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43db      	mvns	r3, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4013      	ands	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a49      	ldr	r2, [pc, #292]	@ (8002708 <HAL_GPIO_Init+0x2f0>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d019      	beq.n	800261a <HAL_GPIO_Init+0x202>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a48      	ldr	r2, [pc, #288]	@ (800270c <HAL_GPIO_Init+0x2f4>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d013      	beq.n	8002616 <HAL_GPIO_Init+0x1fe>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a47      	ldr	r2, [pc, #284]	@ (8002710 <HAL_GPIO_Init+0x2f8>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00d      	beq.n	8002612 <HAL_GPIO_Init+0x1fa>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a46      	ldr	r2, [pc, #280]	@ (8002714 <HAL_GPIO_Init+0x2fc>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d007      	beq.n	800260e <HAL_GPIO_Init+0x1f6>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a45      	ldr	r2, [pc, #276]	@ (8002718 <HAL_GPIO_Init+0x300>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d101      	bne.n	800260a <HAL_GPIO_Init+0x1f2>
 8002606:	2304      	movs	r3, #4
 8002608:	e008      	b.n	800261c <HAL_GPIO_Init+0x204>
 800260a:	2307      	movs	r3, #7
 800260c:	e006      	b.n	800261c <HAL_GPIO_Init+0x204>
 800260e:	2303      	movs	r3, #3
 8002610:	e004      	b.n	800261c <HAL_GPIO_Init+0x204>
 8002612:	2302      	movs	r3, #2
 8002614:	e002      	b.n	800261c <HAL_GPIO_Init+0x204>
 8002616:	2301      	movs	r3, #1
 8002618:	e000      	b.n	800261c <HAL_GPIO_Init+0x204>
 800261a:	2300      	movs	r3, #0
 800261c:	69fa      	ldr	r2, [r7, #28]
 800261e:	f002 0203 	and.w	r2, r2, #3
 8002622:	0092      	lsls	r2, r2, #2
 8002624:	4093      	lsls	r3, r2
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	4313      	orrs	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800262c:	4935      	ldr	r1, [pc, #212]	@ (8002704 <HAL_GPIO_Init+0x2ec>)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	089b      	lsrs	r3, r3, #2
 8002632:	3302      	adds	r3, #2
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800263a:	4b38      	ldr	r3, [pc, #224]	@ (800271c <HAL_GPIO_Init+0x304>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800265e:	4a2f      	ldr	r2, [pc, #188]	@ (800271c <HAL_GPIO_Init+0x304>)
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002664:	4b2d      	ldr	r3, [pc, #180]	@ (800271c <HAL_GPIO_Init+0x304>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002688:	4a24      	ldr	r2, [pc, #144]	@ (800271c <HAL_GPIO_Init+0x304>)
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800268e:	4b23      	ldr	r3, [pc, #140]	@ (800271c <HAL_GPIO_Init+0x304>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	43db      	mvns	r3, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4013      	ands	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b2:	4a1a      	ldr	r2, [pc, #104]	@ (800271c <HAL_GPIO_Init+0x304>)
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026b8:	4b18      	ldr	r3, [pc, #96]	@ (800271c <HAL_GPIO_Init+0x304>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4013      	ands	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026dc:	4a0f      	ldr	r2, [pc, #60]	@ (800271c <HAL_GPIO_Init+0x304>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3301      	adds	r3, #1
 80026e6:	61fb      	str	r3, [r7, #28]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	2b0f      	cmp	r3, #15
 80026ec:	f67f aea2 	bls.w	8002434 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	3724      	adds	r7, #36	@ 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	40023800 	.word	0x40023800
 8002704:	40013800 	.word	0x40013800
 8002708:	40020000 	.word	0x40020000
 800270c:	40020400 	.word	0x40020400
 8002710:	40020800 	.word	0x40020800
 8002714:	40020c00 	.word	0x40020c00
 8002718:	40021000 	.word	0x40021000
 800271c:	40013c00 	.word	0x40013c00

08002720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691a      	ldr	r2, [r3, #16]
 8002730:	887b      	ldrh	r3, [r7, #2]
 8002732:	4013      	ands	r3, r2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
 800273c:	e001      	b.n	8002742 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800273e:	2300      	movs	r3, #0
 8002740:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002742:	7bfb      	ldrb	r3, [r7, #15]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	807b      	strh	r3, [r7, #2]
 800275c:	4613      	mov	r3, r2
 800275e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002760:	787b      	ldrb	r3, [r7, #1]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800276c:	e003      	b.n	8002776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800276e:	887b      	ldrh	r3, [r7, #2]
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	619a      	str	r2, [r3, #24]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800278e:	4b08      	ldr	r3, [pc, #32]	@ (80027b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002790:	695a      	ldr	r2, [r3, #20]
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d006      	beq.n	80027a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800279a:	4a05      	ldr	r2, [pc, #20]	@ (80027b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800279c:	88fb      	ldrh	r3, [r7, #6]
 800279e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027a0:	88fb      	ldrh	r3, [r7, #6]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fe fd7a 	bl	800129c <HAL_GPIO_EXTI_Callback>
  }
}
 80027a8:	bf00      	nop
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40013c00 	.word	0x40013c00

080027b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e12b      	b.n	8002a1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d106      	bne.n	80027e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7fe fd16 	bl	800120c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2224      	movs	r2, #36	@ 0x24
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0201 	bic.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002806:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002816:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002818:	f000 fd40 	bl	800329c <HAL_RCC_GetPCLK1Freq>
 800281c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4a81      	ldr	r2, [pc, #516]	@ (8002a28 <HAL_I2C_Init+0x274>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d807      	bhi.n	8002838 <HAL_I2C_Init+0x84>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4a80      	ldr	r2, [pc, #512]	@ (8002a2c <HAL_I2C_Init+0x278>)
 800282c:	4293      	cmp	r3, r2
 800282e:	bf94      	ite	ls
 8002830:	2301      	movls	r3, #1
 8002832:	2300      	movhi	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	e006      	b.n	8002846 <HAL_I2C_Init+0x92>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4a7d      	ldr	r2, [pc, #500]	@ (8002a30 <HAL_I2C_Init+0x27c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	bf94      	ite	ls
 8002840:	2301      	movls	r3, #1
 8002842:	2300      	movhi	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0e7      	b.n	8002a1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4a78      	ldr	r2, [pc, #480]	@ (8002a34 <HAL_I2C_Init+0x280>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	0c9b      	lsrs	r3, r3, #18
 8002858:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a6a      	ldr	r2, [pc, #424]	@ (8002a28 <HAL_I2C_Init+0x274>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d802      	bhi.n	8002888 <HAL_I2C_Init+0xd4>
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	3301      	adds	r3, #1
 8002886:	e009      	b.n	800289c <HAL_I2C_Init+0xe8>
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	4a69      	ldr	r2, [pc, #420]	@ (8002a38 <HAL_I2C_Init+0x284>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	099b      	lsrs	r3, r3, #6
 800289a:	3301      	adds	r3, #1
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	430b      	orrs	r3, r1
 80028a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80028ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	495c      	ldr	r1, [pc, #368]	@ (8002a28 <HAL_I2C_Init+0x274>)
 80028b8:	428b      	cmp	r3, r1
 80028ba:	d819      	bhi.n	80028f0 <HAL_I2C_Init+0x13c>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e59      	subs	r1, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80028ca:	1c59      	adds	r1, r3, #1
 80028cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80028d0:	400b      	ands	r3, r1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00a      	beq.n	80028ec <HAL_I2C_Init+0x138>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	1e59      	subs	r1, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ea:	e051      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 80028ec:	2304      	movs	r3, #4
 80028ee:	e04f      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d111      	bne.n	800291c <HAL_I2C_Init+0x168>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1e58      	subs	r0, r3, #1
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	440b      	add	r3, r1
 8002906:	fbb0 f3f3 	udiv	r3, r0, r3
 800290a:	3301      	adds	r3, #1
 800290c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	e012      	b.n	8002942 <HAL_I2C_Init+0x18e>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	1e58      	subs	r0, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6859      	ldr	r1, [r3, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	0099      	lsls	r1, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002932:	3301      	adds	r3, #1
 8002934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002938:	2b00      	cmp	r3, #0
 800293a:	bf0c      	ite	eq
 800293c:	2301      	moveq	r3, #1
 800293e:	2300      	movne	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_I2C_Init+0x196>
 8002946:	2301      	movs	r3, #1
 8002948:	e022      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10e      	bne.n	8002970 <HAL_I2C_Init+0x1bc>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1e58      	subs	r0, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6859      	ldr	r1, [r3, #4]
 800295a:	460b      	mov	r3, r1
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	440b      	add	r3, r1
 8002960:	fbb0 f3f3 	udiv	r3, r0, r3
 8002964:	3301      	adds	r3, #1
 8002966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800296a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800296e:	e00f      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	1e58      	subs	r0, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	440b      	add	r3, r1
 800297e:	0099      	lsls	r1, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	fbb0 f3f3 	udiv	r3, r0, r3
 8002986:	3301      	adds	r3, #1
 8002988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800298c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	6809      	ldr	r1, [r1, #0]
 8002994:	4313      	orrs	r3, r2
 8002996:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69da      	ldr	r2, [r3, #28]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80029be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6911      	ldr	r1, [r2, #16]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68d2      	ldr	r2, [r2, #12]
 80029ca:	4311      	orrs	r1, r2
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	430b      	orrs	r3, r1
 80029d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695a      	ldr	r2, [r3, #20]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	000186a0 	.word	0x000186a0
 8002a2c:	001e847f 	.word	0x001e847f
 8002a30:	003d08ff 	.word	0x003d08ff
 8002a34:	431bde83 	.word	0x431bde83
 8002a38:	10624dd3 	.word	0x10624dd3

08002a3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e267      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d075      	beq.n	8002b46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a5a:	4b88      	ldr	r3, [pc, #544]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 030c 	and.w	r3, r3, #12
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d00c      	beq.n	8002a80 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a66:	4b85      	ldr	r3, [pc, #532]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a6e:	2b08      	cmp	r3, #8
 8002a70:	d112      	bne.n	8002a98 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a72:	4b82      	ldr	r3, [pc, #520]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a7e:	d10b      	bne.n	8002a98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a80:	4b7e      	ldr	r3, [pc, #504]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d05b      	beq.n	8002b44 <HAL_RCC_OscConfig+0x108>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d157      	bne.n	8002b44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e242      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aa0:	d106      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x74>
 8002aa2:	4b76      	ldr	r3, [pc, #472]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a75      	ldr	r2, [pc, #468]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	e01d      	b.n	8002aec <HAL_RCC_OscConfig+0xb0>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ab8:	d10c      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x98>
 8002aba:	4b70      	ldr	r3, [pc, #448]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a6f      	ldr	r2, [pc, #444]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	4b6d      	ldr	r3, [pc, #436]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a6c      	ldr	r2, [pc, #432]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	e00b      	b.n	8002aec <HAL_RCC_OscConfig+0xb0>
 8002ad4:	4b69      	ldr	r3, [pc, #420]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a68      	ldr	r2, [pc, #416]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	4b66      	ldr	r3, [pc, #408]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a65      	ldr	r2, [pc, #404]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002ae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d013      	beq.n	8002b1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7ff f864 	bl	8001bc0 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002afc:	f7ff f860 	bl	8001bc0 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	@ 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e207      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0e:	4b5b      	ldr	r3, [pc, #364]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCC_OscConfig+0xc0>
 8002b1a:	e014      	b.n	8002b46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1c:	f7ff f850 	bl	8001bc0 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b24:	f7ff f84c 	bl	8001bc0 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b64      	cmp	r3, #100	@ 0x64
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e1f3      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b36:	4b51      	ldr	r3, [pc, #324]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f0      	bne.n	8002b24 <HAL_RCC_OscConfig+0xe8>
 8002b42:	e000      	b.n	8002b46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d063      	beq.n	8002c1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b52:	4b4a      	ldr	r3, [pc, #296]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00b      	beq.n	8002b76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b5e:	4b47      	ldr	r3, [pc, #284]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b66:	2b08      	cmp	r3, #8
 8002b68:	d11c      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6a:	4b44      	ldr	r3, [pc, #272]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d116      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b76:	4b41      	ldr	r3, [pc, #260]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d005      	beq.n	8002b8e <HAL_RCC_OscConfig+0x152>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d001      	beq.n	8002b8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e1c7      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	4937      	ldr	r1, [pc, #220]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba2:	e03a      	b.n	8002c1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d020      	beq.n	8002bee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bac:	4b34      	ldr	r3, [pc, #208]	@ (8002c80 <HAL_RCC_OscConfig+0x244>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb2:	f7ff f805 	bl	8001bc0 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bba:	f7ff f801 	bl	8001bc0 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e1a8      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bcc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d0f0      	beq.n	8002bba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd8:	4b28      	ldr	r3, [pc, #160]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4925      	ldr	r1, [pc, #148]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	600b      	str	r3, [r1, #0]
 8002bec:	e015      	b.n	8002c1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bee:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <HAL_RCC_OscConfig+0x244>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7fe ffe4 	bl	8001bc0 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bfc:	f7fe ffe0 	bl	8001bc0 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e187      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d036      	beq.n	8002c94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d016      	beq.n	8002c5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c2e:	4b15      	ldr	r3, [pc, #84]	@ (8002c84 <HAL_RCC_OscConfig+0x248>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c34:	f7fe ffc4 	bl	8001bc0 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3c:	f7fe ffc0 	bl	8001bc0 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e167      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c7c <HAL_RCC_OscConfig+0x240>)
 8002c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCC_OscConfig+0x200>
 8002c5a:	e01b      	b.n	8002c94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c5c:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <HAL_RCC_OscConfig+0x248>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c62:	f7fe ffad 	bl	8001bc0 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c68:	e00e      	b.n	8002c88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6a:	f7fe ffa9 	bl	8001bc0 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d907      	bls.n	8002c88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e150      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	42470000 	.word	0x42470000
 8002c84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c88:	4b88      	ldr	r3, [pc, #544]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002c8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1ea      	bne.n	8002c6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 8097 	beq.w	8002dd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ca6:	4b81      	ldr	r3, [pc, #516]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10f      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	4b7d      	ldr	r3, [pc, #500]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	4a7c      	ldr	r2, [pc, #496]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cc2:	4b7a      	ldr	r3, [pc, #488]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd2:	4b77      	ldr	r3, [pc, #476]	@ (8002eb0 <HAL_RCC_OscConfig+0x474>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d118      	bne.n	8002d10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cde:	4b74      	ldr	r3, [pc, #464]	@ (8002eb0 <HAL_RCC_OscConfig+0x474>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a73      	ldr	r2, [pc, #460]	@ (8002eb0 <HAL_RCC_OscConfig+0x474>)
 8002ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cea:	f7fe ff69 	bl	8001bc0 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf2:	f7fe ff65 	bl	8001bc0 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e10c      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d04:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb0 <HAL_RCC_OscConfig+0x474>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0f0      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d106      	bne.n	8002d26 <HAL_RCC_OscConfig+0x2ea>
 8002d18:	4b64      	ldr	r3, [pc, #400]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	4a63      	ldr	r2, [pc, #396]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d1e:	f043 0301 	orr.w	r3, r3, #1
 8002d22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d24:	e01c      	b.n	8002d60 <HAL_RCC_OscConfig+0x324>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b05      	cmp	r3, #5
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCC_OscConfig+0x30c>
 8002d2e:	4b5f      	ldr	r3, [pc, #380]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d32:	4a5e      	ldr	r2, [pc, #376]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d34:	f043 0304 	orr.w	r3, r3, #4
 8002d38:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3a:	4b5c      	ldr	r3, [pc, #368]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3e:	4a5b      	ldr	r2, [pc, #364]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d40:	f043 0301 	orr.w	r3, r3, #1
 8002d44:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d46:	e00b      	b.n	8002d60 <HAL_RCC_OscConfig+0x324>
 8002d48:	4b58      	ldr	r3, [pc, #352]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4c:	4a57      	ldr	r2, [pc, #348]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d54:	4b55      	ldr	r3, [pc, #340]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d58:	4a54      	ldr	r2, [pc, #336]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d5a:	f023 0304 	bic.w	r3, r3, #4
 8002d5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d015      	beq.n	8002d94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d68:	f7fe ff2a 	bl	8001bc0 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d70:	f7fe ff26 	bl	8001bc0 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e0cb      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d86:	4b49      	ldr	r3, [pc, #292]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0ee      	beq.n	8002d70 <HAL_RCC_OscConfig+0x334>
 8002d92:	e014      	b.n	8002dbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d94:	f7fe ff14 	bl	8001bc0 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d9a:	e00a      	b.n	8002db2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d9c:	f7fe ff10 	bl	8001bc0 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e0b5      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db2:	4b3e      	ldr	r3, [pc, #248]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1ee      	bne.n	8002d9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dbe:	7dfb      	ldrb	r3, [r7, #23]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d105      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc4:	4b39      	ldr	r3, [pc, #228]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc8:	4a38      	ldr	r2, [pc, #224]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002dca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 80a1 	beq.w	8002f1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dda:	4b34      	ldr	r3, [pc, #208]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
 8002de2:	2b08      	cmp	r3, #8
 8002de4:	d05c      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d141      	bne.n	8002e72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dee:	4b31      	ldr	r3, [pc, #196]	@ (8002eb4 <HAL_RCC_OscConfig+0x478>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df4:	f7fe fee4 	bl	8001bc0 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfc:	f7fe fee0 	bl	8001bc0 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e087      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e0e:	4b27      	ldr	r3, [pc, #156]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1f0      	bne.n	8002dfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69da      	ldr	r2, [r3, #28]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	431a      	orrs	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e28:	019b      	lsls	r3, r3, #6
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e30:	085b      	lsrs	r3, r3, #1
 8002e32:	3b01      	subs	r3, #1
 8002e34:	041b      	lsls	r3, r3, #16
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3c:	061b      	lsls	r3, r3, #24
 8002e3e:	491b      	ldr	r1, [pc, #108]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e44:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <HAL_RCC_OscConfig+0x478>)
 8002e46:	2201      	movs	r2, #1
 8002e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4a:	f7fe feb9 	bl	8001bc0 <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e50:	e008      	b.n	8002e64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e52:	f7fe feb5 	bl	8001bc0 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e05c      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d0f0      	beq.n	8002e52 <HAL_RCC_OscConfig+0x416>
 8002e70:	e054      	b.n	8002f1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e72:	4b10      	ldr	r3, [pc, #64]	@ (8002eb4 <HAL_RCC_OscConfig+0x478>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7fe fea2 	bl	8001bc0 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e80:	f7fe fe9e 	bl	8001bc0 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e045      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_RCC_OscConfig+0x470>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x444>
 8002e9e:	e03d      	b.n	8002f1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d107      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e038      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
 8002eac:	40023800 	.word	0x40023800
 8002eb0:	40007000 	.word	0x40007000
 8002eb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f28 <HAL_RCC_OscConfig+0x4ec>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d028      	beq.n	8002f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d121      	bne.n	8002f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d11a      	bne.n	8002f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ee8:	4013      	ands	r3, r2
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002eee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d111      	bne.n	8002f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efe:	085b      	lsrs	r3, r3, #1
 8002f00:	3b01      	subs	r3, #1
 8002f02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d107      	bne.n	8002f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d001      	beq.n	8002f1c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e000      	b.n	8002f1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	40023800 	.word	0x40023800

08002f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0cc      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f40:	4b68      	ldr	r3, [pc, #416]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d90c      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4e:	4b65      	ldr	r3, [pc, #404]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b63      	ldr	r3, [pc, #396]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0b8      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f80:	4b59      	ldr	r3, [pc, #356]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4a58      	ldr	r2, [pc, #352]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f98:	4b53      	ldr	r3, [pc, #332]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4a52      	ldr	r2, [pc, #328]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa4:	4b50      	ldr	r3, [pc, #320]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	494d      	ldr	r1, [pc, #308]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d044      	beq.n	800304c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	4b47      	ldr	r3, [pc, #284]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d119      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d003      	beq.n	8002fea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fea:	4b3f      	ldr	r3, [pc, #252]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d109      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e06f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e067      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300a:	4b37      	ldr	r3, [pc, #220]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f023 0203 	bic.w	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4934      	ldr	r1, [pc, #208]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800301c:	f7fe fdd0 	bl	8001bc0 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7fe fdcc 	bl	8001bc0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e04f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 020c 	and.w	r2, r3, #12
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	429a      	cmp	r2, r3
 800304a:	d1eb      	bne.n	8003024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800304c:	4b25      	ldr	r3, [pc, #148]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d20c      	bcs.n	8003074 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b22      	ldr	r3, [pc, #136]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d001      	beq.n	8003074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e032      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003080:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	4916      	ldr	r1, [pc, #88]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800309e:	4b12      	ldr	r3, [pc, #72]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	490e      	ldr	r1, [pc, #56]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030b2:	f000 f821 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b0b      	ldr	r3, [pc, #44]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	490a      	ldr	r1, [pc, #40]	@ (80030ec <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	fa22 f303 	lsr.w	r3, r2, r3
 80030ca:	4a09      	ldr	r2, [pc, #36]	@ (80030f0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030ce:	4b09      	ldr	r3, [pc, #36]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe fd30 	bl	8001b38 <HAL_InitTick>

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40023c00 	.word	0x40023c00
 80030e8:	40023800 	.word	0x40023800
 80030ec:	08008400 	.word	0x08008400
 80030f0:	20000000 	.word	0x20000000
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030fc:	b090      	sub	sp, #64	@ 0x40
 80030fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003110:	4b59      	ldr	r3, [pc, #356]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x180>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 030c 	and.w	r3, r3, #12
 8003118:	2b08      	cmp	r3, #8
 800311a:	d00d      	beq.n	8003138 <HAL_RCC_GetSysClockFreq+0x40>
 800311c:	2b08      	cmp	r3, #8
 800311e:	f200 80a1 	bhi.w	8003264 <HAL_RCC_GetSysClockFreq+0x16c>
 8003122:	2b00      	cmp	r3, #0
 8003124:	d002      	beq.n	800312c <HAL_RCC_GetSysClockFreq+0x34>
 8003126:	2b04      	cmp	r3, #4
 8003128:	d003      	beq.n	8003132 <HAL_RCC_GetSysClockFreq+0x3a>
 800312a:	e09b      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800312c:	4b53      	ldr	r3, [pc, #332]	@ (800327c <HAL_RCC_GetSysClockFreq+0x184>)
 800312e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003130:	e09b      	b.n	800326a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003132:	4b53      	ldr	r3, [pc, #332]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x188>)
 8003134:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003136:	e098      	b.n	800326a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003138:	4b4f      	ldr	r3, [pc, #316]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x180>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003140:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003142:	4b4d      	ldr	r3, [pc, #308]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x180>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d028      	beq.n	80031a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800314e:	4b4a      	ldr	r3, [pc, #296]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x180>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	099b      	lsrs	r3, r3, #6
 8003154:	2200      	movs	r2, #0
 8003156:	623b      	str	r3, [r7, #32]
 8003158:	627a      	str	r2, [r7, #36]	@ 0x24
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003160:	2100      	movs	r1, #0
 8003162:	4b47      	ldr	r3, [pc, #284]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x188>)
 8003164:	fb03 f201 	mul.w	r2, r3, r1
 8003168:	2300      	movs	r3, #0
 800316a:	fb00 f303 	mul.w	r3, r0, r3
 800316e:	4413      	add	r3, r2
 8003170:	4a43      	ldr	r2, [pc, #268]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x188>)
 8003172:	fba0 1202 	umull	r1, r2, r0, r2
 8003176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003178:	460a      	mov	r2, r1
 800317a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800317c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800317e:	4413      	add	r3, r2
 8003180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003184:	2200      	movs	r2, #0
 8003186:	61bb      	str	r3, [r7, #24]
 8003188:	61fa      	str	r2, [r7, #28]
 800318a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800318e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003192:	f7fd fd81 	bl	8000c98 <__aeabi_uldivmod>
 8003196:	4602      	mov	r2, r0
 8003198:	460b      	mov	r3, r1
 800319a:	4613      	mov	r3, r2
 800319c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800319e:	e053      	b.n	8003248 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a0:	4b35      	ldr	r3, [pc, #212]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x180>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	099b      	lsrs	r3, r3, #6
 80031a6:	2200      	movs	r2, #0
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	617a      	str	r2, [r7, #20]
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80031b2:	f04f 0b00 	mov.w	fp, #0
 80031b6:	4652      	mov	r2, sl
 80031b8:	465b      	mov	r3, fp
 80031ba:	f04f 0000 	mov.w	r0, #0
 80031be:	f04f 0100 	mov.w	r1, #0
 80031c2:	0159      	lsls	r1, r3, #5
 80031c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031c8:	0150      	lsls	r0, r2, #5
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	ebb2 080a 	subs.w	r8, r2, sl
 80031d2:	eb63 090b 	sbc.w	r9, r3, fp
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	f04f 0300 	mov.w	r3, #0
 80031de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80031e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80031e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80031ea:	ebb2 0408 	subs.w	r4, r2, r8
 80031ee:	eb63 0509 	sbc.w	r5, r3, r9
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	f04f 0300 	mov.w	r3, #0
 80031fa:	00eb      	lsls	r3, r5, #3
 80031fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003200:	00e2      	lsls	r2, r4, #3
 8003202:	4614      	mov	r4, r2
 8003204:	461d      	mov	r5, r3
 8003206:	eb14 030a 	adds.w	r3, r4, sl
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	eb45 030b 	adc.w	r3, r5, fp
 8003210:	607b      	str	r3, [r7, #4]
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800321e:	4629      	mov	r1, r5
 8003220:	028b      	lsls	r3, r1, #10
 8003222:	4621      	mov	r1, r4
 8003224:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003228:	4621      	mov	r1, r4
 800322a:	028a      	lsls	r2, r1, #10
 800322c:	4610      	mov	r0, r2
 800322e:	4619      	mov	r1, r3
 8003230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003232:	2200      	movs	r2, #0
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	60fa      	str	r2, [r7, #12]
 8003238:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800323c:	f7fd fd2c 	bl	8000c98 <__aeabi_uldivmod>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4613      	mov	r3, r2
 8003246:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x180>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	0c1b      	lsrs	r3, r3, #16
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	3301      	adds	r3, #1
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003258:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800325a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800325c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003260:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003262:	e002      	b.n	800326a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003264:	4b05      	ldr	r3, [pc, #20]	@ (800327c <HAL_RCC_GetSysClockFreq+0x184>)
 8003266:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800326a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800326c:	4618      	mov	r0, r3
 800326e:	3740      	adds	r7, #64	@ 0x40
 8003270:	46bd      	mov	sp, r7
 8003272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003276:	bf00      	nop
 8003278:	40023800 	.word	0x40023800
 800327c:	00f42400 	.word	0x00f42400
 8003280:	017d7840 	.word	0x017d7840

08003284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003288:	4b03      	ldr	r3, [pc, #12]	@ (8003298 <HAL_RCC_GetHCLKFreq+0x14>)
 800328a:	681b      	ldr	r3, [r3, #0]
}
 800328c:	4618      	mov	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	20000000 	.word	0x20000000

0800329c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032a0:	f7ff fff0 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 80032a4:	4602      	mov	r2, r0
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	0a9b      	lsrs	r3, r3, #10
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	4903      	ldr	r1, [pc, #12]	@ (80032c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b2:	5ccb      	ldrb	r3, [r1, r3]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40023800 	.word	0x40023800
 80032c0:	08008410 	.word	0x08008410

080032c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032c8:	f7ff ffdc 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 80032cc:	4602      	mov	r2, r0
 80032ce:	4b05      	ldr	r3, [pc, #20]	@ (80032e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	0b5b      	lsrs	r3, r3, #13
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	4903      	ldr	r1, [pc, #12]	@ (80032e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032da:	5ccb      	ldrb	r3, [r1, r3]
 80032dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40023800 	.word	0x40023800
 80032e8:	08008410 	.word	0x08008410

080032ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e07b      	b.n	80033f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	2b00      	cmp	r3, #0
 8003304:	d108      	bne.n	8003318 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800330e:	d009      	beq.n	8003324 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	61da      	str	r2, [r3, #28]
 8003316:	e005      	b.n	8003324 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d106      	bne.n	8003344 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f7fe f8c2 	bl	80014c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2202      	movs	r2, #2
 8003348:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800335a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800336c:	431a      	orrs	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a8:	ea42 0103 	orr.w	r1, r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	0c1b      	lsrs	r3, r3, #16
 80033c2:	f003 0104 	and.w	r1, r3, #4
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ca:	f003 0210 	and.w	r2, r3, #16
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	69da      	ldr	r2, [r3, #28]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e042      	b.n	8003496 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	d106      	bne.n	800342a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7fe fac1 	bl	80019ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2224      	movs	r2, #36	@ 0x24
 800342e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68da      	ldr	r2, [r3, #12]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003440:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f972 	bl	800372c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691a      	ldr	r2, [r3, #16]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003456:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	695a      	ldr	r2, [r3, #20]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003466:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003476:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2220      	movs	r2, #32
 800348a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	b08a      	sub	sp, #40	@ 0x28
 80034a2:	af02      	add	r7, sp, #8
 80034a4:	60f8      	str	r0, [r7, #12]
 80034a6:	60b9      	str	r1, [r7, #8]
 80034a8:	603b      	str	r3, [r7, #0]
 80034aa:	4613      	mov	r3, r2
 80034ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b20      	cmp	r3, #32
 80034bc:	d175      	bne.n	80035aa <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <HAL_UART_Transmit+0x2c>
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e06e      	b.n	80035ac <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2221      	movs	r2, #33	@ 0x21
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034dc:	f7fe fb70 	bl	8001bc0 <HAL_GetTick>
 80034e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	88fa      	ldrh	r2, [r7, #6]
 80034e6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	88fa      	ldrh	r2, [r7, #6]
 80034ec:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034f6:	d108      	bne.n	800350a <HAL_UART_Transmit+0x6c>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d104      	bne.n	800350a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003500:	2300      	movs	r3, #0
 8003502:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	61bb      	str	r3, [r7, #24]
 8003508:	e003      	b.n	8003512 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800350e:	2300      	movs	r3, #0
 8003510:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003512:	e02e      	b.n	8003572 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	2200      	movs	r2, #0
 800351c:	2180      	movs	r1, #128	@ 0x80
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 f848 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d005      	beq.n	8003536 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e03a      	b.n	80035ac <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10b      	bne.n	8003554 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	461a      	mov	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800354a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	3302      	adds	r3, #2
 8003550:	61bb      	str	r3, [r7, #24]
 8003552:	e007      	b.n	8003564 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	781a      	ldrb	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	3301      	adds	r3, #1
 8003562:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1cb      	bne.n	8003514 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	9300      	str	r3, [sp, #0]
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	2200      	movs	r2, #0
 8003584:	2140      	movs	r1, #64	@ 0x40
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 f814 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d005      	beq.n	800359e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2220      	movs	r2, #32
 8003596:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e006      	b.n	80035ac <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e000      	b.n	80035ac <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035aa:	2302      	movs	r3, #2
  }
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3720      	adds	r7, #32
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c4:	e03b      	b.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035cc:	d037      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7fe faf7 	bl	8001bc0 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	6a3a      	ldr	r2, [r7, #32]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e03a      	b.n	800365e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d023      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b80      	cmp	r3, #128	@ 0x80
 80035fa:	d020      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2b40      	cmp	r3, #64	@ 0x40
 8003600:	d01d      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b08      	cmp	r3, #8
 800360e:	d116      	bne.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003610:	2300      	movs	r3, #0
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f81d 	bl	8003666 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2208      	movs	r2, #8
 8003630:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e00f      	b.n	800365e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	4013      	ands	r3, r2
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	429a      	cmp	r2, r3
 800364c:	bf0c      	ite	eq
 800364e:	2301      	moveq	r3, #1
 8003650:	2300      	movne	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	429a      	cmp	r2, r3
 800365a:	d0b4      	beq.n	80035c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003666:	b480      	push	{r7}
 8003668:	b095      	sub	sp, #84	@ 0x54
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	330c      	adds	r3, #12
 8003674:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003678:	e853 3f00 	ldrex	r3, [r3]
 800367c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800367e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	330c      	adds	r3, #12
 800368c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800368e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003692:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003694:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003696:	e841 2300 	strex	r3, r2, [r1]
 800369a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800369c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1e5      	bne.n	800366e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3314      	adds	r3, #20
 80036a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	e853 3f00 	ldrex	r3, [r3]
 80036b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3314      	adds	r3, #20
 80036c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036ca:	e841 2300 	strex	r3, r2, [r1]
 80036ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1e5      	bne.n	80036a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d119      	bne.n	8003712 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	330c      	adds	r3, #12
 80036e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	e853 3f00 	ldrex	r3, [r3]
 80036ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	f023 0310 	bic.w	r3, r3, #16
 80036f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	330c      	adds	r3, #12
 80036fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036fe:	61ba      	str	r2, [r7, #24]
 8003700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003702:	6979      	ldr	r1, [r7, #20]
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	e841 2300 	strex	r3, r2, [r1]
 800370a:	613b      	str	r3, [r7, #16]
   return(result);
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1e5      	bne.n	80036de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003720:	bf00      	nop
 8003722:	3754      	adds	r7, #84	@ 0x54
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800372c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003730:	b0c0      	sub	sp, #256	@ 0x100
 8003732:	af00      	add	r7, sp, #0
 8003734:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003748:	68d9      	ldr	r1, [r3, #12]
 800374a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	ea40 0301 	orr.w	r3, r0, r1
 8003754:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	431a      	orrs	r2, r3
 8003764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	431a      	orrs	r2, r3
 800376c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	4313      	orrs	r3, r2
 8003774:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003784:	f021 010c 	bic.w	r1, r1, #12
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003792:	430b      	orrs	r3, r1
 8003794:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80037a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a6:	6999      	ldr	r1, [r3, #24]
 80037a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	ea40 0301 	orr.w	r3, r0, r1
 80037b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	4b8f      	ldr	r3, [pc, #572]	@ (80039f8 <UART_SetConfig+0x2cc>)
 80037bc:	429a      	cmp	r2, r3
 80037be:	d005      	beq.n	80037cc <UART_SetConfig+0xa0>
 80037c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	4b8d      	ldr	r3, [pc, #564]	@ (80039fc <UART_SetConfig+0x2d0>)
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d104      	bne.n	80037d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037cc:	f7ff fd7a 	bl	80032c4 <HAL_RCC_GetPCLK2Freq>
 80037d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037d4:	e003      	b.n	80037de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037d6:	f7ff fd61 	bl	800329c <HAL_RCC_GetPCLK1Freq>
 80037da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037e8:	f040 810c 	bne.w	8003a04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037f0:	2200      	movs	r2, #0
 80037f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80037fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80037fe:	4622      	mov	r2, r4
 8003800:	462b      	mov	r3, r5
 8003802:	1891      	adds	r1, r2, r2
 8003804:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003806:	415b      	adcs	r3, r3
 8003808:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800380a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800380e:	4621      	mov	r1, r4
 8003810:	eb12 0801 	adds.w	r8, r2, r1
 8003814:	4629      	mov	r1, r5
 8003816:	eb43 0901 	adc.w	r9, r3, r1
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003826:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800382a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800382e:	4690      	mov	r8, r2
 8003830:	4699      	mov	r9, r3
 8003832:	4623      	mov	r3, r4
 8003834:	eb18 0303 	adds.w	r3, r8, r3
 8003838:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800383c:	462b      	mov	r3, r5
 800383e:	eb49 0303 	adc.w	r3, r9, r3
 8003842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003852:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003856:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800385a:	460b      	mov	r3, r1
 800385c:	18db      	adds	r3, r3, r3
 800385e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003860:	4613      	mov	r3, r2
 8003862:	eb42 0303 	adc.w	r3, r2, r3
 8003866:	657b      	str	r3, [r7, #84]	@ 0x54
 8003868:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800386c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003870:	f7fd fa12 	bl	8000c98 <__aeabi_uldivmod>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	4b61      	ldr	r3, [pc, #388]	@ (8003a00 <UART_SetConfig+0x2d4>)
 800387a:	fba3 2302 	umull	r2, r3, r3, r2
 800387e:	095b      	lsrs	r3, r3, #5
 8003880:	011c      	lsls	r4, r3, #4
 8003882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003886:	2200      	movs	r2, #0
 8003888:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800388c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003890:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003894:	4642      	mov	r2, r8
 8003896:	464b      	mov	r3, r9
 8003898:	1891      	adds	r1, r2, r2
 800389a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800389c:	415b      	adcs	r3, r3
 800389e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038a4:	4641      	mov	r1, r8
 80038a6:	eb12 0a01 	adds.w	sl, r2, r1
 80038aa:	4649      	mov	r1, r9
 80038ac:	eb43 0b01 	adc.w	fp, r3, r1
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038c4:	4692      	mov	sl, r2
 80038c6:	469b      	mov	fp, r3
 80038c8:	4643      	mov	r3, r8
 80038ca:	eb1a 0303 	adds.w	r3, sl, r3
 80038ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038d2:	464b      	mov	r3, r9
 80038d4:	eb4b 0303 	adc.w	r3, fp, r3
 80038d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80038ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80038f0:	460b      	mov	r3, r1
 80038f2:	18db      	adds	r3, r3, r3
 80038f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038f6:	4613      	mov	r3, r2
 80038f8:	eb42 0303 	adc.w	r3, r2, r3
 80038fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80038fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003902:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003906:	f7fd f9c7 	bl	8000c98 <__aeabi_uldivmod>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4611      	mov	r1, r2
 8003910:	4b3b      	ldr	r3, [pc, #236]	@ (8003a00 <UART_SetConfig+0x2d4>)
 8003912:	fba3 2301 	umull	r2, r3, r3, r1
 8003916:	095b      	lsrs	r3, r3, #5
 8003918:	2264      	movs	r2, #100	@ 0x64
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	1acb      	subs	r3, r1, r3
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003926:	4b36      	ldr	r3, [pc, #216]	@ (8003a00 <UART_SetConfig+0x2d4>)
 8003928:	fba3 2302 	umull	r2, r3, r3, r2
 800392c:	095b      	lsrs	r3, r3, #5
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003934:	441c      	add	r4, r3
 8003936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800393a:	2200      	movs	r2, #0
 800393c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003940:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003944:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003948:	4642      	mov	r2, r8
 800394a:	464b      	mov	r3, r9
 800394c:	1891      	adds	r1, r2, r2
 800394e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003950:	415b      	adcs	r3, r3
 8003952:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003954:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003958:	4641      	mov	r1, r8
 800395a:	1851      	adds	r1, r2, r1
 800395c:	6339      	str	r1, [r7, #48]	@ 0x30
 800395e:	4649      	mov	r1, r9
 8003960:	414b      	adcs	r3, r1
 8003962:	637b      	str	r3, [r7, #52]	@ 0x34
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003970:	4659      	mov	r1, fp
 8003972:	00cb      	lsls	r3, r1, #3
 8003974:	4651      	mov	r1, sl
 8003976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800397a:	4651      	mov	r1, sl
 800397c:	00ca      	lsls	r2, r1, #3
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	4603      	mov	r3, r0
 8003984:	4642      	mov	r2, r8
 8003986:	189b      	adds	r3, r3, r2
 8003988:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800398c:	464b      	mov	r3, r9
 800398e:	460a      	mov	r2, r1
 8003990:	eb42 0303 	adc.w	r3, r2, r3
 8003994:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80039a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039ac:	460b      	mov	r3, r1
 80039ae:	18db      	adds	r3, r3, r3
 80039b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039b2:	4613      	mov	r3, r2
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80039c2:	f7fd f969 	bl	8000c98 <__aeabi_uldivmod>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003a00 <UART_SetConfig+0x2d4>)
 80039cc:	fba3 1302 	umull	r1, r3, r3, r2
 80039d0:	095b      	lsrs	r3, r3, #5
 80039d2:	2164      	movs	r1, #100	@ 0x64
 80039d4:	fb01 f303 	mul.w	r3, r1, r3
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	3332      	adds	r3, #50	@ 0x32
 80039de:	4a08      	ldr	r2, [pc, #32]	@ (8003a00 <UART_SetConfig+0x2d4>)
 80039e0:	fba2 2303 	umull	r2, r3, r2, r3
 80039e4:	095b      	lsrs	r3, r3, #5
 80039e6:	f003 0207 	and.w	r2, r3, #7
 80039ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4422      	add	r2, r4
 80039f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039f4:	e106      	b.n	8003c04 <UART_SetConfig+0x4d8>
 80039f6:	bf00      	nop
 80039f8:	40011000 	.word	0x40011000
 80039fc:	40011400 	.word	0x40011400
 8003a00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a16:	4642      	mov	r2, r8
 8003a18:	464b      	mov	r3, r9
 8003a1a:	1891      	adds	r1, r2, r2
 8003a1c:	6239      	str	r1, [r7, #32]
 8003a1e:	415b      	adcs	r3, r3
 8003a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a26:	4641      	mov	r1, r8
 8003a28:	1854      	adds	r4, r2, r1
 8003a2a:	4649      	mov	r1, r9
 8003a2c:	eb43 0501 	adc.w	r5, r3, r1
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	00eb      	lsls	r3, r5, #3
 8003a3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a3e:	00e2      	lsls	r2, r4, #3
 8003a40:	4614      	mov	r4, r2
 8003a42:	461d      	mov	r5, r3
 8003a44:	4643      	mov	r3, r8
 8003a46:	18e3      	adds	r3, r4, r3
 8003a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a4c:	464b      	mov	r3, r9
 8003a4e:	eb45 0303 	adc.w	r3, r5, r3
 8003a52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a72:	4629      	mov	r1, r5
 8003a74:	008b      	lsls	r3, r1, #2
 8003a76:	4621      	mov	r1, r4
 8003a78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	008a      	lsls	r2, r1, #2
 8003a80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a84:	f7fd f908 	bl	8000c98 <__aeabi_uldivmod>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4b60      	ldr	r3, [pc, #384]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8003a92:	095b      	lsrs	r3, r3, #5
 8003a94:	011c      	lsls	r4, r3, #4
 8003a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003aa0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003aa4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003aa8:	4642      	mov	r2, r8
 8003aaa:	464b      	mov	r3, r9
 8003aac:	1891      	adds	r1, r2, r2
 8003aae:	61b9      	str	r1, [r7, #24]
 8003ab0:	415b      	adcs	r3, r3
 8003ab2:	61fb      	str	r3, [r7, #28]
 8003ab4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ab8:	4641      	mov	r1, r8
 8003aba:	1851      	adds	r1, r2, r1
 8003abc:	6139      	str	r1, [r7, #16]
 8003abe:	4649      	mov	r1, r9
 8003ac0:	414b      	adcs	r3, r1
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	f04f 0300 	mov.w	r3, #0
 8003acc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ad0:	4659      	mov	r1, fp
 8003ad2:	00cb      	lsls	r3, r1, #3
 8003ad4:	4651      	mov	r1, sl
 8003ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ada:	4651      	mov	r1, sl
 8003adc:	00ca      	lsls	r2, r1, #3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	4642      	mov	r2, r8
 8003ae6:	189b      	adds	r3, r3, r2
 8003ae8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003aec:	464b      	mov	r3, r9
 8003aee:	460a      	mov	r2, r1
 8003af0:	eb42 0303 	adc.w	r3, r2, r3
 8003af4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b04:	f04f 0200 	mov.w	r2, #0
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b10:	4649      	mov	r1, r9
 8003b12:	008b      	lsls	r3, r1, #2
 8003b14:	4641      	mov	r1, r8
 8003b16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b1a:	4641      	mov	r1, r8
 8003b1c:	008a      	lsls	r2, r1, #2
 8003b1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b22:	f7fd f8b9 	bl	8000c98 <__aeabi_uldivmod>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4b38      	ldr	r3, [pc, #224]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003b2e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b32:	095b      	lsrs	r3, r3, #5
 8003b34:	2264      	movs	r2, #100	@ 0x64
 8003b36:	fb02 f303 	mul.w	r3, r2, r3
 8003b3a:	1acb      	subs	r3, r1, r3
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	3332      	adds	r3, #50	@ 0x32
 8003b40:	4a33      	ldr	r2, [pc, #204]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b4c:	441c      	add	r4, r3
 8003b4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b52:	2200      	movs	r2, #0
 8003b54:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b56:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003b5c:	4642      	mov	r2, r8
 8003b5e:	464b      	mov	r3, r9
 8003b60:	1891      	adds	r1, r2, r2
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	415b      	adcs	r3, r3
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b6c:	4641      	mov	r1, r8
 8003b6e:	1851      	adds	r1, r2, r1
 8003b70:	6039      	str	r1, [r7, #0]
 8003b72:	4649      	mov	r1, r9
 8003b74:	414b      	adcs	r3, r1
 8003b76:	607b      	str	r3, [r7, #4]
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b84:	4659      	mov	r1, fp
 8003b86:	00cb      	lsls	r3, r1, #3
 8003b88:	4651      	mov	r1, sl
 8003b8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b8e:	4651      	mov	r1, sl
 8003b90:	00ca      	lsls	r2, r1, #3
 8003b92:	4610      	mov	r0, r2
 8003b94:	4619      	mov	r1, r3
 8003b96:	4603      	mov	r3, r0
 8003b98:	4642      	mov	r2, r8
 8003b9a:	189b      	adds	r3, r3, r2
 8003b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	460a      	mov	r2, r1
 8003ba2:	eb42 0303 	adc.w	r3, r2, r3
 8003ba6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	f04f 0300 	mov.w	r3, #0
 8003bbc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003bc0:	4649      	mov	r1, r9
 8003bc2:	008b      	lsls	r3, r1, #2
 8003bc4:	4641      	mov	r1, r8
 8003bc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bca:	4641      	mov	r1, r8
 8003bcc:	008a      	lsls	r2, r1, #2
 8003bce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003bd2:	f7fd f861 	bl	8000c98 <__aeabi_uldivmod>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8003be0:	095b      	lsrs	r3, r3, #5
 8003be2:	2164      	movs	r1, #100	@ 0x64
 8003be4:	fb01 f303 	mul.w	r3, r1, r3
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	3332      	adds	r3, #50	@ 0x32
 8003bee:	4a08      	ldr	r2, [pc, #32]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	095b      	lsrs	r3, r3, #5
 8003bf6:	f003 020f 	and.w	r2, r3, #15
 8003bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4422      	add	r2, r4
 8003c02:	609a      	str	r2, [r3, #8]
}
 8003c04:	bf00      	nop
 8003c06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c10:	51eb851f 	.word	0x51eb851f

08003c14 <__cvt>:
 8003c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c18:	ec57 6b10 	vmov	r6, r7, d0
 8003c1c:	2f00      	cmp	r7, #0
 8003c1e:	460c      	mov	r4, r1
 8003c20:	4619      	mov	r1, r3
 8003c22:	463b      	mov	r3, r7
 8003c24:	bfbb      	ittet	lt
 8003c26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003c2a:	461f      	movlt	r7, r3
 8003c2c:	2300      	movge	r3, #0
 8003c2e:	232d      	movlt	r3, #45	@ 0x2d
 8003c30:	700b      	strb	r3, [r1, #0]
 8003c32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003c38:	4691      	mov	r9, r2
 8003c3a:	f023 0820 	bic.w	r8, r3, #32
 8003c3e:	bfbc      	itt	lt
 8003c40:	4632      	movlt	r2, r6
 8003c42:	4616      	movlt	r6, r2
 8003c44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c48:	d005      	beq.n	8003c56 <__cvt+0x42>
 8003c4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003c4e:	d100      	bne.n	8003c52 <__cvt+0x3e>
 8003c50:	3401      	adds	r4, #1
 8003c52:	2102      	movs	r1, #2
 8003c54:	e000      	b.n	8003c58 <__cvt+0x44>
 8003c56:	2103      	movs	r1, #3
 8003c58:	ab03      	add	r3, sp, #12
 8003c5a:	9301      	str	r3, [sp, #4]
 8003c5c:	ab02      	add	r3, sp, #8
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	ec47 6b10 	vmov	d0, r6, r7
 8003c64:	4653      	mov	r3, sl
 8003c66:	4622      	mov	r2, r4
 8003c68:	f001 f972 	bl	8004f50 <_dtoa_r>
 8003c6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003c70:	4605      	mov	r5, r0
 8003c72:	d119      	bne.n	8003ca8 <__cvt+0x94>
 8003c74:	f019 0f01 	tst.w	r9, #1
 8003c78:	d00e      	beq.n	8003c98 <__cvt+0x84>
 8003c7a:	eb00 0904 	add.w	r9, r0, r4
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2300      	movs	r3, #0
 8003c82:	4630      	mov	r0, r6
 8003c84:	4639      	mov	r1, r7
 8003c86:	f7fc ff27 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c8a:	b108      	cbz	r0, 8003c90 <__cvt+0x7c>
 8003c8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003c90:	2230      	movs	r2, #48	@ 0x30
 8003c92:	9b03      	ldr	r3, [sp, #12]
 8003c94:	454b      	cmp	r3, r9
 8003c96:	d31e      	bcc.n	8003cd6 <__cvt+0xc2>
 8003c98:	9b03      	ldr	r3, [sp, #12]
 8003c9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003c9c:	1b5b      	subs	r3, r3, r5
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	6013      	str	r3, [r2, #0]
 8003ca2:	b004      	add	sp, #16
 8003ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003cac:	eb00 0904 	add.w	r9, r0, r4
 8003cb0:	d1e5      	bne.n	8003c7e <__cvt+0x6a>
 8003cb2:	7803      	ldrb	r3, [r0, #0]
 8003cb4:	2b30      	cmp	r3, #48	@ 0x30
 8003cb6:	d10a      	bne.n	8003cce <__cvt+0xba>
 8003cb8:	2200      	movs	r2, #0
 8003cba:	2300      	movs	r3, #0
 8003cbc:	4630      	mov	r0, r6
 8003cbe:	4639      	mov	r1, r7
 8003cc0:	f7fc ff0a 	bl	8000ad8 <__aeabi_dcmpeq>
 8003cc4:	b918      	cbnz	r0, 8003cce <__cvt+0xba>
 8003cc6:	f1c4 0401 	rsb	r4, r4, #1
 8003cca:	f8ca 4000 	str.w	r4, [sl]
 8003cce:	f8da 3000 	ldr.w	r3, [sl]
 8003cd2:	4499      	add	r9, r3
 8003cd4:	e7d3      	b.n	8003c7e <__cvt+0x6a>
 8003cd6:	1c59      	adds	r1, r3, #1
 8003cd8:	9103      	str	r1, [sp, #12]
 8003cda:	701a      	strb	r2, [r3, #0]
 8003cdc:	e7d9      	b.n	8003c92 <__cvt+0x7e>

08003cde <__exponent>:
 8003cde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ce0:	2900      	cmp	r1, #0
 8003ce2:	bfba      	itte	lt
 8003ce4:	4249      	neglt	r1, r1
 8003ce6:	232d      	movlt	r3, #45	@ 0x2d
 8003ce8:	232b      	movge	r3, #43	@ 0x2b
 8003cea:	2909      	cmp	r1, #9
 8003cec:	7002      	strb	r2, [r0, #0]
 8003cee:	7043      	strb	r3, [r0, #1]
 8003cf0:	dd29      	ble.n	8003d46 <__exponent+0x68>
 8003cf2:	f10d 0307 	add.w	r3, sp, #7
 8003cf6:	461d      	mov	r5, r3
 8003cf8:	270a      	movs	r7, #10
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	fbb1 f6f7 	udiv	r6, r1, r7
 8003d00:	fb07 1416 	mls	r4, r7, r6, r1
 8003d04:	3430      	adds	r4, #48	@ 0x30
 8003d06:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003d0a:	460c      	mov	r4, r1
 8003d0c:	2c63      	cmp	r4, #99	@ 0x63
 8003d0e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003d12:	4631      	mov	r1, r6
 8003d14:	dcf1      	bgt.n	8003cfa <__exponent+0x1c>
 8003d16:	3130      	adds	r1, #48	@ 0x30
 8003d18:	1e94      	subs	r4, r2, #2
 8003d1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003d1e:	1c41      	adds	r1, r0, #1
 8003d20:	4623      	mov	r3, r4
 8003d22:	42ab      	cmp	r3, r5
 8003d24:	d30a      	bcc.n	8003d3c <__exponent+0x5e>
 8003d26:	f10d 0309 	add.w	r3, sp, #9
 8003d2a:	1a9b      	subs	r3, r3, r2
 8003d2c:	42ac      	cmp	r4, r5
 8003d2e:	bf88      	it	hi
 8003d30:	2300      	movhi	r3, #0
 8003d32:	3302      	adds	r3, #2
 8003d34:	4403      	add	r3, r0
 8003d36:	1a18      	subs	r0, r3, r0
 8003d38:	b003      	add	sp, #12
 8003d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003d40:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003d44:	e7ed      	b.n	8003d22 <__exponent+0x44>
 8003d46:	2330      	movs	r3, #48	@ 0x30
 8003d48:	3130      	adds	r1, #48	@ 0x30
 8003d4a:	7083      	strb	r3, [r0, #2]
 8003d4c:	70c1      	strb	r1, [r0, #3]
 8003d4e:	1d03      	adds	r3, r0, #4
 8003d50:	e7f1      	b.n	8003d36 <__exponent+0x58>
	...

08003d54 <_printf_float>:
 8003d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d58:	b08d      	sub	sp, #52	@ 0x34
 8003d5a:	460c      	mov	r4, r1
 8003d5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003d60:	4616      	mov	r6, r2
 8003d62:	461f      	mov	r7, r3
 8003d64:	4605      	mov	r5, r0
 8003d66:	f000 ffed 	bl	8004d44 <_localeconv_r>
 8003d6a:	6803      	ldr	r3, [r0, #0]
 8003d6c:	9304      	str	r3, [sp, #16]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fc fa86 	bl	8000280 <strlen>
 8003d74:	2300      	movs	r3, #0
 8003d76:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d78:	f8d8 3000 	ldr.w	r3, [r8]
 8003d7c:	9005      	str	r0, [sp, #20]
 8003d7e:	3307      	adds	r3, #7
 8003d80:	f023 0307 	bic.w	r3, r3, #7
 8003d84:	f103 0208 	add.w	r2, r3, #8
 8003d88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003d8c:	f8d4 b000 	ldr.w	fp, [r4]
 8003d90:	f8c8 2000 	str.w	r2, [r8]
 8003d94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003d9c:	9307      	str	r3, [sp, #28]
 8003d9e:	f8cd 8018 	str.w	r8, [sp, #24]
 8003da2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003da6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003daa:	4b9c      	ldr	r3, [pc, #624]	@ (800401c <_printf_float+0x2c8>)
 8003dac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003db0:	f7fc fec4 	bl	8000b3c <__aeabi_dcmpun>
 8003db4:	bb70      	cbnz	r0, 8003e14 <_printf_float+0xc0>
 8003db6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dba:	4b98      	ldr	r3, [pc, #608]	@ (800401c <_printf_float+0x2c8>)
 8003dbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003dc0:	f7fc fe9e 	bl	8000b00 <__aeabi_dcmple>
 8003dc4:	bb30      	cbnz	r0, 8003e14 <_printf_float+0xc0>
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2300      	movs	r3, #0
 8003dca:	4640      	mov	r0, r8
 8003dcc:	4649      	mov	r1, r9
 8003dce:	f7fc fe8d 	bl	8000aec <__aeabi_dcmplt>
 8003dd2:	b110      	cbz	r0, 8003dda <_printf_float+0x86>
 8003dd4:	232d      	movs	r3, #45	@ 0x2d
 8003dd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003dda:	4a91      	ldr	r2, [pc, #580]	@ (8004020 <_printf_float+0x2cc>)
 8003ddc:	4b91      	ldr	r3, [pc, #580]	@ (8004024 <_printf_float+0x2d0>)
 8003dde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003de2:	bf8c      	ite	hi
 8003de4:	4690      	movhi	r8, r2
 8003de6:	4698      	movls	r8, r3
 8003de8:	2303      	movs	r3, #3
 8003dea:	6123      	str	r3, [r4, #16]
 8003dec:	f02b 0304 	bic.w	r3, fp, #4
 8003df0:	6023      	str	r3, [r4, #0]
 8003df2:	f04f 0900 	mov.w	r9, #0
 8003df6:	9700      	str	r7, [sp, #0]
 8003df8:	4633      	mov	r3, r6
 8003dfa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	4628      	mov	r0, r5
 8003e00:	f000 f9d2 	bl	80041a8 <_printf_common>
 8003e04:	3001      	adds	r0, #1
 8003e06:	f040 808d 	bne.w	8003f24 <_printf_float+0x1d0>
 8003e0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e0e:	b00d      	add	sp, #52	@ 0x34
 8003e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e14:	4642      	mov	r2, r8
 8003e16:	464b      	mov	r3, r9
 8003e18:	4640      	mov	r0, r8
 8003e1a:	4649      	mov	r1, r9
 8003e1c:	f7fc fe8e 	bl	8000b3c <__aeabi_dcmpun>
 8003e20:	b140      	cbz	r0, 8003e34 <_printf_float+0xe0>
 8003e22:	464b      	mov	r3, r9
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bfbc      	itt	lt
 8003e28:	232d      	movlt	r3, #45	@ 0x2d
 8003e2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003e2e:	4a7e      	ldr	r2, [pc, #504]	@ (8004028 <_printf_float+0x2d4>)
 8003e30:	4b7e      	ldr	r3, [pc, #504]	@ (800402c <_printf_float+0x2d8>)
 8003e32:	e7d4      	b.n	8003dde <_printf_float+0x8a>
 8003e34:	6863      	ldr	r3, [r4, #4]
 8003e36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003e3a:	9206      	str	r2, [sp, #24]
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	d13b      	bne.n	8003eb8 <_printf_float+0x164>
 8003e40:	2306      	movs	r3, #6
 8003e42:	6063      	str	r3, [r4, #4]
 8003e44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003e48:	2300      	movs	r3, #0
 8003e4a:	6022      	str	r2, [r4, #0]
 8003e4c:	9303      	str	r3, [sp, #12]
 8003e4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003e50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003e54:	ab09      	add	r3, sp, #36	@ 0x24
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	6861      	ldr	r1, [r4, #4]
 8003e5a:	ec49 8b10 	vmov	d0, r8, r9
 8003e5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003e62:	4628      	mov	r0, r5
 8003e64:	f7ff fed6 	bl	8003c14 <__cvt>
 8003e68:	9b06      	ldr	r3, [sp, #24]
 8003e6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003e6c:	2b47      	cmp	r3, #71	@ 0x47
 8003e6e:	4680      	mov	r8, r0
 8003e70:	d129      	bne.n	8003ec6 <_printf_float+0x172>
 8003e72:	1cc8      	adds	r0, r1, #3
 8003e74:	db02      	blt.n	8003e7c <_printf_float+0x128>
 8003e76:	6863      	ldr	r3, [r4, #4]
 8003e78:	4299      	cmp	r1, r3
 8003e7a:	dd41      	ble.n	8003f00 <_printf_float+0x1ac>
 8003e7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003e80:	fa5f fa8a 	uxtb.w	sl, sl
 8003e84:	3901      	subs	r1, #1
 8003e86:	4652      	mov	r2, sl
 8003e88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003e8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8003e8e:	f7ff ff26 	bl	8003cde <__exponent>
 8003e92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003e94:	1813      	adds	r3, r2, r0
 8003e96:	2a01      	cmp	r2, #1
 8003e98:	4681      	mov	r9, r0
 8003e9a:	6123      	str	r3, [r4, #16]
 8003e9c:	dc02      	bgt.n	8003ea4 <_printf_float+0x150>
 8003e9e:	6822      	ldr	r2, [r4, #0]
 8003ea0:	07d2      	lsls	r2, r2, #31
 8003ea2:	d501      	bpl.n	8003ea8 <_printf_float+0x154>
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	6123      	str	r3, [r4, #16]
 8003ea8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0a2      	beq.n	8003df6 <_printf_float+0xa2>
 8003eb0:	232d      	movs	r3, #45	@ 0x2d
 8003eb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003eb6:	e79e      	b.n	8003df6 <_printf_float+0xa2>
 8003eb8:	9a06      	ldr	r2, [sp, #24]
 8003eba:	2a47      	cmp	r2, #71	@ 0x47
 8003ebc:	d1c2      	bne.n	8003e44 <_printf_float+0xf0>
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1c0      	bne.n	8003e44 <_printf_float+0xf0>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e7bd      	b.n	8003e42 <_printf_float+0xee>
 8003ec6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003eca:	d9db      	bls.n	8003e84 <_printf_float+0x130>
 8003ecc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003ed0:	d118      	bne.n	8003f04 <_printf_float+0x1b0>
 8003ed2:	2900      	cmp	r1, #0
 8003ed4:	6863      	ldr	r3, [r4, #4]
 8003ed6:	dd0b      	ble.n	8003ef0 <_printf_float+0x19c>
 8003ed8:	6121      	str	r1, [r4, #16]
 8003eda:	b913      	cbnz	r3, 8003ee2 <_printf_float+0x18e>
 8003edc:	6822      	ldr	r2, [r4, #0]
 8003ede:	07d0      	lsls	r0, r2, #31
 8003ee0:	d502      	bpl.n	8003ee8 <_printf_float+0x194>
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	440b      	add	r3, r1
 8003ee6:	6123      	str	r3, [r4, #16]
 8003ee8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003eea:	f04f 0900 	mov.w	r9, #0
 8003eee:	e7db      	b.n	8003ea8 <_printf_float+0x154>
 8003ef0:	b913      	cbnz	r3, 8003ef8 <_printf_float+0x1a4>
 8003ef2:	6822      	ldr	r2, [r4, #0]
 8003ef4:	07d2      	lsls	r2, r2, #31
 8003ef6:	d501      	bpl.n	8003efc <_printf_float+0x1a8>
 8003ef8:	3302      	adds	r3, #2
 8003efa:	e7f4      	b.n	8003ee6 <_printf_float+0x192>
 8003efc:	2301      	movs	r3, #1
 8003efe:	e7f2      	b.n	8003ee6 <_printf_float+0x192>
 8003f00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f06:	4299      	cmp	r1, r3
 8003f08:	db05      	blt.n	8003f16 <_printf_float+0x1c2>
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	6121      	str	r1, [r4, #16]
 8003f0e:	07d8      	lsls	r0, r3, #31
 8003f10:	d5ea      	bpl.n	8003ee8 <_printf_float+0x194>
 8003f12:	1c4b      	adds	r3, r1, #1
 8003f14:	e7e7      	b.n	8003ee6 <_printf_float+0x192>
 8003f16:	2900      	cmp	r1, #0
 8003f18:	bfd4      	ite	le
 8003f1a:	f1c1 0202 	rsble	r2, r1, #2
 8003f1e:	2201      	movgt	r2, #1
 8003f20:	4413      	add	r3, r2
 8003f22:	e7e0      	b.n	8003ee6 <_printf_float+0x192>
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	055a      	lsls	r2, r3, #21
 8003f28:	d407      	bmi.n	8003f3a <_printf_float+0x1e6>
 8003f2a:	6923      	ldr	r3, [r4, #16]
 8003f2c:	4642      	mov	r2, r8
 8003f2e:	4631      	mov	r1, r6
 8003f30:	4628      	mov	r0, r5
 8003f32:	47b8      	blx	r7
 8003f34:	3001      	adds	r0, #1
 8003f36:	d12b      	bne.n	8003f90 <_printf_float+0x23c>
 8003f38:	e767      	b.n	8003e0a <_printf_float+0xb6>
 8003f3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f3e:	f240 80dd 	bls.w	80040fc <_printf_float+0x3a8>
 8003f42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003f46:	2200      	movs	r2, #0
 8003f48:	2300      	movs	r3, #0
 8003f4a:	f7fc fdc5 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f4e:	2800      	cmp	r0, #0
 8003f50:	d033      	beq.n	8003fba <_printf_float+0x266>
 8003f52:	4a37      	ldr	r2, [pc, #220]	@ (8004030 <_printf_float+0x2dc>)
 8003f54:	2301      	movs	r3, #1
 8003f56:	4631      	mov	r1, r6
 8003f58:	4628      	mov	r0, r5
 8003f5a:	47b8      	blx	r7
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	f43f af54 	beq.w	8003e0a <_printf_float+0xb6>
 8003f62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003f66:	4543      	cmp	r3, r8
 8003f68:	db02      	blt.n	8003f70 <_printf_float+0x21c>
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	07d8      	lsls	r0, r3, #31
 8003f6e:	d50f      	bpl.n	8003f90 <_printf_float+0x23c>
 8003f70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f74:	4631      	mov	r1, r6
 8003f76:	4628      	mov	r0, r5
 8003f78:	47b8      	blx	r7
 8003f7a:	3001      	adds	r0, #1
 8003f7c:	f43f af45 	beq.w	8003e0a <_printf_float+0xb6>
 8003f80:	f04f 0900 	mov.w	r9, #0
 8003f84:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003f88:	f104 0a1a 	add.w	sl, r4, #26
 8003f8c:	45c8      	cmp	r8, r9
 8003f8e:	dc09      	bgt.n	8003fa4 <_printf_float+0x250>
 8003f90:	6823      	ldr	r3, [r4, #0]
 8003f92:	079b      	lsls	r3, r3, #30
 8003f94:	f100 8103 	bmi.w	800419e <_printf_float+0x44a>
 8003f98:	68e0      	ldr	r0, [r4, #12]
 8003f9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f9c:	4298      	cmp	r0, r3
 8003f9e:	bfb8      	it	lt
 8003fa0:	4618      	movlt	r0, r3
 8003fa2:	e734      	b.n	8003e0e <_printf_float+0xba>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	4652      	mov	r2, sl
 8003fa8:	4631      	mov	r1, r6
 8003faa:	4628      	mov	r0, r5
 8003fac:	47b8      	blx	r7
 8003fae:	3001      	adds	r0, #1
 8003fb0:	f43f af2b 	beq.w	8003e0a <_printf_float+0xb6>
 8003fb4:	f109 0901 	add.w	r9, r9, #1
 8003fb8:	e7e8      	b.n	8003f8c <_printf_float+0x238>
 8003fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	dc39      	bgt.n	8004034 <_printf_float+0x2e0>
 8003fc0:	4a1b      	ldr	r2, [pc, #108]	@ (8004030 <_printf_float+0x2dc>)
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	47b8      	blx	r7
 8003fca:	3001      	adds	r0, #1
 8003fcc:	f43f af1d 	beq.w	8003e0a <_printf_float+0xb6>
 8003fd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003fd4:	ea59 0303 	orrs.w	r3, r9, r3
 8003fd8:	d102      	bne.n	8003fe0 <_printf_float+0x28c>
 8003fda:	6823      	ldr	r3, [r4, #0]
 8003fdc:	07d9      	lsls	r1, r3, #31
 8003fde:	d5d7      	bpl.n	8003f90 <_printf_float+0x23c>
 8003fe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003fe4:	4631      	mov	r1, r6
 8003fe6:	4628      	mov	r0, r5
 8003fe8:	47b8      	blx	r7
 8003fea:	3001      	adds	r0, #1
 8003fec:	f43f af0d 	beq.w	8003e0a <_printf_float+0xb6>
 8003ff0:	f04f 0a00 	mov.w	sl, #0
 8003ff4:	f104 0b1a 	add.w	fp, r4, #26
 8003ff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ffa:	425b      	negs	r3, r3
 8003ffc:	4553      	cmp	r3, sl
 8003ffe:	dc01      	bgt.n	8004004 <_printf_float+0x2b0>
 8004000:	464b      	mov	r3, r9
 8004002:	e793      	b.n	8003f2c <_printf_float+0x1d8>
 8004004:	2301      	movs	r3, #1
 8004006:	465a      	mov	r2, fp
 8004008:	4631      	mov	r1, r6
 800400a:	4628      	mov	r0, r5
 800400c:	47b8      	blx	r7
 800400e:	3001      	adds	r0, #1
 8004010:	f43f aefb 	beq.w	8003e0a <_printf_float+0xb6>
 8004014:	f10a 0a01 	add.w	sl, sl, #1
 8004018:	e7ee      	b.n	8003ff8 <_printf_float+0x2a4>
 800401a:	bf00      	nop
 800401c:	7fefffff 	.word	0x7fefffff
 8004020:	08008424 	.word	0x08008424
 8004024:	08008420 	.word	0x08008420
 8004028:	0800842c 	.word	0x0800842c
 800402c:	08008428 	.word	0x08008428
 8004030:	08008430 	.word	0x08008430
 8004034:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004036:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800403a:	4553      	cmp	r3, sl
 800403c:	bfa8      	it	ge
 800403e:	4653      	movge	r3, sl
 8004040:	2b00      	cmp	r3, #0
 8004042:	4699      	mov	r9, r3
 8004044:	dc36      	bgt.n	80040b4 <_printf_float+0x360>
 8004046:	f04f 0b00 	mov.w	fp, #0
 800404a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800404e:	f104 021a 	add.w	r2, r4, #26
 8004052:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004054:	9306      	str	r3, [sp, #24]
 8004056:	eba3 0309 	sub.w	r3, r3, r9
 800405a:	455b      	cmp	r3, fp
 800405c:	dc31      	bgt.n	80040c2 <_printf_float+0x36e>
 800405e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004060:	459a      	cmp	sl, r3
 8004062:	dc3a      	bgt.n	80040da <_printf_float+0x386>
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	07da      	lsls	r2, r3, #31
 8004068:	d437      	bmi.n	80040da <_printf_float+0x386>
 800406a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800406c:	ebaa 0903 	sub.w	r9, sl, r3
 8004070:	9b06      	ldr	r3, [sp, #24]
 8004072:	ebaa 0303 	sub.w	r3, sl, r3
 8004076:	4599      	cmp	r9, r3
 8004078:	bfa8      	it	ge
 800407a:	4699      	movge	r9, r3
 800407c:	f1b9 0f00 	cmp.w	r9, #0
 8004080:	dc33      	bgt.n	80040ea <_printf_float+0x396>
 8004082:	f04f 0800 	mov.w	r8, #0
 8004086:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800408a:	f104 0b1a 	add.w	fp, r4, #26
 800408e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004090:	ebaa 0303 	sub.w	r3, sl, r3
 8004094:	eba3 0309 	sub.w	r3, r3, r9
 8004098:	4543      	cmp	r3, r8
 800409a:	f77f af79 	ble.w	8003f90 <_printf_float+0x23c>
 800409e:	2301      	movs	r3, #1
 80040a0:	465a      	mov	r2, fp
 80040a2:	4631      	mov	r1, r6
 80040a4:	4628      	mov	r0, r5
 80040a6:	47b8      	blx	r7
 80040a8:	3001      	adds	r0, #1
 80040aa:	f43f aeae 	beq.w	8003e0a <_printf_float+0xb6>
 80040ae:	f108 0801 	add.w	r8, r8, #1
 80040b2:	e7ec      	b.n	800408e <_printf_float+0x33a>
 80040b4:	4642      	mov	r2, r8
 80040b6:	4631      	mov	r1, r6
 80040b8:	4628      	mov	r0, r5
 80040ba:	47b8      	blx	r7
 80040bc:	3001      	adds	r0, #1
 80040be:	d1c2      	bne.n	8004046 <_printf_float+0x2f2>
 80040c0:	e6a3      	b.n	8003e0a <_printf_float+0xb6>
 80040c2:	2301      	movs	r3, #1
 80040c4:	4631      	mov	r1, r6
 80040c6:	4628      	mov	r0, r5
 80040c8:	9206      	str	r2, [sp, #24]
 80040ca:	47b8      	blx	r7
 80040cc:	3001      	adds	r0, #1
 80040ce:	f43f ae9c 	beq.w	8003e0a <_printf_float+0xb6>
 80040d2:	9a06      	ldr	r2, [sp, #24]
 80040d4:	f10b 0b01 	add.w	fp, fp, #1
 80040d8:	e7bb      	b.n	8004052 <_printf_float+0x2fe>
 80040da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040de:	4631      	mov	r1, r6
 80040e0:	4628      	mov	r0, r5
 80040e2:	47b8      	blx	r7
 80040e4:	3001      	adds	r0, #1
 80040e6:	d1c0      	bne.n	800406a <_printf_float+0x316>
 80040e8:	e68f      	b.n	8003e0a <_printf_float+0xb6>
 80040ea:	9a06      	ldr	r2, [sp, #24]
 80040ec:	464b      	mov	r3, r9
 80040ee:	4442      	add	r2, r8
 80040f0:	4631      	mov	r1, r6
 80040f2:	4628      	mov	r0, r5
 80040f4:	47b8      	blx	r7
 80040f6:	3001      	adds	r0, #1
 80040f8:	d1c3      	bne.n	8004082 <_printf_float+0x32e>
 80040fa:	e686      	b.n	8003e0a <_printf_float+0xb6>
 80040fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004100:	f1ba 0f01 	cmp.w	sl, #1
 8004104:	dc01      	bgt.n	800410a <_printf_float+0x3b6>
 8004106:	07db      	lsls	r3, r3, #31
 8004108:	d536      	bpl.n	8004178 <_printf_float+0x424>
 800410a:	2301      	movs	r3, #1
 800410c:	4642      	mov	r2, r8
 800410e:	4631      	mov	r1, r6
 8004110:	4628      	mov	r0, r5
 8004112:	47b8      	blx	r7
 8004114:	3001      	adds	r0, #1
 8004116:	f43f ae78 	beq.w	8003e0a <_printf_float+0xb6>
 800411a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800411e:	4631      	mov	r1, r6
 8004120:	4628      	mov	r0, r5
 8004122:	47b8      	blx	r7
 8004124:	3001      	adds	r0, #1
 8004126:	f43f ae70 	beq.w	8003e0a <_printf_float+0xb6>
 800412a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800412e:	2200      	movs	r2, #0
 8004130:	2300      	movs	r3, #0
 8004132:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004136:	f7fc fccf 	bl	8000ad8 <__aeabi_dcmpeq>
 800413a:	b9c0      	cbnz	r0, 800416e <_printf_float+0x41a>
 800413c:	4653      	mov	r3, sl
 800413e:	f108 0201 	add.w	r2, r8, #1
 8004142:	4631      	mov	r1, r6
 8004144:	4628      	mov	r0, r5
 8004146:	47b8      	blx	r7
 8004148:	3001      	adds	r0, #1
 800414a:	d10c      	bne.n	8004166 <_printf_float+0x412>
 800414c:	e65d      	b.n	8003e0a <_printf_float+0xb6>
 800414e:	2301      	movs	r3, #1
 8004150:	465a      	mov	r2, fp
 8004152:	4631      	mov	r1, r6
 8004154:	4628      	mov	r0, r5
 8004156:	47b8      	blx	r7
 8004158:	3001      	adds	r0, #1
 800415a:	f43f ae56 	beq.w	8003e0a <_printf_float+0xb6>
 800415e:	f108 0801 	add.w	r8, r8, #1
 8004162:	45d0      	cmp	r8, sl
 8004164:	dbf3      	blt.n	800414e <_printf_float+0x3fa>
 8004166:	464b      	mov	r3, r9
 8004168:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800416c:	e6df      	b.n	8003f2e <_printf_float+0x1da>
 800416e:	f04f 0800 	mov.w	r8, #0
 8004172:	f104 0b1a 	add.w	fp, r4, #26
 8004176:	e7f4      	b.n	8004162 <_printf_float+0x40e>
 8004178:	2301      	movs	r3, #1
 800417a:	4642      	mov	r2, r8
 800417c:	e7e1      	b.n	8004142 <_printf_float+0x3ee>
 800417e:	2301      	movs	r3, #1
 8004180:	464a      	mov	r2, r9
 8004182:	4631      	mov	r1, r6
 8004184:	4628      	mov	r0, r5
 8004186:	47b8      	blx	r7
 8004188:	3001      	adds	r0, #1
 800418a:	f43f ae3e 	beq.w	8003e0a <_printf_float+0xb6>
 800418e:	f108 0801 	add.w	r8, r8, #1
 8004192:	68e3      	ldr	r3, [r4, #12]
 8004194:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004196:	1a5b      	subs	r3, r3, r1
 8004198:	4543      	cmp	r3, r8
 800419a:	dcf0      	bgt.n	800417e <_printf_float+0x42a>
 800419c:	e6fc      	b.n	8003f98 <_printf_float+0x244>
 800419e:	f04f 0800 	mov.w	r8, #0
 80041a2:	f104 0919 	add.w	r9, r4, #25
 80041a6:	e7f4      	b.n	8004192 <_printf_float+0x43e>

080041a8 <_printf_common>:
 80041a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ac:	4616      	mov	r6, r2
 80041ae:	4698      	mov	r8, r3
 80041b0:	688a      	ldr	r2, [r1, #8]
 80041b2:	690b      	ldr	r3, [r1, #16]
 80041b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041b8:	4293      	cmp	r3, r2
 80041ba:	bfb8      	it	lt
 80041bc:	4613      	movlt	r3, r2
 80041be:	6033      	str	r3, [r6, #0]
 80041c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041c4:	4607      	mov	r7, r0
 80041c6:	460c      	mov	r4, r1
 80041c8:	b10a      	cbz	r2, 80041ce <_printf_common+0x26>
 80041ca:	3301      	adds	r3, #1
 80041cc:	6033      	str	r3, [r6, #0]
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	0699      	lsls	r1, r3, #26
 80041d2:	bf42      	ittt	mi
 80041d4:	6833      	ldrmi	r3, [r6, #0]
 80041d6:	3302      	addmi	r3, #2
 80041d8:	6033      	strmi	r3, [r6, #0]
 80041da:	6825      	ldr	r5, [r4, #0]
 80041dc:	f015 0506 	ands.w	r5, r5, #6
 80041e0:	d106      	bne.n	80041f0 <_printf_common+0x48>
 80041e2:	f104 0a19 	add.w	sl, r4, #25
 80041e6:	68e3      	ldr	r3, [r4, #12]
 80041e8:	6832      	ldr	r2, [r6, #0]
 80041ea:	1a9b      	subs	r3, r3, r2
 80041ec:	42ab      	cmp	r3, r5
 80041ee:	dc26      	bgt.n	800423e <_printf_common+0x96>
 80041f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	3b00      	subs	r3, #0
 80041f8:	bf18      	it	ne
 80041fa:	2301      	movne	r3, #1
 80041fc:	0692      	lsls	r2, r2, #26
 80041fe:	d42b      	bmi.n	8004258 <_printf_common+0xb0>
 8004200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004204:	4641      	mov	r1, r8
 8004206:	4638      	mov	r0, r7
 8004208:	47c8      	blx	r9
 800420a:	3001      	adds	r0, #1
 800420c:	d01e      	beq.n	800424c <_printf_common+0xa4>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	6922      	ldr	r2, [r4, #16]
 8004212:	f003 0306 	and.w	r3, r3, #6
 8004216:	2b04      	cmp	r3, #4
 8004218:	bf02      	ittt	eq
 800421a:	68e5      	ldreq	r5, [r4, #12]
 800421c:	6833      	ldreq	r3, [r6, #0]
 800421e:	1aed      	subeq	r5, r5, r3
 8004220:	68a3      	ldr	r3, [r4, #8]
 8004222:	bf0c      	ite	eq
 8004224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004228:	2500      	movne	r5, #0
 800422a:	4293      	cmp	r3, r2
 800422c:	bfc4      	itt	gt
 800422e:	1a9b      	subgt	r3, r3, r2
 8004230:	18ed      	addgt	r5, r5, r3
 8004232:	2600      	movs	r6, #0
 8004234:	341a      	adds	r4, #26
 8004236:	42b5      	cmp	r5, r6
 8004238:	d11a      	bne.n	8004270 <_printf_common+0xc8>
 800423a:	2000      	movs	r0, #0
 800423c:	e008      	b.n	8004250 <_printf_common+0xa8>
 800423e:	2301      	movs	r3, #1
 8004240:	4652      	mov	r2, sl
 8004242:	4641      	mov	r1, r8
 8004244:	4638      	mov	r0, r7
 8004246:	47c8      	blx	r9
 8004248:	3001      	adds	r0, #1
 800424a:	d103      	bne.n	8004254 <_printf_common+0xac>
 800424c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004254:	3501      	adds	r5, #1
 8004256:	e7c6      	b.n	80041e6 <_printf_common+0x3e>
 8004258:	18e1      	adds	r1, r4, r3
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	2030      	movs	r0, #48	@ 0x30
 800425e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004262:	4422      	add	r2, r4
 8004264:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004268:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800426c:	3302      	adds	r3, #2
 800426e:	e7c7      	b.n	8004200 <_printf_common+0x58>
 8004270:	2301      	movs	r3, #1
 8004272:	4622      	mov	r2, r4
 8004274:	4641      	mov	r1, r8
 8004276:	4638      	mov	r0, r7
 8004278:	47c8      	blx	r9
 800427a:	3001      	adds	r0, #1
 800427c:	d0e6      	beq.n	800424c <_printf_common+0xa4>
 800427e:	3601      	adds	r6, #1
 8004280:	e7d9      	b.n	8004236 <_printf_common+0x8e>
	...

08004284 <_printf_i>:
 8004284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004288:	7e0f      	ldrb	r7, [r1, #24]
 800428a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800428c:	2f78      	cmp	r7, #120	@ 0x78
 800428e:	4691      	mov	r9, r2
 8004290:	4680      	mov	r8, r0
 8004292:	460c      	mov	r4, r1
 8004294:	469a      	mov	sl, r3
 8004296:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800429a:	d807      	bhi.n	80042ac <_printf_i+0x28>
 800429c:	2f62      	cmp	r7, #98	@ 0x62
 800429e:	d80a      	bhi.n	80042b6 <_printf_i+0x32>
 80042a0:	2f00      	cmp	r7, #0
 80042a2:	f000 80d1 	beq.w	8004448 <_printf_i+0x1c4>
 80042a6:	2f58      	cmp	r7, #88	@ 0x58
 80042a8:	f000 80b8 	beq.w	800441c <_printf_i+0x198>
 80042ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042b4:	e03a      	b.n	800432c <_printf_i+0xa8>
 80042b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042ba:	2b15      	cmp	r3, #21
 80042bc:	d8f6      	bhi.n	80042ac <_printf_i+0x28>
 80042be:	a101      	add	r1, pc, #4	@ (adr r1, 80042c4 <_printf_i+0x40>)
 80042c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042c4:	0800431d 	.word	0x0800431d
 80042c8:	08004331 	.word	0x08004331
 80042cc:	080042ad 	.word	0x080042ad
 80042d0:	080042ad 	.word	0x080042ad
 80042d4:	080042ad 	.word	0x080042ad
 80042d8:	080042ad 	.word	0x080042ad
 80042dc:	08004331 	.word	0x08004331
 80042e0:	080042ad 	.word	0x080042ad
 80042e4:	080042ad 	.word	0x080042ad
 80042e8:	080042ad 	.word	0x080042ad
 80042ec:	080042ad 	.word	0x080042ad
 80042f0:	0800442f 	.word	0x0800442f
 80042f4:	0800435b 	.word	0x0800435b
 80042f8:	080043e9 	.word	0x080043e9
 80042fc:	080042ad 	.word	0x080042ad
 8004300:	080042ad 	.word	0x080042ad
 8004304:	08004451 	.word	0x08004451
 8004308:	080042ad 	.word	0x080042ad
 800430c:	0800435b 	.word	0x0800435b
 8004310:	080042ad 	.word	0x080042ad
 8004314:	080042ad 	.word	0x080042ad
 8004318:	080043f1 	.word	0x080043f1
 800431c:	6833      	ldr	r3, [r6, #0]
 800431e:	1d1a      	adds	r2, r3, #4
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6032      	str	r2, [r6, #0]
 8004324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004328:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800432c:	2301      	movs	r3, #1
 800432e:	e09c      	b.n	800446a <_printf_i+0x1e6>
 8004330:	6833      	ldr	r3, [r6, #0]
 8004332:	6820      	ldr	r0, [r4, #0]
 8004334:	1d19      	adds	r1, r3, #4
 8004336:	6031      	str	r1, [r6, #0]
 8004338:	0606      	lsls	r6, r0, #24
 800433a:	d501      	bpl.n	8004340 <_printf_i+0xbc>
 800433c:	681d      	ldr	r5, [r3, #0]
 800433e:	e003      	b.n	8004348 <_printf_i+0xc4>
 8004340:	0645      	lsls	r5, r0, #25
 8004342:	d5fb      	bpl.n	800433c <_printf_i+0xb8>
 8004344:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004348:	2d00      	cmp	r5, #0
 800434a:	da03      	bge.n	8004354 <_printf_i+0xd0>
 800434c:	232d      	movs	r3, #45	@ 0x2d
 800434e:	426d      	negs	r5, r5
 8004350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004354:	4858      	ldr	r0, [pc, #352]	@ (80044b8 <_printf_i+0x234>)
 8004356:	230a      	movs	r3, #10
 8004358:	e011      	b.n	800437e <_printf_i+0xfa>
 800435a:	6821      	ldr	r1, [r4, #0]
 800435c:	6833      	ldr	r3, [r6, #0]
 800435e:	0608      	lsls	r0, r1, #24
 8004360:	f853 5b04 	ldr.w	r5, [r3], #4
 8004364:	d402      	bmi.n	800436c <_printf_i+0xe8>
 8004366:	0649      	lsls	r1, r1, #25
 8004368:	bf48      	it	mi
 800436a:	b2ad      	uxthmi	r5, r5
 800436c:	2f6f      	cmp	r7, #111	@ 0x6f
 800436e:	4852      	ldr	r0, [pc, #328]	@ (80044b8 <_printf_i+0x234>)
 8004370:	6033      	str	r3, [r6, #0]
 8004372:	bf14      	ite	ne
 8004374:	230a      	movne	r3, #10
 8004376:	2308      	moveq	r3, #8
 8004378:	2100      	movs	r1, #0
 800437a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800437e:	6866      	ldr	r6, [r4, #4]
 8004380:	60a6      	str	r6, [r4, #8]
 8004382:	2e00      	cmp	r6, #0
 8004384:	db05      	blt.n	8004392 <_printf_i+0x10e>
 8004386:	6821      	ldr	r1, [r4, #0]
 8004388:	432e      	orrs	r6, r5
 800438a:	f021 0104 	bic.w	r1, r1, #4
 800438e:	6021      	str	r1, [r4, #0]
 8004390:	d04b      	beq.n	800442a <_printf_i+0x1a6>
 8004392:	4616      	mov	r6, r2
 8004394:	fbb5 f1f3 	udiv	r1, r5, r3
 8004398:	fb03 5711 	mls	r7, r3, r1, r5
 800439c:	5dc7      	ldrb	r7, [r0, r7]
 800439e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043a2:	462f      	mov	r7, r5
 80043a4:	42bb      	cmp	r3, r7
 80043a6:	460d      	mov	r5, r1
 80043a8:	d9f4      	bls.n	8004394 <_printf_i+0x110>
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d10b      	bne.n	80043c6 <_printf_i+0x142>
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	07df      	lsls	r7, r3, #31
 80043b2:	d508      	bpl.n	80043c6 <_printf_i+0x142>
 80043b4:	6923      	ldr	r3, [r4, #16]
 80043b6:	6861      	ldr	r1, [r4, #4]
 80043b8:	4299      	cmp	r1, r3
 80043ba:	bfde      	ittt	le
 80043bc:	2330      	movle	r3, #48	@ 0x30
 80043be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043c2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80043c6:	1b92      	subs	r2, r2, r6
 80043c8:	6122      	str	r2, [r4, #16]
 80043ca:	f8cd a000 	str.w	sl, [sp]
 80043ce:	464b      	mov	r3, r9
 80043d0:	aa03      	add	r2, sp, #12
 80043d2:	4621      	mov	r1, r4
 80043d4:	4640      	mov	r0, r8
 80043d6:	f7ff fee7 	bl	80041a8 <_printf_common>
 80043da:	3001      	adds	r0, #1
 80043dc:	d14a      	bne.n	8004474 <_printf_i+0x1f0>
 80043de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80043e2:	b004      	add	sp, #16
 80043e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	f043 0320 	orr.w	r3, r3, #32
 80043ee:	6023      	str	r3, [r4, #0]
 80043f0:	4832      	ldr	r0, [pc, #200]	@ (80044bc <_printf_i+0x238>)
 80043f2:	2778      	movs	r7, #120	@ 0x78
 80043f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	6831      	ldr	r1, [r6, #0]
 80043fc:	061f      	lsls	r7, r3, #24
 80043fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8004402:	d402      	bmi.n	800440a <_printf_i+0x186>
 8004404:	065f      	lsls	r7, r3, #25
 8004406:	bf48      	it	mi
 8004408:	b2ad      	uxthmi	r5, r5
 800440a:	6031      	str	r1, [r6, #0]
 800440c:	07d9      	lsls	r1, r3, #31
 800440e:	bf44      	itt	mi
 8004410:	f043 0320 	orrmi.w	r3, r3, #32
 8004414:	6023      	strmi	r3, [r4, #0]
 8004416:	b11d      	cbz	r5, 8004420 <_printf_i+0x19c>
 8004418:	2310      	movs	r3, #16
 800441a:	e7ad      	b.n	8004378 <_printf_i+0xf4>
 800441c:	4826      	ldr	r0, [pc, #152]	@ (80044b8 <_printf_i+0x234>)
 800441e:	e7e9      	b.n	80043f4 <_printf_i+0x170>
 8004420:	6823      	ldr	r3, [r4, #0]
 8004422:	f023 0320 	bic.w	r3, r3, #32
 8004426:	6023      	str	r3, [r4, #0]
 8004428:	e7f6      	b.n	8004418 <_printf_i+0x194>
 800442a:	4616      	mov	r6, r2
 800442c:	e7bd      	b.n	80043aa <_printf_i+0x126>
 800442e:	6833      	ldr	r3, [r6, #0]
 8004430:	6825      	ldr	r5, [r4, #0]
 8004432:	6961      	ldr	r1, [r4, #20]
 8004434:	1d18      	adds	r0, r3, #4
 8004436:	6030      	str	r0, [r6, #0]
 8004438:	062e      	lsls	r6, r5, #24
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	d501      	bpl.n	8004442 <_printf_i+0x1be>
 800443e:	6019      	str	r1, [r3, #0]
 8004440:	e002      	b.n	8004448 <_printf_i+0x1c4>
 8004442:	0668      	lsls	r0, r5, #25
 8004444:	d5fb      	bpl.n	800443e <_printf_i+0x1ba>
 8004446:	8019      	strh	r1, [r3, #0]
 8004448:	2300      	movs	r3, #0
 800444a:	6123      	str	r3, [r4, #16]
 800444c:	4616      	mov	r6, r2
 800444e:	e7bc      	b.n	80043ca <_printf_i+0x146>
 8004450:	6833      	ldr	r3, [r6, #0]
 8004452:	1d1a      	adds	r2, r3, #4
 8004454:	6032      	str	r2, [r6, #0]
 8004456:	681e      	ldr	r6, [r3, #0]
 8004458:	6862      	ldr	r2, [r4, #4]
 800445a:	2100      	movs	r1, #0
 800445c:	4630      	mov	r0, r6
 800445e:	f7fb febf 	bl	80001e0 <memchr>
 8004462:	b108      	cbz	r0, 8004468 <_printf_i+0x1e4>
 8004464:	1b80      	subs	r0, r0, r6
 8004466:	6060      	str	r0, [r4, #4]
 8004468:	6863      	ldr	r3, [r4, #4]
 800446a:	6123      	str	r3, [r4, #16]
 800446c:	2300      	movs	r3, #0
 800446e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004472:	e7aa      	b.n	80043ca <_printf_i+0x146>
 8004474:	6923      	ldr	r3, [r4, #16]
 8004476:	4632      	mov	r2, r6
 8004478:	4649      	mov	r1, r9
 800447a:	4640      	mov	r0, r8
 800447c:	47d0      	blx	sl
 800447e:	3001      	adds	r0, #1
 8004480:	d0ad      	beq.n	80043de <_printf_i+0x15a>
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	079b      	lsls	r3, r3, #30
 8004486:	d413      	bmi.n	80044b0 <_printf_i+0x22c>
 8004488:	68e0      	ldr	r0, [r4, #12]
 800448a:	9b03      	ldr	r3, [sp, #12]
 800448c:	4298      	cmp	r0, r3
 800448e:	bfb8      	it	lt
 8004490:	4618      	movlt	r0, r3
 8004492:	e7a6      	b.n	80043e2 <_printf_i+0x15e>
 8004494:	2301      	movs	r3, #1
 8004496:	4632      	mov	r2, r6
 8004498:	4649      	mov	r1, r9
 800449a:	4640      	mov	r0, r8
 800449c:	47d0      	blx	sl
 800449e:	3001      	adds	r0, #1
 80044a0:	d09d      	beq.n	80043de <_printf_i+0x15a>
 80044a2:	3501      	adds	r5, #1
 80044a4:	68e3      	ldr	r3, [r4, #12]
 80044a6:	9903      	ldr	r1, [sp, #12]
 80044a8:	1a5b      	subs	r3, r3, r1
 80044aa:	42ab      	cmp	r3, r5
 80044ac:	dcf2      	bgt.n	8004494 <_printf_i+0x210>
 80044ae:	e7eb      	b.n	8004488 <_printf_i+0x204>
 80044b0:	2500      	movs	r5, #0
 80044b2:	f104 0619 	add.w	r6, r4, #25
 80044b6:	e7f5      	b.n	80044a4 <_printf_i+0x220>
 80044b8:	08008432 	.word	0x08008432
 80044bc:	08008443 	.word	0x08008443

080044c0 <_scanf_float>:
 80044c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c4:	b087      	sub	sp, #28
 80044c6:	4691      	mov	r9, r2
 80044c8:	9303      	str	r3, [sp, #12]
 80044ca:	688b      	ldr	r3, [r1, #8]
 80044cc:	1e5a      	subs	r2, r3, #1
 80044ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80044d2:	bf81      	itttt	hi
 80044d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80044d8:	eb03 0b05 	addhi.w	fp, r3, r5
 80044dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80044e0:	608b      	strhi	r3, [r1, #8]
 80044e2:	680b      	ldr	r3, [r1, #0]
 80044e4:	460a      	mov	r2, r1
 80044e6:	f04f 0500 	mov.w	r5, #0
 80044ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80044ee:	f842 3b1c 	str.w	r3, [r2], #28
 80044f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80044f6:	4680      	mov	r8, r0
 80044f8:	460c      	mov	r4, r1
 80044fa:	bf98      	it	ls
 80044fc:	f04f 0b00 	movls.w	fp, #0
 8004500:	9201      	str	r2, [sp, #4]
 8004502:	4616      	mov	r6, r2
 8004504:	46aa      	mov	sl, r5
 8004506:	462f      	mov	r7, r5
 8004508:	9502      	str	r5, [sp, #8]
 800450a:	68a2      	ldr	r2, [r4, #8]
 800450c:	b15a      	cbz	r2, 8004526 <_scanf_float+0x66>
 800450e:	f8d9 3000 	ldr.w	r3, [r9]
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	2b4e      	cmp	r3, #78	@ 0x4e
 8004516:	d863      	bhi.n	80045e0 <_scanf_float+0x120>
 8004518:	2b40      	cmp	r3, #64	@ 0x40
 800451a:	d83b      	bhi.n	8004594 <_scanf_float+0xd4>
 800451c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004520:	b2c8      	uxtb	r0, r1
 8004522:	280e      	cmp	r0, #14
 8004524:	d939      	bls.n	800459a <_scanf_float+0xda>
 8004526:	b11f      	cbz	r7, 8004530 <_scanf_float+0x70>
 8004528:	6823      	ldr	r3, [r4, #0]
 800452a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800452e:	6023      	str	r3, [r4, #0]
 8004530:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004534:	f1ba 0f01 	cmp.w	sl, #1
 8004538:	f200 8114 	bhi.w	8004764 <_scanf_float+0x2a4>
 800453c:	9b01      	ldr	r3, [sp, #4]
 800453e:	429e      	cmp	r6, r3
 8004540:	f200 8105 	bhi.w	800474e <_scanf_float+0x28e>
 8004544:	2001      	movs	r0, #1
 8004546:	b007      	add	sp, #28
 8004548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800454c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004550:	2a0d      	cmp	r2, #13
 8004552:	d8e8      	bhi.n	8004526 <_scanf_float+0x66>
 8004554:	a101      	add	r1, pc, #4	@ (adr r1, 800455c <_scanf_float+0x9c>)
 8004556:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800455a:	bf00      	nop
 800455c:	080046a5 	.word	0x080046a5
 8004560:	08004527 	.word	0x08004527
 8004564:	08004527 	.word	0x08004527
 8004568:	08004527 	.word	0x08004527
 800456c:	08004701 	.word	0x08004701
 8004570:	080046db 	.word	0x080046db
 8004574:	08004527 	.word	0x08004527
 8004578:	08004527 	.word	0x08004527
 800457c:	080046b3 	.word	0x080046b3
 8004580:	08004527 	.word	0x08004527
 8004584:	08004527 	.word	0x08004527
 8004588:	08004527 	.word	0x08004527
 800458c:	08004527 	.word	0x08004527
 8004590:	0800466f 	.word	0x0800466f
 8004594:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004598:	e7da      	b.n	8004550 <_scanf_float+0x90>
 800459a:	290e      	cmp	r1, #14
 800459c:	d8c3      	bhi.n	8004526 <_scanf_float+0x66>
 800459e:	a001      	add	r0, pc, #4	@ (adr r0, 80045a4 <_scanf_float+0xe4>)
 80045a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80045a4:	0800465f 	.word	0x0800465f
 80045a8:	08004527 	.word	0x08004527
 80045ac:	0800465f 	.word	0x0800465f
 80045b0:	080046ef 	.word	0x080046ef
 80045b4:	08004527 	.word	0x08004527
 80045b8:	08004601 	.word	0x08004601
 80045bc:	08004645 	.word	0x08004645
 80045c0:	08004645 	.word	0x08004645
 80045c4:	08004645 	.word	0x08004645
 80045c8:	08004645 	.word	0x08004645
 80045cc:	08004645 	.word	0x08004645
 80045d0:	08004645 	.word	0x08004645
 80045d4:	08004645 	.word	0x08004645
 80045d8:	08004645 	.word	0x08004645
 80045dc:	08004645 	.word	0x08004645
 80045e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80045e2:	d809      	bhi.n	80045f8 <_scanf_float+0x138>
 80045e4:	2b60      	cmp	r3, #96	@ 0x60
 80045e6:	d8b1      	bhi.n	800454c <_scanf_float+0x8c>
 80045e8:	2b54      	cmp	r3, #84	@ 0x54
 80045ea:	d07b      	beq.n	80046e4 <_scanf_float+0x224>
 80045ec:	2b59      	cmp	r3, #89	@ 0x59
 80045ee:	d19a      	bne.n	8004526 <_scanf_float+0x66>
 80045f0:	2d07      	cmp	r5, #7
 80045f2:	d198      	bne.n	8004526 <_scanf_float+0x66>
 80045f4:	2508      	movs	r5, #8
 80045f6:	e02f      	b.n	8004658 <_scanf_float+0x198>
 80045f8:	2b74      	cmp	r3, #116	@ 0x74
 80045fa:	d073      	beq.n	80046e4 <_scanf_float+0x224>
 80045fc:	2b79      	cmp	r3, #121	@ 0x79
 80045fe:	e7f6      	b.n	80045ee <_scanf_float+0x12e>
 8004600:	6821      	ldr	r1, [r4, #0]
 8004602:	05c8      	lsls	r0, r1, #23
 8004604:	d51e      	bpl.n	8004644 <_scanf_float+0x184>
 8004606:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800460a:	6021      	str	r1, [r4, #0]
 800460c:	3701      	adds	r7, #1
 800460e:	f1bb 0f00 	cmp.w	fp, #0
 8004612:	d003      	beq.n	800461c <_scanf_float+0x15c>
 8004614:	3201      	adds	r2, #1
 8004616:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800461a:	60a2      	str	r2, [r4, #8]
 800461c:	68a3      	ldr	r3, [r4, #8]
 800461e:	3b01      	subs	r3, #1
 8004620:	60a3      	str	r3, [r4, #8]
 8004622:	6923      	ldr	r3, [r4, #16]
 8004624:	3301      	adds	r3, #1
 8004626:	6123      	str	r3, [r4, #16]
 8004628:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800462c:	3b01      	subs	r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	f8c9 3004 	str.w	r3, [r9, #4]
 8004634:	f340 8082 	ble.w	800473c <_scanf_float+0x27c>
 8004638:	f8d9 3000 	ldr.w	r3, [r9]
 800463c:	3301      	adds	r3, #1
 800463e:	f8c9 3000 	str.w	r3, [r9]
 8004642:	e762      	b.n	800450a <_scanf_float+0x4a>
 8004644:	eb1a 0105 	adds.w	r1, sl, r5
 8004648:	f47f af6d 	bne.w	8004526 <_scanf_float+0x66>
 800464c:	6822      	ldr	r2, [r4, #0]
 800464e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004652:	6022      	str	r2, [r4, #0]
 8004654:	460d      	mov	r5, r1
 8004656:	468a      	mov	sl, r1
 8004658:	f806 3b01 	strb.w	r3, [r6], #1
 800465c:	e7de      	b.n	800461c <_scanf_float+0x15c>
 800465e:	6822      	ldr	r2, [r4, #0]
 8004660:	0610      	lsls	r0, r2, #24
 8004662:	f57f af60 	bpl.w	8004526 <_scanf_float+0x66>
 8004666:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800466a:	6022      	str	r2, [r4, #0]
 800466c:	e7f4      	b.n	8004658 <_scanf_float+0x198>
 800466e:	f1ba 0f00 	cmp.w	sl, #0
 8004672:	d10c      	bne.n	800468e <_scanf_float+0x1ce>
 8004674:	b977      	cbnz	r7, 8004694 <_scanf_float+0x1d4>
 8004676:	6822      	ldr	r2, [r4, #0]
 8004678:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800467c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004680:	d108      	bne.n	8004694 <_scanf_float+0x1d4>
 8004682:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004686:	6022      	str	r2, [r4, #0]
 8004688:	f04f 0a01 	mov.w	sl, #1
 800468c:	e7e4      	b.n	8004658 <_scanf_float+0x198>
 800468e:	f1ba 0f02 	cmp.w	sl, #2
 8004692:	d050      	beq.n	8004736 <_scanf_float+0x276>
 8004694:	2d01      	cmp	r5, #1
 8004696:	d002      	beq.n	800469e <_scanf_float+0x1de>
 8004698:	2d04      	cmp	r5, #4
 800469a:	f47f af44 	bne.w	8004526 <_scanf_float+0x66>
 800469e:	3501      	adds	r5, #1
 80046a0:	b2ed      	uxtb	r5, r5
 80046a2:	e7d9      	b.n	8004658 <_scanf_float+0x198>
 80046a4:	f1ba 0f01 	cmp.w	sl, #1
 80046a8:	f47f af3d 	bne.w	8004526 <_scanf_float+0x66>
 80046ac:	f04f 0a02 	mov.w	sl, #2
 80046b0:	e7d2      	b.n	8004658 <_scanf_float+0x198>
 80046b2:	b975      	cbnz	r5, 80046d2 <_scanf_float+0x212>
 80046b4:	2f00      	cmp	r7, #0
 80046b6:	f47f af37 	bne.w	8004528 <_scanf_float+0x68>
 80046ba:	6822      	ldr	r2, [r4, #0]
 80046bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80046c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80046c4:	f040 8103 	bne.w	80048ce <_scanf_float+0x40e>
 80046c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80046cc:	6022      	str	r2, [r4, #0]
 80046ce:	2501      	movs	r5, #1
 80046d0:	e7c2      	b.n	8004658 <_scanf_float+0x198>
 80046d2:	2d03      	cmp	r5, #3
 80046d4:	d0e3      	beq.n	800469e <_scanf_float+0x1de>
 80046d6:	2d05      	cmp	r5, #5
 80046d8:	e7df      	b.n	800469a <_scanf_float+0x1da>
 80046da:	2d02      	cmp	r5, #2
 80046dc:	f47f af23 	bne.w	8004526 <_scanf_float+0x66>
 80046e0:	2503      	movs	r5, #3
 80046e2:	e7b9      	b.n	8004658 <_scanf_float+0x198>
 80046e4:	2d06      	cmp	r5, #6
 80046e6:	f47f af1e 	bne.w	8004526 <_scanf_float+0x66>
 80046ea:	2507      	movs	r5, #7
 80046ec:	e7b4      	b.n	8004658 <_scanf_float+0x198>
 80046ee:	6822      	ldr	r2, [r4, #0]
 80046f0:	0591      	lsls	r1, r2, #22
 80046f2:	f57f af18 	bpl.w	8004526 <_scanf_float+0x66>
 80046f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80046fa:	6022      	str	r2, [r4, #0]
 80046fc:	9702      	str	r7, [sp, #8]
 80046fe:	e7ab      	b.n	8004658 <_scanf_float+0x198>
 8004700:	6822      	ldr	r2, [r4, #0]
 8004702:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004706:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800470a:	d005      	beq.n	8004718 <_scanf_float+0x258>
 800470c:	0550      	lsls	r0, r2, #21
 800470e:	f57f af0a 	bpl.w	8004526 <_scanf_float+0x66>
 8004712:	2f00      	cmp	r7, #0
 8004714:	f000 80db 	beq.w	80048ce <_scanf_float+0x40e>
 8004718:	0591      	lsls	r1, r2, #22
 800471a:	bf58      	it	pl
 800471c:	9902      	ldrpl	r1, [sp, #8]
 800471e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004722:	bf58      	it	pl
 8004724:	1a79      	subpl	r1, r7, r1
 8004726:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800472a:	bf58      	it	pl
 800472c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004730:	6022      	str	r2, [r4, #0]
 8004732:	2700      	movs	r7, #0
 8004734:	e790      	b.n	8004658 <_scanf_float+0x198>
 8004736:	f04f 0a03 	mov.w	sl, #3
 800473a:	e78d      	b.n	8004658 <_scanf_float+0x198>
 800473c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004740:	4649      	mov	r1, r9
 8004742:	4640      	mov	r0, r8
 8004744:	4798      	blx	r3
 8004746:	2800      	cmp	r0, #0
 8004748:	f43f aedf 	beq.w	800450a <_scanf_float+0x4a>
 800474c:	e6eb      	b.n	8004526 <_scanf_float+0x66>
 800474e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004752:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004756:	464a      	mov	r2, r9
 8004758:	4640      	mov	r0, r8
 800475a:	4798      	blx	r3
 800475c:	6923      	ldr	r3, [r4, #16]
 800475e:	3b01      	subs	r3, #1
 8004760:	6123      	str	r3, [r4, #16]
 8004762:	e6eb      	b.n	800453c <_scanf_float+0x7c>
 8004764:	1e6b      	subs	r3, r5, #1
 8004766:	2b06      	cmp	r3, #6
 8004768:	d824      	bhi.n	80047b4 <_scanf_float+0x2f4>
 800476a:	2d02      	cmp	r5, #2
 800476c:	d836      	bhi.n	80047dc <_scanf_float+0x31c>
 800476e:	9b01      	ldr	r3, [sp, #4]
 8004770:	429e      	cmp	r6, r3
 8004772:	f67f aee7 	bls.w	8004544 <_scanf_float+0x84>
 8004776:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800477a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800477e:	464a      	mov	r2, r9
 8004780:	4640      	mov	r0, r8
 8004782:	4798      	blx	r3
 8004784:	6923      	ldr	r3, [r4, #16]
 8004786:	3b01      	subs	r3, #1
 8004788:	6123      	str	r3, [r4, #16]
 800478a:	e7f0      	b.n	800476e <_scanf_float+0x2ae>
 800478c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004790:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004794:	464a      	mov	r2, r9
 8004796:	4640      	mov	r0, r8
 8004798:	4798      	blx	r3
 800479a:	6923      	ldr	r3, [r4, #16]
 800479c:	3b01      	subs	r3, #1
 800479e:	6123      	str	r3, [r4, #16]
 80047a0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80047a4:	fa5f fa8a 	uxtb.w	sl, sl
 80047a8:	f1ba 0f02 	cmp.w	sl, #2
 80047ac:	d1ee      	bne.n	800478c <_scanf_float+0x2cc>
 80047ae:	3d03      	subs	r5, #3
 80047b0:	b2ed      	uxtb	r5, r5
 80047b2:	1b76      	subs	r6, r6, r5
 80047b4:	6823      	ldr	r3, [r4, #0]
 80047b6:	05da      	lsls	r2, r3, #23
 80047b8:	d530      	bpl.n	800481c <_scanf_float+0x35c>
 80047ba:	055b      	lsls	r3, r3, #21
 80047bc:	d511      	bpl.n	80047e2 <_scanf_float+0x322>
 80047be:	9b01      	ldr	r3, [sp, #4]
 80047c0:	429e      	cmp	r6, r3
 80047c2:	f67f aebf 	bls.w	8004544 <_scanf_float+0x84>
 80047c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80047ce:	464a      	mov	r2, r9
 80047d0:	4640      	mov	r0, r8
 80047d2:	4798      	blx	r3
 80047d4:	6923      	ldr	r3, [r4, #16]
 80047d6:	3b01      	subs	r3, #1
 80047d8:	6123      	str	r3, [r4, #16]
 80047da:	e7f0      	b.n	80047be <_scanf_float+0x2fe>
 80047dc:	46aa      	mov	sl, r5
 80047de:	46b3      	mov	fp, r6
 80047e0:	e7de      	b.n	80047a0 <_scanf_float+0x2e0>
 80047e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80047e6:	6923      	ldr	r3, [r4, #16]
 80047e8:	2965      	cmp	r1, #101	@ 0x65
 80047ea:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80047ee:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80047f2:	6123      	str	r3, [r4, #16]
 80047f4:	d00c      	beq.n	8004810 <_scanf_float+0x350>
 80047f6:	2945      	cmp	r1, #69	@ 0x45
 80047f8:	d00a      	beq.n	8004810 <_scanf_float+0x350>
 80047fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047fe:	464a      	mov	r2, r9
 8004800:	4640      	mov	r0, r8
 8004802:	4798      	blx	r3
 8004804:	6923      	ldr	r3, [r4, #16]
 8004806:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800480a:	3b01      	subs	r3, #1
 800480c:	1eb5      	subs	r5, r6, #2
 800480e:	6123      	str	r3, [r4, #16]
 8004810:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004814:	464a      	mov	r2, r9
 8004816:	4640      	mov	r0, r8
 8004818:	4798      	blx	r3
 800481a:	462e      	mov	r6, r5
 800481c:	6822      	ldr	r2, [r4, #0]
 800481e:	f012 0210 	ands.w	r2, r2, #16
 8004822:	d001      	beq.n	8004828 <_scanf_float+0x368>
 8004824:	2000      	movs	r0, #0
 8004826:	e68e      	b.n	8004546 <_scanf_float+0x86>
 8004828:	7032      	strb	r2, [r6, #0]
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004834:	d125      	bne.n	8004882 <_scanf_float+0x3c2>
 8004836:	9b02      	ldr	r3, [sp, #8]
 8004838:	429f      	cmp	r7, r3
 800483a:	d00a      	beq.n	8004852 <_scanf_float+0x392>
 800483c:	1bda      	subs	r2, r3, r7
 800483e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004842:	429e      	cmp	r6, r3
 8004844:	bf28      	it	cs
 8004846:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800484a:	4922      	ldr	r1, [pc, #136]	@ (80048d4 <_scanf_float+0x414>)
 800484c:	4630      	mov	r0, r6
 800484e:	f000 f977 	bl	8004b40 <siprintf>
 8004852:	9901      	ldr	r1, [sp, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	4640      	mov	r0, r8
 8004858:	f002 fcf6 	bl	8007248 <_strtod_r>
 800485c:	9b03      	ldr	r3, [sp, #12]
 800485e:	6821      	ldr	r1, [r4, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f011 0f02 	tst.w	r1, #2
 8004866:	ec57 6b10 	vmov	r6, r7, d0
 800486a:	f103 0204 	add.w	r2, r3, #4
 800486e:	d015      	beq.n	800489c <_scanf_float+0x3dc>
 8004870:	9903      	ldr	r1, [sp, #12]
 8004872:	600a      	str	r2, [r1, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	e9c3 6700 	strd	r6, r7, [r3]
 800487a:	68e3      	ldr	r3, [r4, #12]
 800487c:	3301      	adds	r3, #1
 800487e:	60e3      	str	r3, [r4, #12]
 8004880:	e7d0      	b.n	8004824 <_scanf_float+0x364>
 8004882:	9b04      	ldr	r3, [sp, #16]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0e4      	beq.n	8004852 <_scanf_float+0x392>
 8004888:	9905      	ldr	r1, [sp, #20]
 800488a:	230a      	movs	r3, #10
 800488c:	3101      	adds	r1, #1
 800488e:	4640      	mov	r0, r8
 8004890:	f002 fd5a 	bl	8007348 <_strtol_r>
 8004894:	9b04      	ldr	r3, [sp, #16]
 8004896:	9e05      	ldr	r6, [sp, #20]
 8004898:	1ac2      	subs	r2, r0, r3
 800489a:	e7d0      	b.n	800483e <_scanf_float+0x37e>
 800489c:	f011 0f04 	tst.w	r1, #4
 80048a0:	9903      	ldr	r1, [sp, #12]
 80048a2:	600a      	str	r2, [r1, #0]
 80048a4:	d1e6      	bne.n	8004874 <_scanf_float+0x3b4>
 80048a6:	681d      	ldr	r5, [r3, #0]
 80048a8:	4632      	mov	r2, r6
 80048aa:	463b      	mov	r3, r7
 80048ac:	4630      	mov	r0, r6
 80048ae:	4639      	mov	r1, r7
 80048b0:	f7fc f944 	bl	8000b3c <__aeabi_dcmpun>
 80048b4:	b128      	cbz	r0, 80048c2 <_scanf_float+0x402>
 80048b6:	4808      	ldr	r0, [pc, #32]	@ (80048d8 <_scanf_float+0x418>)
 80048b8:	f000 fabc 	bl	8004e34 <nanf>
 80048bc:	ed85 0a00 	vstr	s0, [r5]
 80048c0:	e7db      	b.n	800487a <_scanf_float+0x3ba>
 80048c2:	4630      	mov	r0, r6
 80048c4:	4639      	mov	r1, r7
 80048c6:	f7fc f997 	bl	8000bf8 <__aeabi_d2f>
 80048ca:	6028      	str	r0, [r5, #0]
 80048cc:	e7d5      	b.n	800487a <_scanf_float+0x3ba>
 80048ce:	2700      	movs	r7, #0
 80048d0:	e62e      	b.n	8004530 <_scanf_float+0x70>
 80048d2:	bf00      	nop
 80048d4:	08008454 	.word	0x08008454
 80048d8:	08008595 	.word	0x08008595

080048dc <std>:
 80048dc:	2300      	movs	r3, #0
 80048de:	b510      	push	{r4, lr}
 80048e0:	4604      	mov	r4, r0
 80048e2:	e9c0 3300 	strd	r3, r3, [r0]
 80048e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048ea:	6083      	str	r3, [r0, #8]
 80048ec:	8181      	strh	r1, [r0, #12]
 80048ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80048f0:	81c2      	strh	r2, [r0, #14]
 80048f2:	6183      	str	r3, [r0, #24]
 80048f4:	4619      	mov	r1, r3
 80048f6:	2208      	movs	r2, #8
 80048f8:	305c      	adds	r0, #92	@ 0x5c
 80048fa:	f000 fa1b 	bl	8004d34 <memset>
 80048fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004934 <std+0x58>)
 8004900:	6263      	str	r3, [r4, #36]	@ 0x24
 8004902:	4b0d      	ldr	r3, [pc, #52]	@ (8004938 <std+0x5c>)
 8004904:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004906:	4b0d      	ldr	r3, [pc, #52]	@ (800493c <std+0x60>)
 8004908:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800490a:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <std+0x64>)
 800490c:	6323      	str	r3, [r4, #48]	@ 0x30
 800490e:	4b0d      	ldr	r3, [pc, #52]	@ (8004944 <std+0x68>)
 8004910:	6224      	str	r4, [r4, #32]
 8004912:	429c      	cmp	r4, r3
 8004914:	d006      	beq.n	8004924 <std+0x48>
 8004916:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800491a:	4294      	cmp	r4, r2
 800491c:	d002      	beq.n	8004924 <std+0x48>
 800491e:	33d0      	adds	r3, #208	@ 0xd0
 8004920:	429c      	cmp	r4, r3
 8004922:	d105      	bne.n	8004930 <std+0x54>
 8004924:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800492c:	f000 ba7e 	b.w	8004e2c <__retarget_lock_init_recursive>
 8004930:	bd10      	pop	{r4, pc}
 8004932:	bf00      	nop
 8004934:	08004b85 	.word	0x08004b85
 8004938:	08004ba7 	.word	0x08004ba7
 800493c:	08004bdf 	.word	0x08004bdf
 8004940:	08004c03 	.word	0x08004c03
 8004944:	20000468 	.word	0x20000468

08004948 <stdio_exit_handler>:
 8004948:	4a02      	ldr	r2, [pc, #8]	@ (8004954 <stdio_exit_handler+0xc>)
 800494a:	4903      	ldr	r1, [pc, #12]	@ (8004958 <stdio_exit_handler+0x10>)
 800494c:	4803      	ldr	r0, [pc, #12]	@ (800495c <stdio_exit_handler+0x14>)
 800494e:	f000 b869 	b.w	8004a24 <_fwalk_sglue>
 8004952:	bf00      	nop
 8004954:	2000000c 	.word	0x2000000c
 8004958:	08007989 	.word	0x08007989
 800495c:	2000001c 	.word	0x2000001c

08004960 <cleanup_stdio>:
 8004960:	6841      	ldr	r1, [r0, #4]
 8004962:	4b0c      	ldr	r3, [pc, #48]	@ (8004994 <cleanup_stdio+0x34>)
 8004964:	4299      	cmp	r1, r3
 8004966:	b510      	push	{r4, lr}
 8004968:	4604      	mov	r4, r0
 800496a:	d001      	beq.n	8004970 <cleanup_stdio+0x10>
 800496c:	f003 f80c 	bl	8007988 <_fflush_r>
 8004970:	68a1      	ldr	r1, [r4, #8]
 8004972:	4b09      	ldr	r3, [pc, #36]	@ (8004998 <cleanup_stdio+0x38>)
 8004974:	4299      	cmp	r1, r3
 8004976:	d002      	beq.n	800497e <cleanup_stdio+0x1e>
 8004978:	4620      	mov	r0, r4
 800497a:	f003 f805 	bl	8007988 <_fflush_r>
 800497e:	68e1      	ldr	r1, [r4, #12]
 8004980:	4b06      	ldr	r3, [pc, #24]	@ (800499c <cleanup_stdio+0x3c>)
 8004982:	4299      	cmp	r1, r3
 8004984:	d004      	beq.n	8004990 <cleanup_stdio+0x30>
 8004986:	4620      	mov	r0, r4
 8004988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800498c:	f002 bffc 	b.w	8007988 <_fflush_r>
 8004990:	bd10      	pop	{r4, pc}
 8004992:	bf00      	nop
 8004994:	20000468 	.word	0x20000468
 8004998:	200004d0 	.word	0x200004d0
 800499c:	20000538 	.word	0x20000538

080049a0 <global_stdio_init.part.0>:
 80049a0:	b510      	push	{r4, lr}
 80049a2:	4b0b      	ldr	r3, [pc, #44]	@ (80049d0 <global_stdio_init.part.0+0x30>)
 80049a4:	4c0b      	ldr	r4, [pc, #44]	@ (80049d4 <global_stdio_init.part.0+0x34>)
 80049a6:	4a0c      	ldr	r2, [pc, #48]	@ (80049d8 <global_stdio_init.part.0+0x38>)
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	4620      	mov	r0, r4
 80049ac:	2200      	movs	r2, #0
 80049ae:	2104      	movs	r1, #4
 80049b0:	f7ff ff94 	bl	80048dc <std>
 80049b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80049b8:	2201      	movs	r2, #1
 80049ba:	2109      	movs	r1, #9
 80049bc:	f7ff ff8e 	bl	80048dc <std>
 80049c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80049c4:	2202      	movs	r2, #2
 80049c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049ca:	2112      	movs	r1, #18
 80049cc:	f7ff bf86 	b.w	80048dc <std>
 80049d0:	200005a0 	.word	0x200005a0
 80049d4:	20000468 	.word	0x20000468
 80049d8:	08004949 	.word	0x08004949

080049dc <__sfp_lock_acquire>:
 80049dc:	4801      	ldr	r0, [pc, #4]	@ (80049e4 <__sfp_lock_acquire+0x8>)
 80049de:	f000 ba26 	b.w	8004e2e <__retarget_lock_acquire_recursive>
 80049e2:	bf00      	nop
 80049e4:	200005a9 	.word	0x200005a9

080049e8 <__sfp_lock_release>:
 80049e8:	4801      	ldr	r0, [pc, #4]	@ (80049f0 <__sfp_lock_release+0x8>)
 80049ea:	f000 ba21 	b.w	8004e30 <__retarget_lock_release_recursive>
 80049ee:	bf00      	nop
 80049f0:	200005a9 	.word	0x200005a9

080049f4 <__sinit>:
 80049f4:	b510      	push	{r4, lr}
 80049f6:	4604      	mov	r4, r0
 80049f8:	f7ff fff0 	bl	80049dc <__sfp_lock_acquire>
 80049fc:	6a23      	ldr	r3, [r4, #32]
 80049fe:	b11b      	cbz	r3, 8004a08 <__sinit+0x14>
 8004a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a04:	f7ff bff0 	b.w	80049e8 <__sfp_lock_release>
 8004a08:	4b04      	ldr	r3, [pc, #16]	@ (8004a1c <__sinit+0x28>)
 8004a0a:	6223      	str	r3, [r4, #32]
 8004a0c:	4b04      	ldr	r3, [pc, #16]	@ (8004a20 <__sinit+0x2c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1f5      	bne.n	8004a00 <__sinit+0xc>
 8004a14:	f7ff ffc4 	bl	80049a0 <global_stdio_init.part.0>
 8004a18:	e7f2      	b.n	8004a00 <__sinit+0xc>
 8004a1a:	bf00      	nop
 8004a1c:	08004961 	.word	0x08004961
 8004a20:	200005a0 	.word	0x200005a0

08004a24 <_fwalk_sglue>:
 8004a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a28:	4607      	mov	r7, r0
 8004a2a:	4688      	mov	r8, r1
 8004a2c:	4614      	mov	r4, r2
 8004a2e:	2600      	movs	r6, #0
 8004a30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a34:	f1b9 0901 	subs.w	r9, r9, #1
 8004a38:	d505      	bpl.n	8004a46 <_fwalk_sglue+0x22>
 8004a3a:	6824      	ldr	r4, [r4, #0]
 8004a3c:	2c00      	cmp	r4, #0
 8004a3e:	d1f7      	bne.n	8004a30 <_fwalk_sglue+0xc>
 8004a40:	4630      	mov	r0, r6
 8004a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a46:	89ab      	ldrh	r3, [r5, #12]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d907      	bls.n	8004a5c <_fwalk_sglue+0x38>
 8004a4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a50:	3301      	adds	r3, #1
 8004a52:	d003      	beq.n	8004a5c <_fwalk_sglue+0x38>
 8004a54:	4629      	mov	r1, r5
 8004a56:	4638      	mov	r0, r7
 8004a58:	47c0      	blx	r8
 8004a5a:	4306      	orrs	r6, r0
 8004a5c:	3568      	adds	r5, #104	@ 0x68
 8004a5e:	e7e9      	b.n	8004a34 <_fwalk_sglue+0x10>

08004a60 <iprintf>:
 8004a60:	b40f      	push	{r0, r1, r2, r3}
 8004a62:	b507      	push	{r0, r1, r2, lr}
 8004a64:	4906      	ldr	r1, [pc, #24]	@ (8004a80 <iprintf+0x20>)
 8004a66:	ab04      	add	r3, sp, #16
 8004a68:	6808      	ldr	r0, [r1, #0]
 8004a6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a6e:	6881      	ldr	r1, [r0, #8]
 8004a70:	9301      	str	r3, [sp, #4]
 8004a72:	f002 fded 	bl	8007650 <_vfiprintf_r>
 8004a76:	b003      	add	sp, #12
 8004a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a7c:	b004      	add	sp, #16
 8004a7e:	4770      	bx	lr
 8004a80:	20000018 	.word	0x20000018

08004a84 <_puts_r>:
 8004a84:	6a03      	ldr	r3, [r0, #32]
 8004a86:	b570      	push	{r4, r5, r6, lr}
 8004a88:	6884      	ldr	r4, [r0, #8]
 8004a8a:	4605      	mov	r5, r0
 8004a8c:	460e      	mov	r6, r1
 8004a8e:	b90b      	cbnz	r3, 8004a94 <_puts_r+0x10>
 8004a90:	f7ff ffb0 	bl	80049f4 <__sinit>
 8004a94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a96:	07db      	lsls	r3, r3, #31
 8004a98:	d405      	bmi.n	8004aa6 <_puts_r+0x22>
 8004a9a:	89a3      	ldrh	r3, [r4, #12]
 8004a9c:	0598      	lsls	r0, r3, #22
 8004a9e:	d402      	bmi.n	8004aa6 <_puts_r+0x22>
 8004aa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004aa2:	f000 f9c4 	bl	8004e2e <__retarget_lock_acquire_recursive>
 8004aa6:	89a3      	ldrh	r3, [r4, #12]
 8004aa8:	0719      	lsls	r1, r3, #28
 8004aaa:	d502      	bpl.n	8004ab2 <_puts_r+0x2e>
 8004aac:	6923      	ldr	r3, [r4, #16]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d135      	bne.n	8004b1e <_puts_r+0x9a>
 8004ab2:	4621      	mov	r1, r4
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	f000 f8e7 	bl	8004c88 <__swsetup_r>
 8004aba:	b380      	cbz	r0, 8004b1e <_puts_r+0x9a>
 8004abc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004ac0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ac2:	07da      	lsls	r2, r3, #31
 8004ac4:	d405      	bmi.n	8004ad2 <_puts_r+0x4e>
 8004ac6:	89a3      	ldrh	r3, [r4, #12]
 8004ac8:	059b      	lsls	r3, r3, #22
 8004aca:	d402      	bmi.n	8004ad2 <_puts_r+0x4e>
 8004acc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ace:	f000 f9af 	bl	8004e30 <__retarget_lock_release_recursive>
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	bd70      	pop	{r4, r5, r6, pc}
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	da04      	bge.n	8004ae4 <_puts_r+0x60>
 8004ada:	69a2      	ldr	r2, [r4, #24]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	dc17      	bgt.n	8004b10 <_puts_r+0x8c>
 8004ae0:	290a      	cmp	r1, #10
 8004ae2:	d015      	beq.n	8004b10 <_puts_r+0x8c>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	6022      	str	r2, [r4, #0]
 8004aea:	7019      	strb	r1, [r3, #0]
 8004aec:	68a3      	ldr	r3, [r4, #8]
 8004aee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004af2:	3b01      	subs	r3, #1
 8004af4:	60a3      	str	r3, [r4, #8]
 8004af6:	2900      	cmp	r1, #0
 8004af8:	d1ed      	bne.n	8004ad6 <_puts_r+0x52>
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	da11      	bge.n	8004b22 <_puts_r+0x9e>
 8004afe:	4622      	mov	r2, r4
 8004b00:	210a      	movs	r1, #10
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f881 	bl	8004c0a <__swbuf_r>
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d0d7      	beq.n	8004abc <_puts_r+0x38>
 8004b0c:	250a      	movs	r5, #10
 8004b0e:	e7d7      	b.n	8004ac0 <_puts_r+0x3c>
 8004b10:	4622      	mov	r2, r4
 8004b12:	4628      	mov	r0, r5
 8004b14:	f000 f879 	bl	8004c0a <__swbuf_r>
 8004b18:	3001      	adds	r0, #1
 8004b1a:	d1e7      	bne.n	8004aec <_puts_r+0x68>
 8004b1c:	e7ce      	b.n	8004abc <_puts_r+0x38>
 8004b1e:	3e01      	subs	r6, #1
 8004b20:	e7e4      	b.n	8004aec <_puts_r+0x68>
 8004b22:	6823      	ldr	r3, [r4, #0]
 8004b24:	1c5a      	adds	r2, r3, #1
 8004b26:	6022      	str	r2, [r4, #0]
 8004b28:	220a      	movs	r2, #10
 8004b2a:	701a      	strb	r2, [r3, #0]
 8004b2c:	e7ee      	b.n	8004b0c <_puts_r+0x88>
	...

08004b30 <puts>:
 8004b30:	4b02      	ldr	r3, [pc, #8]	@ (8004b3c <puts+0xc>)
 8004b32:	4601      	mov	r1, r0
 8004b34:	6818      	ldr	r0, [r3, #0]
 8004b36:	f7ff bfa5 	b.w	8004a84 <_puts_r>
 8004b3a:	bf00      	nop
 8004b3c:	20000018 	.word	0x20000018

08004b40 <siprintf>:
 8004b40:	b40e      	push	{r1, r2, r3}
 8004b42:	b510      	push	{r4, lr}
 8004b44:	b09d      	sub	sp, #116	@ 0x74
 8004b46:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004b48:	9002      	str	r0, [sp, #8]
 8004b4a:	9006      	str	r0, [sp, #24]
 8004b4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b50:	480a      	ldr	r0, [pc, #40]	@ (8004b7c <siprintf+0x3c>)
 8004b52:	9107      	str	r1, [sp, #28]
 8004b54:	9104      	str	r1, [sp, #16]
 8004b56:	490a      	ldr	r1, [pc, #40]	@ (8004b80 <siprintf+0x40>)
 8004b58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b5c:	9105      	str	r1, [sp, #20]
 8004b5e:	2400      	movs	r4, #0
 8004b60:	a902      	add	r1, sp, #8
 8004b62:	6800      	ldr	r0, [r0, #0]
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004b68:	f002 fc4c 	bl	8007404 <_svfiprintf_r>
 8004b6c:	9b02      	ldr	r3, [sp, #8]
 8004b6e:	701c      	strb	r4, [r3, #0]
 8004b70:	b01d      	add	sp, #116	@ 0x74
 8004b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b76:	b003      	add	sp, #12
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	20000018 	.word	0x20000018
 8004b80:	ffff0208 	.word	0xffff0208

08004b84 <__sread>:
 8004b84:	b510      	push	{r4, lr}
 8004b86:	460c      	mov	r4, r1
 8004b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b8c:	f000 f900 	bl	8004d90 <_read_r>
 8004b90:	2800      	cmp	r0, #0
 8004b92:	bfab      	itete	ge
 8004b94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b96:	89a3      	ldrhlt	r3, [r4, #12]
 8004b98:	181b      	addge	r3, r3, r0
 8004b9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b9e:	bfac      	ite	ge
 8004ba0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004ba2:	81a3      	strhlt	r3, [r4, #12]
 8004ba4:	bd10      	pop	{r4, pc}

08004ba6 <__swrite>:
 8004ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004baa:	461f      	mov	r7, r3
 8004bac:	898b      	ldrh	r3, [r1, #12]
 8004bae:	05db      	lsls	r3, r3, #23
 8004bb0:	4605      	mov	r5, r0
 8004bb2:	460c      	mov	r4, r1
 8004bb4:	4616      	mov	r6, r2
 8004bb6:	d505      	bpl.n	8004bc4 <__swrite+0x1e>
 8004bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f000 f8d4 	bl	8004d6c <_lseek_r>
 8004bc4:	89a3      	ldrh	r3, [r4, #12]
 8004bc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bce:	81a3      	strh	r3, [r4, #12]
 8004bd0:	4632      	mov	r2, r6
 8004bd2:	463b      	mov	r3, r7
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bda:	f000 b8eb 	b.w	8004db4 <_write_r>

08004bde <__sseek>:
 8004bde:	b510      	push	{r4, lr}
 8004be0:	460c      	mov	r4, r1
 8004be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be6:	f000 f8c1 	bl	8004d6c <_lseek_r>
 8004bea:	1c43      	adds	r3, r0, #1
 8004bec:	89a3      	ldrh	r3, [r4, #12]
 8004bee:	bf15      	itete	ne
 8004bf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004bf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004bf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004bfa:	81a3      	strheq	r3, [r4, #12]
 8004bfc:	bf18      	it	ne
 8004bfe:	81a3      	strhne	r3, [r4, #12]
 8004c00:	bd10      	pop	{r4, pc}

08004c02 <__sclose>:
 8004c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c06:	f000 b8a1 	b.w	8004d4c <_close_r>

08004c0a <__swbuf_r>:
 8004c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0c:	460e      	mov	r6, r1
 8004c0e:	4614      	mov	r4, r2
 8004c10:	4605      	mov	r5, r0
 8004c12:	b118      	cbz	r0, 8004c1c <__swbuf_r+0x12>
 8004c14:	6a03      	ldr	r3, [r0, #32]
 8004c16:	b90b      	cbnz	r3, 8004c1c <__swbuf_r+0x12>
 8004c18:	f7ff feec 	bl	80049f4 <__sinit>
 8004c1c:	69a3      	ldr	r3, [r4, #24]
 8004c1e:	60a3      	str	r3, [r4, #8]
 8004c20:	89a3      	ldrh	r3, [r4, #12]
 8004c22:	071a      	lsls	r2, r3, #28
 8004c24:	d501      	bpl.n	8004c2a <__swbuf_r+0x20>
 8004c26:	6923      	ldr	r3, [r4, #16]
 8004c28:	b943      	cbnz	r3, 8004c3c <__swbuf_r+0x32>
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	f000 f82b 	bl	8004c88 <__swsetup_r>
 8004c32:	b118      	cbz	r0, 8004c3c <__swbuf_r+0x32>
 8004c34:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004c38:	4638      	mov	r0, r7
 8004c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	6922      	ldr	r2, [r4, #16]
 8004c40:	1a98      	subs	r0, r3, r2
 8004c42:	6963      	ldr	r3, [r4, #20]
 8004c44:	b2f6      	uxtb	r6, r6
 8004c46:	4283      	cmp	r3, r0
 8004c48:	4637      	mov	r7, r6
 8004c4a:	dc05      	bgt.n	8004c58 <__swbuf_r+0x4e>
 8004c4c:	4621      	mov	r1, r4
 8004c4e:	4628      	mov	r0, r5
 8004c50:	f002 fe9a 	bl	8007988 <_fflush_r>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	d1ed      	bne.n	8004c34 <__swbuf_r+0x2a>
 8004c58:	68a3      	ldr	r3, [r4, #8]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	60a3      	str	r3, [r4, #8]
 8004c5e:	6823      	ldr	r3, [r4, #0]
 8004c60:	1c5a      	adds	r2, r3, #1
 8004c62:	6022      	str	r2, [r4, #0]
 8004c64:	701e      	strb	r6, [r3, #0]
 8004c66:	6962      	ldr	r2, [r4, #20]
 8004c68:	1c43      	adds	r3, r0, #1
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d004      	beq.n	8004c78 <__swbuf_r+0x6e>
 8004c6e:	89a3      	ldrh	r3, [r4, #12]
 8004c70:	07db      	lsls	r3, r3, #31
 8004c72:	d5e1      	bpl.n	8004c38 <__swbuf_r+0x2e>
 8004c74:	2e0a      	cmp	r6, #10
 8004c76:	d1df      	bne.n	8004c38 <__swbuf_r+0x2e>
 8004c78:	4621      	mov	r1, r4
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	f002 fe84 	bl	8007988 <_fflush_r>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	d0d9      	beq.n	8004c38 <__swbuf_r+0x2e>
 8004c84:	e7d6      	b.n	8004c34 <__swbuf_r+0x2a>
	...

08004c88 <__swsetup_r>:
 8004c88:	b538      	push	{r3, r4, r5, lr}
 8004c8a:	4b29      	ldr	r3, [pc, #164]	@ (8004d30 <__swsetup_r+0xa8>)
 8004c8c:	4605      	mov	r5, r0
 8004c8e:	6818      	ldr	r0, [r3, #0]
 8004c90:	460c      	mov	r4, r1
 8004c92:	b118      	cbz	r0, 8004c9c <__swsetup_r+0x14>
 8004c94:	6a03      	ldr	r3, [r0, #32]
 8004c96:	b90b      	cbnz	r3, 8004c9c <__swsetup_r+0x14>
 8004c98:	f7ff feac 	bl	80049f4 <__sinit>
 8004c9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ca0:	0719      	lsls	r1, r3, #28
 8004ca2:	d422      	bmi.n	8004cea <__swsetup_r+0x62>
 8004ca4:	06da      	lsls	r2, r3, #27
 8004ca6:	d407      	bmi.n	8004cb8 <__swsetup_r+0x30>
 8004ca8:	2209      	movs	r2, #9
 8004caa:	602a      	str	r2, [r5, #0]
 8004cac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cb0:	81a3      	strh	r3, [r4, #12]
 8004cb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cb6:	e033      	b.n	8004d20 <__swsetup_r+0x98>
 8004cb8:	0758      	lsls	r0, r3, #29
 8004cba:	d512      	bpl.n	8004ce2 <__swsetup_r+0x5a>
 8004cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cbe:	b141      	cbz	r1, 8004cd2 <__swsetup_r+0x4a>
 8004cc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cc4:	4299      	cmp	r1, r3
 8004cc6:	d002      	beq.n	8004cce <__swsetup_r+0x46>
 8004cc8:	4628      	mov	r0, r5
 8004cca:	f000 ff11 	bl	8005af0 <_free_r>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cd2:	89a3      	ldrh	r3, [r4, #12]
 8004cd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004cd8:	81a3      	strh	r3, [r4, #12]
 8004cda:	2300      	movs	r3, #0
 8004cdc:	6063      	str	r3, [r4, #4]
 8004cde:	6923      	ldr	r3, [r4, #16]
 8004ce0:	6023      	str	r3, [r4, #0]
 8004ce2:	89a3      	ldrh	r3, [r4, #12]
 8004ce4:	f043 0308 	orr.w	r3, r3, #8
 8004ce8:	81a3      	strh	r3, [r4, #12]
 8004cea:	6923      	ldr	r3, [r4, #16]
 8004cec:	b94b      	cbnz	r3, 8004d02 <__swsetup_r+0x7a>
 8004cee:	89a3      	ldrh	r3, [r4, #12]
 8004cf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf8:	d003      	beq.n	8004d02 <__swsetup_r+0x7a>
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f002 fe91 	bl	8007a24 <__smakebuf_r>
 8004d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d06:	f013 0201 	ands.w	r2, r3, #1
 8004d0a:	d00a      	beq.n	8004d22 <__swsetup_r+0x9a>
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	60a2      	str	r2, [r4, #8]
 8004d10:	6962      	ldr	r2, [r4, #20]
 8004d12:	4252      	negs	r2, r2
 8004d14:	61a2      	str	r2, [r4, #24]
 8004d16:	6922      	ldr	r2, [r4, #16]
 8004d18:	b942      	cbnz	r2, 8004d2c <__swsetup_r+0xa4>
 8004d1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d1e:	d1c5      	bne.n	8004cac <__swsetup_r+0x24>
 8004d20:	bd38      	pop	{r3, r4, r5, pc}
 8004d22:	0799      	lsls	r1, r3, #30
 8004d24:	bf58      	it	pl
 8004d26:	6962      	ldrpl	r2, [r4, #20]
 8004d28:	60a2      	str	r2, [r4, #8]
 8004d2a:	e7f4      	b.n	8004d16 <__swsetup_r+0x8e>
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	e7f7      	b.n	8004d20 <__swsetup_r+0x98>
 8004d30:	20000018 	.word	0x20000018

08004d34 <memset>:
 8004d34:	4402      	add	r2, r0
 8004d36:	4603      	mov	r3, r0
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d100      	bne.n	8004d3e <memset+0xa>
 8004d3c:	4770      	bx	lr
 8004d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d42:	e7f9      	b.n	8004d38 <memset+0x4>

08004d44 <_localeconv_r>:
 8004d44:	4800      	ldr	r0, [pc, #0]	@ (8004d48 <_localeconv_r+0x4>)
 8004d46:	4770      	bx	lr
 8004d48:	20000158 	.word	0x20000158

08004d4c <_close_r>:
 8004d4c:	b538      	push	{r3, r4, r5, lr}
 8004d4e:	4d06      	ldr	r5, [pc, #24]	@ (8004d68 <_close_r+0x1c>)
 8004d50:	2300      	movs	r3, #0
 8004d52:	4604      	mov	r4, r0
 8004d54:	4608      	mov	r0, r1
 8004d56:	602b      	str	r3, [r5, #0]
 8004d58:	f7fc fd70 	bl	800183c <_close>
 8004d5c:	1c43      	adds	r3, r0, #1
 8004d5e:	d102      	bne.n	8004d66 <_close_r+0x1a>
 8004d60:	682b      	ldr	r3, [r5, #0]
 8004d62:	b103      	cbz	r3, 8004d66 <_close_r+0x1a>
 8004d64:	6023      	str	r3, [r4, #0]
 8004d66:	bd38      	pop	{r3, r4, r5, pc}
 8004d68:	200005a4 	.word	0x200005a4

08004d6c <_lseek_r>:
 8004d6c:	b538      	push	{r3, r4, r5, lr}
 8004d6e:	4d07      	ldr	r5, [pc, #28]	@ (8004d8c <_lseek_r+0x20>)
 8004d70:	4604      	mov	r4, r0
 8004d72:	4608      	mov	r0, r1
 8004d74:	4611      	mov	r1, r2
 8004d76:	2200      	movs	r2, #0
 8004d78:	602a      	str	r2, [r5, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	f7fc fd85 	bl	800188a <_lseek>
 8004d80:	1c43      	adds	r3, r0, #1
 8004d82:	d102      	bne.n	8004d8a <_lseek_r+0x1e>
 8004d84:	682b      	ldr	r3, [r5, #0]
 8004d86:	b103      	cbz	r3, 8004d8a <_lseek_r+0x1e>
 8004d88:	6023      	str	r3, [r4, #0]
 8004d8a:	bd38      	pop	{r3, r4, r5, pc}
 8004d8c:	200005a4 	.word	0x200005a4

08004d90 <_read_r>:
 8004d90:	b538      	push	{r3, r4, r5, lr}
 8004d92:	4d07      	ldr	r5, [pc, #28]	@ (8004db0 <_read_r+0x20>)
 8004d94:	4604      	mov	r4, r0
 8004d96:	4608      	mov	r0, r1
 8004d98:	4611      	mov	r1, r2
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	602a      	str	r2, [r5, #0]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f7fc fd13 	bl	80017ca <_read>
 8004da4:	1c43      	adds	r3, r0, #1
 8004da6:	d102      	bne.n	8004dae <_read_r+0x1e>
 8004da8:	682b      	ldr	r3, [r5, #0]
 8004daa:	b103      	cbz	r3, 8004dae <_read_r+0x1e>
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	bd38      	pop	{r3, r4, r5, pc}
 8004db0:	200005a4 	.word	0x200005a4

08004db4 <_write_r>:
 8004db4:	b538      	push	{r3, r4, r5, lr}
 8004db6:	4d07      	ldr	r5, [pc, #28]	@ (8004dd4 <_write_r+0x20>)
 8004db8:	4604      	mov	r4, r0
 8004dba:	4608      	mov	r0, r1
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	602a      	str	r2, [r5, #0]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	f7fc fd1e 	bl	8001804 <_write>
 8004dc8:	1c43      	adds	r3, r0, #1
 8004dca:	d102      	bne.n	8004dd2 <_write_r+0x1e>
 8004dcc:	682b      	ldr	r3, [r5, #0]
 8004dce:	b103      	cbz	r3, 8004dd2 <_write_r+0x1e>
 8004dd0:	6023      	str	r3, [r4, #0]
 8004dd2:	bd38      	pop	{r3, r4, r5, pc}
 8004dd4:	200005a4 	.word	0x200005a4

08004dd8 <__errno>:
 8004dd8:	4b01      	ldr	r3, [pc, #4]	@ (8004de0 <__errno+0x8>)
 8004dda:	6818      	ldr	r0, [r3, #0]
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	20000018 	.word	0x20000018

08004de4 <__libc_init_array>:
 8004de4:	b570      	push	{r4, r5, r6, lr}
 8004de6:	4d0d      	ldr	r5, [pc, #52]	@ (8004e1c <__libc_init_array+0x38>)
 8004de8:	4c0d      	ldr	r4, [pc, #52]	@ (8004e20 <__libc_init_array+0x3c>)
 8004dea:	1b64      	subs	r4, r4, r5
 8004dec:	10a4      	asrs	r4, r4, #2
 8004dee:	2600      	movs	r6, #0
 8004df0:	42a6      	cmp	r6, r4
 8004df2:	d109      	bne.n	8004e08 <__libc_init_array+0x24>
 8004df4:	4d0b      	ldr	r5, [pc, #44]	@ (8004e24 <__libc_init_array+0x40>)
 8004df6:	4c0c      	ldr	r4, [pc, #48]	@ (8004e28 <__libc_init_array+0x44>)
 8004df8:	f003 fae4 	bl	80083c4 <_init>
 8004dfc:	1b64      	subs	r4, r4, r5
 8004dfe:	10a4      	asrs	r4, r4, #2
 8004e00:	2600      	movs	r6, #0
 8004e02:	42a6      	cmp	r6, r4
 8004e04:	d105      	bne.n	8004e12 <__libc_init_array+0x2e>
 8004e06:	bd70      	pop	{r4, r5, r6, pc}
 8004e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e0c:	4798      	blx	r3
 8004e0e:	3601      	adds	r6, #1
 8004e10:	e7ee      	b.n	8004df0 <__libc_init_array+0xc>
 8004e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e16:	4798      	blx	r3
 8004e18:	3601      	adds	r6, #1
 8004e1a:	e7f2      	b.n	8004e02 <__libc_init_array+0x1e>
 8004e1c:	08008854 	.word	0x08008854
 8004e20:	08008854 	.word	0x08008854
 8004e24:	08008854 	.word	0x08008854
 8004e28:	08008858 	.word	0x08008858

08004e2c <__retarget_lock_init_recursive>:
 8004e2c:	4770      	bx	lr

08004e2e <__retarget_lock_acquire_recursive>:
 8004e2e:	4770      	bx	lr

08004e30 <__retarget_lock_release_recursive>:
 8004e30:	4770      	bx	lr
	...

08004e34 <nanf>:
 8004e34:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004e3c <nanf+0x8>
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	7fc00000 	.word	0x7fc00000

08004e40 <quorem>:
 8004e40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e44:	6903      	ldr	r3, [r0, #16]
 8004e46:	690c      	ldr	r4, [r1, #16]
 8004e48:	42a3      	cmp	r3, r4
 8004e4a:	4607      	mov	r7, r0
 8004e4c:	db7e      	blt.n	8004f4c <quorem+0x10c>
 8004e4e:	3c01      	subs	r4, #1
 8004e50:	f101 0814 	add.w	r8, r1, #20
 8004e54:	00a3      	lsls	r3, r4, #2
 8004e56:	f100 0514 	add.w	r5, r0, #20
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e60:	9301      	str	r3, [sp, #4]
 8004e62:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e72:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e76:	d32e      	bcc.n	8004ed6 <quorem+0x96>
 8004e78:	f04f 0a00 	mov.w	sl, #0
 8004e7c:	46c4      	mov	ip, r8
 8004e7e:	46ae      	mov	lr, r5
 8004e80:	46d3      	mov	fp, sl
 8004e82:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004e86:	b298      	uxth	r0, r3
 8004e88:	fb06 a000 	mla	r0, r6, r0, sl
 8004e8c:	0c02      	lsrs	r2, r0, #16
 8004e8e:	0c1b      	lsrs	r3, r3, #16
 8004e90:	fb06 2303 	mla	r3, r6, r3, r2
 8004e94:	f8de 2000 	ldr.w	r2, [lr]
 8004e98:	b280      	uxth	r0, r0
 8004e9a:	b292      	uxth	r2, r2
 8004e9c:	1a12      	subs	r2, r2, r0
 8004e9e:	445a      	add	r2, fp
 8004ea0:	f8de 0000 	ldr.w	r0, [lr]
 8004ea4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004eae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004eb2:	b292      	uxth	r2, r2
 8004eb4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004eb8:	45e1      	cmp	r9, ip
 8004eba:	f84e 2b04 	str.w	r2, [lr], #4
 8004ebe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ec2:	d2de      	bcs.n	8004e82 <quorem+0x42>
 8004ec4:	9b00      	ldr	r3, [sp, #0]
 8004ec6:	58eb      	ldr	r3, [r5, r3]
 8004ec8:	b92b      	cbnz	r3, 8004ed6 <quorem+0x96>
 8004eca:	9b01      	ldr	r3, [sp, #4]
 8004ecc:	3b04      	subs	r3, #4
 8004ece:	429d      	cmp	r5, r3
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	d32f      	bcc.n	8004f34 <quorem+0xf4>
 8004ed4:	613c      	str	r4, [r7, #16]
 8004ed6:	4638      	mov	r0, r7
 8004ed8:	f001 f9c6 	bl	8006268 <__mcmp>
 8004edc:	2800      	cmp	r0, #0
 8004ede:	db25      	blt.n	8004f2c <quorem+0xec>
 8004ee0:	4629      	mov	r1, r5
 8004ee2:	2000      	movs	r0, #0
 8004ee4:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ee8:	f8d1 c000 	ldr.w	ip, [r1]
 8004eec:	fa1f fe82 	uxth.w	lr, r2
 8004ef0:	fa1f f38c 	uxth.w	r3, ip
 8004ef4:	eba3 030e 	sub.w	r3, r3, lr
 8004ef8:	4403      	add	r3, r0
 8004efa:	0c12      	lsrs	r2, r2, #16
 8004efc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f00:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f0a:	45c1      	cmp	r9, r8
 8004f0c:	f841 3b04 	str.w	r3, [r1], #4
 8004f10:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f14:	d2e6      	bcs.n	8004ee4 <quorem+0xa4>
 8004f16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f1e:	b922      	cbnz	r2, 8004f2a <quorem+0xea>
 8004f20:	3b04      	subs	r3, #4
 8004f22:	429d      	cmp	r5, r3
 8004f24:	461a      	mov	r2, r3
 8004f26:	d30b      	bcc.n	8004f40 <quorem+0x100>
 8004f28:	613c      	str	r4, [r7, #16]
 8004f2a:	3601      	adds	r6, #1
 8004f2c:	4630      	mov	r0, r6
 8004f2e:	b003      	add	sp, #12
 8004f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f34:	6812      	ldr	r2, [r2, #0]
 8004f36:	3b04      	subs	r3, #4
 8004f38:	2a00      	cmp	r2, #0
 8004f3a:	d1cb      	bne.n	8004ed4 <quorem+0x94>
 8004f3c:	3c01      	subs	r4, #1
 8004f3e:	e7c6      	b.n	8004ece <quorem+0x8e>
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	3b04      	subs	r3, #4
 8004f44:	2a00      	cmp	r2, #0
 8004f46:	d1ef      	bne.n	8004f28 <quorem+0xe8>
 8004f48:	3c01      	subs	r4, #1
 8004f4a:	e7ea      	b.n	8004f22 <quorem+0xe2>
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	e7ee      	b.n	8004f2e <quorem+0xee>

08004f50 <_dtoa_r>:
 8004f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f54:	69c7      	ldr	r7, [r0, #28]
 8004f56:	b097      	sub	sp, #92	@ 0x5c
 8004f58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004f5c:	ec55 4b10 	vmov	r4, r5, d0
 8004f60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004f62:	9107      	str	r1, [sp, #28]
 8004f64:	4681      	mov	r9, r0
 8004f66:	920c      	str	r2, [sp, #48]	@ 0x30
 8004f68:	9311      	str	r3, [sp, #68]	@ 0x44
 8004f6a:	b97f      	cbnz	r7, 8004f8c <_dtoa_r+0x3c>
 8004f6c:	2010      	movs	r0, #16
 8004f6e:	f000 fe09 	bl	8005b84 <malloc>
 8004f72:	4602      	mov	r2, r0
 8004f74:	f8c9 001c 	str.w	r0, [r9, #28]
 8004f78:	b920      	cbnz	r0, 8004f84 <_dtoa_r+0x34>
 8004f7a:	4ba9      	ldr	r3, [pc, #676]	@ (8005220 <_dtoa_r+0x2d0>)
 8004f7c:	21ef      	movs	r1, #239	@ 0xef
 8004f7e:	48a9      	ldr	r0, [pc, #676]	@ (8005224 <_dtoa_r+0x2d4>)
 8004f80:	f002 fe02 	bl	8007b88 <__assert_func>
 8004f84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004f88:	6007      	str	r7, [r0, #0]
 8004f8a:	60c7      	str	r7, [r0, #12]
 8004f8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004f90:	6819      	ldr	r1, [r3, #0]
 8004f92:	b159      	cbz	r1, 8004fac <_dtoa_r+0x5c>
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	604a      	str	r2, [r1, #4]
 8004f98:	2301      	movs	r3, #1
 8004f9a:	4093      	lsls	r3, r2
 8004f9c:	608b      	str	r3, [r1, #8]
 8004f9e:	4648      	mov	r0, r9
 8004fa0:	f000 fee6 	bl	8005d70 <_Bfree>
 8004fa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	1e2b      	subs	r3, r5, #0
 8004fae:	bfb9      	ittee	lt
 8004fb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004fb4:	9305      	strlt	r3, [sp, #20]
 8004fb6:	2300      	movge	r3, #0
 8004fb8:	6033      	strge	r3, [r6, #0]
 8004fba:	9f05      	ldr	r7, [sp, #20]
 8004fbc:	4b9a      	ldr	r3, [pc, #616]	@ (8005228 <_dtoa_r+0x2d8>)
 8004fbe:	bfbc      	itt	lt
 8004fc0:	2201      	movlt	r2, #1
 8004fc2:	6032      	strlt	r2, [r6, #0]
 8004fc4:	43bb      	bics	r3, r7
 8004fc6:	d112      	bne.n	8004fee <_dtoa_r+0x9e>
 8004fc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004fca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004fce:	6013      	str	r3, [r2, #0]
 8004fd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004fd4:	4323      	orrs	r3, r4
 8004fd6:	f000 855a 	beq.w	8005a8e <_dtoa_r+0xb3e>
 8004fda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004fdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800523c <_dtoa_r+0x2ec>
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 855c 	beq.w	8005a9e <_dtoa_r+0xb4e>
 8004fe6:	f10a 0303 	add.w	r3, sl, #3
 8004fea:	f000 bd56 	b.w	8005a9a <_dtoa_r+0xb4a>
 8004fee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	ec51 0b17 	vmov	r0, r1, d7
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004ffe:	f7fb fd6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005002:	4680      	mov	r8, r0
 8005004:	b158      	cbz	r0, 800501e <_dtoa_r+0xce>
 8005006:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005008:	2301      	movs	r3, #1
 800500a:	6013      	str	r3, [r2, #0]
 800500c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800500e:	b113      	cbz	r3, 8005016 <_dtoa_r+0xc6>
 8005010:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005012:	4b86      	ldr	r3, [pc, #536]	@ (800522c <_dtoa_r+0x2dc>)
 8005014:	6013      	str	r3, [r2, #0]
 8005016:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005240 <_dtoa_r+0x2f0>
 800501a:	f000 bd40 	b.w	8005a9e <_dtoa_r+0xb4e>
 800501e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005022:	aa14      	add	r2, sp, #80	@ 0x50
 8005024:	a915      	add	r1, sp, #84	@ 0x54
 8005026:	4648      	mov	r0, r9
 8005028:	f001 fa3e 	bl	80064a8 <__d2b>
 800502c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005030:	9002      	str	r0, [sp, #8]
 8005032:	2e00      	cmp	r6, #0
 8005034:	d078      	beq.n	8005128 <_dtoa_r+0x1d8>
 8005036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005038:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800503c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005040:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005044:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005048:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800504c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005050:	4619      	mov	r1, r3
 8005052:	2200      	movs	r2, #0
 8005054:	4b76      	ldr	r3, [pc, #472]	@ (8005230 <_dtoa_r+0x2e0>)
 8005056:	f7fb f91f 	bl	8000298 <__aeabi_dsub>
 800505a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005208 <_dtoa_r+0x2b8>)
 800505c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005060:	f7fb fad2 	bl	8000608 <__aeabi_dmul>
 8005064:	a36a      	add	r3, pc, #424	@ (adr r3, 8005210 <_dtoa_r+0x2c0>)
 8005066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506a:	f7fb f917 	bl	800029c <__adddf3>
 800506e:	4604      	mov	r4, r0
 8005070:	4630      	mov	r0, r6
 8005072:	460d      	mov	r5, r1
 8005074:	f7fb fa5e 	bl	8000534 <__aeabi_i2d>
 8005078:	a367      	add	r3, pc, #412	@ (adr r3, 8005218 <_dtoa_r+0x2c8>)
 800507a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507e:	f7fb fac3 	bl	8000608 <__aeabi_dmul>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	4620      	mov	r0, r4
 8005088:	4629      	mov	r1, r5
 800508a:	f7fb f907 	bl	800029c <__adddf3>
 800508e:	4604      	mov	r4, r0
 8005090:	460d      	mov	r5, r1
 8005092:	f7fb fd69 	bl	8000b68 <__aeabi_d2iz>
 8005096:	2200      	movs	r2, #0
 8005098:	4607      	mov	r7, r0
 800509a:	2300      	movs	r3, #0
 800509c:	4620      	mov	r0, r4
 800509e:	4629      	mov	r1, r5
 80050a0:	f7fb fd24 	bl	8000aec <__aeabi_dcmplt>
 80050a4:	b140      	cbz	r0, 80050b8 <_dtoa_r+0x168>
 80050a6:	4638      	mov	r0, r7
 80050a8:	f7fb fa44 	bl	8000534 <__aeabi_i2d>
 80050ac:	4622      	mov	r2, r4
 80050ae:	462b      	mov	r3, r5
 80050b0:	f7fb fd12 	bl	8000ad8 <__aeabi_dcmpeq>
 80050b4:	b900      	cbnz	r0, 80050b8 <_dtoa_r+0x168>
 80050b6:	3f01      	subs	r7, #1
 80050b8:	2f16      	cmp	r7, #22
 80050ba:	d852      	bhi.n	8005162 <_dtoa_r+0x212>
 80050bc:	4b5d      	ldr	r3, [pc, #372]	@ (8005234 <_dtoa_r+0x2e4>)
 80050be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050ca:	f7fb fd0f 	bl	8000aec <__aeabi_dcmplt>
 80050ce:	2800      	cmp	r0, #0
 80050d0:	d049      	beq.n	8005166 <_dtoa_r+0x216>
 80050d2:	3f01      	subs	r7, #1
 80050d4:	2300      	movs	r3, #0
 80050d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80050d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80050da:	1b9b      	subs	r3, r3, r6
 80050dc:	1e5a      	subs	r2, r3, #1
 80050de:	bf45      	ittet	mi
 80050e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80050e4:	9300      	strmi	r3, [sp, #0]
 80050e6:	2300      	movpl	r3, #0
 80050e8:	2300      	movmi	r3, #0
 80050ea:	9206      	str	r2, [sp, #24]
 80050ec:	bf54      	ite	pl
 80050ee:	9300      	strpl	r3, [sp, #0]
 80050f0:	9306      	strmi	r3, [sp, #24]
 80050f2:	2f00      	cmp	r7, #0
 80050f4:	db39      	blt.n	800516a <_dtoa_r+0x21a>
 80050f6:	9b06      	ldr	r3, [sp, #24]
 80050f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80050fa:	443b      	add	r3, r7
 80050fc:	9306      	str	r3, [sp, #24]
 80050fe:	2300      	movs	r3, #0
 8005100:	9308      	str	r3, [sp, #32]
 8005102:	9b07      	ldr	r3, [sp, #28]
 8005104:	2b09      	cmp	r3, #9
 8005106:	d863      	bhi.n	80051d0 <_dtoa_r+0x280>
 8005108:	2b05      	cmp	r3, #5
 800510a:	bfc4      	itt	gt
 800510c:	3b04      	subgt	r3, #4
 800510e:	9307      	strgt	r3, [sp, #28]
 8005110:	9b07      	ldr	r3, [sp, #28]
 8005112:	f1a3 0302 	sub.w	r3, r3, #2
 8005116:	bfcc      	ite	gt
 8005118:	2400      	movgt	r4, #0
 800511a:	2401      	movle	r4, #1
 800511c:	2b03      	cmp	r3, #3
 800511e:	d863      	bhi.n	80051e8 <_dtoa_r+0x298>
 8005120:	e8df f003 	tbb	[pc, r3]
 8005124:	2b375452 	.word	0x2b375452
 8005128:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800512c:	441e      	add	r6, r3
 800512e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005132:	2b20      	cmp	r3, #32
 8005134:	bfc1      	itttt	gt
 8005136:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800513a:	409f      	lslgt	r7, r3
 800513c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005140:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005144:	bfd6      	itet	le
 8005146:	f1c3 0320 	rsble	r3, r3, #32
 800514a:	ea47 0003 	orrgt.w	r0, r7, r3
 800514e:	fa04 f003 	lslle.w	r0, r4, r3
 8005152:	f7fb f9df 	bl	8000514 <__aeabi_ui2d>
 8005156:	2201      	movs	r2, #1
 8005158:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800515c:	3e01      	subs	r6, #1
 800515e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005160:	e776      	b.n	8005050 <_dtoa_r+0x100>
 8005162:	2301      	movs	r3, #1
 8005164:	e7b7      	b.n	80050d6 <_dtoa_r+0x186>
 8005166:	9010      	str	r0, [sp, #64]	@ 0x40
 8005168:	e7b6      	b.n	80050d8 <_dtoa_r+0x188>
 800516a:	9b00      	ldr	r3, [sp, #0]
 800516c:	1bdb      	subs	r3, r3, r7
 800516e:	9300      	str	r3, [sp, #0]
 8005170:	427b      	negs	r3, r7
 8005172:	9308      	str	r3, [sp, #32]
 8005174:	2300      	movs	r3, #0
 8005176:	930d      	str	r3, [sp, #52]	@ 0x34
 8005178:	e7c3      	b.n	8005102 <_dtoa_r+0x1b2>
 800517a:	2301      	movs	r3, #1
 800517c:	9309      	str	r3, [sp, #36]	@ 0x24
 800517e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005180:	eb07 0b03 	add.w	fp, r7, r3
 8005184:	f10b 0301 	add.w	r3, fp, #1
 8005188:	2b01      	cmp	r3, #1
 800518a:	9303      	str	r3, [sp, #12]
 800518c:	bfb8      	it	lt
 800518e:	2301      	movlt	r3, #1
 8005190:	e006      	b.n	80051a0 <_dtoa_r+0x250>
 8005192:	2301      	movs	r3, #1
 8005194:	9309      	str	r3, [sp, #36]	@ 0x24
 8005196:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005198:	2b00      	cmp	r3, #0
 800519a:	dd28      	ble.n	80051ee <_dtoa_r+0x29e>
 800519c:	469b      	mov	fp, r3
 800519e:	9303      	str	r3, [sp, #12]
 80051a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80051a4:	2100      	movs	r1, #0
 80051a6:	2204      	movs	r2, #4
 80051a8:	f102 0514 	add.w	r5, r2, #20
 80051ac:	429d      	cmp	r5, r3
 80051ae:	d926      	bls.n	80051fe <_dtoa_r+0x2ae>
 80051b0:	6041      	str	r1, [r0, #4]
 80051b2:	4648      	mov	r0, r9
 80051b4:	f000 fd9c 	bl	8005cf0 <_Balloc>
 80051b8:	4682      	mov	sl, r0
 80051ba:	2800      	cmp	r0, #0
 80051bc:	d142      	bne.n	8005244 <_dtoa_r+0x2f4>
 80051be:	4b1e      	ldr	r3, [pc, #120]	@ (8005238 <_dtoa_r+0x2e8>)
 80051c0:	4602      	mov	r2, r0
 80051c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80051c6:	e6da      	b.n	8004f7e <_dtoa_r+0x2e>
 80051c8:	2300      	movs	r3, #0
 80051ca:	e7e3      	b.n	8005194 <_dtoa_r+0x244>
 80051cc:	2300      	movs	r3, #0
 80051ce:	e7d5      	b.n	800517c <_dtoa_r+0x22c>
 80051d0:	2401      	movs	r4, #1
 80051d2:	2300      	movs	r3, #0
 80051d4:	9307      	str	r3, [sp, #28]
 80051d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80051d8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80051dc:	2200      	movs	r2, #0
 80051de:	f8cd b00c 	str.w	fp, [sp, #12]
 80051e2:	2312      	movs	r3, #18
 80051e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80051e6:	e7db      	b.n	80051a0 <_dtoa_r+0x250>
 80051e8:	2301      	movs	r3, #1
 80051ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80051ec:	e7f4      	b.n	80051d8 <_dtoa_r+0x288>
 80051ee:	f04f 0b01 	mov.w	fp, #1
 80051f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80051f6:	465b      	mov	r3, fp
 80051f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80051fc:	e7d0      	b.n	80051a0 <_dtoa_r+0x250>
 80051fe:	3101      	adds	r1, #1
 8005200:	0052      	lsls	r2, r2, #1
 8005202:	e7d1      	b.n	80051a8 <_dtoa_r+0x258>
 8005204:	f3af 8000 	nop.w
 8005208:	636f4361 	.word	0x636f4361
 800520c:	3fd287a7 	.word	0x3fd287a7
 8005210:	8b60c8b3 	.word	0x8b60c8b3
 8005214:	3fc68a28 	.word	0x3fc68a28
 8005218:	509f79fb 	.word	0x509f79fb
 800521c:	3fd34413 	.word	0x3fd34413
 8005220:	08008466 	.word	0x08008466
 8005224:	0800847d 	.word	0x0800847d
 8005228:	7ff00000 	.word	0x7ff00000
 800522c:	08008431 	.word	0x08008431
 8005230:	3ff80000 	.word	0x3ff80000
 8005234:	08008630 	.word	0x08008630
 8005238:	080084d5 	.word	0x080084d5
 800523c:	08008462 	.word	0x08008462
 8005240:	08008430 	.word	0x08008430
 8005244:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005248:	6018      	str	r0, [r3, #0]
 800524a:	9b03      	ldr	r3, [sp, #12]
 800524c:	2b0e      	cmp	r3, #14
 800524e:	f200 80a1 	bhi.w	8005394 <_dtoa_r+0x444>
 8005252:	2c00      	cmp	r4, #0
 8005254:	f000 809e 	beq.w	8005394 <_dtoa_r+0x444>
 8005258:	2f00      	cmp	r7, #0
 800525a:	dd33      	ble.n	80052c4 <_dtoa_r+0x374>
 800525c:	4b9c      	ldr	r3, [pc, #624]	@ (80054d0 <_dtoa_r+0x580>)
 800525e:	f007 020f 	and.w	r2, r7, #15
 8005262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005266:	ed93 7b00 	vldr	d7, [r3]
 800526a:	05f8      	lsls	r0, r7, #23
 800526c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005270:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005274:	d516      	bpl.n	80052a4 <_dtoa_r+0x354>
 8005276:	4b97      	ldr	r3, [pc, #604]	@ (80054d4 <_dtoa_r+0x584>)
 8005278:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800527c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005280:	f7fb faec 	bl	800085c <__aeabi_ddiv>
 8005284:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005288:	f004 040f 	and.w	r4, r4, #15
 800528c:	2603      	movs	r6, #3
 800528e:	4d91      	ldr	r5, [pc, #580]	@ (80054d4 <_dtoa_r+0x584>)
 8005290:	b954      	cbnz	r4, 80052a8 <_dtoa_r+0x358>
 8005292:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800529a:	f7fb fadf 	bl	800085c <__aeabi_ddiv>
 800529e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052a2:	e028      	b.n	80052f6 <_dtoa_r+0x3a6>
 80052a4:	2602      	movs	r6, #2
 80052a6:	e7f2      	b.n	800528e <_dtoa_r+0x33e>
 80052a8:	07e1      	lsls	r1, r4, #31
 80052aa:	d508      	bpl.n	80052be <_dtoa_r+0x36e>
 80052ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80052b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052b4:	f7fb f9a8 	bl	8000608 <__aeabi_dmul>
 80052b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80052bc:	3601      	adds	r6, #1
 80052be:	1064      	asrs	r4, r4, #1
 80052c0:	3508      	adds	r5, #8
 80052c2:	e7e5      	b.n	8005290 <_dtoa_r+0x340>
 80052c4:	f000 80af 	beq.w	8005426 <_dtoa_r+0x4d6>
 80052c8:	427c      	negs	r4, r7
 80052ca:	4b81      	ldr	r3, [pc, #516]	@ (80054d0 <_dtoa_r+0x580>)
 80052cc:	4d81      	ldr	r5, [pc, #516]	@ (80054d4 <_dtoa_r+0x584>)
 80052ce:	f004 020f 	and.w	r2, r4, #15
 80052d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052de:	f7fb f993 	bl	8000608 <__aeabi_dmul>
 80052e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052e6:	1124      	asrs	r4, r4, #4
 80052e8:	2300      	movs	r3, #0
 80052ea:	2602      	movs	r6, #2
 80052ec:	2c00      	cmp	r4, #0
 80052ee:	f040 808f 	bne.w	8005410 <_dtoa_r+0x4c0>
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1d3      	bne.n	800529e <_dtoa_r+0x34e>
 80052f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80052f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 8094 	beq.w	800542a <_dtoa_r+0x4da>
 8005302:	4b75      	ldr	r3, [pc, #468]	@ (80054d8 <_dtoa_r+0x588>)
 8005304:	2200      	movs	r2, #0
 8005306:	4620      	mov	r0, r4
 8005308:	4629      	mov	r1, r5
 800530a:	f7fb fbef 	bl	8000aec <__aeabi_dcmplt>
 800530e:	2800      	cmp	r0, #0
 8005310:	f000 808b 	beq.w	800542a <_dtoa_r+0x4da>
 8005314:	9b03      	ldr	r3, [sp, #12]
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 8087 	beq.w	800542a <_dtoa_r+0x4da>
 800531c:	f1bb 0f00 	cmp.w	fp, #0
 8005320:	dd34      	ble.n	800538c <_dtoa_r+0x43c>
 8005322:	4620      	mov	r0, r4
 8005324:	4b6d      	ldr	r3, [pc, #436]	@ (80054dc <_dtoa_r+0x58c>)
 8005326:	2200      	movs	r2, #0
 8005328:	4629      	mov	r1, r5
 800532a:	f7fb f96d 	bl	8000608 <__aeabi_dmul>
 800532e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005332:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005336:	3601      	adds	r6, #1
 8005338:	465c      	mov	r4, fp
 800533a:	4630      	mov	r0, r6
 800533c:	f7fb f8fa 	bl	8000534 <__aeabi_i2d>
 8005340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005344:	f7fb f960 	bl	8000608 <__aeabi_dmul>
 8005348:	4b65      	ldr	r3, [pc, #404]	@ (80054e0 <_dtoa_r+0x590>)
 800534a:	2200      	movs	r2, #0
 800534c:	f7fa ffa6 	bl	800029c <__adddf3>
 8005350:	4605      	mov	r5, r0
 8005352:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005356:	2c00      	cmp	r4, #0
 8005358:	d16a      	bne.n	8005430 <_dtoa_r+0x4e0>
 800535a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800535e:	4b61      	ldr	r3, [pc, #388]	@ (80054e4 <_dtoa_r+0x594>)
 8005360:	2200      	movs	r2, #0
 8005362:	f7fa ff99 	bl	8000298 <__aeabi_dsub>
 8005366:	4602      	mov	r2, r0
 8005368:	460b      	mov	r3, r1
 800536a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800536e:	462a      	mov	r2, r5
 8005370:	4633      	mov	r3, r6
 8005372:	f7fb fbd9 	bl	8000b28 <__aeabi_dcmpgt>
 8005376:	2800      	cmp	r0, #0
 8005378:	f040 8298 	bne.w	80058ac <_dtoa_r+0x95c>
 800537c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005380:	462a      	mov	r2, r5
 8005382:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005386:	f7fb fbb1 	bl	8000aec <__aeabi_dcmplt>
 800538a:	bb38      	cbnz	r0, 80053dc <_dtoa_r+0x48c>
 800538c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005390:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005394:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005396:	2b00      	cmp	r3, #0
 8005398:	f2c0 8157 	blt.w	800564a <_dtoa_r+0x6fa>
 800539c:	2f0e      	cmp	r7, #14
 800539e:	f300 8154 	bgt.w	800564a <_dtoa_r+0x6fa>
 80053a2:	4b4b      	ldr	r3, [pc, #300]	@ (80054d0 <_dtoa_r+0x580>)
 80053a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053a8:	ed93 7b00 	vldr	d7, [r3]
 80053ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	ed8d 7b00 	vstr	d7, [sp]
 80053b4:	f280 80e5 	bge.w	8005582 <_dtoa_r+0x632>
 80053b8:	9b03      	ldr	r3, [sp, #12]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f300 80e1 	bgt.w	8005582 <_dtoa_r+0x632>
 80053c0:	d10c      	bne.n	80053dc <_dtoa_r+0x48c>
 80053c2:	4b48      	ldr	r3, [pc, #288]	@ (80054e4 <_dtoa_r+0x594>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	ec51 0b17 	vmov	r0, r1, d7
 80053ca:	f7fb f91d 	bl	8000608 <__aeabi_dmul>
 80053ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053d2:	f7fb fb9f 	bl	8000b14 <__aeabi_dcmpge>
 80053d6:	2800      	cmp	r0, #0
 80053d8:	f000 8266 	beq.w	80058a8 <_dtoa_r+0x958>
 80053dc:	2400      	movs	r4, #0
 80053de:	4625      	mov	r5, r4
 80053e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053e2:	4656      	mov	r6, sl
 80053e4:	ea6f 0803 	mvn.w	r8, r3
 80053e8:	2700      	movs	r7, #0
 80053ea:	4621      	mov	r1, r4
 80053ec:	4648      	mov	r0, r9
 80053ee:	f000 fcbf 	bl	8005d70 <_Bfree>
 80053f2:	2d00      	cmp	r5, #0
 80053f4:	f000 80bd 	beq.w	8005572 <_dtoa_r+0x622>
 80053f8:	b12f      	cbz	r7, 8005406 <_dtoa_r+0x4b6>
 80053fa:	42af      	cmp	r7, r5
 80053fc:	d003      	beq.n	8005406 <_dtoa_r+0x4b6>
 80053fe:	4639      	mov	r1, r7
 8005400:	4648      	mov	r0, r9
 8005402:	f000 fcb5 	bl	8005d70 <_Bfree>
 8005406:	4629      	mov	r1, r5
 8005408:	4648      	mov	r0, r9
 800540a:	f000 fcb1 	bl	8005d70 <_Bfree>
 800540e:	e0b0      	b.n	8005572 <_dtoa_r+0x622>
 8005410:	07e2      	lsls	r2, r4, #31
 8005412:	d505      	bpl.n	8005420 <_dtoa_r+0x4d0>
 8005414:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005418:	f7fb f8f6 	bl	8000608 <__aeabi_dmul>
 800541c:	3601      	adds	r6, #1
 800541e:	2301      	movs	r3, #1
 8005420:	1064      	asrs	r4, r4, #1
 8005422:	3508      	adds	r5, #8
 8005424:	e762      	b.n	80052ec <_dtoa_r+0x39c>
 8005426:	2602      	movs	r6, #2
 8005428:	e765      	b.n	80052f6 <_dtoa_r+0x3a6>
 800542a:	9c03      	ldr	r4, [sp, #12]
 800542c:	46b8      	mov	r8, r7
 800542e:	e784      	b.n	800533a <_dtoa_r+0x3ea>
 8005430:	4b27      	ldr	r3, [pc, #156]	@ (80054d0 <_dtoa_r+0x580>)
 8005432:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005434:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005438:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800543c:	4454      	add	r4, sl
 800543e:	2900      	cmp	r1, #0
 8005440:	d054      	beq.n	80054ec <_dtoa_r+0x59c>
 8005442:	4929      	ldr	r1, [pc, #164]	@ (80054e8 <_dtoa_r+0x598>)
 8005444:	2000      	movs	r0, #0
 8005446:	f7fb fa09 	bl	800085c <__aeabi_ddiv>
 800544a:	4633      	mov	r3, r6
 800544c:	462a      	mov	r2, r5
 800544e:	f7fa ff23 	bl	8000298 <__aeabi_dsub>
 8005452:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005456:	4656      	mov	r6, sl
 8005458:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800545c:	f7fb fb84 	bl	8000b68 <__aeabi_d2iz>
 8005460:	4605      	mov	r5, r0
 8005462:	f7fb f867 	bl	8000534 <__aeabi_i2d>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800546e:	f7fa ff13 	bl	8000298 <__aeabi_dsub>
 8005472:	3530      	adds	r5, #48	@ 0x30
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800547c:	f806 5b01 	strb.w	r5, [r6], #1
 8005480:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005484:	f7fb fb32 	bl	8000aec <__aeabi_dcmplt>
 8005488:	2800      	cmp	r0, #0
 800548a:	d172      	bne.n	8005572 <_dtoa_r+0x622>
 800548c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005490:	4911      	ldr	r1, [pc, #68]	@ (80054d8 <_dtoa_r+0x588>)
 8005492:	2000      	movs	r0, #0
 8005494:	f7fa ff00 	bl	8000298 <__aeabi_dsub>
 8005498:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800549c:	f7fb fb26 	bl	8000aec <__aeabi_dcmplt>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	f040 80b4 	bne.w	800560e <_dtoa_r+0x6be>
 80054a6:	42a6      	cmp	r6, r4
 80054a8:	f43f af70 	beq.w	800538c <_dtoa_r+0x43c>
 80054ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80054b0:	4b0a      	ldr	r3, [pc, #40]	@ (80054dc <_dtoa_r+0x58c>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	f7fb f8a8 	bl	8000608 <__aeabi_dmul>
 80054b8:	4b08      	ldr	r3, [pc, #32]	@ (80054dc <_dtoa_r+0x58c>)
 80054ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80054be:	2200      	movs	r2, #0
 80054c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054c4:	f7fb f8a0 	bl	8000608 <__aeabi_dmul>
 80054c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054cc:	e7c4      	b.n	8005458 <_dtoa_r+0x508>
 80054ce:	bf00      	nop
 80054d0:	08008630 	.word	0x08008630
 80054d4:	08008608 	.word	0x08008608
 80054d8:	3ff00000 	.word	0x3ff00000
 80054dc:	40240000 	.word	0x40240000
 80054e0:	401c0000 	.word	0x401c0000
 80054e4:	40140000 	.word	0x40140000
 80054e8:	3fe00000 	.word	0x3fe00000
 80054ec:	4631      	mov	r1, r6
 80054ee:	4628      	mov	r0, r5
 80054f0:	f7fb f88a 	bl	8000608 <__aeabi_dmul>
 80054f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80054f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80054fa:	4656      	mov	r6, sl
 80054fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005500:	f7fb fb32 	bl	8000b68 <__aeabi_d2iz>
 8005504:	4605      	mov	r5, r0
 8005506:	f7fb f815 	bl	8000534 <__aeabi_i2d>
 800550a:	4602      	mov	r2, r0
 800550c:	460b      	mov	r3, r1
 800550e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005512:	f7fa fec1 	bl	8000298 <__aeabi_dsub>
 8005516:	3530      	adds	r5, #48	@ 0x30
 8005518:	f806 5b01 	strb.w	r5, [r6], #1
 800551c:	4602      	mov	r2, r0
 800551e:	460b      	mov	r3, r1
 8005520:	42a6      	cmp	r6, r4
 8005522:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005526:	f04f 0200 	mov.w	r2, #0
 800552a:	d124      	bne.n	8005576 <_dtoa_r+0x626>
 800552c:	4baf      	ldr	r3, [pc, #700]	@ (80057ec <_dtoa_r+0x89c>)
 800552e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005532:	f7fa feb3 	bl	800029c <__adddf3>
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800553e:	f7fb faf3 	bl	8000b28 <__aeabi_dcmpgt>
 8005542:	2800      	cmp	r0, #0
 8005544:	d163      	bne.n	800560e <_dtoa_r+0x6be>
 8005546:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800554a:	49a8      	ldr	r1, [pc, #672]	@ (80057ec <_dtoa_r+0x89c>)
 800554c:	2000      	movs	r0, #0
 800554e:	f7fa fea3 	bl	8000298 <__aeabi_dsub>
 8005552:	4602      	mov	r2, r0
 8005554:	460b      	mov	r3, r1
 8005556:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800555a:	f7fb fac7 	bl	8000aec <__aeabi_dcmplt>
 800555e:	2800      	cmp	r0, #0
 8005560:	f43f af14 	beq.w	800538c <_dtoa_r+0x43c>
 8005564:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005566:	1e73      	subs	r3, r6, #1
 8005568:	9313      	str	r3, [sp, #76]	@ 0x4c
 800556a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800556e:	2b30      	cmp	r3, #48	@ 0x30
 8005570:	d0f8      	beq.n	8005564 <_dtoa_r+0x614>
 8005572:	4647      	mov	r7, r8
 8005574:	e03b      	b.n	80055ee <_dtoa_r+0x69e>
 8005576:	4b9e      	ldr	r3, [pc, #632]	@ (80057f0 <_dtoa_r+0x8a0>)
 8005578:	f7fb f846 	bl	8000608 <__aeabi_dmul>
 800557c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005580:	e7bc      	b.n	80054fc <_dtoa_r+0x5ac>
 8005582:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005586:	4656      	mov	r6, sl
 8005588:	e9dd 2300 	ldrd	r2, r3, [sp]
 800558c:	4620      	mov	r0, r4
 800558e:	4629      	mov	r1, r5
 8005590:	f7fb f964 	bl	800085c <__aeabi_ddiv>
 8005594:	f7fb fae8 	bl	8000b68 <__aeabi_d2iz>
 8005598:	4680      	mov	r8, r0
 800559a:	f7fa ffcb 	bl	8000534 <__aeabi_i2d>
 800559e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055a2:	f7fb f831 	bl	8000608 <__aeabi_dmul>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4620      	mov	r0, r4
 80055ac:	4629      	mov	r1, r5
 80055ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80055b2:	f7fa fe71 	bl	8000298 <__aeabi_dsub>
 80055b6:	f806 4b01 	strb.w	r4, [r6], #1
 80055ba:	9d03      	ldr	r5, [sp, #12]
 80055bc:	eba6 040a 	sub.w	r4, r6, sl
 80055c0:	42a5      	cmp	r5, r4
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	d133      	bne.n	8005630 <_dtoa_r+0x6e0>
 80055c8:	f7fa fe68 	bl	800029c <__adddf3>
 80055cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055d0:	4604      	mov	r4, r0
 80055d2:	460d      	mov	r5, r1
 80055d4:	f7fb faa8 	bl	8000b28 <__aeabi_dcmpgt>
 80055d8:	b9c0      	cbnz	r0, 800560c <_dtoa_r+0x6bc>
 80055da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055de:	4620      	mov	r0, r4
 80055e0:	4629      	mov	r1, r5
 80055e2:	f7fb fa79 	bl	8000ad8 <__aeabi_dcmpeq>
 80055e6:	b110      	cbz	r0, 80055ee <_dtoa_r+0x69e>
 80055e8:	f018 0f01 	tst.w	r8, #1
 80055ec:	d10e      	bne.n	800560c <_dtoa_r+0x6bc>
 80055ee:	9902      	ldr	r1, [sp, #8]
 80055f0:	4648      	mov	r0, r9
 80055f2:	f000 fbbd 	bl	8005d70 <_Bfree>
 80055f6:	2300      	movs	r3, #0
 80055f8:	7033      	strb	r3, [r6, #0]
 80055fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80055fc:	3701      	adds	r7, #1
 80055fe:	601f      	str	r7, [r3, #0]
 8005600:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 824b 	beq.w	8005a9e <_dtoa_r+0xb4e>
 8005608:	601e      	str	r6, [r3, #0]
 800560a:	e248      	b.n	8005a9e <_dtoa_r+0xb4e>
 800560c:	46b8      	mov	r8, r7
 800560e:	4633      	mov	r3, r6
 8005610:	461e      	mov	r6, r3
 8005612:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005616:	2a39      	cmp	r2, #57	@ 0x39
 8005618:	d106      	bne.n	8005628 <_dtoa_r+0x6d8>
 800561a:	459a      	cmp	sl, r3
 800561c:	d1f8      	bne.n	8005610 <_dtoa_r+0x6c0>
 800561e:	2230      	movs	r2, #48	@ 0x30
 8005620:	f108 0801 	add.w	r8, r8, #1
 8005624:	f88a 2000 	strb.w	r2, [sl]
 8005628:	781a      	ldrb	r2, [r3, #0]
 800562a:	3201      	adds	r2, #1
 800562c:	701a      	strb	r2, [r3, #0]
 800562e:	e7a0      	b.n	8005572 <_dtoa_r+0x622>
 8005630:	4b6f      	ldr	r3, [pc, #444]	@ (80057f0 <_dtoa_r+0x8a0>)
 8005632:	2200      	movs	r2, #0
 8005634:	f7fa ffe8 	bl	8000608 <__aeabi_dmul>
 8005638:	2200      	movs	r2, #0
 800563a:	2300      	movs	r3, #0
 800563c:	4604      	mov	r4, r0
 800563e:	460d      	mov	r5, r1
 8005640:	f7fb fa4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005644:	2800      	cmp	r0, #0
 8005646:	d09f      	beq.n	8005588 <_dtoa_r+0x638>
 8005648:	e7d1      	b.n	80055ee <_dtoa_r+0x69e>
 800564a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800564c:	2a00      	cmp	r2, #0
 800564e:	f000 80ea 	beq.w	8005826 <_dtoa_r+0x8d6>
 8005652:	9a07      	ldr	r2, [sp, #28]
 8005654:	2a01      	cmp	r2, #1
 8005656:	f300 80cd 	bgt.w	80057f4 <_dtoa_r+0x8a4>
 800565a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800565c:	2a00      	cmp	r2, #0
 800565e:	f000 80c1 	beq.w	80057e4 <_dtoa_r+0x894>
 8005662:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005666:	9c08      	ldr	r4, [sp, #32]
 8005668:	9e00      	ldr	r6, [sp, #0]
 800566a:	9a00      	ldr	r2, [sp, #0]
 800566c:	441a      	add	r2, r3
 800566e:	9200      	str	r2, [sp, #0]
 8005670:	9a06      	ldr	r2, [sp, #24]
 8005672:	2101      	movs	r1, #1
 8005674:	441a      	add	r2, r3
 8005676:	4648      	mov	r0, r9
 8005678:	9206      	str	r2, [sp, #24]
 800567a:	f000 fc77 	bl	8005f6c <__i2b>
 800567e:	4605      	mov	r5, r0
 8005680:	b166      	cbz	r6, 800569c <_dtoa_r+0x74c>
 8005682:	9b06      	ldr	r3, [sp, #24]
 8005684:	2b00      	cmp	r3, #0
 8005686:	dd09      	ble.n	800569c <_dtoa_r+0x74c>
 8005688:	42b3      	cmp	r3, r6
 800568a:	9a00      	ldr	r2, [sp, #0]
 800568c:	bfa8      	it	ge
 800568e:	4633      	movge	r3, r6
 8005690:	1ad2      	subs	r2, r2, r3
 8005692:	9200      	str	r2, [sp, #0]
 8005694:	9a06      	ldr	r2, [sp, #24]
 8005696:	1af6      	subs	r6, r6, r3
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	9306      	str	r3, [sp, #24]
 800569c:	9b08      	ldr	r3, [sp, #32]
 800569e:	b30b      	cbz	r3, 80056e4 <_dtoa_r+0x794>
 80056a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 80c6 	beq.w	8005834 <_dtoa_r+0x8e4>
 80056a8:	2c00      	cmp	r4, #0
 80056aa:	f000 80c0 	beq.w	800582e <_dtoa_r+0x8de>
 80056ae:	4629      	mov	r1, r5
 80056b0:	4622      	mov	r2, r4
 80056b2:	4648      	mov	r0, r9
 80056b4:	f000 fd12 	bl	80060dc <__pow5mult>
 80056b8:	9a02      	ldr	r2, [sp, #8]
 80056ba:	4601      	mov	r1, r0
 80056bc:	4605      	mov	r5, r0
 80056be:	4648      	mov	r0, r9
 80056c0:	f000 fc6a 	bl	8005f98 <__multiply>
 80056c4:	9902      	ldr	r1, [sp, #8]
 80056c6:	4680      	mov	r8, r0
 80056c8:	4648      	mov	r0, r9
 80056ca:	f000 fb51 	bl	8005d70 <_Bfree>
 80056ce:	9b08      	ldr	r3, [sp, #32]
 80056d0:	1b1b      	subs	r3, r3, r4
 80056d2:	9308      	str	r3, [sp, #32]
 80056d4:	f000 80b1 	beq.w	800583a <_dtoa_r+0x8ea>
 80056d8:	9a08      	ldr	r2, [sp, #32]
 80056da:	4641      	mov	r1, r8
 80056dc:	4648      	mov	r0, r9
 80056de:	f000 fcfd 	bl	80060dc <__pow5mult>
 80056e2:	9002      	str	r0, [sp, #8]
 80056e4:	2101      	movs	r1, #1
 80056e6:	4648      	mov	r0, r9
 80056e8:	f000 fc40 	bl	8005f6c <__i2b>
 80056ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056ee:	4604      	mov	r4, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 81d8 	beq.w	8005aa6 <_dtoa_r+0xb56>
 80056f6:	461a      	mov	r2, r3
 80056f8:	4601      	mov	r1, r0
 80056fa:	4648      	mov	r0, r9
 80056fc:	f000 fcee 	bl	80060dc <__pow5mult>
 8005700:	9b07      	ldr	r3, [sp, #28]
 8005702:	2b01      	cmp	r3, #1
 8005704:	4604      	mov	r4, r0
 8005706:	f300 809f 	bgt.w	8005848 <_dtoa_r+0x8f8>
 800570a:	9b04      	ldr	r3, [sp, #16]
 800570c:	2b00      	cmp	r3, #0
 800570e:	f040 8097 	bne.w	8005840 <_dtoa_r+0x8f0>
 8005712:	9b05      	ldr	r3, [sp, #20]
 8005714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005718:	2b00      	cmp	r3, #0
 800571a:	f040 8093 	bne.w	8005844 <_dtoa_r+0x8f4>
 800571e:	9b05      	ldr	r3, [sp, #20]
 8005720:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005724:	0d1b      	lsrs	r3, r3, #20
 8005726:	051b      	lsls	r3, r3, #20
 8005728:	b133      	cbz	r3, 8005738 <_dtoa_r+0x7e8>
 800572a:	9b00      	ldr	r3, [sp, #0]
 800572c:	3301      	adds	r3, #1
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	9b06      	ldr	r3, [sp, #24]
 8005732:	3301      	adds	r3, #1
 8005734:	9306      	str	r3, [sp, #24]
 8005736:	2301      	movs	r3, #1
 8005738:	9308      	str	r3, [sp, #32]
 800573a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 81b8 	beq.w	8005ab2 <_dtoa_r+0xb62>
 8005742:	6923      	ldr	r3, [r4, #16]
 8005744:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005748:	6918      	ldr	r0, [r3, #16]
 800574a:	f000 fbc3 	bl	8005ed4 <__hi0bits>
 800574e:	f1c0 0020 	rsb	r0, r0, #32
 8005752:	9b06      	ldr	r3, [sp, #24]
 8005754:	4418      	add	r0, r3
 8005756:	f010 001f 	ands.w	r0, r0, #31
 800575a:	f000 8082 	beq.w	8005862 <_dtoa_r+0x912>
 800575e:	f1c0 0320 	rsb	r3, r0, #32
 8005762:	2b04      	cmp	r3, #4
 8005764:	dd73      	ble.n	800584e <_dtoa_r+0x8fe>
 8005766:	9b00      	ldr	r3, [sp, #0]
 8005768:	f1c0 001c 	rsb	r0, r0, #28
 800576c:	4403      	add	r3, r0
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	9b06      	ldr	r3, [sp, #24]
 8005772:	4403      	add	r3, r0
 8005774:	4406      	add	r6, r0
 8005776:	9306      	str	r3, [sp, #24]
 8005778:	9b00      	ldr	r3, [sp, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	dd05      	ble.n	800578a <_dtoa_r+0x83a>
 800577e:	9902      	ldr	r1, [sp, #8]
 8005780:	461a      	mov	r2, r3
 8005782:	4648      	mov	r0, r9
 8005784:	f000 fd04 	bl	8006190 <__lshift>
 8005788:	9002      	str	r0, [sp, #8]
 800578a:	9b06      	ldr	r3, [sp, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	dd05      	ble.n	800579c <_dtoa_r+0x84c>
 8005790:	4621      	mov	r1, r4
 8005792:	461a      	mov	r2, r3
 8005794:	4648      	mov	r0, r9
 8005796:	f000 fcfb 	bl	8006190 <__lshift>
 800579a:	4604      	mov	r4, r0
 800579c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d061      	beq.n	8005866 <_dtoa_r+0x916>
 80057a2:	9802      	ldr	r0, [sp, #8]
 80057a4:	4621      	mov	r1, r4
 80057a6:	f000 fd5f 	bl	8006268 <__mcmp>
 80057aa:	2800      	cmp	r0, #0
 80057ac:	da5b      	bge.n	8005866 <_dtoa_r+0x916>
 80057ae:	2300      	movs	r3, #0
 80057b0:	9902      	ldr	r1, [sp, #8]
 80057b2:	220a      	movs	r2, #10
 80057b4:	4648      	mov	r0, r9
 80057b6:	f000 fafd 	bl	8005db4 <__multadd>
 80057ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057bc:	9002      	str	r0, [sp, #8]
 80057be:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	f000 8177 	beq.w	8005ab6 <_dtoa_r+0xb66>
 80057c8:	4629      	mov	r1, r5
 80057ca:	2300      	movs	r3, #0
 80057cc:	220a      	movs	r2, #10
 80057ce:	4648      	mov	r0, r9
 80057d0:	f000 faf0 	bl	8005db4 <__multadd>
 80057d4:	f1bb 0f00 	cmp.w	fp, #0
 80057d8:	4605      	mov	r5, r0
 80057da:	dc6f      	bgt.n	80058bc <_dtoa_r+0x96c>
 80057dc:	9b07      	ldr	r3, [sp, #28]
 80057de:	2b02      	cmp	r3, #2
 80057e0:	dc49      	bgt.n	8005876 <_dtoa_r+0x926>
 80057e2:	e06b      	b.n	80058bc <_dtoa_r+0x96c>
 80057e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80057e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80057ea:	e73c      	b.n	8005666 <_dtoa_r+0x716>
 80057ec:	3fe00000 	.word	0x3fe00000
 80057f0:	40240000 	.word	0x40240000
 80057f4:	9b03      	ldr	r3, [sp, #12]
 80057f6:	1e5c      	subs	r4, r3, #1
 80057f8:	9b08      	ldr	r3, [sp, #32]
 80057fa:	42a3      	cmp	r3, r4
 80057fc:	db09      	blt.n	8005812 <_dtoa_r+0x8c2>
 80057fe:	1b1c      	subs	r4, r3, r4
 8005800:	9b03      	ldr	r3, [sp, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f6bf af30 	bge.w	8005668 <_dtoa_r+0x718>
 8005808:	9b00      	ldr	r3, [sp, #0]
 800580a:	9a03      	ldr	r2, [sp, #12]
 800580c:	1a9e      	subs	r6, r3, r2
 800580e:	2300      	movs	r3, #0
 8005810:	e72b      	b.n	800566a <_dtoa_r+0x71a>
 8005812:	9b08      	ldr	r3, [sp, #32]
 8005814:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005816:	9408      	str	r4, [sp, #32]
 8005818:	1ae3      	subs	r3, r4, r3
 800581a:	441a      	add	r2, r3
 800581c:	9e00      	ldr	r6, [sp, #0]
 800581e:	9b03      	ldr	r3, [sp, #12]
 8005820:	920d      	str	r2, [sp, #52]	@ 0x34
 8005822:	2400      	movs	r4, #0
 8005824:	e721      	b.n	800566a <_dtoa_r+0x71a>
 8005826:	9c08      	ldr	r4, [sp, #32]
 8005828:	9e00      	ldr	r6, [sp, #0]
 800582a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800582c:	e728      	b.n	8005680 <_dtoa_r+0x730>
 800582e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005832:	e751      	b.n	80056d8 <_dtoa_r+0x788>
 8005834:	9a08      	ldr	r2, [sp, #32]
 8005836:	9902      	ldr	r1, [sp, #8]
 8005838:	e750      	b.n	80056dc <_dtoa_r+0x78c>
 800583a:	f8cd 8008 	str.w	r8, [sp, #8]
 800583e:	e751      	b.n	80056e4 <_dtoa_r+0x794>
 8005840:	2300      	movs	r3, #0
 8005842:	e779      	b.n	8005738 <_dtoa_r+0x7e8>
 8005844:	9b04      	ldr	r3, [sp, #16]
 8005846:	e777      	b.n	8005738 <_dtoa_r+0x7e8>
 8005848:	2300      	movs	r3, #0
 800584a:	9308      	str	r3, [sp, #32]
 800584c:	e779      	b.n	8005742 <_dtoa_r+0x7f2>
 800584e:	d093      	beq.n	8005778 <_dtoa_r+0x828>
 8005850:	9a00      	ldr	r2, [sp, #0]
 8005852:	331c      	adds	r3, #28
 8005854:	441a      	add	r2, r3
 8005856:	9200      	str	r2, [sp, #0]
 8005858:	9a06      	ldr	r2, [sp, #24]
 800585a:	441a      	add	r2, r3
 800585c:	441e      	add	r6, r3
 800585e:	9206      	str	r2, [sp, #24]
 8005860:	e78a      	b.n	8005778 <_dtoa_r+0x828>
 8005862:	4603      	mov	r3, r0
 8005864:	e7f4      	b.n	8005850 <_dtoa_r+0x900>
 8005866:	9b03      	ldr	r3, [sp, #12]
 8005868:	2b00      	cmp	r3, #0
 800586a:	46b8      	mov	r8, r7
 800586c:	dc20      	bgt.n	80058b0 <_dtoa_r+0x960>
 800586e:	469b      	mov	fp, r3
 8005870:	9b07      	ldr	r3, [sp, #28]
 8005872:	2b02      	cmp	r3, #2
 8005874:	dd1e      	ble.n	80058b4 <_dtoa_r+0x964>
 8005876:	f1bb 0f00 	cmp.w	fp, #0
 800587a:	f47f adb1 	bne.w	80053e0 <_dtoa_r+0x490>
 800587e:	4621      	mov	r1, r4
 8005880:	465b      	mov	r3, fp
 8005882:	2205      	movs	r2, #5
 8005884:	4648      	mov	r0, r9
 8005886:	f000 fa95 	bl	8005db4 <__multadd>
 800588a:	4601      	mov	r1, r0
 800588c:	4604      	mov	r4, r0
 800588e:	9802      	ldr	r0, [sp, #8]
 8005890:	f000 fcea 	bl	8006268 <__mcmp>
 8005894:	2800      	cmp	r0, #0
 8005896:	f77f ada3 	ble.w	80053e0 <_dtoa_r+0x490>
 800589a:	4656      	mov	r6, sl
 800589c:	2331      	movs	r3, #49	@ 0x31
 800589e:	f806 3b01 	strb.w	r3, [r6], #1
 80058a2:	f108 0801 	add.w	r8, r8, #1
 80058a6:	e59f      	b.n	80053e8 <_dtoa_r+0x498>
 80058a8:	9c03      	ldr	r4, [sp, #12]
 80058aa:	46b8      	mov	r8, r7
 80058ac:	4625      	mov	r5, r4
 80058ae:	e7f4      	b.n	800589a <_dtoa_r+0x94a>
 80058b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80058b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 8101 	beq.w	8005abe <_dtoa_r+0xb6e>
 80058bc:	2e00      	cmp	r6, #0
 80058be:	dd05      	ble.n	80058cc <_dtoa_r+0x97c>
 80058c0:	4629      	mov	r1, r5
 80058c2:	4632      	mov	r2, r6
 80058c4:	4648      	mov	r0, r9
 80058c6:	f000 fc63 	bl	8006190 <__lshift>
 80058ca:	4605      	mov	r5, r0
 80058cc:	9b08      	ldr	r3, [sp, #32]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d05c      	beq.n	800598c <_dtoa_r+0xa3c>
 80058d2:	6869      	ldr	r1, [r5, #4]
 80058d4:	4648      	mov	r0, r9
 80058d6:	f000 fa0b 	bl	8005cf0 <_Balloc>
 80058da:	4606      	mov	r6, r0
 80058dc:	b928      	cbnz	r0, 80058ea <_dtoa_r+0x99a>
 80058de:	4b82      	ldr	r3, [pc, #520]	@ (8005ae8 <_dtoa_r+0xb98>)
 80058e0:	4602      	mov	r2, r0
 80058e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80058e6:	f7ff bb4a 	b.w	8004f7e <_dtoa_r+0x2e>
 80058ea:	692a      	ldr	r2, [r5, #16]
 80058ec:	3202      	adds	r2, #2
 80058ee:	0092      	lsls	r2, r2, #2
 80058f0:	f105 010c 	add.w	r1, r5, #12
 80058f4:	300c      	adds	r0, #12
 80058f6:	f002 f92f 	bl	8007b58 <memcpy>
 80058fa:	2201      	movs	r2, #1
 80058fc:	4631      	mov	r1, r6
 80058fe:	4648      	mov	r0, r9
 8005900:	f000 fc46 	bl	8006190 <__lshift>
 8005904:	f10a 0301 	add.w	r3, sl, #1
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	eb0a 030b 	add.w	r3, sl, fp
 800590e:	9308      	str	r3, [sp, #32]
 8005910:	9b04      	ldr	r3, [sp, #16]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	462f      	mov	r7, r5
 8005918:	9306      	str	r3, [sp, #24]
 800591a:	4605      	mov	r5, r0
 800591c:	9b00      	ldr	r3, [sp, #0]
 800591e:	9802      	ldr	r0, [sp, #8]
 8005920:	4621      	mov	r1, r4
 8005922:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005926:	f7ff fa8b 	bl	8004e40 <quorem>
 800592a:	4603      	mov	r3, r0
 800592c:	3330      	adds	r3, #48	@ 0x30
 800592e:	9003      	str	r0, [sp, #12]
 8005930:	4639      	mov	r1, r7
 8005932:	9802      	ldr	r0, [sp, #8]
 8005934:	9309      	str	r3, [sp, #36]	@ 0x24
 8005936:	f000 fc97 	bl	8006268 <__mcmp>
 800593a:	462a      	mov	r2, r5
 800593c:	9004      	str	r0, [sp, #16]
 800593e:	4621      	mov	r1, r4
 8005940:	4648      	mov	r0, r9
 8005942:	f000 fcad 	bl	80062a0 <__mdiff>
 8005946:	68c2      	ldr	r2, [r0, #12]
 8005948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800594a:	4606      	mov	r6, r0
 800594c:	bb02      	cbnz	r2, 8005990 <_dtoa_r+0xa40>
 800594e:	4601      	mov	r1, r0
 8005950:	9802      	ldr	r0, [sp, #8]
 8005952:	f000 fc89 	bl	8006268 <__mcmp>
 8005956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005958:	4602      	mov	r2, r0
 800595a:	4631      	mov	r1, r6
 800595c:	4648      	mov	r0, r9
 800595e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005960:	9309      	str	r3, [sp, #36]	@ 0x24
 8005962:	f000 fa05 	bl	8005d70 <_Bfree>
 8005966:	9b07      	ldr	r3, [sp, #28]
 8005968:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800596a:	9e00      	ldr	r6, [sp, #0]
 800596c:	ea42 0103 	orr.w	r1, r2, r3
 8005970:	9b06      	ldr	r3, [sp, #24]
 8005972:	4319      	orrs	r1, r3
 8005974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005976:	d10d      	bne.n	8005994 <_dtoa_r+0xa44>
 8005978:	2b39      	cmp	r3, #57	@ 0x39
 800597a:	d027      	beq.n	80059cc <_dtoa_r+0xa7c>
 800597c:	9a04      	ldr	r2, [sp, #16]
 800597e:	2a00      	cmp	r2, #0
 8005980:	dd01      	ble.n	8005986 <_dtoa_r+0xa36>
 8005982:	9b03      	ldr	r3, [sp, #12]
 8005984:	3331      	adds	r3, #49	@ 0x31
 8005986:	f88b 3000 	strb.w	r3, [fp]
 800598a:	e52e      	b.n	80053ea <_dtoa_r+0x49a>
 800598c:	4628      	mov	r0, r5
 800598e:	e7b9      	b.n	8005904 <_dtoa_r+0x9b4>
 8005990:	2201      	movs	r2, #1
 8005992:	e7e2      	b.n	800595a <_dtoa_r+0xa0a>
 8005994:	9904      	ldr	r1, [sp, #16]
 8005996:	2900      	cmp	r1, #0
 8005998:	db04      	blt.n	80059a4 <_dtoa_r+0xa54>
 800599a:	9807      	ldr	r0, [sp, #28]
 800599c:	4301      	orrs	r1, r0
 800599e:	9806      	ldr	r0, [sp, #24]
 80059a0:	4301      	orrs	r1, r0
 80059a2:	d120      	bne.n	80059e6 <_dtoa_r+0xa96>
 80059a4:	2a00      	cmp	r2, #0
 80059a6:	ddee      	ble.n	8005986 <_dtoa_r+0xa36>
 80059a8:	9902      	ldr	r1, [sp, #8]
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	2201      	movs	r2, #1
 80059ae:	4648      	mov	r0, r9
 80059b0:	f000 fbee 	bl	8006190 <__lshift>
 80059b4:	4621      	mov	r1, r4
 80059b6:	9002      	str	r0, [sp, #8]
 80059b8:	f000 fc56 	bl	8006268 <__mcmp>
 80059bc:	2800      	cmp	r0, #0
 80059be:	9b00      	ldr	r3, [sp, #0]
 80059c0:	dc02      	bgt.n	80059c8 <_dtoa_r+0xa78>
 80059c2:	d1e0      	bne.n	8005986 <_dtoa_r+0xa36>
 80059c4:	07da      	lsls	r2, r3, #31
 80059c6:	d5de      	bpl.n	8005986 <_dtoa_r+0xa36>
 80059c8:	2b39      	cmp	r3, #57	@ 0x39
 80059ca:	d1da      	bne.n	8005982 <_dtoa_r+0xa32>
 80059cc:	2339      	movs	r3, #57	@ 0x39
 80059ce:	f88b 3000 	strb.w	r3, [fp]
 80059d2:	4633      	mov	r3, r6
 80059d4:	461e      	mov	r6, r3
 80059d6:	3b01      	subs	r3, #1
 80059d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80059dc:	2a39      	cmp	r2, #57	@ 0x39
 80059de:	d04e      	beq.n	8005a7e <_dtoa_r+0xb2e>
 80059e0:	3201      	adds	r2, #1
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	e501      	b.n	80053ea <_dtoa_r+0x49a>
 80059e6:	2a00      	cmp	r2, #0
 80059e8:	dd03      	ble.n	80059f2 <_dtoa_r+0xaa2>
 80059ea:	2b39      	cmp	r3, #57	@ 0x39
 80059ec:	d0ee      	beq.n	80059cc <_dtoa_r+0xa7c>
 80059ee:	3301      	adds	r3, #1
 80059f0:	e7c9      	b.n	8005986 <_dtoa_r+0xa36>
 80059f2:	9a00      	ldr	r2, [sp, #0]
 80059f4:	9908      	ldr	r1, [sp, #32]
 80059f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80059fa:	428a      	cmp	r2, r1
 80059fc:	d028      	beq.n	8005a50 <_dtoa_r+0xb00>
 80059fe:	9902      	ldr	r1, [sp, #8]
 8005a00:	2300      	movs	r3, #0
 8005a02:	220a      	movs	r2, #10
 8005a04:	4648      	mov	r0, r9
 8005a06:	f000 f9d5 	bl	8005db4 <__multadd>
 8005a0a:	42af      	cmp	r7, r5
 8005a0c:	9002      	str	r0, [sp, #8]
 8005a0e:	f04f 0300 	mov.w	r3, #0
 8005a12:	f04f 020a 	mov.w	r2, #10
 8005a16:	4639      	mov	r1, r7
 8005a18:	4648      	mov	r0, r9
 8005a1a:	d107      	bne.n	8005a2c <_dtoa_r+0xadc>
 8005a1c:	f000 f9ca 	bl	8005db4 <__multadd>
 8005a20:	4607      	mov	r7, r0
 8005a22:	4605      	mov	r5, r0
 8005a24:	9b00      	ldr	r3, [sp, #0]
 8005a26:	3301      	adds	r3, #1
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	e777      	b.n	800591c <_dtoa_r+0x9cc>
 8005a2c:	f000 f9c2 	bl	8005db4 <__multadd>
 8005a30:	4629      	mov	r1, r5
 8005a32:	4607      	mov	r7, r0
 8005a34:	2300      	movs	r3, #0
 8005a36:	220a      	movs	r2, #10
 8005a38:	4648      	mov	r0, r9
 8005a3a:	f000 f9bb 	bl	8005db4 <__multadd>
 8005a3e:	4605      	mov	r5, r0
 8005a40:	e7f0      	b.n	8005a24 <_dtoa_r+0xad4>
 8005a42:	f1bb 0f00 	cmp.w	fp, #0
 8005a46:	bfcc      	ite	gt
 8005a48:	465e      	movgt	r6, fp
 8005a4a:	2601      	movle	r6, #1
 8005a4c:	4456      	add	r6, sl
 8005a4e:	2700      	movs	r7, #0
 8005a50:	9902      	ldr	r1, [sp, #8]
 8005a52:	9300      	str	r3, [sp, #0]
 8005a54:	2201      	movs	r2, #1
 8005a56:	4648      	mov	r0, r9
 8005a58:	f000 fb9a 	bl	8006190 <__lshift>
 8005a5c:	4621      	mov	r1, r4
 8005a5e:	9002      	str	r0, [sp, #8]
 8005a60:	f000 fc02 	bl	8006268 <__mcmp>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	dcb4      	bgt.n	80059d2 <_dtoa_r+0xa82>
 8005a68:	d102      	bne.n	8005a70 <_dtoa_r+0xb20>
 8005a6a:	9b00      	ldr	r3, [sp, #0]
 8005a6c:	07db      	lsls	r3, r3, #31
 8005a6e:	d4b0      	bmi.n	80059d2 <_dtoa_r+0xa82>
 8005a70:	4633      	mov	r3, r6
 8005a72:	461e      	mov	r6, r3
 8005a74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a78:	2a30      	cmp	r2, #48	@ 0x30
 8005a7a:	d0fa      	beq.n	8005a72 <_dtoa_r+0xb22>
 8005a7c:	e4b5      	b.n	80053ea <_dtoa_r+0x49a>
 8005a7e:	459a      	cmp	sl, r3
 8005a80:	d1a8      	bne.n	80059d4 <_dtoa_r+0xa84>
 8005a82:	2331      	movs	r3, #49	@ 0x31
 8005a84:	f108 0801 	add.w	r8, r8, #1
 8005a88:	f88a 3000 	strb.w	r3, [sl]
 8005a8c:	e4ad      	b.n	80053ea <_dtoa_r+0x49a>
 8005a8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005aec <_dtoa_r+0xb9c>
 8005a94:	b11b      	cbz	r3, 8005a9e <_dtoa_r+0xb4e>
 8005a96:	f10a 0308 	add.w	r3, sl, #8
 8005a9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	4650      	mov	r0, sl
 8005aa0:	b017      	add	sp, #92	@ 0x5c
 8005aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa6:	9b07      	ldr	r3, [sp, #28]
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	f77f ae2e 	ble.w	800570a <_dtoa_r+0x7ba>
 8005aae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ab0:	9308      	str	r3, [sp, #32]
 8005ab2:	2001      	movs	r0, #1
 8005ab4:	e64d      	b.n	8005752 <_dtoa_r+0x802>
 8005ab6:	f1bb 0f00 	cmp.w	fp, #0
 8005aba:	f77f aed9 	ble.w	8005870 <_dtoa_r+0x920>
 8005abe:	4656      	mov	r6, sl
 8005ac0:	9802      	ldr	r0, [sp, #8]
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	f7ff f9bc 	bl	8004e40 <quorem>
 8005ac8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005acc:	f806 3b01 	strb.w	r3, [r6], #1
 8005ad0:	eba6 020a 	sub.w	r2, r6, sl
 8005ad4:	4593      	cmp	fp, r2
 8005ad6:	ddb4      	ble.n	8005a42 <_dtoa_r+0xaf2>
 8005ad8:	9902      	ldr	r1, [sp, #8]
 8005ada:	2300      	movs	r3, #0
 8005adc:	220a      	movs	r2, #10
 8005ade:	4648      	mov	r0, r9
 8005ae0:	f000 f968 	bl	8005db4 <__multadd>
 8005ae4:	9002      	str	r0, [sp, #8]
 8005ae6:	e7eb      	b.n	8005ac0 <_dtoa_r+0xb70>
 8005ae8:	080084d5 	.word	0x080084d5
 8005aec:	08008459 	.word	0x08008459

08005af0 <_free_r>:
 8005af0:	b538      	push	{r3, r4, r5, lr}
 8005af2:	4605      	mov	r5, r0
 8005af4:	2900      	cmp	r1, #0
 8005af6:	d041      	beq.n	8005b7c <_free_r+0x8c>
 8005af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005afc:	1f0c      	subs	r4, r1, #4
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	bfb8      	it	lt
 8005b02:	18e4      	addlt	r4, r4, r3
 8005b04:	f000 f8e8 	bl	8005cd8 <__malloc_lock>
 8005b08:	4a1d      	ldr	r2, [pc, #116]	@ (8005b80 <_free_r+0x90>)
 8005b0a:	6813      	ldr	r3, [r2, #0]
 8005b0c:	b933      	cbnz	r3, 8005b1c <_free_r+0x2c>
 8005b0e:	6063      	str	r3, [r4, #4]
 8005b10:	6014      	str	r4, [r2, #0]
 8005b12:	4628      	mov	r0, r5
 8005b14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b18:	f000 b8e4 	b.w	8005ce4 <__malloc_unlock>
 8005b1c:	42a3      	cmp	r3, r4
 8005b1e:	d908      	bls.n	8005b32 <_free_r+0x42>
 8005b20:	6820      	ldr	r0, [r4, #0]
 8005b22:	1821      	adds	r1, r4, r0
 8005b24:	428b      	cmp	r3, r1
 8005b26:	bf01      	itttt	eq
 8005b28:	6819      	ldreq	r1, [r3, #0]
 8005b2a:	685b      	ldreq	r3, [r3, #4]
 8005b2c:	1809      	addeq	r1, r1, r0
 8005b2e:	6021      	streq	r1, [r4, #0]
 8005b30:	e7ed      	b.n	8005b0e <_free_r+0x1e>
 8005b32:	461a      	mov	r2, r3
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	b10b      	cbz	r3, 8005b3c <_free_r+0x4c>
 8005b38:	42a3      	cmp	r3, r4
 8005b3a:	d9fa      	bls.n	8005b32 <_free_r+0x42>
 8005b3c:	6811      	ldr	r1, [r2, #0]
 8005b3e:	1850      	adds	r0, r2, r1
 8005b40:	42a0      	cmp	r0, r4
 8005b42:	d10b      	bne.n	8005b5c <_free_r+0x6c>
 8005b44:	6820      	ldr	r0, [r4, #0]
 8005b46:	4401      	add	r1, r0
 8005b48:	1850      	adds	r0, r2, r1
 8005b4a:	4283      	cmp	r3, r0
 8005b4c:	6011      	str	r1, [r2, #0]
 8005b4e:	d1e0      	bne.n	8005b12 <_free_r+0x22>
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	6053      	str	r3, [r2, #4]
 8005b56:	4408      	add	r0, r1
 8005b58:	6010      	str	r0, [r2, #0]
 8005b5a:	e7da      	b.n	8005b12 <_free_r+0x22>
 8005b5c:	d902      	bls.n	8005b64 <_free_r+0x74>
 8005b5e:	230c      	movs	r3, #12
 8005b60:	602b      	str	r3, [r5, #0]
 8005b62:	e7d6      	b.n	8005b12 <_free_r+0x22>
 8005b64:	6820      	ldr	r0, [r4, #0]
 8005b66:	1821      	adds	r1, r4, r0
 8005b68:	428b      	cmp	r3, r1
 8005b6a:	bf04      	itt	eq
 8005b6c:	6819      	ldreq	r1, [r3, #0]
 8005b6e:	685b      	ldreq	r3, [r3, #4]
 8005b70:	6063      	str	r3, [r4, #4]
 8005b72:	bf04      	itt	eq
 8005b74:	1809      	addeq	r1, r1, r0
 8005b76:	6021      	streq	r1, [r4, #0]
 8005b78:	6054      	str	r4, [r2, #4]
 8005b7a:	e7ca      	b.n	8005b12 <_free_r+0x22>
 8005b7c:	bd38      	pop	{r3, r4, r5, pc}
 8005b7e:	bf00      	nop
 8005b80:	200005b0 	.word	0x200005b0

08005b84 <malloc>:
 8005b84:	4b02      	ldr	r3, [pc, #8]	@ (8005b90 <malloc+0xc>)
 8005b86:	4601      	mov	r1, r0
 8005b88:	6818      	ldr	r0, [r3, #0]
 8005b8a:	f000 b825 	b.w	8005bd8 <_malloc_r>
 8005b8e:	bf00      	nop
 8005b90:	20000018 	.word	0x20000018

08005b94 <sbrk_aligned>:
 8005b94:	b570      	push	{r4, r5, r6, lr}
 8005b96:	4e0f      	ldr	r6, [pc, #60]	@ (8005bd4 <sbrk_aligned+0x40>)
 8005b98:	460c      	mov	r4, r1
 8005b9a:	6831      	ldr	r1, [r6, #0]
 8005b9c:	4605      	mov	r5, r0
 8005b9e:	b911      	cbnz	r1, 8005ba6 <sbrk_aligned+0x12>
 8005ba0:	f001 ffca 	bl	8007b38 <_sbrk_r>
 8005ba4:	6030      	str	r0, [r6, #0]
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f001 ffc5 	bl	8007b38 <_sbrk_r>
 8005bae:	1c43      	adds	r3, r0, #1
 8005bb0:	d103      	bne.n	8005bba <sbrk_aligned+0x26>
 8005bb2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	bd70      	pop	{r4, r5, r6, pc}
 8005bba:	1cc4      	adds	r4, r0, #3
 8005bbc:	f024 0403 	bic.w	r4, r4, #3
 8005bc0:	42a0      	cmp	r0, r4
 8005bc2:	d0f8      	beq.n	8005bb6 <sbrk_aligned+0x22>
 8005bc4:	1a21      	subs	r1, r4, r0
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	f001 ffb6 	bl	8007b38 <_sbrk_r>
 8005bcc:	3001      	adds	r0, #1
 8005bce:	d1f2      	bne.n	8005bb6 <sbrk_aligned+0x22>
 8005bd0:	e7ef      	b.n	8005bb2 <sbrk_aligned+0x1e>
 8005bd2:	bf00      	nop
 8005bd4:	200005ac 	.word	0x200005ac

08005bd8 <_malloc_r>:
 8005bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bdc:	1ccd      	adds	r5, r1, #3
 8005bde:	f025 0503 	bic.w	r5, r5, #3
 8005be2:	3508      	adds	r5, #8
 8005be4:	2d0c      	cmp	r5, #12
 8005be6:	bf38      	it	cc
 8005be8:	250c      	movcc	r5, #12
 8005bea:	2d00      	cmp	r5, #0
 8005bec:	4606      	mov	r6, r0
 8005bee:	db01      	blt.n	8005bf4 <_malloc_r+0x1c>
 8005bf0:	42a9      	cmp	r1, r5
 8005bf2:	d904      	bls.n	8005bfe <_malloc_r+0x26>
 8005bf4:	230c      	movs	r3, #12
 8005bf6:	6033      	str	r3, [r6, #0]
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005cd4 <_malloc_r+0xfc>
 8005c02:	f000 f869 	bl	8005cd8 <__malloc_lock>
 8005c06:	f8d8 3000 	ldr.w	r3, [r8]
 8005c0a:	461c      	mov	r4, r3
 8005c0c:	bb44      	cbnz	r4, 8005c60 <_malloc_r+0x88>
 8005c0e:	4629      	mov	r1, r5
 8005c10:	4630      	mov	r0, r6
 8005c12:	f7ff ffbf 	bl	8005b94 <sbrk_aligned>
 8005c16:	1c43      	adds	r3, r0, #1
 8005c18:	4604      	mov	r4, r0
 8005c1a:	d158      	bne.n	8005cce <_malloc_r+0xf6>
 8005c1c:	f8d8 4000 	ldr.w	r4, [r8]
 8005c20:	4627      	mov	r7, r4
 8005c22:	2f00      	cmp	r7, #0
 8005c24:	d143      	bne.n	8005cae <_malloc_r+0xd6>
 8005c26:	2c00      	cmp	r4, #0
 8005c28:	d04b      	beq.n	8005cc2 <_malloc_r+0xea>
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	4639      	mov	r1, r7
 8005c2e:	4630      	mov	r0, r6
 8005c30:	eb04 0903 	add.w	r9, r4, r3
 8005c34:	f001 ff80 	bl	8007b38 <_sbrk_r>
 8005c38:	4581      	cmp	r9, r0
 8005c3a:	d142      	bne.n	8005cc2 <_malloc_r+0xea>
 8005c3c:	6821      	ldr	r1, [r4, #0]
 8005c3e:	1a6d      	subs	r5, r5, r1
 8005c40:	4629      	mov	r1, r5
 8005c42:	4630      	mov	r0, r6
 8005c44:	f7ff ffa6 	bl	8005b94 <sbrk_aligned>
 8005c48:	3001      	adds	r0, #1
 8005c4a:	d03a      	beq.n	8005cc2 <_malloc_r+0xea>
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	442b      	add	r3, r5
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	f8d8 3000 	ldr.w	r3, [r8]
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	bb62      	cbnz	r2, 8005cb4 <_malloc_r+0xdc>
 8005c5a:	f8c8 7000 	str.w	r7, [r8]
 8005c5e:	e00f      	b.n	8005c80 <_malloc_r+0xa8>
 8005c60:	6822      	ldr	r2, [r4, #0]
 8005c62:	1b52      	subs	r2, r2, r5
 8005c64:	d420      	bmi.n	8005ca8 <_malloc_r+0xd0>
 8005c66:	2a0b      	cmp	r2, #11
 8005c68:	d917      	bls.n	8005c9a <_malloc_r+0xc2>
 8005c6a:	1961      	adds	r1, r4, r5
 8005c6c:	42a3      	cmp	r3, r4
 8005c6e:	6025      	str	r5, [r4, #0]
 8005c70:	bf18      	it	ne
 8005c72:	6059      	strne	r1, [r3, #4]
 8005c74:	6863      	ldr	r3, [r4, #4]
 8005c76:	bf08      	it	eq
 8005c78:	f8c8 1000 	streq.w	r1, [r8]
 8005c7c:	5162      	str	r2, [r4, r5]
 8005c7e:	604b      	str	r3, [r1, #4]
 8005c80:	4630      	mov	r0, r6
 8005c82:	f000 f82f 	bl	8005ce4 <__malloc_unlock>
 8005c86:	f104 000b 	add.w	r0, r4, #11
 8005c8a:	1d23      	adds	r3, r4, #4
 8005c8c:	f020 0007 	bic.w	r0, r0, #7
 8005c90:	1ac2      	subs	r2, r0, r3
 8005c92:	bf1c      	itt	ne
 8005c94:	1a1b      	subne	r3, r3, r0
 8005c96:	50a3      	strne	r3, [r4, r2]
 8005c98:	e7af      	b.n	8005bfa <_malloc_r+0x22>
 8005c9a:	6862      	ldr	r2, [r4, #4]
 8005c9c:	42a3      	cmp	r3, r4
 8005c9e:	bf0c      	ite	eq
 8005ca0:	f8c8 2000 	streq.w	r2, [r8]
 8005ca4:	605a      	strne	r2, [r3, #4]
 8005ca6:	e7eb      	b.n	8005c80 <_malloc_r+0xa8>
 8005ca8:	4623      	mov	r3, r4
 8005caa:	6864      	ldr	r4, [r4, #4]
 8005cac:	e7ae      	b.n	8005c0c <_malloc_r+0x34>
 8005cae:	463c      	mov	r4, r7
 8005cb0:	687f      	ldr	r7, [r7, #4]
 8005cb2:	e7b6      	b.n	8005c22 <_malloc_r+0x4a>
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	42a3      	cmp	r3, r4
 8005cba:	d1fb      	bne.n	8005cb4 <_malloc_r+0xdc>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	6053      	str	r3, [r2, #4]
 8005cc0:	e7de      	b.n	8005c80 <_malloc_r+0xa8>
 8005cc2:	230c      	movs	r3, #12
 8005cc4:	6033      	str	r3, [r6, #0]
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	f000 f80c 	bl	8005ce4 <__malloc_unlock>
 8005ccc:	e794      	b.n	8005bf8 <_malloc_r+0x20>
 8005cce:	6005      	str	r5, [r0, #0]
 8005cd0:	e7d6      	b.n	8005c80 <_malloc_r+0xa8>
 8005cd2:	bf00      	nop
 8005cd4:	200005b0 	.word	0x200005b0

08005cd8 <__malloc_lock>:
 8005cd8:	4801      	ldr	r0, [pc, #4]	@ (8005ce0 <__malloc_lock+0x8>)
 8005cda:	f7ff b8a8 	b.w	8004e2e <__retarget_lock_acquire_recursive>
 8005cde:	bf00      	nop
 8005ce0:	200005a8 	.word	0x200005a8

08005ce4 <__malloc_unlock>:
 8005ce4:	4801      	ldr	r0, [pc, #4]	@ (8005cec <__malloc_unlock+0x8>)
 8005ce6:	f7ff b8a3 	b.w	8004e30 <__retarget_lock_release_recursive>
 8005cea:	bf00      	nop
 8005cec:	200005a8 	.word	0x200005a8

08005cf0 <_Balloc>:
 8005cf0:	b570      	push	{r4, r5, r6, lr}
 8005cf2:	69c6      	ldr	r6, [r0, #28]
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	460d      	mov	r5, r1
 8005cf8:	b976      	cbnz	r6, 8005d18 <_Balloc+0x28>
 8005cfa:	2010      	movs	r0, #16
 8005cfc:	f7ff ff42 	bl	8005b84 <malloc>
 8005d00:	4602      	mov	r2, r0
 8005d02:	61e0      	str	r0, [r4, #28]
 8005d04:	b920      	cbnz	r0, 8005d10 <_Balloc+0x20>
 8005d06:	4b18      	ldr	r3, [pc, #96]	@ (8005d68 <_Balloc+0x78>)
 8005d08:	4818      	ldr	r0, [pc, #96]	@ (8005d6c <_Balloc+0x7c>)
 8005d0a:	216b      	movs	r1, #107	@ 0x6b
 8005d0c:	f001 ff3c 	bl	8007b88 <__assert_func>
 8005d10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d14:	6006      	str	r6, [r0, #0]
 8005d16:	60c6      	str	r6, [r0, #12]
 8005d18:	69e6      	ldr	r6, [r4, #28]
 8005d1a:	68f3      	ldr	r3, [r6, #12]
 8005d1c:	b183      	cbz	r3, 8005d40 <_Balloc+0x50>
 8005d1e:	69e3      	ldr	r3, [r4, #28]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d26:	b9b8      	cbnz	r0, 8005d58 <_Balloc+0x68>
 8005d28:	2101      	movs	r1, #1
 8005d2a:	fa01 f605 	lsl.w	r6, r1, r5
 8005d2e:	1d72      	adds	r2, r6, #5
 8005d30:	0092      	lsls	r2, r2, #2
 8005d32:	4620      	mov	r0, r4
 8005d34:	f001 ff46 	bl	8007bc4 <_calloc_r>
 8005d38:	b160      	cbz	r0, 8005d54 <_Balloc+0x64>
 8005d3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d3e:	e00e      	b.n	8005d5e <_Balloc+0x6e>
 8005d40:	2221      	movs	r2, #33	@ 0x21
 8005d42:	2104      	movs	r1, #4
 8005d44:	4620      	mov	r0, r4
 8005d46:	f001 ff3d 	bl	8007bc4 <_calloc_r>
 8005d4a:	69e3      	ldr	r3, [r4, #28]
 8005d4c:	60f0      	str	r0, [r6, #12]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e4      	bne.n	8005d1e <_Balloc+0x2e>
 8005d54:	2000      	movs	r0, #0
 8005d56:	bd70      	pop	{r4, r5, r6, pc}
 8005d58:	6802      	ldr	r2, [r0, #0]
 8005d5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005d5e:	2300      	movs	r3, #0
 8005d60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005d64:	e7f7      	b.n	8005d56 <_Balloc+0x66>
 8005d66:	bf00      	nop
 8005d68:	08008466 	.word	0x08008466
 8005d6c:	080084e6 	.word	0x080084e6

08005d70 <_Bfree>:
 8005d70:	b570      	push	{r4, r5, r6, lr}
 8005d72:	69c6      	ldr	r6, [r0, #28]
 8005d74:	4605      	mov	r5, r0
 8005d76:	460c      	mov	r4, r1
 8005d78:	b976      	cbnz	r6, 8005d98 <_Bfree+0x28>
 8005d7a:	2010      	movs	r0, #16
 8005d7c:	f7ff ff02 	bl	8005b84 <malloc>
 8005d80:	4602      	mov	r2, r0
 8005d82:	61e8      	str	r0, [r5, #28]
 8005d84:	b920      	cbnz	r0, 8005d90 <_Bfree+0x20>
 8005d86:	4b09      	ldr	r3, [pc, #36]	@ (8005dac <_Bfree+0x3c>)
 8005d88:	4809      	ldr	r0, [pc, #36]	@ (8005db0 <_Bfree+0x40>)
 8005d8a:	218f      	movs	r1, #143	@ 0x8f
 8005d8c:	f001 fefc 	bl	8007b88 <__assert_func>
 8005d90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d94:	6006      	str	r6, [r0, #0]
 8005d96:	60c6      	str	r6, [r0, #12]
 8005d98:	b13c      	cbz	r4, 8005daa <_Bfree+0x3a>
 8005d9a:	69eb      	ldr	r3, [r5, #28]
 8005d9c:	6862      	ldr	r2, [r4, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005da4:	6021      	str	r1, [r4, #0]
 8005da6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005daa:	bd70      	pop	{r4, r5, r6, pc}
 8005dac:	08008466 	.word	0x08008466
 8005db0:	080084e6 	.word	0x080084e6

08005db4 <__multadd>:
 8005db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005db8:	690d      	ldr	r5, [r1, #16]
 8005dba:	4607      	mov	r7, r0
 8005dbc:	460c      	mov	r4, r1
 8005dbe:	461e      	mov	r6, r3
 8005dc0:	f101 0c14 	add.w	ip, r1, #20
 8005dc4:	2000      	movs	r0, #0
 8005dc6:	f8dc 3000 	ldr.w	r3, [ip]
 8005dca:	b299      	uxth	r1, r3
 8005dcc:	fb02 6101 	mla	r1, r2, r1, r6
 8005dd0:	0c1e      	lsrs	r6, r3, #16
 8005dd2:	0c0b      	lsrs	r3, r1, #16
 8005dd4:	fb02 3306 	mla	r3, r2, r6, r3
 8005dd8:	b289      	uxth	r1, r1
 8005dda:	3001      	adds	r0, #1
 8005ddc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005de0:	4285      	cmp	r5, r0
 8005de2:	f84c 1b04 	str.w	r1, [ip], #4
 8005de6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005dea:	dcec      	bgt.n	8005dc6 <__multadd+0x12>
 8005dec:	b30e      	cbz	r6, 8005e32 <__multadd+0x7e>
 8005dee:	68a3      	ldr	r3, [r4, #8]
 8005df0:	42ab      	cmp	r3, r5
 8005df2:	dc19      	bgt.n	8005e28 <__multadd+0x74>
 8005df4:	6861      	ldr	r1, [r4, #4]
 8005df6:	4638      	mov	r0, r7
 8005df8:	3101      	adds	r1, #1
 8005dfa:	f7ff ff79 	bl	8005cf0 <_Balloc>
 8005dfe:	4680      	mov	r8, r0
 8005e00:	b928      	cbnz	r0, 8005e0e <__multadd+0x5a>
 8005e02:	4602      	mov	r2, r0
 8005e04:	4b0c      	ldr	r3, [pc, #48]	@ (8005e38 <__multadd+0x84>)
 8005e06:	480d      	ldr	r0, [pc, #52]	@ (8005e3c <__multadd+0x88>)
 8005e08:	21ba      	movs	r1, #186	@ 0xba
 8005e0a:	f001 febd 	bl	8007b88 <__assert_func>
 8005e0e:	6922      	ldr	r2, [r4, #16]
 8005e10:	3202      	adds	r2, #2
 8005e12:	f104 010c 	add.w	r1, r4, #12
 8005e16:	0092      	lsls	r2, r2, #2
 8005e18:	300c      	adds	r0, #12
 8005e1a:	f001 fe9d 	bl	8007b58 <memcpy>
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4638      	mov	r0, r7
 8005e22:	f7ff ffa5 	bl	8005d70 <_Bfree>
 8005e26:	4644      	mov	r4, r8
 8005e28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e2c:	3501      	adds	r5, #1
 8005e2e:	615e      	str	r6, [r3, #20]
 8005e30:	6125      	str	r5, [r4, #16]
 8005e32:	4620      	mov	r0, r4
 8005e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e38:	080084d5 	.word	0x080084d5
 8005e3c:	080084e6 	.word	0x080084e6

08005e40 <__s2b>:
 8005e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e44:	460c      	mov	r4, r1
 8005e46:	4615      	mov	r5, r2
 8005e48:	461f      	mov	r7, r3
 8005e4a:	2209      	movs	r2, #9
 8005e4c:	3308      	adds	r3, #8
 8005e4e:	4606      	mov	r6, r0
 8005e50:	fb93 f3f2 	sdiv	r3, r3, r2
 8005e54:	2100      	movs	r1, #0
 8005e56:	2201      	movs	r2, #1
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	db09      	blt.n	8005e70 <__s2b+0x30>
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	f7ff ff47 	bl	8005cf0 <_Balloc>
 8005e62:	b940      	cbnz	r0, 8005e76 <__s2b+0x36>
 8005e64:	4602      	mov	r2, r0
 8005e66:	4b19      	ldr	r3, [pc, #100]	@ (8005ecc <__s2b+0x8c>)
 8005e68:	4819      	ldr	r0, [pc, #100]	@ (8005ed0 <__s2b+0x90>)
 8005e6a:	21d3      	movs	r1, #211	@ 0xd3
 8005e6c:	f001 fe8c 	bl	8007b88 <__assert_func>
 8005e70:	0052      	lsls	r2, r2, #1
 8005e72:	3101      	adds	r1, #1
 8005e74:	e7f0      	b.n	8005e58 <__s2b+0x18>
 8005e76:	9b08      	ldr	r3, [sp, #32]
 8005e78:	6143      	str	r3, [r0, #20]
 8005e7a:	2d09      	cmp	r5, #9
 8005e7c:	f04f 0301 	mov.w	r3, #1
 8005e80:	6103      	str	r3, [r0, #16]
 8005e82:	dd16      	ble.n	8005eb2 <__s2b+0x72>
 8005e84:	f104 0909 	add.w	r9, r4, #9
 8005e88:	46c8      	mov	r8, r9
 8005e8a:	442c      	add	r4, r5
 8005e8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005e90:	4601      	mov	r1, r0
 8005e92:	3b30      	subs	r3, #48	@ 0x30
 8005e94:	220a      	movs	r2, #10
 8005e96:	4630      	mov	r0, r6
 8005e98:	f7ff ff8c 	bl	8005db4 <__multadd>
 8005e9c:	45a0      	cmp	r8, r4
 8005e9e:	d1f5      	bne.n	8005e8c <__s2b+0x4c>
 8005ea0:	f1a5 0408 	sub.w	r4, r5, #8
 8005ea4:	444c      	add	r4, r9
 8005ea6:	1b2d      	subs	r5, r5, r4
 8005ea8:	1963      	adds	r3, r4, r5
 8005eaa:	42bb      	cmp	r3, r7
 8005eac:	db04      	blt.n	8005eb8 <__s2b+0x78>
 8005eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eb2:	340a      	adds	r4, #10
 8005eb4:	2509      	movs	r5, #9
 8005eb6:	e7f6      	b.n	8005ea6 <__s2b+0x66>
 8005eb8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005ebc:	4601      	mov	r1, r0
 8005ebe:	3b30      	subs	r3, #48	@ 0x30
 8005ec0:	220a      	movs	r2, #10
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	f7ff ff76 	bl	8005db4 <__multadd>
 8005ec8:	e7ee      	b.n	8005ea8 <__s2b+0x68>
 8005eca:	bf00      	nop
 8005ecc:	080084d5 	.word	0x080084d5
 8005ed0:	080084e6 	.word	0x080084e6

08005ed4 <__hi0bits>:
 8005ed4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005ed8:	4603      	mov	r3, r0
 8005eda:	bf36      	itet	cc
 8005edc:	0403      	lslcc	r3, r0, #16
 8005ede:	2000      	movcs	r0, #0
 8005ee0:	2010      	movcc	r0, #16
 8005ee2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ee6:	bf3c      	itt	cc
 8005ee8:	021b      	lslcc	r3, r3, #8
 8005eea:	3008      	addcc	r0, #8
 8005eec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ef0:	bf3c      	itt	cc
 8005ef2:	011b      	lslcc	r3, r3, #4
 8005ef4:	3004      	addcc	r0, #4
 8005ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efa:	bf3c      	itt	cc
 8005efc:	009b      	lslcc	r3, r3, #2
 8005efe:	3002      	addcc	r0, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	db05      	blt.n	8005f10 <__hi0bits+0x3c>
 8005f04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005f08:	f100 0001 	add.w	r0, r0, #1
 8005f0c:	bf08      	it	eq
 8005f0e:	2020      	moveq	r0, #32
 8005f10:	4770      	bx	lr

08005f12 <__lo0bits>:
 8005f12:	6803      	ldr	r3, [r0, #0]
 8005f14:	4602      	mov	r2, r0
 8005f16:	f013 0007 	ands.w	r0, r3, #7
 8005f1a:	d00b      	beq.n	8005f34 <__lo0bits+0x22>
 8005f1c:	07d9      	lsls	r1, r3, #31
 8005f1e:	d421      	bmi.n	8005f64 <__lo0bits+0x52>
 8005f20:	0798      	lsls	r0, r3, #30
 8005f22:	bf49      	itett	mi
 8005f24:	085b      	lsrmi	r3, r3, #1
 8005f26:	089b      	lsrpl	r3, r3, #2
 8005f28:	2001      	movmi	r0, #1
 8005f2a:	6013      	strmi	r3, [r2, #0]
 8005f2c:	bf5c      	itt	pl
 8005f2e:	6013      	strpl	r3, [r2, #0]
 8005f30:	2002      	movpl	r0, #2
 8005f32:	4770      	bx	lr
 8005f34:	b299      	uxth	r1, r3
 8005f36:	b909      	cbnz	r1, 8005f3c <__lo0bits+0x2a>
 8005f38:	0c1b      	lsrs	r3, r3, #16
 8005f3a:	2010      	movs	r0, #16
 8005f3c:	b2d9      	uxtb	r1, r3
 8005f3e:	b909      	cbnz	r1, 8005f44 <__lo0bits+0x32>
 8005f40:	3008      	adds	r0, #8
 8005f42:	0a1b      	lsrs	r3, r3, #8
 8005f44:	0719      	lsls	r1, r3, #28
 8005f46:	bf04      	itt	eq
 8005f48:	091b      	lsreq	r3, r3, #4
 8005f4a:	3004      	addeq	r0, #4
 8005f4c:	0799      	lsls	r1, r3, #30
 8005f4e:	bf04      	itt	eq
 8005f50:	089b      	lsreq	r3, r3, #2
 8005f52:	3002      	addeq	r0, #2
 8005f54:	07d9      	lsls	r1, r3, #31
 8005f56:	d403      	bmi.n	8005f60 <__lo0bits+0x4e>
 8005f58:	085b      	lsrs	r3, r3, #1
 8005f5a:	f100 0001 	add.w	r0, r0, #1
 8005f5e:	d003      	beq.n	8005f68 <__lo0bits+0x56>
 8005f60:	6013      	str	r3, [r2, #0]
 8005f62:	4770      	bx	lr
 8005f64:	2000      	movs	r0, #0
 8005f66:	4770      	bx	lr
 8005f68:	2020      	movs	r0, #32
 8005f6a:	4770      	bx	lr

08005f6c <__i2b>:
 8005f6c:	b510      	push	{r4, lr}
 8005f6e:	460c      	mov	r4, r1
 8005f70:	2101      	movs	r1, #1
 8005f72:	f7ff febd 	bl	8005cf0 <_Balloc>
 8005f76:	4602      	mov	r2, r0
 8005f78:	b928      	cbnz	r0, 8005f86 <__i2b+0x1a>
 8005f7a:	4b05      	ldr	r3, [pc, #20]	@ (8005f90 <__i2b+0x24>)
 8005f7c:	4805      	ldr	r0, [pc, #20]	@ (8005f94 <__i2b+0x28>)
 8005f7e:	f240 1145 	movw	r1, #325	@ 0x145
 8005f82:	f001 fe01 	bl	8007b88 <__assert_func>
 8005f86:	2301      	movs	r3, #1
 8005f88:	6144      	str	r4, [r0, #20]
 8005f8a:	6103      	str	r3, [r0, #16]
 8005f8c:	bd10      	pop	{r4, pc}
 8005f8e:	bf00      	nop
 8005f90:	080084d5 	.word	0x080084d5
 8005f94:	080084e6 	.word	0x080084e6

08005f98 <__multiply>:
 8005f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9c:	4617      	mov	r7, r2
 8005f9e:	690a      	ldr	r2, [r1, #16]
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	bfa8      	it	ge
 8005fa6:	463b      	movge	r3, r7
 8005fa8:	4689      	mov	r9, r1
 8005faa:	bfa4      	itt	ge
 8005fac:	460f      	movge	r7, r1
 8005fae:	4699      	movge	r9, r3
 8005fb0:	693d      	ldr	r5, [r7, #16]
 8005fb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	6879      	ldr	r1, [r7, #4]
 8005fba:	eb05 060a 	add.w	r6, r5, sl
 8005fbe:	42b3      	cmp	r3, r6
 8005fc0:	b085      	sub	sp, #20
 8005fc2:	bfb8      	it	lt
 8005fc4:	3101      	addlt	r1, #1
 8005fc6:	f7ff fe93 	bl	8005cf0 <_Balloc>
 8005fca:	b930      	cbnz	r0, 8005fda <__multiply+0x42>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	4b41      	ldr	r3, [pc, #260]	@ (80060d4 <__multiply+0x13c>)
 8005fd0:	4841      	ldr	r0, [pc, #260]	@ (80060d8 <__multiply+0x140>)
 8005fd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005fd6:	f001 fdd7 	bl	8007b88 <__assert_func>
 8005fda:	f100 0414 	add.w	r4, r0, #20
 8005fde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005fe2:	4623      	mov	r3, r4
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	4573      	cmp	r3, lr
 8005fe8:	d320      	bcc.n	800602c <__multiply+0x94>
 8005fea:	f107 0814 	add.w	r8, r7, #20
 8005fee:	f109 0114 	add.w	r1, r9, #20
 8005ff2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005ff6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005ffa:	9302      	str	r3, [sp, #8]
 8005ffc:	1beb      	subs	r3, r5, r7
 8005ffe:	3b15      	subs	r3, #21
 8006000:	f023 0303 	bic.w	r3, r3, #3
 8006004:	3304      	adds	r3, #4
 8006006:	3715      	adds	r7, #21
 8006008:	42bd      	cmp	r5, r7
 800600a:	bf38      	it	cc
 800600c:	2304      	movcc	r3, #4
 800600e:	9301      	str	r3, [sp, #4]
 8006010:	9b02      	ldr	r3, [sp, #8]
 8006012:	9103      	str	r1, [sp, #12]
 8006014:	428b      	cmp	r3, r1
 8006016:	d80c      	bhi.n	8006032 <__multiply+0x9a>
 8006018:	2e00      	cmp	r6, #0
 800601a:	dd03      	ble.n	8006024 <__multiply+0x8c>
 800601c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006020:	2b00      	cmp	r3, #0
 8006022:	d055      	beq.n	80060d0 <__multiply+0x138>
 8006024:	6106      	str	r6, [r0, #16]
 8006026:	b005      	add	sp, #20
 8006028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602c:	f843 2b04 	str.w	r2, [r3], #4
 8006030:	e7d9      	b.n	8005fe6 <__multiply+0x4e>
 8006032:	f8b1 a000 	ldrh.w	sl, [r1]
 8006036:	f1ba 0f00 	cmp.w	sl, #0
 800603a:	d01f      	beq.n	800607c <__multiply+0xe4>
 800603c:	46c4      	mov	ip, r8
 800603e:	46a1      	mov	r9, r4
 8006040:	2700      	movs	r7, #0
 8006042:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006046:	f8d9 3000 	ldr.w	r3, [r9]
 800604a:	fa1f fb82 	uxth.w	fp, r2
 800604e:	b29b      	uxth	r3, r3
 8006050:	fb0a 330b 	mla	r3, sl, fp, r3
 8006054:	443b      	add	r3, r7
 8006056:	f8d9 7000 	ldr.w	r7, [r9]
 800605a:	0c12      	lsrs	r2, r2, #16
 800605c:	0c3f      	lsrs	r7, r7, #16
 800605e:	fb0a 7202 	mla	r2, sl, r2, r7
 8006062:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006066:	b29b      	uxth	r3, r3
 8006068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800606c:	4565      	cmp	r5, ip
 800606e:	f849 3b04 	str.w	r3, [r9], #4
 8006072:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006076:	d8e4      	bhi.n	8006042 <__multiply+0xaa>
 8006078:	9b01      	ldr	r3, [sp, #4]
 800607a:	50e7      	str	r7, [r4, r3]
 800607c:	9b03      	ldr	r3, [sp, #12]
 800607e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006082:	3104      	adds	r1, #4
 8006084:	f1b9 0f00 	cmp.w	r9, #0
 8006088:	d020      	beq.n	80060cc <__multiply+0x134>
 800608a:	6823      	ldr	r3, [r4, #0]
 800608c:	4647      	mov	r7, r8
 800608e:	46a4      	mov	ip, r4
 8006090:	f04f 0a00 	mov.w	sl, #0
 8006094:	f8b7 b000 	ldrh.w	fp, [r7]
 8006098:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800609c:	fb09 220b 	mla	r2, r9, fp, r2
 80060a0:	4452      	add	r2, sl
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060a8:	f84c 3b04 	str.w	r3, [ip], #4
 80060ac:	f857 3b04 	ldr.w	r3, [r7], #4
 80060b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060b4:	f8bc 3000 	ldrh.w	r3, [ip]
 80060b8:	fb09 330a 	mla	r3, r9, sl, r3
 80060bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80060c0:	42bd      	cmp	r5, r7
 80060c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060c6:	d8e5      	bhi.n	8006094 <__multiply+0xfc>
 80060c8:	9a01      	ldr	r2, [sp, #4]
 80060ca:	50a3      	str	r3, [r4, r2]
 80060cc:	3404      	adds	r4, #4
 80060ce:	e79f      	b.n	8006010 <__multiply+0x78>
 80060d0:	3e01      	subs	r6, #1
 80060d2:	e7a1      	b.n	8006018 <__multiply+0x80>
 80060d4:	080084d5 	.word	0x080084d5
 80060d8:	080084e6 	.word	0x080084e6

080060dc <__pow5mult>:
 80060dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e0:	4615      	mov	r5, r2
 80060e2:	f012 0203 	ands.w	r2, r2, #3
 80060e6:	4607      	mov	r7, r0
 80060e8:	460e      	mov	r6, r1
 80060ea:	d007      	beq.n	80060fc <__pow5mult+0x20>
 80060ec:	4c25      	ldr	r4, [pc, #148]	@ (8006184 <__pow5mult+0xa8>)
 80060ee:	3a01      	subs	r2, #1
 80060f0:	2300      	movs	r3, #0
 80060f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060f6:	f7ff fe5d 	bl	8005db4 <__multadd>
 80060fa:	4606      	mov	r6, r0
 80060fc:	10ad      	asrs	r5, r5, #2
 80060fe:	d03d      	beq.n	800617c <__pow5mult+0xa0>
 8006100:	69fc      	ldr	r4, [r7, #28]
 8006102:	b97c      	cbnz	r4, 8006124 <__pow5mult+0x48>
 8006104:	2010      	movs	r0, #16
 8006106:	f7ff fd3d 	bl	8005b84 <malloc>
 800610a:	4602      	mov	r2, r0
 800610c:	61f8      	str	r0, [r7, #28]
 800610e:	b928      	cbnz	r0, 800611c <__pow5mult+0x40>
 8006110:	4b1d      	ldr	r3, [pc, #116]	@ (8006188 <__pow5mult+0xac>)
 8006112:	481e      	ldr	r0, [pc, #120]	@ (800618c <__pow5mult+0xb0>)
 8006114:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006118:	f001 fd36 	bl	8007b88 <__assert_func>
 800611c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006120:	6004      	str	r4, [r0, #0]
 8006122:	60c4      	str	r4, [r0, #12]
 8006124:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006128:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800612c:	b94c      	cbnz	r4, 8006142 <__pow5mult+0x66>
 800612e:	f240 2171 	movw	r1, #625	@ 0x271
 8006132:	4638      	mov	r0, r7
 8006134:	f7ff ff1a 	bl	8005f6c <__i2b>
 8006138:	2300      	movs	r3, #0
 800613a:	f8c8 0008 	str.w	r0, [r8, #8]
 800613e:	4604      	mov	r4, r0
 8006140:	6003      	str	r3, [r0, #0]
 8006142:	f04f 0900 	mov.w	r9, #0
 8006146:	07eb      	lsls	r3, r5, #31
 8006148:	d50a      	bpl.n	8006160 <__pow5mult+0x84>
 800614a:	4631      	mov	r1, r6
 800614c:	4622      	mov	r2, r4
 800614e:	4638      	mov	r0, r7
 8006150:	f7ff ff22 	bl	8005f98 <__multiply>
 8006154:	4631      	mov	r1, r6
 8006156:	4680      	mov	r8, r0
 8006158:	4638      	mov	r0, r7
 800615a:	f7ff fe09 	bl	8005d70 <_Bfree>
 800615e:	4646      	mov	r6, r8
 8006160:	106d      	asrs	r5, r5, #1
 8006162:	d00b      	beq.n	800617c <__pow5mult+0xa0>
 8006164:	6820      	ldr	r0, [r4, #0]
 8006166:	b938      	cbnz	r0, 8006178 <__pow5mult+0x9c>
 8006168:	4622      	mov	r2, r4
 800616a:	4621      	mov	r1, r4
 800616c:	4638      	mov	r0, r7
 800616e:	f7ff ff13 	bl	8005f98 <__multiply>
 8006172:	6020      	str	r0, [r4, #0]
 8006174:	f8c0 9000 	str.w	r9, [r0]
 8006178:	4604      	mov	r4, r0
 800617a:	e7e4      	b.n	8006146 <__pow5mult+0x6a>
 800617c:	4630      	mov	r0, r6
 800617e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006182:	bf00      	nop
 8006184:	080085f8 	.word	0x080085f8
 8006188:	08008466 	.word	0x08008466
 800618c:	080084e6 	.word	0x080084e6

08006190 <__lshift>:
 8006190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006194:	460c      	mov	r4, r1
 8006196:	6849      	ldr	r1, [r1, #4]
 8006198:	6923      	ldr	r3, [r4, #16]
 800619a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800619e:	68a3      	ldr	r3, [r4, #8]
 80061a0:	4607      	mov	r7, r0
 80061a2:	4691      	mov	r9, r2
 80061a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80061a8:	f108 0601 	add.w	r6, r8, #1
 80061ac:	42b3      	cmp	r3, r6
 80061ae:	db0b      	blt.n	80061c8 <__lshift+0x38>
 80061b0:	4638      	mov	r0, r7
 80061b2:	f7ff fd9d 	bl	8005cf0 <_Balloc>
 80061b6:	4605      	mov	r5, r0
 80061b8:	b948      	cbnz	r0, 80061ce <__lshift+0x3e>
 80061ba:	4602      	mov	r2, r0
 80061bc:	4b28      	ldr	r3, [pc, #160]	@ (8006260 <__lshift+0xd0>)
 80061be:	4829      	ldr	r0, [pc, #164]	@ (8006264 <__lshift+0xd4>)
 80061c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80061c4:	f001 fce0 	bl	8007b88 <__assert_func>
 80061c8:	3101      	adds	r1, #1
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	e7ee      	b.n	80061ac <__lshift+0x1c>
 80061ce:	2300      	movs	r3, #0
 80061d0:	f100 0114 	add.w	r1, r0, #20
 80061d4:	f100 0210 	add.w	r2, r0, #16
 80061d8:	4618      	mov	r0, r3
 80061da:	4553      	cmp	r3, sl
 80061dc:	db33      	blt.n	8006246 <__lshift+0xb6>
 80061de:	6920      	ldr	r0, [r4, #16]
 80061e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061e4:	f104 0314 	add.w	r3, r4, #20
 80061e8:	f019 091f 	ands.w	r9, r9, #31
 80061ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80061f4:	d02b      	beq.n	800624e <__lshift+0xbe>
 80061f6:	f1c9 0e20 	rsb	lr, r9, #32
 80061fa:	468a      	mov	sl, r1
 80061fc:	2200      	movs	r2, #0
 80061fe:	6818      	ldr	r0, [r3, #0]
 8006200:	fa00 f009 	lsl.w	r0, r0, r9
 8006204:	4310      	orrs	r0, r2
 8006206:	f84a 0b04 	str.w	r0, [sl], #4
 800620a:	f853 2b04 	ldr.w	r2, [r3], #4
 800620e:	459c      	cmp	ip, r3
 8006210:	fa22 f20e 	lsr.w	r2, r2, lr
 8006214:	d8f3      	bhi.n	80061fe <__lshift+0x6e>
 8006216:	ebac 0304 	sub.w	r3, ip, r4
 800621a:	3b15      	subs	r3, #21
 800621c:	f023 0303 	bic.w	r3, r3, #3
 8006220:	3304      	adds	r3, #4
 8006222:	f104 0015 	add.w	r0, r4, #21
 8006226:	4560      	cmp	r0, ip
 8006228:	bf88      	it	hi
 800622a:	2304      	movhi	r3, #4
 800622c:	50ca      	str	r2, [r1, r3]
 800622e:	b10a      	cbz	r2, 8006234 <__lshift+0xa4>
 8006230:	f108 0602 	add.w	r6, r8, #2
 8006234:	3e01      	subs	r6, #1
 8006236:	4638      	mov	r0, r7
 8006238:	612e      	str	r6, [r5, #16]
 800623a:	4621      	mov	r1, r4
 800623c:	f7ff fd98 	bl	8005d70 <_Bfree>
 8006240:	4628      	mov	r0, r5
 8006242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006246:	f842 0f04 	str.w	r0, [r2, #4]!
 800624a:	3301      	adds	r3, #1
 800624c:	e7c5      	b.n	80061da <__lshift+0x4a>
 800624e:	3904      	subs	r1, #4
 8006250:	f853 2b04 	ldr.w	r2, [r3], #4
 8006254:	f841 2f04 	str.w	r2, [r1, #4]!
 8006258:	459c      	cmp	ip, r3
 800625a:	d8f9      	bhi.n	8006250 <__lshift+0xc0>
 800625c:	e7ea      	b.n	8006234 <__lshift+0xa4>
 800625e:	bf00      	nop
 8006260:	080084d5 	.word	0x080084d5
 8006264:	080084e6 	.word	0x080084e6

08006268 <__mcmp>:
 8006268:	690a      	ldr	r2, [r1, #16]
 800626a:	4603      	mov	r3, r0
 800626c:	6900      	ldr	r0, [r0, #16]
 800626e:	1a80      	subs	r0, r0, r2
 8006270:	b530      	push	{r4, r5, lr}
 8006272:	d10e      	bne.n	8006292 <__mcmp+0x2a>
 8006274:	3314      	adds	r3, #20
 8006276:	3114      	adds	r1, #20
 8006278:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800627c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006280:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006284:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006288:	4295      	cmp	r5, r2
 800628a:	d003      	beq.n	8006294 <__mcmp+0x2c>
 800628c:	d205      	bcs.n	800629a <__mcmp+0x32>
 800628e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006292:	bd30      	pop	{r4, r5, pc}
 8006294:	42a3      	cmp	r3, r4
 8006296:	d3f3      	bcc.n	8006280 <__mcmp+0x18>
 8006298:	e7fb      	b.n	8006292 <__mcmp+0x2a>
 800629a:	2001      	movs	r0, #1
 800629c:	e7f9      	b.n	8006292 <__mcmp+0x2a>
	...

080062a0 <__mdiff>:
 80062a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a4:	4689      	mov	r9, r1
 80062a6:	4606      	mov	r6, r0
 80062a8:	4611      	mov	r1, r2
 80062aa:	4648      	mov	r0, r9
 80062ac:	4614      	mov	r4, r2
 80062ae:	f7ff ffdb 	bl	8006268 <__mcmp>
 80062b2:	1e05      	subs	r5, r0, #0
 80062b4:	d112      	bne.n	80062dc <__mdiff+0x3c>
 80062b6:	4629      	mov	r1, r5
 80062b8:	4630      	mov	r0, r6
 80062ba:	f7ff fd19 	bl	8005cf0 <_Balloc>
 80062be:	4602      	mov	r2, r0
 80062c0:	b928      	cbnz	r0, 80062ce <__mdiff+0x2e>
 80062c2:	4b3f      	ldr	r3, [pc, #252]	@ (80063c0 <__mdiff+0x120>)
 80062c4:	f240 2137 	movw	r1, #567	@ 0x237
 80062c8:	483e      	ldr	r0, [pc, #248]	@ (80063c4 <__mdiff+0x124>)
 80062ca:	f001 fc5d 	bl	8007b88 <__assert_func>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80062d4:	4610      	mov	r0, r2
 80062d6:	b003      	add	sp, #12
 80062d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062dc:	bfbc      	itt	lt
 80062de:	464b      	movlt	r3, r9
 80062e0:	46a1      	movlt	r9, r4
 80062e2:	4630      	mov	r0, r6
 80062e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80062e8:	bfba      	itte	lt
 80062ea:	461c      	movlt	r4, r3
 80062ec:	2501      	movlt	r5, #1
 80062ee:	2500      	movge	r5, #0
 80062f0:	f7ff fcfe 	bl	8005cf0 <_Balloc>
 80062f4:	4602      	mov	r2, r0
 80062f6:	b918      	cbnz	r0, 8006300 <__mdiff+0x60>
 80062f8:	4b31      	ldr	r3, [pc, #196]	@ (80063c0 <__mdiff+0x120>)
 80062fa:	f240 2145 	movw	r1, #581	@ 0x245
 80062fe:	e7e3      	b.n	80062c8 <__mdiff+0x28>
 8006300:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006304:	6926      	ldr	r6, [r4, #16]
 8006306:	60c5      	str	r5, [r0, #12]
 8006308:	f109 0310 	add.w	r3, r9, #16
 800630c:	f109 0514 	add.w	r5, r9, #20
 8006310:	f104 0e14 	add.w	lr, r4, #20
 8006314:	f100 0b14 	add.w	fp, r0, #20
 8006318:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800631c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006320:	9301      	str	r3, [sp, #4]
 8006322:	46d9      	mov	r9, fp
 8006324:	f04f 0c00 	mov.w	ip, #0
 8006328:	9b01      	ldr	r3, [sp, #4]
 800632a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800632e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006332:	9301      	str	r3, [sp, #4]
 8006334:	fa1f f38a 	uxth.w	r3, sl
 8006338:	4619      	mov	r1, r3
 800633a:	b283      	uxth	r3, r0
 800633c:	1acb      	subs	r3, r1, r3
 800633e:	0c00      	lsrs	r0, r0, #16
 8006340:	4463      	add	r3, ip
 8006342:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006346:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800634a:	b29b      	uxth	r3, r3
 800634c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006350:	4576      	cmp	r6, lr
 8006352:	f849 3b04 	str.w	r3, [r9], #4
 8006356:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800635a:	d8e5      	bhi.n	8006328 <__mdiff+0x88>
 800635c:	1b33      	subs	r3, r6, r4
 800635e:	3b15      	subs	r3, #21
 8006360:	f023 0303 	bic.w	r3, r3, #3
 8006364:	3415      	adds	r4, #21
 8006366:	3304      	adds	r3, #4
 8006368:	42a6      	cmp	r6, r4
 800636a:	bf38      	it	cc
 800636c:	2304      	movcc	r3, #4
 800636e:	441d      	add	r5, r3
 8006370:	445b      	add	r3, fp
 8006372:	461e      	mov	r6, r3
 8006374:	462c      	mov	r4, r5
 8006376:	4544      	cmp	r4, r8
 8006378:	d30e      	bcc.n	8006398 <__mdiff+0xf8>
 800637a:	f108 0103 	add.w	r1, r8, #3
 800637e:	1b49      	subs	r1, r1, r5
 8006380:	f021 0103 	bic.w	r1, r1, #3
 8006384:	3d03      	subs	r5, #3
 8006386:	45a8      	cmp	r8, r5
 8006388:	bf38      	it	cc
 800638a:	2100      	movcc	r1, #0
 800638c:	440b      	add	r3, r1
 800638e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006392:	b191      	cbz	r1, 80063ba <__mdiff+0x11a>
 8006394:	6117      	str	r7, [r2, #16]
 8006396:	e79d      	b.n	80062d4 <__mdiff+0x34>
 8006398:	f854 1b04 	ldr.w	r1, [r4], #4
 800639c:	46e6      	mov	lr, ip
 800639e:	0c08      	lsrs	r0, r1, #16
 80063a0:	fa1c fc81 	uxtah	ip, ip, r1
 80063a4:	4471      	add	r1, lr
 80063a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80063aa:	b289      	uxth	r1, r1
 80063ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80063b0:	f846 1b04 	str.w	r1, [r6], #4
 80063b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063b8:	e7dd      	b.n	8006376 <__mdiff+0xd6>
 80063ba:	3f01      	subs	r7, #1
 80063bc:	e7e7      	b.n	800638e <__mdiff+0xee>
 80063be:	bf00      	nop
 80063c0:	080084d5 	.word	0x080084d5
 80063c4:	080084e6 	.word	0x080084e6

080063c8 <__ulp>:
 80063c8:	b082      	sub	sp, #8
 80063ca:	ed8d 0b00 	vstr	d0, [sp]
 80063ce:	9a01      	ldr	r2, [sp, #4]
 80063d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006410 <__ulp+0x48>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	dc08      	bgt.n	80063ee <__ulp+0x26>
 80063dc:	425b      	negs	r3, r3
 80063de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80063e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80063e6:	da04      	bge.n	80063f2 <__ulp+0x2a>
 80063e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80063ec:	4113      	asrs	r3, r2
 80063ee:	2200      	movs	r2, #0
 80063f0:	e008      	b.n	8006404 <__ulp+0x3c>
 80063f2:	f1a2 0314 	sub.w	r3, r2, #20
 80063f6:	2b1e      	cmp	r3, #30
 80063f8:	bfda      	itte	le
 80063fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80063fe:	40da      	lsrle	r2, r3
 8006400:	2201      	movgt	r2, #1
 8006402:	2300      	movs	r3, #0
 8006404:	4619      	mov	r1, r3
 8006406:	4610      	mov	r0, r2
 8006408:	ec41 0b10 	vmov	d0, r0, r1
 800640c:	b002      	add	sp, #8
 800640e:	4770      	bx	lr
 8006410:	7ff00000 	.word	0x7ff00000

08006414 <__b2d>:
 8006414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006418:	6906      	ldr	r6, [r0, #16]
 800641a:	f100 0814 	add.w	r8, r0, #20
 800641e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006422:	1f37      	subs	r7, r6, #4
 8006424:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006428:	4610      	mov	r0, r2
 800642a:	f7ff fd53 	bl	8005ed4 <__hi0bits>
 800642e:	f1c0 0320 	rsb	r3, r0, #32
 8006432:	280a      	cmp	r0, #10
 8006434:	600b      	str	r3, [r1, #0]
 8006436:	491b      	ldr	r1, [pc, #108]	@ (80064a4 <__b2d+0x90>)
 8006438:	dc15      	bgt.n	8006466 <__b2d+0x52>
 800643a:	f1c0 0c0b 	rsb	ip, r0, #11
 800643e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006442:	45b8      	cmp	r8, r7
 8006444:	ea43 0501 	orr.w	r5, r3, r1
 8006448:	bf34      	ite	cc
 800644a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800644e:	2300      	movcs	r3, #0
 8006450:	3015      	adds	r0, #21
 8006452:	fa02 f000 	lsl.w	r0, r2, r0
 8006456:	fa23 f30c 	lsr.w	r3, r3, ip
 800645a:	4303      	orrs	r3, r0
 800645c:	461c      	mov	r4, r3
 800645e:	ec45 4b10 	vmov	d0, r4, r5
 8006462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006466:	45b8      	cmp	r8, r7
 8006468:	bf3a      	itte	cc
 800646a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800646e:	f1a6 0708 	subcc.w	r7, r6, #8
 8006472:	2300      	movcs	r3, #0
 8006474:	380b      	subs	r0, #11
 8006476:	d012      	beq.n	800649e <__b2d+0x8a>
 8006478:	f1c0 0120 	rsb	r1, r0, #32
 800647c:	fa23 f401 	lsr.w	r4, r3, r1
 8006480:	4082      	lsls	r2, r0
 8006482:	4322      	orrs	r2, r4
 8006484:	4547      	cmp	r7, r8
 8006486:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800648a:	bf8c      	ite	hi
 800648c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006490:	2200      	movls	r2, #0
 8006492:	4083      	lsls	r3, r0
 8006494:	40ca      	lsrs	r2, r1
 8006496:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800649a:	4313      	orrs	r3, r2
 800649c:	e7de      	b.n	800645c <__b2d+0x48>
 800649e:	ea42 0501 	orr.w	r5, r2, r1
 80064a2:	e7db      	b.n	800645c <__b2d+0x48>
 80064a4:	3ff00000 	.word	0x3ff00000

080064a8 <__d2b>:
 80064a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064ac:	460f      	mov	r7, r1
 80064ae:	2101      	movs	r1, #1
 80064b0:	ec59 8b10 	vmov	r8, r9, d0
 80064b4:	4616      	mov	r6, r2
 80064b6:	f7ff fc1b 	bl	8005cf0 <_Balloc>
 80064ba:	4604      	mov	r4, r0
 80064bc:	b930      	cbnz	r0, 80064cc <__d2b+0x24>
 80064be:	4602      	mov	r2, r0
 80064c0:	4b23      	ldr	r3, [pc, #140]	@ (8006550 <__d2b+0xa8>)
 80064c2:	4824      	ldr	r0, [pc, #144]	@ (8006554 <__d2b+0xac>)
 80064c4:	f240 310f 	movw	r1, #783	@ 0x30f
 80064c8:	f001 fb5e 	bl	8007b88 <__assert_func>
 80064cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80064d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064d4:	b10d      	cbz	r5, 80064da <__d2b+0x32>
 80064d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	f1b8 0300 	subs.w	r3, r8, #0
 80064e0:	d023      	beq.n	800652a <__d2b+0x82>
 80064e2:	4668      	mov	r0, sp
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	f7ff fd14 	bl	8005f12 <__lo0bits>
 80064ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80064ee:	b1d0      	cbz	r0, 8006526 <__d2b+0x7e>
 80064f0:	f1c0 0320 	rsb	r3, r0, #32
 80064f4:	fa02 f303 	lsl.w	r3, r2, r3
 80064f8:	430b      	orrs	r3, r1
 80064fa:	40c2      	lsrs	r2, r0
 80064fc:	6163      	str	r3, [r4, #20]
 80064fe:	9201      	str	r2, [sp, #4]
 8006500:	9b01      	ldr	r3, [sp, #4]
 8006502:	61a3      	str	r3, [r4, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	bf0c      	ite	eq
 8006508:	2201      	moveq	r2, #1
 800650a:	2202      	movne	r2, #2
 800650c:	6122      	str	r2, [r4, #16]
 800650e:	b1a5      	cbz	r5, 800653a <__d2b+0x92>
 8006510:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006514:	4405      	add	r5, r0
 8006516:	603d      	str	r5, [r7, #0]
 8006518:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800651c:	6030      	str	r0, [r6, #0]
 800651e:	4620      	mov	r0, r4
 8006520:	b003      	add	sp, #12
 8006522:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006526:	6161      	str	r1, [r4, #20]
 8006528:	e7ea      	b.n	8006500 <__d2b+0x58>
 800652a:	a801      	add	r0, sp, #4
 800652c:	f7ff fcf1 	bl	8005f12 <__lo0bits>
 8006530:	9b01      	ldr	r3, [sp, #4]
 8006532:	6163      	str	r3, [r4, #20]
 8006534:	3020      	adds	r0, #32
 8006536:	2201      	movs	r2, #1
 8006538:	e7e8      	b.n	800650c <__d2b+0x64>
 800653a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800653e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006542:	6038      	str	r0, [r7, #0]
 8006544:	6918      	ldr	r0, [r3, #16]
 8006546:	f7ff fcc5 	bl	8005ed4 <__hi0bits>
 800654a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800654e:	e7e5      	b.n	800651c <__d2b+0x74>
 8006550:	080084d5 	.word	0x080084d5
 8006554:	080084e6 	.word	0x080084e6

08006558 <__ratio>:
 8006558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655c:	b085      	sub	sp, #20
 800655e:	e9cd 1000 	strd	r1, r0, [sp]
 8006562:	a902      	add	r1, sp, #8
 8006564:	f7ff ff56 	bl	8006414 <__b2d>
 8006568:	9800      	ldr	r0, [sp, #0]
 800656a:	a903      	add	r1, sp, #12
 800656c:	ec55 4b10 	vmov	r4, r5, d0
 8006570:	f7ff ff50 	bl	8006414 <__b2d>
 8006574:	9b01      	ldr	r3, [sp, #4]
 8006576:	6919      	ldr	r1, [r3, #16]
 8006578:	9b00      	ldr	r3, [sp, #0]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	1ac9      	subs	r1, r1, r3
 800657e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006582:	1a9b      	subs	r3, r3, r2
 8006584:	ec5b ab10 	vmov	sl, fp, d0
 8006588:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800658c:	2b00      	cmp	r3, #0
 800658e:	bfce      	itee	gt
 8006590:	462a      	movgt	r2, r5
 8006592:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006596:	465a      	movle	r2, fp
 8006598:	462f      	mov	r7, r5
 800659a:	46d9      	mov	r9, fp
 800659c:	bfcc      	ite	gt
 800659e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80065a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80065a6:	464b      	mov	r3, r9
 80065a8:	4652      	mov	r2, sl
 80065aa:	4620      	mov	r0, r4
 80065ac:	4639      	mov	r1, r7
 80065ae:	f7fa f955 	bl	800085c <__aeabi_ddiv>
 80065b2:	ec41 0b10 	vmov	d0, r0, r1
 80065b6:	b005      	add	sp, #20
 80065b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080065bc <__copybits>:
 80065bc:	3901      	subs	r1, #1
 80065be:	b570      	push	{r4, r5, r6, lr}
 80065c0:	1149      	asrs	r1, r1, #5
 80065c2:	6914      	ldr	r4, [r2, #16]
 80065c4:	3101      	adds	r1, #1
 80065c6:	f102 0314 	add.w	r3, r2, #20
 80065ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80065ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80065d2:	1f05      	subs	r5, r0, #4
 80065d4:	42a3      	cmp	r3, r4
 80065d6:	d30c      	bcc.n	80065f2 <__copybits+0x36>
 80065d8:	1aa3      	subs	r3, r4, r2
 80065da:	3b11      	subs	r3, #17
 80065dc:	f023 0303 	bic.w	r3, r3, #3
 80065e0:	3211      	adds	r2, #17
 80065e2:	42a2      	cmp	r2, r4
 80065e4:	bf88      	it	hi
 80065e6:	2300      	movhi	r3, #0
 80065e8:	4418      	add	r0, r3
 80065ea:	2300      	movs	r3, #0
 80065ec:	4288      	cmp	r0, r1
 80065ee:	d305      	bcc.n	80065fc <__copybits+0x40>
 80065f0:	bd70      	pop	{r4, r5, r6, pc}
 80065f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80065f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80065fa:	e7eb      	b.n	80065d4 <__copybits+0x18>
 80065fc:	f840 3b04 	str.w	r3, [r0], #4
 8006600:	e7f4      	b.n	80065ec <__copybits+0x30>

08006602 <__any_on>:
 8006602:	f100 0214 	add.w	r2, r0, #20
 8006606:	6900      	ldr	r0, [r0, #16]
 8006608:	114b      	asrs	r3, r1, #5
 800660a:	4298      	cmp	r0, r3
 800660c:	b510      	push	{r4, lr}
 800660e:	db11      	blt.n	8006634 <__any_on+0x32>
 8006610:	dd0a      	ble.n	8006628 <__any_on+0x26>
 8006612:	f011 011f 	ands.w	r1, r1, #31
 8006616:	d007      	beq.n	8006628 <__any_on+0x26>
 8006618:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800661c:	fa24 f001 	lsr.w	r0, r4, r1
 8006620:	fa00 f101 	lsl.w	r1, r0, r1
 8006624:	428c      	cmp	r4, r1
 8006626:	d10b      	bne.n	8006640 <__any_on+0x3e>
 8006628:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800662c:	4293      	cmp	r3, r2
 800662e:	d803      	bhi.n	8006638 <__any_on+0x36>
 8006630:	2000      	movs	r0, #0
 8006632:	bd10      	pop	{r4, pc}
 8006634:	4603      	mov	r3, r0
 8006636:	e7f7      	b.n	8006628 <__any_on+0x26>
 8006638:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800663c:	2900      	cmp	r1, #0
 800663e:	d0f5      	beq.n	800662c <__any_on+0x2a>
 8006640:	2001      	movs	r0, #1
 8006642:	e7f6      	b.n	8006632 <__any_on+0x30>

08006644 <sulp>:
 8006644:	b570      	push	{r4, r5, r6, lr}
 8006646:	4604      	mov	r4, r0
 8006648:	460d      	mov	r5, r1
 800664a:	ec45 4b10 	vmov	d0, r4, r5
 800664e:	4616      	mov	r6, r2
 8006650:	f7ff feba 	bl	80063c8 <__ulp>
 8006654:	ec51 0b10 	vmov	r0, r1, d0
 8006658:	b17e      	cbz	r6, 800667a <sulp+0x36>
 800665a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800665e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006662:	2b00      	cmp	r3, #0
 8006664:	dd09      	ble.n	800667a <sulp+0x36>
 8006666:	051b      	lsls	r3, r3, #20
 8006668:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800666c:	2400      	movs	r4, #0
 800666e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006672:	4622      	mov	r2, r4
 8006674:	462b      	mov	r3, r5
 8006676:	f7f9 ffc7 	bl	8000608 <__aeabi_dmul>
 800667a:	ec41 0b10 	vmov	d0, r0, r1
 800667e:	bd70      	pop	{r4, r5, r6, pc}

08006680 <_strtod_l>:
 8006680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006684:	b09f      	sub	sp, #124	@ 0x7c
 8006686:	460c      	mov	r4, r1
 8006688:	9217      	str	r2, [sp, #92]	@ 0x5c
 800668a:	2200      	movs	r2, #0
 800668c:	921a      	str	r2, [sp, #104]	@ 0x68
 800668e:	9005      	str	r0, [sp, #20]
 8006690:	f04f 0a00 	mov.w	sl, #0
 8006694:	f04f 0b00 	mov.w	fp, #0
 8006698:	460a      	mov	r2, r1
 800669a:	9219      	str	r2, [sp, #100]	@ 0x64
 800669c:	7811      	ldrb	r1, [r2, #0]
 800669e:	292b      	cmp	r1, #43	@ 0x2b
 80066a0:	d04a      	beq.n	8006738 <_strtod_l+0xb8>
 80066a2:	d838      	bhi.n	8006716 <_strtod_l+0x96>
 80066a4:	290d      	cmp	r1, #13
 80066a6:	d832      	bhi.n	800670e <_strtod_l+0x8e>
 80066a8:	2908      	cmp	r1, #8
 80066aa:	d832      	bhi.n	8006712 <_strtod_l+0x92>
 80066ac:	2900      	cmp	r1, #0
 80066ae:	d03b      	beq.n	8006728 <_strtod_l+0xa8>
 80066b0:	2200      	movs	r2, #0
 80066b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80066b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80066b6:	782a      	ldrb	r2, [r5, #0]
 80066b8:	2a30      	cmp	r2, #48	@ 0x30
 80066ba:	f040 80b2 	bne.w	8006822 <_strtod_l+0x1a2>
 80066be:	786a      	ldrb	r2, [r5, #1]
 80066c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80066c4:	2a58      	cmp	r2, #88	@ 0x58
 80066c6:	d16e      	bne.n	80067a6 <_strtod_l+0x126>
 80066c8:	9302      	str	r3, [sp, #8]
 80066ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066cc:	9301      	str	r3, [sp, #4]
 80066ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	4a8f      	ldr	r2, [pc, #572]	@ (8006910 <_strtod_l+0x290>)
 80066d4:	9805      	ldr	r0, [sp, #20]
 80066d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80066d8:	a919      	add	r1, sp, #100	@ 0x64
 80066da:	f001 faef 	bl	8007cbc <__gethex>
 80066de:	f010 060f 	ands.w	r6, r0, #15
 80066e2:	4604      	mov	r4, r0
 80066e4:	d005      	beq.n	80066f2 <_strtod_l+0x72>
 80066e6:	2e06      	cmp	r6, #6
 80066e8:	d128      	bne.n	800673c <_strtod_l+0xbc>
 80066ea:	3501      	adds	r5, #1
 80066ec:	2300      	movs	r3, #0
 80066ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80066f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80066f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f040 858e 	bne.w	8007216 <_strtod_l+0xb96>
 80066fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066fc:	b1cb      	cbz	r3, 8006732 <_strtod_l+0xb2>
 80066fe:	4652      	mov	r2, sl
 8006700:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006704:	ec43 2b10 	vmov	d0, r2, r3
 8006708:	b01f      	add	sp, #124	@ 0x7c
 800670a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670e:	2920      	cmp	r1, #32
 8006710:	d1ce      	bne.n	80066b0 <_strtod_l+0x30>
 8006712:	3201      	adds	r2, #1
 8006714:	e7c1      	b.n	800669a <_strtod_l+0x1a>
 8006716:	292d      	cmp	r1, #45	@ 0x2d
 8006718:	d1ca      	bne.n	80066b0 <_strtod_l+0x30>
 800671a:	2101      	movs	r1, #1
 800671c:	910e      	str	r1, [sp, #56]	@ 0x38
 800671e:	1c51      	adds	r1, r2, #1
 8006720:	9119      	str	r1, [sp, #100]	@ 0x64
 8006722:	7852      	ldrb	r2, [r2, #1]
 8006724:	2a00      	cmp	r2, #0
 8006726:	d1c5      	bne.n	80066b4 <_strtod_l+0x34>
 8006728:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800672a:	9419      	str	r4, [sp, #100]	@ 0x64
 800672c:	2b00      	cmp	r3, #0
 800672e:	f040 8570 	bne.w	8007212 <_strtod_l+0xb92>
 8006732:	4652      	mov	r2, sl
 8006734:	465b      	mov	r3, fp
 8006736:	e7e5      	b.n	8006704 <_strtod_l+0x84>
 8006738:	2100      	movs	r1, #0
 800673a:	e7ef      	b.n	800671c <_strtod_l+0x9c>
 800673c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800673e:	b13a      	cbz	r2, 8006750 <_strtod_l+0xd0>
 8006740:	2135      	movs	r1, #53	@ 0x35
 8006742:	a81c      	add	r0, sp, #112	@ 0x70
 8006744:	f7ff ff3a 	bl	80065bc <__copybits>
 8006748:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800674a:	9805      	ldr	r0, [sp, #20]
 800674c:	f7ff fb10 	bl	8005d70 <_Bfree>
 8006750:	3e01      	subs	r6, #1
 8006752:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006754:	2e04      	cmp	r6, #4
 8006756:	d806      	bhi.n	8006766 <_strtod_l+0xe6>
 8006758:	e8df f006 	tbb	[pc, r6]
 800675c:	201d0314 	.word	0x201d0314
 8006760:	14          	.byte	0x14
 8006761:	00          	.byte	0x00
 8006762:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006766:	05e1      	lsls	r1, r4, #23
 8006768:	bf48      	it	mi
 800676a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800676e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006772:	0d1b      	lsrs	r3, r3, #20
 8006774:	051b      	lsls	r3, r3, #20
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1bb      	bne.n	80066f2 <_strtod_l+0x72>
 800677a:	f7fe fb2d 	bl	8004dd8 <__errno>
 800677e:	2322      	movs	r3, #34	@ 0x22
 8006780:	6003      	str	r3, [r0, #0]
 8006782:	e7b6      	b.n	80066f2 <_strtod_l+0x72>
 8006784:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006788:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800678c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006790:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006794:	e7e7      	b.n	8006766 <_strtod_l+0xe6>
 8006796:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006918 <_strtod_l+0x298>
 800679a:	e7e4      	b.n	8006766 <_strtod_l+0xe6>
 800679c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80067a0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80067a4:	e7df      	b.n	8006766 <_strtod_l+0xe6>
 80067a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80067ac:	785b      	ldrb	r3, [r3, #1]
 80067ae:	2b30      	cmp	r3, #48	@ 0x30
 80067b0:	d0f9      	beq.n	80067a6 <_strtod_l+0x126>
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d09d      	beq.n	80066f2 <_strtod_l+0x72>
 80067b6:	2301      	movs	r3, #1
 80067b8:	2700      	movs	r7, #0
 80067ba:	9308      	str	r3, [sp, #32]
 80067bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067be:	930c      	str	r3, [sp, #48]	@ 0x30
 80067c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80067c2:	46b9      	mov	r9, r7
 80067c4:	220a      	movs	r2, #10
 80067c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80067c8:	7805      	ldrb	r5, [r0, #0]
 80067ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80067ce:	b2d9      	uxtb	r1, r3
 80067d0:	2909      	cmp	r1, #9
 80067d2:	d928      	bls.n	8006826 <_strtod_l+0x1a6>
 80067d4:	494f      	ldr	r1, [pc, #316]	@ (8006914 <_strtod_l+0x294>)
 80067d6:	2201      	movs	r2, #1
 80067d8:	f001 f97a 	bl	8007ad0 <strncmp>
 80067dc:	2800      	cmp	r0, #0
 80067de:	d032      	beq.n	8006846 <_strtod_l+0x1c6>
 80067e0:	2000      	movs	r0, #0
 80067e2:	462a      	mov	r2, r5
 80067e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80067e6:	464d      	mov	r5, r9
 80067e8:	4603      	mov	r3, r0
 80067ea:	2a65      	cmp	r2, #101	@ 0x65
 80067ec:	d001      	beq.n	80067f2 <_strtod_l+0x172>
 80067ee:	2a45      	cmp	r2, #69	@ 0x45
 80067f0:	d114      	bne.n	800681c <_strtod_l+0x19c>
 80067f2:	b91d      	cbnz	r5, 80067fc <_strtod_l+0x17c>
 80067f4:	9a08      	ldr	r2, [sp, #32]
 80067f6:	4302      	orrs	r2, r0
 80067f8:	d096      	beq.n	8006728 <_strtod_l+0xa8>
 80067fa:	2500      	movs	r5, #0
 80067fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80067fe:	1c62      	adds	r2, r4, #1
 8006800:	9219      	str	r2, [sp, #100]	@ 0x64
 8006802:	7862      	ldrb	r2, [r4, #1]
 8006804:	2a2b      	cmp	r2, #43	@ 0x2b
 8006806:	d07a      	beq.n	80068fe <_strtod_l+0x27e>
 8006808:	2a2d      	cmp	r2, #45	@ 0x2d
 800680a:	d07e      	beq.n	800690a <_strtod_l+0x28a>
 800680c:	f04f 0c00 	mov.w	ip, #0
 8006810:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006814:	2909      	cmp	r1, #9
 8006816:	f240 8085 	bls.w	8006924 <_strtod_l+0x2a4>
 800681a:	9419      	str	r4, [sp, #100]	@ 0x64
 800681c:	f04f 0800 	mov.w	r8, #0
 8006820:	e0a5      	b.n	800696e <_strtod_l+0x2ee>
 8006822:	2300      	movs	r3, #0
 8006824:	e7c8      	b.n	80067b8 <_strtod_l+0x138>
 8006826:	f1b9 0f08 	cmp.w	r9, #8
 800682a:	bfd8      	it	le
 800682c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800682e:	f100 0001 	add.w	r0, r0, #1
 8006832:	bfda      	itte	le
 8006834:	fb02 3301 	mlale	r3, r2, r1, r3
 8006838:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800683a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800683e:	f109 0901 	add.w	r9, r9, #1
 8006842:	9019      	str	r0, [sp, #100]	@ 0x64
 8006844:	e7bf      	b.n	80067c6 <_strtod_l+0x146>
 8006846:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006848:	1c5a      	adds	r2, r3, #1
 800684a:	9219      	str	r2, [sp, #100]	@ 0x64
 800684c:	785a      	ldrb	r2, [r3, #1]
 800684e:	f1b9 0f00 	cmp.w	r9, #0
 8006852:	d03b      	beq.n	80068cc <_strtod_l+0x24c>
 8006854:	900a      	str	r0, [sp, #40]	@ 0x28
 8006856:	464d      	mov	r5, r9
 8006858:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800685c:	2b09      	cmp	r3, #9
 800685e:	d912      	bls.n	8006886 <_strtod_l+0x206>
 8006860:	2301      	movs	r3, #1
 8006862:	e7c2      	b.n	80067ea <_strtod_l+0x16a>
 8006864:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	9219      	str	r2, [sp, #100]	@ 0x64
 800686a:	785a      	ldrb	r2, [r3, #1]
 800686c:	3001      	adds	r0, #1
 800686e:	2a30      	cmp	r2, #48	@ 0x30
 8006870:	d0f8      	beq.n	8006864 <_strtod_l+0x1e4>
 8006872:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006876:	2b08      	cmp	r3, #8
 8006878:	f200 84d2 	bhi.w	8007220 <_strtod_l+0xba0>
 800687c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800687e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006880:	2000      	movs	r0, #0
 8006882:	930c      	str	r3, [sp, #48]	@ 0x30
 8006884:	4605      	mov	r5, r0
 8006886:	3a30      	subs	r2, #48	@ 0x30
 8006888:	f100 0301 	add.w	r3, r0, #1
 800688c:	d018      	beq.n	80068c0 <_strtod_l+0x240>
 800688e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006890:	4419      	add	r1, r3
 8006892:	910a      	str	r1, [sp, #40]	@ 0x28
 8006894:	462e      	mov	r6, r5
 8006896:	f04f 0e0a 	mov.w	lr, #10
 800689a:	1c71      	adds	r1, r6, #1
 800689c:	eba1 0c05 	sub.w	ip, r1, r5
 80068a0:	4563      	cmp	r3, ip
 80068a2:	dc15      	bgt.n	80068d0 <_strtod_l+0x250>
 80068a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80068a8:	182b      	adds	r3, r5, r0
 80068aa:	2b08      	cmp	r3, #8
 80068ac:	f105 0501 	add.w	r5, r5, #1
 80068b0:	4405      	add	r5, r0
 80068b2:	dc1a      	bgt.n	80068ea <_strtod_l+0x26a>
 80068b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068b6:	230a      	movs	r3, #10
 80068b8:	fb03 2301 	mla	r3, r3, r1, r2
 80068bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068be:	2300      	movs	r3, #0
 80068c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80068c2:	1c51      	adds	r1, r2, #1
 80068c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80068c6:	7852      	ldrb	r2, [r2, #1]
 80068c8:	4618      	mov	r0, r3
 80068ca:	e7c5      	b.n	8006858 <_strtod_l+0x1d8>
 80068cc:	4648      	mov	r0, r9
 80068ce:	e7ce      	b.n	800686e <_strtod_l+0x1ee>
 80068d0:	2e08      	cmp	r6, #8
 80068d2:	dc05      	bgt.n	80068e0 <_strtod_l+0x260>
 80068d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80068d6:	fb0e f606 	mul.w	r6, lr, r6
 80068da:	960b      	str	r6, [sp, #44]	@ 0x2c
 80068dc:	460e      	mov	r6, r1
 80068de:	e7dc      	b.n	800689a <_strtod_l+0x21a>
 80068e0:	2910      	cmp	r1, #16
 80068e2:	bfd8      	it	le
 80068e4:	fb0e f707 	mulle.w	r7, lr, r7
 80068e8:	e7f8      	b.n	80068dc <_strtod_l+0x25c>
 80068ea:	2b0f      	cmp	r3, #15
 80068ec:	bfdc      	itt	le
 80068ee:	230a      	movle	r3, #10
 80068f0:	fb03 2707 	mlale	r7, r3, r7, r2
 80068f4:	e7e3      	b.n	80068be <_strtod_l+0x23e>
 80068f6:	2300      	movs	r3, #0
 80068f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80068fa:	2301      	movs	r3, #1
 80068fc:	e77a      	b.n	80067f4 <_strtod_l+0x174>
 80068fe:	f04f 0c00 	mov.w	ip, #0
 8006902:	1ca2      	adds	r2, r4, #2
 8006904:	9219      	str	r2, [sp, #100]	@ 0x64
 8006906:	78a2      	ldrb	r2, [r4, #2]
 8006908:	e782      	b.n	8006810 <_strtod_l+0x190>
 800690a:	f04f 0c01 	mov.w	ip, #1
 800690e:	e7f8      	b.n	8006902 <_strtod_l+0x282>
 8006910:	0800870c 	.word	0x0800870c
 8006914:	0800853f 	.word	0x0800853f
 8006918:	7ff00000 	.word	0x7ff00000
 800691c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800691e:	1c51      	adds	r1, r2, #1
 8006920:	9119      	str	r1, [sp, #100]	@ 0x64
 8006922:	7852      	ldrb	r2, [r2, #1]
 8006924:	2a30      	cmp	r2, #48	@ 0x30
 8006926:	d0f9      	beq.n	800691c <_strtod_l+0x29c>
 8006928:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800692c:	2908      	cmp	r1, #8
 800692e:	f63f af75 	bhi.w	800681c <_strtod_l+0x19c>
 8006932:	3a30      	subs	r2, #48	@ 0x30
 8006934:	9209      	str	r2, [sp, #36]	@ 0x24
 8006936:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006938:	920f      	str	r2, [sp, #60]	@ 0x3c
 800693a:	f04f 080a 	mov.w	r8, #10
 800693e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006940:	1c56      	adds	r6, r2, #1
 8006942:	9619      	str	r6, [sp, #100]	@ 0x64
 8006944:	7852      	ldrb	r2, [r2, #1]
 8006946:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800694a:	f1be 0f09 	cmp.w	lr, #9
 800694e:	d939      	bls.n	80069c4 <_strtod_l+0x344>
 8006950:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006952:	1a76      	subs	r6, r6, r1
 8006954:	2e08      	cmp	r6, #8
 8006956:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800695a:	dc03      	bgt.n	8006964 <_strtod_l+0x2e4>
 800695c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800695e:	4588      	cmp	r8, r1
 8006960:	bfa8      	it	ge
 8006962:	4688      	movge	r8, r1
 8006964:	f1bc 0f00 	cmp.w	ip, #0
 8006968:	d001      	beq.n	800696e <_strtod_l+0x2ee>
 800696a:	f1c8 0800 	rsb	r8, r8, #0
 800696e:	2d00      	cmp	r5, #0
 8006970:	d14e      	bne.n	8006a10 <_strtod_l+0x390>
 8006972:	9908      	ldr	r1, [sp, #32]
 8006974:	4308      	orrs	r0, r1
 8006976:	f47f aebc 	bne.w	80066f2 <_strtod_l+0x72>
 800697a:	2b00      	cmp	r3, #0
 800697c:	f47f aed4 	bne.w	8006728 <_strtod_l+0xa8>
 8006980:	2a69      	cmp	r2, #105	@ 0x69
 8006982:	d028      	beq.n	80069d6 <_strtod_l+0x356>
 8006984:	dc25      	bgt.n	80069d2 <_strtod_l+0x352>
 8006986:	2a49      	cmp	r2, #73	@ 0x49
 8006988:	d025      	beq.n	80069d6 <_strtod_l+0x356>
 800698a:	2a4e      	cmp	r2, #78	@ 0x4e
 800698c:	f47f aecc 	bne.w	8006728 <_strtod_l+0xa8>
 8006990:	499a      	ldr	r1, [pc, #616]	@ (8006bfc <_strtod_l+0x57c>)
 8006992:	a819      	add	r0, sp, #100	@ 0x64
 8006994:	f001 fbb4 	bl	8008100 <__match>
 8006998:	2800      	cmp	r0, #0
 800699a:	f43f aec5 	beq.w	8006728 <_strtod_l+0xa8>
 800699e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	2b28      	cmp	r3, #40	@ 0x28
 80069a4:	d12e      	bne.n	8006a04 <_strtod_l+0x384>
 80069a6:	4996      	ldr	r1, [pc, #600]	@ (8006c00 <_strtod_l+0x580>)
 80069a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80069aa:	a819      	add	r0, sp, #100	@ 0x64
 80069ac:	f001 fbbc 	bl	8008128 <__hexnan>
 80069b0:	2805      	cmp	r0, #5
 80069b2:	d127      	bne.n	8006a04 <_strtod_l+0x384>
 80069b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80069b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80069ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80069be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80069c2:	e696      	b.n	80066f2 <_strtod_l+0x72>
 80069c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069c6:	fb08 2101 	mla	r1, r8, r1, r2
 80069ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80069ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80069d0:	e7b5      	b.n	800693e <_strtod_l+0x2be>
 80069d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80069d4:	e7da      	b.n	800698c <_strtod_l+0x30c>
 80069d6:	498b      	ldr	r1, [pc, #556]	@ (8006c04 <_strtod_l+0x584>)
 80069d8:	a819      	add	r0, sp, #100	@ 0x64
 80069da:	f001 fb91 	bl	8008100 <__match>
 80069de:	2800      	cmp	r0, #0
 80069e0:	f43f aea2 	beq.w	8006728 <_strtod_l+0xa8>
 80069e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069e6:	4988      	ldr	r1, [pc, #544]	@ (8006c08 <_strtod_l+0x588>)
 80069e8:	3b01      	subs	r3, #1
 80069ea:	a819      	add	r0, sp, #100	@ 0x64
 80069ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80069ee:	f001 fb87 	bl	8008100 <__match>
 80069f2:	b910      	cbnz	r0, 80069fa <_strtod_l+0x37a>
 80069f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069f6:	3301      	adds	r3, #1
 80069f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80069fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006c18 <_strtod_l+0x598>
 80069fe:	f04f 0a00 	mov.w	sl, #0
 8006a02:	e676      	b.n	80066f2 <_strtod_l+0x72>
 8006a04:	4881      	ldr	r0, [pc, #516]	@ (8006c0c <_strtod_l+0x58c>)
 8006a06:	f001 f8b7 	bl	8007b78 <nan>
 8006a0a:	ec5b ab10 	vmov	sl, fp, d0
 8006a0e:	e670      	b.n	80066f2 <_strtod_l+0x72>
 8006a10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a12:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006a14:	eba8 0303 	sub.w	r3, r8, r3
 8006a18:	f1b9 0f00 	cmp.w	r9, #0
 8006a1c:	bf08      	it	eq
 8006a1e:	46a9      	moveq	r9, r5
 8006a20:	2d10      	cmp	r5, #16
 8006a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a24:	462c      	mov	r4, r5
 8006a26:	bfa8      	it	ge
 8006a28:	2410      	movge	r4, #16
 8006a2a:	f7f9 fd73 	bl	8000514 <__aeabi_ui2d>
 8006a2e:	2d09      	cmp	r5, #9
 8006a30:	4682      	mov	sl, r0
 8006a32:	468b      	mov	fp, r1
 8006a34:	dc13      	bgt.n	8006a5e <_strtod_l+0x3de>
 8006a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f43f ae5a 	beq.w	80066f2 <_strtod_l+0x72>
 8006a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a40:	dd78      	ble.n	8006b34 <_strtod_l+0x4b4>
 8006a42:	2b16      	cmp	r3, #22
 8006a44:	dc5f      	bgt.n	8006b06 <_strtod_l+0x486>
 8006a46:	4972      	ldr	r1, [pc, #456]	@ (8006c10 <_strtod_l+0x590>)
 8006a48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a50:	4652      	mov	r2, sl
 8006a52:	465b      	mov	r3, fp
 8006a54:	f7f9 fdd8 	bl	8000608 <__aeabi_dmul>
 8006a58:	4682      	mov	sl, r0
 8006a5a:	468b      	mov	fp, r1
 8006a5c:	e649      	b.n	80066f2 <_strtod_l+0x72>
 8006a5e:	4b6c      	ldr	r3, [pc, #432]	@ (8006c10 <_strtod_l+0x590>)
 8006a60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a64:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006a68:	f7f9 fdce 	bl	8000608 <__aeabi_dmul>
 8006a6c:	4682      	mov	sl, r0
 8006a6e:	4638      	mov	r0, r7
 8006a70:	468b      	mov	fp, r1
 8006a72:	f7f9 fd4f 	bl	8000514 <__aeabi_ui2d>
 8006a76:	4602      	mov	r2, r0
 8006a78:	460b      	mov	r3, r1
 8006a7a:	4650      	mov	r0, sl
 8006a7c:	4659      	mov	r1, fp
 8006a7e:	f7f9 fc0d 	bl	800029c <__adddf3>
 8006a82:	2d0f      	cmp	r5, #15
 8006a84:	4682      	mov	sl, r0
 8006a86:	468b      	mov	fp, r1
 8006a88:	ddd5      	ble.n	8006a36 <_strtod_l+0x3b6>
 8006a8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a8c:	1b2c      	subs	r4, r5, r4
 8006a8e:	441c      	add	r4, r3
 8006a90:	2c00      	cmp	r4, #0
 8006a92:	f340 8093 	ble.w	8006bbc <_strtod_l+0x53c>
 8006a96:	f014 030f 	ands.w	r3, r4, #15
 8006a9a:	d00a      	beq.n	8006ab2 <_strtod_l+0x432>
 8006a9c:	495c      	ldr	r1, [pc, #368]	@ (8006c10 <_strtod_l+0x590>)
 8006a9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006aa2:	4652      	mov	r2, sl
 8006aa4:	465b      	mov	r3, fp
 8006aa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006aaa:	f7f9 fdad 	bl	8000608 <__aeabi_dmul>
 8006aae:	4682      	mov	sl, r0
 8006ab0:	468b      	mov	fp, r1
 8006ab2:	f034 040f 	bics.w	r4, r4, #15
 8006ab6:	d073      	beq.n	8006ba0 <_strtod_l+0x520>
 8006ab8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006abc:	dd49      	ble.n	8006b52 <_strtod_l+0x4d2>
 8006abe:	2400      	movs	r4, #0
 8006ac0:	46a0      	mov	r8, r4
 8006ac2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ac4:	46a1      	mov	r9, r4
 8006ac6:	9a05      	ldr	r2, [sp, #20]
 8006ac8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006c18 <_strtod_l+0x598>
 8006acc:	2322      	movs	r3, #34	@ 0x22
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	f04f 0a00 	mov.w	sl, #0
 8006ad4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	f43f ae0b 	beq.w	80066f2 <_strtod_l+0x72>
 8006adc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ade:	9805      	ldr	r0, [sp, #20]
 8006ae0:	f7ff f946 	bl	8005d70 <_Bfree>
 8006ae4:	9805      	ldr	r0, [sp, #20]
 8006ae6:	4649      	mov	r1, r9
 8006ae8:	f7ff f942 	bl	8005d70 <_Bfree>
 8006aec:	9805      	ldr	r0, [sp, #20]
 8006aee:	4641      	mov	r1, r8
 8006af0:	f7ff f93e 	bl	8005d70 <_Bfree>
 8006af4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006af6:	9805      	ldr	r0, [sp, #20]
 8006af8:	f7ff f93a 	bl	8005d70 <_Bfree>
 8006afc:	9805      	ldr	r0, [sp, #20]
 8006afe:	4621      	mov	r1, r4
 8006b00:	f7ff f936 	bl	8005d70 <_Bfree>
 8006b04:	e5f5      	b.n	80066f2 <_strtod_l+0x72>
 8006b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	dbbc      	blt.n	8006a8a <_strtod_l+0x40a>
 8006b10:	4c3f      	ldr	r4, [pc, #252]	@ (8006c10 <_strtod_l+0x590>)
 8006b12:	f1c5 050f 	rsb	r5, r5, #15
 8006b16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006b1a:	4652      	mov	r2, sl
 8006b1c:	465b      	mov	r3, fp
 8006b1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b22:	f7f9 fd71 	bl	8000608 <__aeabi_dmul>
 8006b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b28:	1b5d      	subs	r5, r3, r5
 8006b2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006b2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006b32:	e78f      	b.n	8006a54 <_strtod_l+0x3d4>
 8006b34:	3316      	adds	r3, #22
 8006b36:	dba8      	blt.n	8006a8a <_strtod_l+0x40a>
 8006b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b3a:	eba3 0808 	sub.w	r8, r3, r8
 8006b3e:	4b34      	ldr	r3, [pc, #208]	@ (8006c10 <_strtod_l+0x590>)
 8006b40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006b44:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006b48:	4650      	mov	r0, sl
 8006b4a:	4659      	mov	r1, fp
 8006b4c:	f7f9 fe86 	bl	800085c <__aeabi_ddiv>
 8006b50:	e782      	b.n	8006a58 <_strtod_l+0x3d8>
 8006b52:	2300      	movs	r3, #0
 8006b54:	4f2f      	ldr	r7, [pc, #188]	@ (8006c14 <_strtod_l+0x594>)
 8006b56:	1124      	asrs	r4, r4, #4
 8006b58:	4650      	mov	r0, sl
 8006b5a:	4659      	mov	r1, fp
 8006b5c:	461e      	mov	r6, r3
 8006b5e:	2c01      	cmp	r4, #1
 8006b60:	dc21      	bgt.n	8006ba6 <_strtod_l+0x526>
 8006b62:	b10b      	cbz	r3, 8006b68 <_strtod_l+0x4e8>
 8006b64:	4682      	mov	sl, r0
 8006b66:	468b      	mov	fp, r1
 8006b68:	492a      	ldr	r1, [pc, #168]	@ (8006c14 <_strtod_l+0x594>)
 8006b6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006b6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006b72:	4652      	mov	r2, sl
 8006b74:	465b      	mov	r3, fp
 8006b76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b7a:	f7f9 fd45 	bl	8000608 <__aeabi_dmul>
 8006b7e:	4b26      	ldr	r3, [pc, #152]	@ (8006c18 <_strtod_l+0x598>)
 8006b80:	460a      	mov	r2, r1
 8006b82:	400b      	ands	r3, r1
 8006b84:	4925      	ldr	r1, [pc, #148]	@ (8006c1c <_strtod_l+0x59c>)
 8006b86:	428b      	cmp	r3, r1
 8006b88:	4682      	mov	sl, r0
 8006b8a:	d898      	bhi.n	8006abe <_strtod_l+0x43e>
 8006b8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006b90:	428b      	cmp	r3, r1
 8006b92:	bf86      	itte	hi
 8006b94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006c20 <_strtod_l+0x5a0>
 8006b98:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006b9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	9308      	str	r3, [sp, #32]
 8006ba4:	e076      	b.n	8006c94 <_strtod_l+0x614>
 8006ba6:	07e2      	lsls	r2, r4, #31
 8006ba8:	d504      	bpl.n	8006bb4 <_strtod_l+0x534>
 8006baa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bae:	f7f9 fd2b 	bl	8000608 <__aeabi_dmul>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	3601      	adds	r6, #1
 8006bb6:	1064      	asrs	r4, r4, #1
 8006bb8:	3708      	adds	r7, #8
 8006bba:	e7d0      	b.n	8006b5e <_strtod_l+0x4de>
 8006bbc:	d0f0      	beq.n	8006ba0 <_strtod_l+0x520>
 8006bbe:	4264      	negs	r4, r4
 8006bc0:	f014 020f 	ands.w	r2, r4, #15
 8006bc4:	d00a      	beq.n	8006bdc <_strtod_l+0x55c>
 8006bc6:	4b12      	ldr	r3, [pc, #72]	@ (8006c10 <_strtod_l+0x590>)
 8006bc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bcc:	4650      	mov	r0, sl
 8006bce:	4659      	mov	r1, fp
 8006bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd4:	f7f9 fe42 	bl	800085c <__aeabi_ddiv>
 8006bd8:	4682      	mov	sl, r0
 8006bda:	468b      	mov	fp, r1
 8006bdc:	1124      	asrs	r4, r4, #4
 8006bde:	d0df      	beq.n	8006ba0 <_strtod_l+0x520>
 8006be0:	2c1f      	cmp	r4, #31
 8006be2:	dd1f      	ble.n	8006c24 <_strtod_l+0x5a4>
 8006be4:	2400      	movs	r4, #0
 8006be6:	46a0      	mov	r8, r4
 8006be8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006bea:	46a1      	mov	r9, r4
 8006bec:	9a05      	ldr	r2, [sp, #20]
 8006bee:	2322      	movs	r3, #34	@ 0x22
 8006bf0:	f04f 0a00 	mov.w	sl, #0
 8006bf4:	f04f 0b00 	mov.w	fp, #0
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	e76b      	b.n	8006ad4 <_strtod_l+0x454>
 8006bfc:	0800842d 	.word	0x0800842d
 8006c00:	080086f8 	.word	0x080086f8
 8006c04:	08008425 	.word	0x08008425
 8006c08:	0800845c 	.word	0x0800845c
 8006c0c:	08008595 	.word	0x08008595
 8006c10:	08008630 	.word	0x08008630
 8006c14:	08008608 	.word	0x08008608
 8006c18:	7ff00000 	.word	0x7ff00000
 8006c1c:	7ca00000 	.word	0x7ca00000
 8006c20:	7fefffff 	.word	0x7fefffff
 8006c24:	f014 0310 	ands.w	r3, r4, #16
 8006c28:	bf18      	it	ne
 8006c2a:	236a      	movne	r3, #106	@ 0x6a
 8006c2c:	4ea9      	ldr	r6, [pc, #676]	@ (8006ed4 <_strtod_l+0x854>)
 8006c2e:	9308      	str	r3, [sp, #32]
 8006c30:	4650      	mov	r0, sl
 8006c32:	4659      	mov	r1, fp
 8006c34:	2300      	movs	r3, #0
 8006c36:	07e7      	lsls	r7, r4, #31
 8006c38:	d504      	bpl.n	8006c44 <_strtod_l+0x5c4>
 8006c3a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c3e:	f7f9 fce3 	bl	8000608 <__aeabi_dmul>
 8006c42:	2301      	movs	r3, #1
 8006c44:	1064      	asrs	r4, r4, #1
 8006c46:	f106 0608 	add.w	r6, r6, #8
 8006c4a:	d1f4      	bne.n	8006c36 <_strtod_l+0x5b6>
 8006c4c:	b10b      	cbz	r3, 8006c52 <_strtod_l+0x5d2>
 8006c4e:	4682      	mov	sl, r0
 8006c50:	468b      	mov	fp, r1
 8006c52:	9b08      	ldr	r3, [sp, #32]
 8006c54:	b1b3      	cbz	r3, 8006c84 <_strtod_l+0x604>
 8006c56:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006c5a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	4659      	mov	r1, fp
 8006c62:	dd0f      	ble.n	8006c84 <_strtod_l+0x604>
 8006c64:	2b1f      	cmp	r3, #31
 8006c66:	dd56      	ble.n	8006d16 <_strtod_l+0x696>
 8006c68:	2b34      	cmp	r3, #52	@ 0x34
 8006c6a:	bfde      	ittt	le
 8006c6c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006c70:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006c74:	4093      	lslle	r3, r2
 8006c76:	f04f 0a00 	mov.w	sl, #0
 8006c7a:	bfcc      	ite	gt
 8006c7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006c80:	ea03 0b01 	andle.w	fp, r3, r1
 8006c84:	2200      	movs	r2, #0
 8006c86:	2300      	movs	r3, #0
 8006c88:	4650      	mov	r0, sl
 8006c8a:	4659      	mov	r1, fp
 8006c8c:	f7f9 ff24 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c90:	2800      	cmp	r0, #0
 8006c92:	d1a7      	bne.n	8006be4 <_strtod_l+0x564>
 8006c94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006c9a:	9805      	ldr	r0, [sp, #20]
 8006c9c:	462b      	mov	r3, r5
 8006c9e:	464a      	mov	r2, r9
 8006ca0:	f7ff f8ce 	bl	8005e40 <__s2b>
 8006ca4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	f43f af09 	beq.w	8006abe <_strtod_l+0x43e>
 8006cac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cb0:	2a00      	cmp	r2, #0
 8006cb2:	eba3 0308 	sub.w	r3, r3, r8
 8006cb6:	bfa8      	it	ge
 8006cb8:	2300      	movge	r3, #0
 8006cba:	9312      	str	r3, [sp, #72]	@ 0x48
 8006cbc:	2400      	movs	r4, #0
 8006cbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006cc2:	9316      	str	r3, [sp, #88]	@ 0x58
 8006cc4:	46a0      	mov	r8, r4
 8006cc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cc8:	9805      	ldr	r0, [sp, #20]
 8006cca:	6859      	ldr	r1, [r3, #4]
 8006ccc:	f7ff f810 	bl	8005cf0 <_Balloc>
 8006cd0:	4681      	mov	r9, r0
 8006cd2:	2800      	cmp	r0, #0
 8006cd4:	f43f aef7 	beq.w	8006ac6 <_strtod_l+0x446>
 8006cd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cda:	691a      	ldr	r2, [r3, #16]
 8006cdc:	3202      	adds	r2, #2
 8006cde:	f103 010c 	add.w	r1, r3, #12
 8006ce2:	0092      	lsls	r2, r2, #2
 8006ce4:	300c      	adds	r0, #12
 8006ce6:	f000 ff37 	bl	8007b58 <memcpy>
 8006cea:	ec4b ab10 	vmov	d0, sl, fp
 8006cee:	9805      	ldr	r0, [sp, #20]
 8006cf0:	aa1c      	add	r2, sp, #112	@ 0x70
 8006cf2:	a91b      	add	r1, sp, #108	@ 0x6c
 8006cf4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006cf8:	f7ff fbd6 	bl	80064a8 <__d2b>
 8006cfc:	901a      	str	r0, [sp, #104]	@ 0x68
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	f43f aee1 	beq.w	8006ac6 <_strtod_l+0x446>
 8006d04:	9805      	ldr	r0, [sp, #20]
 8006d06:	2101      	movs	r1, #1
 8006d08:	f7ff f930 	bl	8005f6c <__i2b>
 8006d0c:	4680      	mov	r8, r0
 8006d0e:	b948      	cbnz	r0, 8006d24 <_strtod_l+0x6a4>
 8006d10:	f04f 0800 	mov.w	r8, #0
 8006d14:	e6d7      	b.n	8006ac6 <_strtod_l+0x446>
 8006d16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1e:	ea03 0a0a 	and.w	sl, r3, sl
 8006d22:	e7af      	b.n	8006c84 <_strtod_l+0x604>
 8006d24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006d26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006d28:	2d00      	cmp	r5, #0
 8006d2a:	bfab      	itete	ge
 8006d2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006d2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006d30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006d32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006d34:	bfac      	ite	ge
 8006d36:	18ef      	addge	r7, r5, r3
 8006d38:	1b5e      	sublt	r6, r3, r5
 8006d3a:	9b08      	ldr	r3, [sp, #32]
 8006d3c:	1aed      	subs	r5, r5, r3
 8006d3e:	4415      	add	r5, r2
 8006d40:	4b65      	ldr	r3, [pc, #404]	@ (8006ed8 <_strtod_l+0x858>)
 8006d42:	3d01      	subs	r5, #1
 8006d44:	429d      	cmp	r5, r3
 8006d46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006d4a:	da50      	bge.n	8006dee <_strtod_l+0x76e>
 8006d4c:	1b5b      	subs	r3, r3, r5
 8006d4e:	2b1f      	cmp	r3, #31
 8006d50:	eba2 0203 	sub.w	r2, r2, r3
 8006d54:	f04f 0101 	mov.w	r1, #1
 8006d58:	dc3d      	bgt.n	8006dd6 <_strtod_l+0x756>
 8006d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d60:	2300      	movs	r3, #0
 8006d62:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d64:	18bd      	adds	r5, r7, r2
 8006d66:	9b08      	ldr	r3, [sp, #32]
 8006d68:	42af      	cmp	r7, r5
 8006d6a:	4416      	add	r6, r2
 8006d6c:	441e      	add	r6, r3
 8006d6e:	463b      	mov	r3, r7
 8006d70:	bfa8      	it	ge
 8006d72:	462b      	movge	r3, r5
 8006d74:	42b3      	cmp	r3, r6
 8006d76:	bfa8      	it	ge
 8006d78:	4633      	movge	r3, r6
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	bfc2      	ittt	gt
 8006d7e:	1aed      	subgt	r5, r5, r3
 8006d80:	1af6      	subgt	r6, r6, r3
 8006d82:	1aff      	subgt	r7, r7, r3
 8006d84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	dd16      	ble.n	8006db8 <_strtod_l+0x738>
 8006d8a:	4641      	mov	r1, r8
 8006d8c:	9805      	ldr	r0, [sp, #20]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f7ff f9a4 	bl	80060dc <__pow5mult>
 8006d94:	4680      	mov	r8, r0
 8006d96:	2800      	cmp	r0, #0
 8006d98:	d0ba      	beq.n	8006d10 <_strtod_l+0x690>
 8006d9a:	4601      	mov	r1, r0
 8006d9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006d9e:	9805      	ldr	r0, [sp, #20]
 8006da0:	f7ff f8fa 	bl	8005f98 <__multiply>
 8006da4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006da6:	2800      	cmp	r0, #0
 8006da8:	f43f ae8d 	beq.w	8006ac6 <_strtod_l+0x446>
 8006dac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006dae:	9805      	ldr	r0, [sp, #20]
 8006db0:	f7fe ffde 	bl	8005d70 <_Bfree>
 8006db4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006db6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006db8:	2d00      	cmp	r5, #0
 8006dba:	dc1d      	bgt.n	8006df8 <_strtod_l+0x778>
 8006dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	dd23      	ble.n	8006e0a <_strtod_l+0x78a>
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006dc6:	9805      	ldr	r0, [sp, #20]
 8006dc8:	f7ff f988 	bl	80060dc <__pow5mult>
 8006dcc:	4681      	mov	r9, r0
 8006dce:	b9e0      	cbnz	r0, 8006e0a <_strtod_l+0x78a>
 8006dd0:	f04f 0900 	mov.w	r9, #0
 8006dd4:	e677      	b.n	8006ac6 <_strtod_l+0x446>
 8006dd6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006dda:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006dde:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006de2:	35e2      	adds	r5, #226	@ 0xe2
 8006de4:	fa01 f305 	lsl.w	r3, r1, r5
 8006de8:	9310      	str	r3, [sp, #64]	@ 0x40
 8006dea:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006dec:	e7ba      	b.n	8006d64 <_strtod_l+0x6e4>
 8006dee:	2300      	movs	r3, #0
 8006df0:	9310      	str	r3, [sp, #64]	@ 0x40
 8006df2:	2301      	movs	r3, #1
 8006df4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006df6:	e7b5      	b.n	8006d64 <_strtod_l+0x6e4>
 8006df8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006dfa:	9805      	ldr	r0, [sp, #20]
 8006dfc:	462a      	mov	r2, r5
 8006dfe:	f7ff f9c7 	bl	8006190 <__lshift>
 8006e02:	901a      	str	r0, [sp, #104]	@ 0x68
 8006e04:	2800      	cmp	r0, #0
 8006e06:	d1d9      	bne.n	8006dbc <_strtod_l+0x73c>
 8006e08:	e65d      	b.n	8006ac6 <_strtod_l+0x446>
 8006e0a:	2e00      	cmp	r6, #0
 8006e0c:	dd07      	ble.n	8006e1e <_strtod_l+0x79e>
 8006e0e:	4649      	mov	r1, r9
 8006e10:	9805      	ldr	r0, [sp, #20]
 8006e12:	4632      	mov	r2, r6
 8006e14:	f7ff f9bc 	bl	8006190 <__lshift>
 8006e18:	4681      	mov	r9, r0
 8006e1a:	2800      	cmp	r0, #0
 8006e1c:	d0d8      	beq.n	8006dd0 <_strtod_l+0x750>
 8006e1e:	2f00      	cmp	r7, #0
 8006e20:	dd08      	ble.n	8006e34 <_strtod_l+0x7b4>
 8006e22:	4641      	mov	r1, r8
 8006e24:	9805      	ldr	r0, [sp, #20]
 8006e26:	463a      	mov	r2, r7
 8006e28:	f7ff f9b2 	bl	8006190 <__lshift>
 8006e2c:	4680      	mov	r8, r0
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	f43f ae49 	beq.w	8006ac6 <_strtod_l+0x446>
 8006e34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e36:	9805      	ldr	r0, [sp, #20]
 8006e38:	464a      	mov	r2, r9
 8006e3a:	f7ff fa31 	bl	80062a0 <__mdiff>
 8006e3e:	4604      	mov	r4, r0
 8006e40:	2800      	cmp	r0, #0
 8006e42:	f43f ae40 	beq.w	8006ac6 <_strtod_l+0x446>
 8006e46:	68c3      	ldr	r3, [r0, #12]
 8006e48:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60c3      	str	r3, [r0, #12]
 8006e4e:	4641      	mov	r1, r8
 8006e50:	f7ff fa0a 	bl	8006268 <__mcmp>
 8006e54:	2800      	cmp	r0, #0
 8006e56:	da45      	bge.n	8006ee4 <_strtod_l+0x864>
 8006e58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e5a:	ea53 030a 	orrs.w	r3, r3, sl
 8006e5e:	d16b      	bne.n	8006f38 <_strtod_l+0x8b8>
 8006e60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d167      	bne.n	8006f38 <_strtod_l+0x8b8>
 8006e68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006e6c:	0d1b      	lsrs	r3, r3, #20
 8006e6e:	051b      	lsls	r3, r3, #20
 8006e70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006e74:	d960      	bls.n	8006f38 <_strtod_l+0x8b8>
 8006e76:	6963      	ldr	r3, [r4, #20]
 8006e78:	b913      	cbnz	r3, 8006e80 <_strtod_l+0x800>
 8006e7a:	6923      	ldr	r3, [r4, #16]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	dd5b      	ble.n	8006f38 <_strtod_l+0x8b8>
 8006e80:	4621      	mov	r1, r4
 8006e82:	2201      	movs	r2, #1
 8006e84:	9805      	ldr	r0, [sp, #20]
 8006e86:	f7ff f983 	bl	8006190 <__lshift>
 8006e8a:	4641      	mov	r1, r8
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	f7ff f9eb 	bl	8006268 <__mcmp>
 8006e92:	2800      	cmp	r0, #0
 8006e94:	dd50      	ble.n	8006f38 <_strtod_l+0x8b8>
 8006e96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006e9a:	9a08      	ldr	r2, [sp, #32]
 8006e9c:	0d1b      	lsrs	r3, r3, #20
 8006e9e:	051b      	lsls	r3, r3, #20
 8006ea0:	2a00      	cmp	r2, #0
 8006ea2:	d06a      	beq.n	8006f7a <_strtod_l+0x8fa>
 8006ea4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006ea8:	d867      	bhi.n	8006f7a <_strtod_l+0x8fa>
 8006eaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006eae:	f67f ae9d 	bls.w	8006bec <_strtod_l+0x56c>
 8006eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8006edc <_strtod_l+0x85c>)
 8006eb4:	4650      	mov	r0, sl
 8006eb6:	4659      	mov	r1, fp
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f7f9 fba5 	bl	8000608 <__aeabi_dmul>
 8006ebe:	4b08      	ldr	r3, [pc, #32]	@ (8006ee0 <_strtod_l+0x860>)
 8006ec0:	400b      	ands	r3, r1
 8006ec2:	4682      	mov	sl, r0
 8006ec4:	468b      	mov	fp, r1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f47f ae08 	bne.w	8006adc <_strtod_l+0x45c>
 8006ecc:	9a05      	ldr	r2, [sp, #20]
 8006ece:	2322      	movs	r3, #34	@ 0x22
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	e603      	b.n	8006adc <_strtod_l+0x45c>
 8006ed4:	08008720 	.word	0x08008720
 8006ed8:	fffffc02 	.word	0xfffffc02
 8006edc:	39500000 	.word	0x39500000
 8006ee0:	7ff00000 	.word	0x7ff00000
 8006ee4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006ee8:	d165      	bne.n	8006fb6 <_strtod_l+0x936>
 8006eea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006eec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ef0:	b35a      	cbz	r2, 8006f4a <_strtod_l+0x8ca>
 8006ef2:	4a9f      	ldr	r2, [pc, #636]	@ (8007170 <_strtod_l+0xaf0>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d12b      	bne.n	8006f50 <_strtod_l+0x8d0>
 8006ef8:	9b08      	ldr	r3, [sp, #32]
 8006efa:	4651      	mov	r1, sl
 8006efc:	b303      	cbz	r3, 8006f40 <_strtod_l+0x8c0>
 8006efe:	4b9d      	ldr	r3, [pc, #628]	@ (8007174 <_strtod_l+0xaf4>)
 8006f00:	465a      	mov	r2, fp
 8006f02:	4013      	ands	r3, r2
 8006f04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006f08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f0c:	d81b      	bhi.n	8006f46 <_strtod_l+0x8c6>
 8006f0e:	0d1b      	lsrs	r3, r3, #20
 8006f10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006f14:	fa02 f303 	lsl.w	r3, r2, r3
 8006f18:	4299      	cmp	r1, r3
 8006f1a:	d119      	bne.n	8006f50 <_strtod_l+0x8d0>
 8006f1c:	4b96      	ldr	r3, [pc, #600]	@ (8007178 <_strtod_l+0xaf8>)
 8006f1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d102      	bne.n	8006f2a <_strtod_l+0x8aa>
 8006f24:	3101      	adds	r1, #1
 8006f26:	f43f adce 	beq.w	8006ac6 <_strtod_l+0x446>
 8006f2a:	4b92      	ldr	r3, [pc, #584]	@ (8007174 <_strtod_l+0xaf4>)
 8006f2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f2e:	401a      	ands	r2, r3
 8006f30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006f34:	f04f 0a00 	mov.w	sl, #0
 8006f38:	9b08      	ldr	r3, [sp, #32]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1b9      	bne.n	8006eb2 <_strtod_l+0x832>
 8006f3e:	e5cd      	b.n	8006adc <_strtod_l+0x45c>
 8006f40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f44:	e7e8      	b.n	8006f18 <_strtod_l+0x898>
 8006f46:	4613      	mov	r3, r2
 8006f48:	e7e6      	b.n	8006f18 <_strtod_l+0x898>
 8006f4a:	ea53 030a 	orrs.w	r3, r3, sl
 8006f4e:	d0a2      	beq.n	8006e96 <_strtod_l+0x816>
 8006f50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f52:	b1db      	cbz	r3, 8006f8c <_strtod_l+0x90c>
 8006f54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f56:	4213      	tst	r3, r2
 8006f58:	d0ee      	beq.n	8006f38 <_strtod_l+0x8b8>
 8006f5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f5c:	9a08      	ldr	r2, [sp, #32]
 8006f5e:	4650      	mov	r0, sl
 8006f60:	4659      	mov	r1, fp
 8006f62:	b1bb      	cbz	r3, 8006f94 <_strtod_l+0x914>
 8006f64:	f7ff fb6e 	bl	8006644 <sulp>
 8006f68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f6c:	ec53 2b10 	vmov	r2, r3, d0
 8006f70:	f7f9 f994 	bl	800029c <__adddf3>
 8006f74:	4682      	mov	sl, r0
 8006f76:	468b      	mov	fp, r1
 8006f78:	e7de      	b.n	8006f38 <_strtod_l+0x8b8>
 8006f7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006f7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006f82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006f86:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006f8a:	e7d5      	b.n	8006f38 <_strtod_l+0x8b8>
 8006f8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f8e:	ea13 0f0a 	tst.w	r3, sl
 8006f92:	e7e1      	b.n	8006f58 <_strtod_l+0x8d8>
 8006f94:	f7ff fb56 	bl	8006644 <sulp>
 8006f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f9c:	ec53 2b10 	vmov	r2, r3, d0
 8006fa0:	f7f9 f97a 	bl	8000298 <__aeabi_dsub>
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	4682      	mov	sl, r0
 8006faa:	468b      	mov	fp, r1
 8006fac:	f7f9 fd94 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	d0c1      	beq.n	8006f38 <_strtod_l+0x8b8>
 8006fb4:	e61a      	b.n	8006bec <_strtod_l+0x56c>
 8006fb6:	4641      	mov	r1, r8
 8006fb8:	4620      	mov	r0, r4
 8006fba:	f7ff facd 	bl	8006558 <__ratio>
 8006fbe:	ec57 6b10 	vmov	r6, r7, d0
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006fc8:	4630      	mov	r0, r6
 8006fca:	4639      	mov	r1, r7
 8006fcc:	f7f9 fd98 	bl	8000b00 <__aeabi_dcmple>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	d06f      	beq.n	80070b4 <_strtod_l+0xa34>
 8006fd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d17a      	bne.n	80070d0 <_strtod_l+0xa50>
 8006fda:	f1ba 0f00 	cmp.w	sl, #0
 8006fde:	d158      	bne.n	8007092 <_strtod_l+0xa12>
 8006fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d15a      	bne.n	80070a0 <_strtod_l+0xa20>
 8006fea:	4b64      	ldr	r3, [pc, #400]	@ (800717c <_strtod_l+0xafc>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	4630      	mov	r0, r6
 8006ff0:	4639      	mov	r1, r7
 8006ff2:	f7f9 fd7b 	bl	8000aec <__aeabi_dcmplt>
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	d159      	bne.n	80070ae <_strtod_l+0xa2e>
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	4639      	mov	r1, r7
 8006ffe:	4b60      	ldr	r3, [pc, #384]	@ (8007180 <_strtod_l+0xb00>)
 8007000:	2200      	movs	r2, #0
 8007002:	f7f9 fb01 	bl	8000608 <__aeabi_dmul>
 8007006:	4606      	mov	r6, r0
 8007008:	460f      	mov	r7, r1
 800700a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800700e:	9606      	str	r6, [sp, #24]
 8007010:	9307      	str	r3, [sp, #28]
 8007012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007016:	4d57      	ldr	r5, [pc, #348]	@ (8007174 <_strtod_l+0xaf4>)
 8007018:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800701c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800701e:	401d      	ands	r5, r3
 8007020:	4b58      	ldr	r3, [pc, #352]	@ (8007184 <_strtod_l+0xb04>)
 8007022:	429d      	cmp	r5, r3
 8007024:	f040 80b2 	bne.w	800718c <_strtod_l+0xb0c>
 8007028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800702a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800702e:	ec4b ab10 	vmov	d0, sl, fp
 8007032:	f7ff f9c9 	bl	80063c8 <__ulp>
 8007036:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800703a:	ec51 0b10 	vmov	r0, r1, d0
 800703e:	f7f9 fae3 	bl	8000608 <__aeabi_dmul>
 8007042:	4652      	mov	r2, sl
 8007044:	465b      	mov	r3, fp
 8007046:	f7f9 f929 	bl	800029c <__adddf3>
 800704a:	460b      	mov	r3, r1
 800704c:	4949      	ldr	r1, [pc, #292]	@ (8007174 <_strtod_l+0xaf4>)
 800704e:	4a4e      	ldr	r2, [pc, #312]	@ (8007188 <_strtod_l+0xb08>)
 8007050:	4019      	ands	r1, r3
 8007052:	4291      	cmp	r1, r2
 8007054:	4682      	mov	sl, r0
 8007056:	d942      	bls.n	80070de <_strtod_l+0xa5e>
 8007058:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800705a:	4b47      	ldr	r3, [pc, #284]	@ (8007178 <_strtod_l+0xaf8>)
 800705c:	429a      	cmp	r2, r3
 800705e:	d103      	bne.n	8007068 <_strtod_l+0x9e8>
 8007060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007062:	3301      	adds	r3, #1
 8007064:	f43f ad2f 	beq.w	8006ac6 <_strtod_l+0x446>
 8007068:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007178 <_strtod_l+0xaf8>
 800706c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007070:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007072:	9805      	ldr	r0, [sp, #20]
 8007074:	f7fe fe7c 	bl	8005d70 <_Bfree>
 8007078:	9805      	ldr	r0, [sp, #20]
 800707a:	4649      	mov	r1, r9
 800707c:	f7fe fe78 	bl	8005d70 <_Bfree>
 8007080:	9805      	ldr	r0, [sp, #20]
 8007082:	4641      	mov	r1, r8
 8007084:	f7fe fe74 	bl	8005d70 <_Bfree>
 8007088:	9805      	ldr	r0, [sp, #20]
 800708a:	4621      	mov	r1, r4
 800708c:	f7fe fe70 	bl	8005d70 <_Bfree>
 8007090:	e619      	b.n	8006cc6 <_strtod_l+0x646>
 8007092:	f1ba 0f01 	cmp.w	sl, #1
 8007096:	d103      	bne.n	80070a0 <_strtod_l+0xa20>
 8007098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800709a:	2b00      	cmp	r3, #0
 800709c:	f43f ada6 	beq.w	8006bec <_strtod_l+0x56c>
 80070a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007150 <_strtod_l+0xad0>
 80070a4:	4f35      	ldr	r7, [pc, #212]	@ (800717c <_strtod_l+0xafc>)
 80070a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80070aa:	2600      	movs	r6, #0
 80070ac:	e7b1      	b.n	8007012 <_strtod_l+0x992>
 80070ae:	4f34      	ldr	r7, [pc, #208]	@ (8007180 <_strtod_l+0xb00>)
 80070b0:	2600      	movs	r6, #0
 80070b2:	e7aa      	b.n	800700a <_strtod_l+0x98a>
 80070b4:	4b32      	ldr	r3, [pc, #200]	@ (8007180 <_strtod_l+0xb00>)
 80070b6:	4630      	mov	r0, r6
 80070b8:	4639      	mov	r1, r7
 80070ba:	2200      	movs	r2, #0
 80070bc:	f7f9 faa4 	bl	8000608 <__aeabi_dmul>
 80070c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070c2:	4606      	mov	r6, r0
 80070c4:	460f      	mov	r7, r1
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d09f      	beq.n	800700a <_strtod_l+0x98a>
 80070ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80070ce:	e7a0      	b.n	8007012 <_strtod_l+0x992>
 80070d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007158 <_strtod_l+0xad8>
 80070d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80070d8:	ec57 6b17 	vmov	r6, r7, d7
 80070dc:	e799      	b.n	8007012 <_strtod_l+0x992>
 80070de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80070e2:	9b08      	ldr	r3, [sp, #32]
 80070e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1c1      	bne.n	8007070 <_strtod_l+0x9f0>
 80070ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80070f0:	0d1b      	lsrs	r3, r3, #20
 80070f2:	051b      	lsls	r3, r3, #20
 80070f4:	429d      	cmp	r5, r3
 80070f6:	d1bb      	bne.n	8007070 <_strtod_l+0x9f0>
 80070f8:	4630      	mov	r0, r6
 80070fa:	4639      	mov	r1, r7
 80070fc:	f7f9 fde4 	bl	8000cc8 <__aeabi_d2lz>
 8007100:	f7f9 fa54 	bl	80005ac <__aeabi_l2d>
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	4630      	mov	r0, r6
 800710a:	4639      	mov	r1, r7
 800710c:	f7f9 f8c4 	bl	8000298 <__aeabi_dsub>
 8007110:	460b      	mov	r3, r1
 8007112:	4602      	mov	r2, r0
 8007114:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007118:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800711c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800711e:	ea46 060a 	orr.w	r6, r6, sl
 8007122:	431e      	orrs	r6, r3
 8007124:	d06f      	beq.n	8007206 <_strtod_l+0xb86>
 8007126:	a30e      	add	r3, pc, #56	@ (adr r3, 8007160 <_strtod_l+0xae0>)
 8007128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712c:	f7f9 fcde 	bl	8000aec <__aeabi_dcmplt>
 8007130:	2800      	cmp	r0, #0
 8007132:	f47f acd3 	bne.w	8006adc <_strtod_l+0x45c>
 8007136:	a30c      	add	r3, pc, #48	@ (adr r3, 8007168 <_strtod_l+0xae8>)
 8007138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007140:	f7f9 fcf2 	bl	8000b28 <__aeabi_dcmpgt>
 8007144:	2800      	cmp	r0, #0
 8007146:	d093      	beq.n	8007070 <_strtod_l+0x9f0>
 8007148:	e4c8      	b.n	8006adc <_strtod_l+0x45c>
 800714a:	bf00      	nop
 800714c:	f3af 8000 	nop.w
 8007150:	00000000 	.word	0x00000000
 8007154:	bff00000 	.word	0xbff00000
 8007158:	00000000 	.word	0x00000000
 800715c:	3ff00000 	.word	0x3ff00000
 8007160:	94a03595 	.word	0x94a03595
 8007164:	3fdfffff 	.word	0x3fdfffff
 8007168:	35afe535 	.word	0x35afe535
 800716c:	3fe00000 	.word	0x3fe00000
 8007170:	000fffff 	.word	0x000fffff
 8007174:	7ff00000 	.word	0x7ff00000
 8007178:	7fefffff 	.word	0x7fefffff
 800717c:	3ff00000 	.word	0x3ff00000
 8007180:	3fe00000 	.word	0x3fe00000
 8007184:	7fe00000 	.word	0x7fe00000
 8007188:	7c9fffff 	.word	0x7c9fffff
 800718c:	9b08      	ldr	r3, [sp, #32]
 800718e:	b323      	cbz	r3, 80071da <_strtod_l+0xb5a>
 8007190:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007194:	d821      	bhi.n	80071da <_strtod_l+0xb5a>
 8007196:	a328      	add	r3, pc, #160	@ (adr r3, 8007238 <_strtod_l+0xbb8>)
 8007198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719c:	4630      	mov	r0, r6
 800719e:	4639      	mov	r1, r7
 80071a0:	f7f9 fcae 	bl	8000b00 <__aeabi_dcmple>
 80071a4:	b1a0      	cbz	r0, 80071d0 <_strtod_l+0xb50>
 80071a6:	4639      	mov	r1, r7
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7f9 fd05 	bl	8000bb8 <__aeabi_d2uiz>
 80071ae:	2801      	cmp	r0, #1
 80071b0:	bf38      	it	cc
 80071b2:	2001      	movcc	r0, #1
 80071b4:	f7f9 f9ae 	bl	8000514 <__aeabi_ui2d>
 80071b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071ba:	4606      	mov	r6, r0
 80071bc:	460f      	mov	r7, r1
 80071be:	b9fb      	cbnz	r3, 8007200 <_strtod_l+0xb80>
 80071c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80071c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80071c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80071c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80071cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80071d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80071d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80071d6:	1b5b      	subs	r3, r3, r5
 80071d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80071da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80071de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80071e2:	f7ff f8f1 	bl	80063c8 <__ulp>
 80071e6:	4650      	mov	r0, sl
 80071e8:	ec53 2b10 	vmov	r2, r3, d0
 80071ec:	4659      	mov	r1, fp
 80071ee:	f7f9 fa0b 	bl	8000608 <__aeabi_dmul>
 80071f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80071f6:	f7f9 f851 	bl	800029c <__adddf3>
 80071fa:	4682      	mov	sl, r0
 80071fc:	468b      	mov	fp, r1
 80071fe:	e770      	b.n	80070e2 <_strtod_l+0xa62>
 8007200:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007204:	e7e0      	b.n	80071c8 <_strtod_l+0xb48>
 8007206:	a30e      	add	r3, pc, #56	@ (adr r3, 8007240 <_strtod_l+0xbc0>)
 8007208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720c:	f7f9 fc6e 	bl	8000aec <__aeabi_dcmplt>
 8007210:	e798      	b.n	8007144 <_strtod_l+0xac4>
 8007212:	2300      	movs	r3, #0
 8007214:	930e      	str	r3, [sp, #56]	@ 0x38
 8007216:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	f7ff ba6d 	b.w	80066fa <_strtod_l+0x7a>
 8007220:	2a65      	cmp	r2, #101	@ 0x65
 8007222:	f43f ab68 	beq.w	80068f6 <_strtod_l+0x276>
 8007226:	2a45      	cmp	r2, #69	@ 0x45
 8007228:	f43f ab65 	beq.w	80068f6 <_strtod_l+0x276>
 800722c:	2301      	movs	r3, #1
 800722e:	f7ff bba0 	b.w	8006972 <_strtod_l+0x2f2>
 8007232:	bf00      	nop
 8007234:	f3af 8000 	nop.w
 8007238:	ffc00000 	.word	0xffc00000
 800723c:	41dfffff 	.word	0x41dfffff
 8007240:	94a03595 	.word	0x94a03595
 8007244:	3fcfffff 	.word	0x3fcfffff

08007248 <_strtod_r>:
 8007248:	4b01      	ldr	r3, [pc, #4]	@ (8007250 <_strtod_r+0x8>)
 800724a:	f7ff ba19 	b.w	8006680 <_strtod_l>
 800724e:	bf00      	nop
 8007250:	20000068 	.word	0x20000068

08007254 <_strtol_l.isra.0>:
 8007254:	2b24      	cmp	r3, #36	@ 0x24
 8007256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800725a:	4686      	mov	lr, r0
 800725c:	4690      	mov	r8, r2
 800725e:	d801      	bhi.n	8007264 <_strtol_l.isra.0+0x10>
 8007260:	2b01      	cmp	r3, #1
 8007262:	d106      	bne.n	8007272 <_strtol_l.isra.0+0x1e>
 8007264:	f7fd fdb8 	bl	8004dd8 <__errno>
 8007268:	2316      	movs	r3, #22
 800726a:	6003      	str	r3, [r0, #0]
 800726c:	2000      	movs	r0, #0
 800726e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007272:	4834      	ldr	r0, [pc, #208]	@ (8007344 <_strtol_l.isra.0+0xf0>)
 8007274:	460d      	mov	r5, r1
 8007276:	462a      	mov	r2, r5
 8007278:	f815 4b01 	ldrb.w	r4, [r5], #1
 800727c:	5d06      	ldrb	r6, [r0, r4]
 800727e:	f016 0608 	ands.w	r6, r6, #8
 8007282:	d1f8      	bne.n	8007276 <_strtol_l.isra.0+0x22>
 8007284:	2c2d      	cmp	r4, #45	@ 0x2d
 8007286:	d110      	bne.n	80072aa <_strtol_l.isra.0+0x56>
 8007288:	782c      	ldrb	r4, [r5, #0]
 800728a:	2601      	movs	r6, #1
 800728c:	1c95      	adds	r5, r2, #2
 800728e:	f033 0210 	bics.w	r2, r3, #16
 8007292:	d115      	bne.n	80072c0 <_strtol_l.isra.0+0x6c>
 8007294:	2c30      	cmp	r4, #48	@ 0x30
 8007296:	d10d      	bne.n	80072b4 <_strtol_l.isra.0+0x60>
 8007298:	782a      	ldrb	r2, [r5, #0]
 800729a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800729e:	2a58      	cmp	r2, #88	@ 0x58
 80072a0:	d108      	bne.n	80072b4 <_strtol_l.isra.0+0x60>
 80072a2:	786c      	ldrb	r4, [r5, #1]
 80072a4:	3502      	adds	r5, #2
 80072a6:	2310      	movs	r3, #16
 80072a8:	e00a      	b.n	80072c0 <_strtol_l.isra.0+0x6c>
 80072aa:	2c2b      	cmp	r4, #43	@ 0x2b
 80072ac:	bf04      	itt	eq
 80072ae:	782c      	ldrbeq	r4, [r5, #0]
 80072b0:	1c95      	addeq	r5, r2, #2
 80072b2:	e7ec      	b.n	800728e <_strtol_l.isra.0+0x3a>
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d1f6      	bne.n	80072a6 <_strtol_l.isra.0+0x52>
 80072b8:	2c30      	cmp	r4, #48	@ 0x30
 80072ba:	bf14      	ite	ne
 80072bc:	230a      	movne	r3, #10
 80072be:	2308      	moveq	r3, #8
 80072c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80072c4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80072c8:	2200      	movs	r2, #0
 80072ca:	fbbc f9f3 	udiv	r9, ip, r3
 80072ce:	4610      	mov	r0, r2
 80072d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80072d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80072d8:	2f09      	cmp	r7, #9
 80072da:	d80f      	bhi.n	80072fc <_strtol_l.isra.0+0xa8>
 80072dc:	463c      	mov	r4, r7
 80072de:	42a3      	cmp	r3, r4
 80072e0:	dd1b      	ble.n	800731a <_strtol_l.isra.0+0xc6>
 80072e2:	1c57      	adds	r7, r2, #1
 80072e4:	d007      	beq.n	80072f6 <_strtol_l.isra.0+0xa2>
 80072e6:	4581      	cmp	r9, r0
 80072e8:	d314      	bcc.n	8007314 <_strtol_l.isra.0+0xc0>
 80072ea:	d101      	bne.n	80072f0 <_strtol_l.isra.0+0x9c>
 80072ec:	45a2      	cmp	sl, r4
 80072ee:	db11      	blt.n	8007314 <_strtol_l.isra.0+0xc0>
 80072f0:	fb00 4003 	mla	r0, r0, r3, r4
 80072f4:	2201      	movs	r2, #1
 80072f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072fa:	e7eb      	b.n	80072d4 <_strtol_l.isra.0+0x80>
 80072fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007300:	2f19      	cmp	r7, #25
 8007302:	d801      	bhi.n	8007308 <_strtol_l.isra.0+0xb4>
 8007304:	3c37      	subs	r4, #55	@ 0x37
 8007306:	e7ea      	b.n	80072de <_strtol_l.isra.0+0x8a>
 8007308:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800730c:	2f19      	cmp	r7, #25
 800730e:	d804      	bhi.n	800731a <_strtol_l.isra.0+0xc6>
 8007310:	3c57      	subs	r4, #87	@ 0x57
 8007312:	e7e4      	b.n	80072de <_strtol_l.isra.0+0x8a>
 8007314:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007318:	e7ed      	b.n	80072f6 <_strtol_l.isra.0+0xa2>
 800731a:	1c53      	adds	r3, r2, #1
 800731c:	d108      	bne.n	8007330 <_strtol_l.isra.0+0xdc>
 800731e:	2322      	movs	r3, #34	@ 0x22
 8007320:	f8ce 3000 	str.w	r3, [lr]
 8007324:	4660      	mov	r0, ip
 8007326:	f1b8 0f00 	cmp.w	r8, #0
 800732a:	d0a0      	beq.n	800726e <_strtol_l.isra.0+0x1a>
 800732c:	1e69      	subs	r1, r5, #1
 800732e:	e006      	b.n	800733e <_strtol_l.isra.0+0xea>
 8007330:	b106      	cbz	r6, 8007334 <_strtol_l.isra.0+0xe0>
 8007332:	4240      	negs	r0, r0
 8007334:	f1b8 0f00 	cmp.w	r8, #0
 8007338:	d099      	beq.n	800726e <_strtol_l.isra.0+0x1a>
 800733a:	2a00      	cmp	r2, #0
 800733c:	d1f6      	bne.n	800732c <_strtol_l.isra.0+0xd8>
 800733e:	f8c8 1000 	str.w	r1, [r8]
 8007342:	e794      	b.n	800726e <_strtol_l.isra.0+0x1a>
 8007344:	08008749 	.word	0x08008749

08007348 <_strtol_r>:
 8007348:	f7ff bf84 	b.w	8007254 <_strtol_l.isra.0>

0800734c <__ssputs_r>:
 800734c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007350:	688e      	ldr	r6, [r1, #8]
 8007352:	461f      	mov	r7, r3
 8007354:	42be      	cmp	r6, r7
 8007356:	680b      	ldr	r3, [r1, #0]
 8007358:	4682      	mov	sl, r0
 800735a:	460c      	mov	r4, r1
 800735c:	4690      	mov	r8, r2
 800735e:	d82d      	bhi.n	80073bc <__ssputs_r+0x70>
 8007360:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007364:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007368:	d026      	beq.n	80073b8 <__ssputs_r+0x6c>
 800736a:	6965      	ldr	r5, [r4, #20]
 800736c:	6909      	ldr	r1, [r1, #16]
 800736e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007372:	eba3 0901 	sub.w	r9, r3, r1
 8007376:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800737a:	1c7b      	adds	r3, r7, #1
 800737c:	444b      	add	r3, r9
 800737e:	106d      	asrs	r5, r5, #1
 8007380:	429d      	cmp	r5, r3
 8007382:	bf38      	it	cc
 8007384:	461d      	movcc	r5, r3
 8007386:	0553      	lsls	r3, r2, #21
 8007388:	d527      	bpl.n	80073da <__ssputs_r+0x8e>
 800738a:	4629      	mov	r1, r5
 800738c:	f7fe fc24 	bl	8005bd8 <_malloc_r>
 8007390:	4606      	mov	r6, r0
 8007392:	b360      	cbz	r0, 80073ee <__ssputs_r+0xa2>
 8007394:	6921      	ldr	r1, [r4, #16]
 8007396:	464a      	mov	r2, r9
 8007398:	f000 fbde 	bl	8007b58 <memcpy>
 800739c:	89a3      	ldrh	r3, [r4, #12]
 800739e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80073a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073a6:	81a3      	strh	r3, [r4, #12]
 80073a8:	6126      	str	r6, [r4, #16]
 80073aa:	6165      	str	r5, [r4, #20]
 80073ac:	444e      	add	r6, r9
 80073ae:	eba5 0509 	sub.w	r5, r5, r9
 80073b2:	6026      	str	r6, [r4, #0]
 80073b4:	60a5      	str	r5, [r4, #8]
 80073b6:	463e      	mov	r6, r7
 80073b8:	42be      	cmp	r6, r7
 80073ba:	d900      	bls.n	80073be <__ssputs_r+0x72>
 80073bc:	463e      	mov	r6, r7
 80073be:	6820      	ldr	r0, [r4, #0]
 80073c0:	4632      	mov	r2, r6
 80073c2:	4641      	mov	r1, r8
 80073c4:	f000 fb6a 	bl	8007a9c <memmove>
 80073c8:	68a3      	ldr	r3, [r4, #8]
 80073ca:	1b9b      	subs	r3, r3, r6
 80073cc:	60a3      	str	r3, [r4, #8]
 80073ce:	6823      	ldr	r3, [r4, #0]
 80073d0:	4433      	add	r3, r6
 80073d2:	6023      	str	r3, [r4, #0]
 80073d4:	2000      	movs	r0, #0
 80073d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073da:	462a      	mov	r2, r5
 80073dc:	f000 ff51 	bl	8008282 <_realloc_r>
 80073e0:	4606      	mov	r6, r0
 80073e2:	2800      	cmp	r0, #0
 80073e4:	d1e0      	bne.n	80073a8 <__ssputs_r+0x5c>
 80073e6:	6921      	ldr	r1, [r4, #16]
 80073e8:	4650      	mov	r0, sl
 80073ea:	f7fe fb81 	bl	8005af0 <_free_r>
 80073ee:	230c      	movs	r3, #12
 80073f0:	f8ca 3000 	str.w	r3, [sl]
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073fa:	81a3      	strh	r3, [r4, #12]
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007400:	e7e9      	b.n	80073d6 <__ssputs_r+0x8a>
	...

08007404 <_svfiprintf_r>:
 8007404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	4698      	mov	r8, r3
 800740a:	898b      	ldrh	r3, [r1, #12]
 800740c:	061b      	lsls	r3, r3, #24
 800740e:	b09d      	sub	sp, #116	@ 0x74
 8007410:	4607      	mov	r7, r0
 8007412:	460d      	mov	r5, r1
 8007414:	4614      	mov	r4, r2
 8007416:	d510      	bpl.n	800743a <_svfiprintf_r+0x36>
 8007418:	690b      	ldr	r3, [r1, #16]
 800741a:	b973      	cbnz	r3, 800743a <_svfiprintf_r+0x36>
 800741c:	2140      	movs	r1, #64	@ 0x40
 800741e:	f7fe fbdb 	bl	8005bd8 <_malloc_r>
 8007422:	6028      	str	r0, [r5, #0]
 8007424:	6128      	str	r0, [r5, #16]
 8007426:	b930      	cbnz	r0, 8007436 <_svfiprintf_r+0x32>
 8007428:	230c      	movs	r3, #12
 800742a:	603b      	str	r3, [r7, #0]
 800742c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007430:	b01d      	add	sp, #116	@ 0x74
 8007432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007436:	2340      	movs	r3, #64	@ 0x40
 8007438:	616b      	str	r3, [r5, #20]
 800743a:	2300      	movs	r3, #0
 800743c:	9309      	str	r3, [sp, #36]	@ 0x24
 800743e:	2320      	movs	r3, #32
 8007440:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007444:	f8cd 800c 	str.w	r8, [sp, #12]
 8007448:	2330      	movs	r3, #48	@ 0x30
 800744a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80075e8 <_svfiprintf_r+0x1e4>
 800744e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007452:	f04f 0901 	mov.w	r9, #1
 8007456:	4623      	mov	r3, r4
 8007458:	469a      	mov	sl, r3
 800745a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800745e:	b10a      	cbz	r2, 8007464 <_svfiprintf_r+0x60>
 8007460:	2a25      	cmp	r2, #37	@ 0x25
 8007462:	d1f9      	bne.n	8007458 <_svfiprintf_r+0x54>
 8007464:	ebba 0b04 	subs.w	fp, sl, r4
 8007468:	d00b      	beq.n	8007482 <_svfiprintf_r+0x7e>
 800746a:	465b      	mov	r3, fp
 800746c:	4622      	mov	r2, r4
 800746e:	4629      	mov	r1, r5
 8007470:	4638      	mov	r0, r7
 8007472:	f7ff ff6b 	bl	800734c <__ssputs_r>
 8007476:	3001      	adds	r0, #1
 8007478:	f000 80a7 	beq.w	80075ca <_svfiprintf_r+0x1c6>
 800747c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800747e:	445a      	add	r2, fp
 8007480:	9209      	str	r2, [sp, #36]	@ 0x24
 8007482:	f89a 3000 	ldrb.w	r3, [sl]
 8007486:	2b00      	cmp	r3, #0
 8007488:	f000 809f 	beq.w	80075ca <_svfiprintf_r+0x1c6>
 800748c:	2300      	movs	r3, #0
 800748e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007492:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007496:	f10a 0a01 	add.w	sl, sl, #1
 800749a:	9304      	str	r3, [sp, #16]
 800749c:	9307      	str	r3, [sp, #28]
 800749e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80074a4:	4654      	mov	r4, sl
 80074a6:	2205      	movs	r2, #5
 80074a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ac:	484e      	ldr	r0, [pc, #312]	@ (80075e8 <_svfiprintf_r+0x1e4>)
 80074ae:	f7f8 fe97 	bl	80001e0 <memchr>
 80074b2:	9a04      	ldr	r2, [sp, #16]
 80074b4:	b9d8      	cbnz	r0, 80074ee <_svfiprintf_r+0xea>
 80074b6:	06d0      	lsls	r0, r2, #27
 80074b8:	bf44      	itt	mi
 80074ba:	2320      	movmi	r3, #32
 80074bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074c0:	0711      	lsls	r1, r2, #28
 80074c2:	bf44      	itt	mi
 80074c4:	232b      	movmi	r3, #43	@ 0x2b
 80074c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074ca:	f89a 3000 	ldrb.w	r3, [sl]
 80074ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80074d0:	d015      	beq.n	80074fe <_svfiprintf_r+0xfa>
 80074d2:	9a07      	ldr	r2, [sp, #28]
 80074d4:	4654      	mov	r4, sl
 80074d6:	2000      	movs	r0, #0
 80074d8:	f04f 0c0a 	mov.w	ip, #10
 80074dc:	4621      	mov	r1, r4
 80074de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074e2:	3b30      	subs	r3, #48	@ 0x30
 80074e4:	2b09      	cmp	r3, #9
 80074e6:	d94b      	bls.n	8007580 <_svfiprintf_r+0x17c>
 80074e8:	b1b0      	cbz	r0, 8007518 <_svfiprintf_r+0x114>
 80074ea:	9207      	str	r2, [sp, #28]
 80074ec:	e014      	b.n	8007518 <_svfiprintf_r+0x114>
 80074ee:	eba0 0308 	sub.w	r3, r0, r8
 80074f2:	fa09 f303 	lsl.w	r3, r9, r3
 80074f6:	4313      	orrs	r3, r2
 80074f8:	9304      	str	r3, [sp, #16]
 80074fa:	46a2      	mov	sl, r4
 80074fc:	e7d2      	b.n	80074a4 <_svfiprintf_r+0xa0>
 80074fe:	9b03      	ldr	r3, [sp, #12]
 8007500:	1d19      	adds	r1, r3, #4
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	9103      	str	r1, [sp, #12]
 8007506:	2b00      	cmp	r3, #0
 8007508:	bfbb      	ittet	lt
 800750a:	425b      	neglt	r3, r3
 800750c:	f042 0202 	orrlt.w	r2, r2, #2
 8007510:	9307      	strge	r3, [sp, #28]
 8007512:	9307      	strlt	r3, [sp, #28]
 8007514:	bfb8      	it	lt
 8007516:	9204      	strlt	r2, [sp, #16]
 8007518:	7823      	ldrb	r3, [r4, #0]
 800751a:	2b2e      	cmp	r3, #46	@ 0x2e
 800751c:	d10a      	bne.n	8007534 <_svfiprintf_r+0x130>
 800751e:	7863      	ldrb	r3, [r4, #1]
 8007520:	2b2a      	cmp	r3, #42	@ 0x2a
 8007522:	d132      	bne.n	800758a <_svfiprintf_r+0x186>
 8007524:	9b03      	ldr	r3, [sp, #12]
 8007526:	1d1a      	adds	r2, r3, #4
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	9203      	str	r2, [sp, #12]
 800752c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007530:	3402      	adds	r4, #2
 8007532:	9305      	str	r3, [sp, #20]
 8007534:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80075f8 <_svfiprintf_r+0x1f4>
 8007538:	7821      	ldrb	r1, [r4, #0]
 800753a:	2203      	movs	r2, #3
 800753c:	4650      	mov	r0, sl
 800753e:	f7f8 fe4f 	bl	80001e0 <memchr>
 8007542:	b138      	cbz	r0, 8007554 <_svfiprintf_r+0x150>
 8007544:	9b04      	ldr	r3, [sp, #16]
 8007546:	eba0 000a 	sub.w	r0, r0, sl
 800754a:	2240      	movs	r2, #64	@ 0x40
 800754c:	4082      	lsls	r2, r0
 800754e:	4313      	orrs	r3, r2
 8007550:	3401      	adds	r4, #1
 8007552:	9304      	str	r3, [sp, #16]
 8007554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007558:	4824      	ldr	r0, [pc, #144]	@ (80075ec <_svfiprintf_r+0x1e8>)
 800755a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800755e:	2206      	movs	r2, #6
 8007560:	f7f8 fe3e 	bl	80001e0 <memchr>
 8007564:	2800      	cmp	r0, #0
 8007566:	d036      	beq.n	80075d6 <_svfiprintf_r+0x1d2>
 8007568:	4b21      	ldr	r3, [pc, #132]	@ (80075f0 <_svfiprintf_r+0x1ec>)
 800756a:	bb1b      	cbnz	r3, 80075b4 <_svfiprintf_r+0x1b0>
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	3307      	adds	r3, #7
 8007570:	f023 0307 	bic.w	r3, r3, #7
 8007574:	3308      	adds	r3, #8
 8007576:	9303      	str	r3, [sp, #12]
 8007578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800757a:	4433      	add	r3, r6
 800757c:	9309      	str	r3, [sp, #36]	@ 0x24
 800757e:	e76a      	b.n	8007456 <_svfiprintf_r+0x52>
 8007580:	fb0c 3202 	mla	r2, ip, r2, r3
 8007584:	460c      	mov	r4, r1
 8007586:	2001      	movs	r0, #1
 8007588:	e7a8      	b.n	80074dc <_svfiprintf_r+0xd8>
 800758a:	2300      	movs	r3, #0
 800758c:	3401      	adds	r4, #1
 800758e:	9305      	str	r3, [sp, #20]
 8007590:	4619      	mov	r1, r3
 8007592:	f04f 0c0a 	mov.w	ip, #10
 8007596:	4620      	mov	r0, r4
 8007598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800759c:	3a30      	subs	r2, #48	@ 0x30
 800759e:	2a09      	cmp	r2, #9
 80075a0:	d903      	bls.n	80075aa <_svfiprintf_r+0x1a6>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0c6      	beq.n	8007534 <_svfiprintf_r+0x130>
 80075a6:	9105      	str	r1, [sp, #20]
 80075a8:	e7c4      	b.n	8007534 <_svfiprintf_r+0x130>
 80075aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80075ae:	4604      	mov	r4, r0
 80075b0:	2301      	movs	r3, #1
 80075b2:	e7f0      	b.n	8007596 <_svfiprintf_r+0x192>
 80075b4:	ab03      	add	r3, sp, #12
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	462a      	mov	r2, r5
 80075ba:	4b0e      	ldr	r3, [pc, #56]	@ (80075f4 <_svfiprintf_r+0x1f0>)
 80075bc:	a904      	add	r1, sp, #16
 80075be:	4638      	mov	r0, r7
 80075c0:	f7fc fbc8 	bl	8003d54 <_printf_float>
 80075c4:	1c42      	adds	r2, r0, #1
 80075c6:	4606      	mov	r6, r0
 80075c8:	d1d6      	bne.n	8007578 <_svfiprintf_r+0x174>
 80075ca:	89ab      	ldrh	r3, [r5, #12]
 80075cc:	065b      	lsls	r3, r3, #25
 80075ce:	f53f af2d 	bmi.w	800742c <_svfiprintf_r+0x28>
 80075d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075d4:	e72c      	b.n	8007430 <_svfiprintf_r+0x2c>
 80075d6:	ab03      	add	r3, sp, #12
 80075d8:	9300      	str	r3, [sp, #0]
 80075da:	462a      	mov	r2, r5
 80075dc:	4b05      	ldr	r3, [pc, #20]	@ (80075f4 <_svfiprintf_r+0x1f0>)
 80075de:	a904      	add	r1, sp, #16
 80075e0:	4638      	mov	r0, r7
 80075e2:	f7fc fe4f 	bl	8004284 <_printf_i>
 80075e6:	e7ed      	b.n	80075c4 <_svfiprintf_r+0x1c0>
 80075e8:	08008541 	.word	0x08008541
 80075ec:	0800854b 	.word	0x0800854b
 80075f0:	08003d55 	.word	0x08003d55
 80075f4:	0800734d 	.word	0x0800734d
 80075f8:	08008547 	.word	0x08008547

080075fc <__sfputc_r>:
 80075fc:	6893      	ldr	r3, [r2, #8]
 80075fe:	3b01      	subs	r3, #1
 8007600:	2b00      	cmp	r3, #0
 8007602:	b410      	push	{r4}
 8007604:	6093      	str	r3, [r2, #8]
 8007606:	da08      	bge.n	800761a <__sfputc_r+0x1e>
 8007608:	6994      	ldr	r4, [r2, #24]
 800760a:	42a3      	cmp	r3, r4
 800760c:	db01      	blt.n	8007612 <__sfputc_r+0x16>
 800760e:	290a      	cmp	r1, #10
 8007610:	d103      	bne.n	800761a <__sfputc_r+0x1e>
 8007612:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007616:	f7fd baf8 	b.w	8004c0a <__swbuf_r>
 800761a:	6813      	ldr	r3, [r2, #0]
 800761c:	1c58      	adds	r0, r3, #1
 800761e:	6010      	str	r0, [r2, #0]
 8007620:	7019      	strb	r1, [r3, #0]
 8007622:	4608      	mov	r0, r1
 8007624:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007628:	4770      	bx	lr

0800762a <__sfputs_r>:
 800762a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762c:	4606      	mov	r6, r0
 800762e:	460f      	mov	r7, r1
 8007630:	4614      	mov	r4, r2
 8007632:	18d5      	adds	r5, r2, r3
 8007634:	42ac      	cmp	r4, r5
 8007636:	d101      	bne.n	800763c <__sfputs_r+0x12>
 8007638:	2000      	movs	r0, #0
 800763a:	e007      	b.n	800764c <__sfputs_r+0x22>
 800763c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007640:	463a      	mov	r2, r7
 8007642:	4630      	mov	r0, r6
 8007644:	f7ff ffda 	bl	80075fc <__sfputc_r>
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	d1f3      	bne.n	8007634 <__sfputs_r+0xa>
 800764c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007650 <_vfiprintf_r>:
 8007650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007654:	460d      	mov	r5, r1
 8007656:	b09d      	sub	sp, #116	@ 0x74
 8007658:	4614      	mov	r4, r2
 800765a:	4698      	mov	r8, r3
 800765c:	4606      	mov	r6, r0
 800765e:	b118      	cbz	r0, 8007668 <_vfiprintf_r+0x18>
 8007660:	6a03      	ldr	r3, [r0, #32]
 8007662:	b90b      	cbnz	r3, 8007668 <_vfiprintf_r+0x18>
 8007664:	f7fd f9c6 	bl	80049f4 <__sinit>
 8007668:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800766a:	07d9      	lsls	r1, r3, #31
 800766c:	d405      	bmi.n	800767a <_vfiprintf_r+0x2a>
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	059a      	lsls	r2, r3, #22
 8007672:	d402      	bmi.n	800767a <_vfiprintf_r+0x2a>
 8007674:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007676:	f7fd fbda 	bl	8004e2e <__retarget_lock_acquire_recursive>
 800767a:	89ab      	ldrh	r3, [r5, #12]
 800767c:	071b      	lsls	r3, r3, #28
 800767e:	d501      	bpl.n	8007684 <_vfiprintf_r+0x34>
 8007680:	692b      	ldr	r3, [r5, #16]
 8007682:	b99b      	cbnz	r3, 80076ac <_vfiprintf_r+0x5c>
 8007684:	4629      	mov	r1, r5
 8007686:	4630      	mov	r0, r6
 8007688:	f7fd fafe 	bl	8004c88 <__swsetup_r>
 800768c:	b170      	cbz	r0, 80076ac <_vfiprintf_r+0x5c>
 800768e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007690:	07dc      	lsls	r4, r3, #31
 8007692:	d504      	bpl.n	800769e <_vfiprintf_r+0x4e>
 8007694:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007698:	b01d      	add	sp, #116	@ 0x74
 800769a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800769e:	89ab      	ldrh	r3, [r5, #12]
 80076a0:	0598      	lsls	r0, r3, #22
 80076a2:	d4f7      	bmi.n	8007694 <_vfiprintf_r+0x44>
 80076a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076a6:	f7fd fbc3 	bl	8004e30 <__retarget_lock_release_recursive>
 80076aa:	e7f3      	b.n	8007694 <_vfiprintf_r+0x44>
 80076ac:	2300      	movs	r3, #0
 80076ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80076b0:	2320      	movs	r3, #32
 80076b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80076b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80076ba:	2330      	movs	r3, #48	@ 0x30
 80076bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800786c <_vfiprintf_r+0x21c>
 80076c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076c4:	f04f 0901 	mov.w	r9, #1
 80076c8:	4623      	mov	r3, r4
 80076ca:	469a      	mov	sl, r3
 80076cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076d0:	b10a      	cbz	r2, 80076d6 <_vfiprintf_r+0x86>
 80076d2:	2a25      	cmp	r2, #37	@ 0x25
 80076d4:	d1f9      	bne.n	80076ca <_vfiprintf_r+0x7a>
 80076d6:	ebba 0b04 	subs.w	fp, sl, r4
 80076da:	d00b      	beq.n	80076f4 <_vfiprintf_r+0xa4>
 80076dc:	465b      	mov	r3, fp
 80076de:	4622      	mov	r2, r4
 80076e0:	4629      	mov	r1, r5
 80076e2:	4630      	mov	r0, r6
 80076e4:	f7ff ffa1 	bl	800762a <__sfputs_r>
 80076e8:	3001      	adds	r0, #1
 80076ea:	f000 80a7 	beq.w	800783c <_vfiprintf_r+0x1ec>
 80076ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076f0:	445a      	add	r2, fp
 80076f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80076f4:	f89a 3000 	ldrb.w	r3, [sl]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 809f 	beq.w	800783c <_vfiprintf_r+0x1ec>
 80076fe:	2300      	movs	r3, #0
 8007700:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007704:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007708:	f10a 0a01 	add.w	sl, sl, #1
 800770c:	9304      	str	r3, [sp, #16]
 800770e:	9307      	str	r3, [sp, #28]
 8007710:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007714:	931a      	str	r3, [sp, #104]	@ 0x68
 8007716:	4654      	mov	r4, sl
 8007718:	2205      	movs	r2, #5
 800771a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800771e:	4853      	ldr	r0, [pc, #332]	@ (800786c <_vfiprintf_r+0x21c>)
 8007720:	f7f8 fd5e 	bl	80001e0 <memchr>
 8007724:	9a04      	ldr	r2, [sp, #16]
 8007726:	b9d8      	cbnz	r0, 8007760 <_vfiprintf_r+0x110>
 8007728:	06d1      	lsls	r1, r2, #27
 800772a:	bf44      	itt	mi
 800772c:	2320      	movmi	r3, #32
 800772e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007732:	0713      	lsls	r3, r2, #28
 8007734:	bf44      	itt	mi
 8007736:	232b      	movmi	r3, #43	@ 0x2b
 8007738:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800773c:	f89a 3000 	ldrb.w	r3, [sl]
 8007740:	2b2a      	cmp	r3, #42	@ 0x2a
 8007742:	d015      	beq.n	8007770 <_vfiprintf_r+0x120>
 8007744:	9a07      	ldr	r2, [sp, #28]
 8007746:	4654      	mov	r4, sl
 8007748:	2000      	movs	r0, #0
 800774a:	f04f 0c0a 	mov.w	ip, #10
 800774e:	4621      	mov	r1, r4
 8007750:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007754:	3b30      	subs	r3, #48	@ 0x30
 8007756:	2b09      	cmp	r3, #9
 8007758:	d94b      	bls.n	80077f2 <_vfiprintf_r+0x1a2>
 800775a:	b1b0      	cbz	r0, 800778a <_vfiprintf_r+0x13a>
 800775c:	9207      	str	r2, [sp, #28]
 800775e:	e014      	b.n	800778a <_vfiprintf_r+0x13a>
 8007760:	eba0 0308 	sub.w	r3, r0, r8
 8007764:	fa09 f303 	lsl.w	r3, r9, r3
 8007768:	4313      	orrs	r3, r2
 800776a:	9304      	str	r3, [sp, #16]
 800776c:	46a2      	mov	sl, r4
 800776e:	e7d2      	b.n	8007716 <_vfiprintf_r+0xc6>
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	1d19      	adds	r1, r3, #4
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	9103      	str	r1, [sp, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	bfbb      	ittet	lt
 800777c:	425b      	neglt	r3, r3
 800777e:	f042 0202 	orrlt.w	r2, r2, #2
 8007782:	9307      	strge	r3, [sp, #28]
 8007784:	9307      	strlt	r3, [sp, #28]
 8007786:	bfb8      	it	lt
 8007788:	9204      	strlt	r2, [sp, #16]
 800778a:	7823      	ldrb	r3, [r4, #0]
 800778c:	2b2e      	cmp	r3, #46	@ 0x2e
 800778e:	d10a      	bne.n	80077a6 <_vfiprintf_r+0x156>
 8007790:	7863      	ldrb	r3, [r4, #1]
 8007792:	2b2a      	cmp	r3, #42	@ 0x2a
 8007794:	d132      	bne.n	80077fc <_vfiprintf_r+0x1ac>
 8007796:	9b03      	ldr	r3, [sp, #12]
 8007798:	1d1a      	adds	r2, r3, #4
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	9203      	str	r2, [sp, #12]
 800779e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077a2:	3402      	adds	r4, #2
 80077a4:	9305      	str	r3, [sp, #20]
 80077a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800787c <_vfiprintf_r+0x22c>
 80077aa:	7821      	ldrb	r1, [r4, #0]
 80077ac:	2203      	movs	r2, #3
 80077ae:	4650      	mov	r0, sl
 80077b0:	f7f8 fd16 	bl	80001e0 <memchr>
 80077b4:	b138      	cbz	r0, 80077c6 <_vfiprintf_r+0x176>
 80077b6:	9b04      	ldr	r3, [sp, #16]
 80077b8:	eba0 000a 	sub.w	r0, r0, sl
 80077bc:	2240      	movs	r2, #64	@ 0x40
 80077be:	4082      	lsls	r2, r0
 80077c0:	4313      	orrs	r3, r2
 80077c2:	3401      	adds	r4, #1
 80077c4:	9304      	str	r3, [sp, #16]
 80077c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077ca:	4829      	ldr	r0, [pc, #164]	@ (8007870 <_vfiprintf_r+0x220>)
 80077cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077d0:	2206      	movs	r2, #6
 80077d2:	f7f8 fd05 	bl	80001e0 <memchr>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	d03f      	beq.n	800785a <_vfiprintf_r+0x20a>
 80077da:	4b26      	ldr	r3, [pc, #152]	@ (8007874 <_vfiprintf_r+0x224>)
 80077dc:	bb1b      	cbnz	r3, 8007826 <_vfiprintf_r+0x1d6>
 80077de:	9b03      	ldr	r3, [sp, #12]
 80077e0:	3307      	adds	r3, #7
 80077e2:	f023 0307 	bic.w	r3, r3, #7
 80077e6:	3308      	adds	r3, #8
 80077e8:	9303      	str	r3, [sp, #12]
 80077ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ec:	443b      	add	r3, r7
 80077ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80077f0:	e76a      	b.n	80076c8 <_vfiprintf_r+0x78>
 80077f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80077f6:	460c      	mov	r4, r1
 80077f8:	2001      	movs	r0, #1
 80077fa:	e7a8      	b.n	800774e <_vfiprintf_r+0xfe>
 80077fc:	2300      	movs	r3, #0
 80077fe:	3401      	adds	r4, #1
 8007800:	9305      	str	r3, [sp, #20]
 8007802:	4619      	mov	r1, r3
 8007804:	f04f 0c0a 	mov.w	ip, #10
 8007808:	4620      	mov	r0, r4
 800780a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800780e:	3a30      	subs	r2, #48	@ 0x30
 8007810:	2a09      	cmp	r2, #9
 8007812:	d903      	bls.n	800781c <_vfiprintf_r+0x1cc>
 8007814:	2b00      	cmp	r3, #0
 8007816:	d0c6      	beq.n	80077a6 <_vfiprintf_r+0x156>
 8007818:	9105      	str	r1, [sp, #20]
 800781a:	e7c4      	b.n	80077a6 <_vfiprintf_r+0x156>
 800781c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007820:	4604      	mov	r4, r0
 8007822:	2301      	movs	r3, #1
 8007824:	e7f0      	b.n	8007808 <_vfiprintf_r+0x1b8>
 8007826:	ab03      	add	r3, sp, #12
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	462a      	mov	r2, r5
 800782c:	4b12      	ldr	r3, [pc, #72]	@ (8007878 <_vfiprintf_r+0x228>)
 800782e:	a904      	add	r1, sp, #16
 8007830:	4630      	mov	r0, r6
 8007832:	f7fc fa8f 	bl	8003d54 <_printf_float>
 8007836:	4607      	mov	r7, r0
 8007838:	1c78      	adds	r0, r7, #1
 800783a:	d1d6      	bne.n	80077ea <_vfiprintf_r+0x19a>
 800783c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800783e:	07d9      	lsls	r1, r3, #31
 8007840:	d405      	bmi.n	800784e <_vfiprintf_r+0x1fe>
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	059a      	lsls	r2, r3, #22
 8007846:	d402      	bmi.n	800784e <_vfiprintf_r+0x1fe>
 8007848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800784a:	f7fd faf1 	bl	8004e30 <__retarget_lock_release_recursive>
 800784e:	89ab      	ldrh	r3, [r5, #12]
 8007850:	065b      	lsls	r3, r3, #25
 8007852:	f53f af1f 	bmi.w	8007694 <_vfiprintf_r+0x44>
 8007856:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007858:	e71e      	b.n	8007698 <_vfiprintf_r+0x48>
 800785a:	ab03      	add	r3, sp, #12
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	462a      	mov	r2, r5
 8007860:	4b05      	ldr	r3, [pc, #20]	@ (8007878 <_vfiprintf_r+0x228>)
 8007862:	a904      	add	r1, sp, #16
 8007864:	4630      	mov	r0, r6
 8007866:	f7fc fd0d 	bl	8004284 <_printf_i>
 800786a:	e7e4      	b.n	8007836 <_vfiprintf_r+0x1e6>
 800786c:	08008541 	.word	0x08008541
 8007870:	0800854b 	.word	0x0800854b
 8007874:	08003d55 	.word	0x08003d55
 8007878:	0800762b 	.word	0x0800762b
 800787c:	08008547 	.word	0x08008547

08007880 <__sflush_r>:
 8007880:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007888:	0716      	lsls	r6, r2, #28
 800788a:	4605      	mov	r5, r0
 800788c:	460c      	mov	r4, r1
 800788e:	d454      	bmi.n	800793a <__sflush_r+0xba>
 8007890:	684b      	ldr	r3, [r1, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	dc02      	bgt.n	800789c <__sflush_r+0x1c>
 8007896:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007898:	2b00      	cmp	r3, #0
 800789a:	dd48      	ble.n	800792e <__sflush_r+0xae>
 800789c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800789e:	2e00      	cmp	r6, #0
 80078a0:	d045      	beq.n	800792e <__sflush_r+0xae>
 80078a2:	2300      	movs	r3, #0
 80078a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80078a8:	682f      	ldr	r7, [r5, #0]
 80078aa:	6a21      	ldr	r1, [r4, #32]
 80078ac:	602b      	str	r3, [r5, #0]
 80078ae:	d030      	beq.n	8007912 <__sflush_r+0x92>
 80078b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80078b2:	89a3      	ldrh	r3, [r4, #12]
 80078b4:	0759      	lsls	r1, r3, #29
 80078b6:	d505      	bpl.n	80078c4 <__sflush_r+0x44>
 80078b8:	6863      	ldr	r3, [r4, #4]
 80078ba:	1ad2      	subs	r2, r2, r3
 80078bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80078be:	b10b      	cbz	r3, 80078c4 <__sflush_r+0x44>
 80078c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80078c2:	1ad2      	subs	r2, r2, r3
 80078c4:	2300      	movs	r3, #0
 80078c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078c8:	6a21      	ldr	r1, [r4, #32]
 80078ca:	4628      	mov	r0, r5
 80078cc:	47b0      	blx	r6
 80078ce:	1c43      	adds	r3, r0, #1
 80078d0:	89a3      	ldrh	r3, [r4, #12]
 80078d2:	d106      	bne.n	80078e2 <__sflush_r+0x62>
 80078d4:	6829      	ldr	r1, [r5, #0]
 80078d6:	291d      	cmp	r1, #29
 80078d8:	d82b      	bhi.n	8007932 <__sflush_r+0xb2>
 80078da:	4a2a      	ldr	r2, [pc, #168]	@ (8007984 <__sflush_r+0x104>)
 80078dc:	40ca      	lsrs	r2, r1
 80078de:	07d6      	lsls	r6, r2, #31
 80078e0:	d527      	bpl.n	8007932 <__sflush_r+0xb2>
 80078e2:	2200      	movs	r2, #0
 80078e4:	6062      	str	r2, [r4, #4]
 80078e6:	04d9      	lsls	r1, r3, #19
 80078e8:	6922      	ldr	r2, [r4, #16]
 80078ea:	6022      	str	r2, [r4, #0]
 80078ec:	d504      	bpl.n	80078f8 <__sflush_r+0x78>
 80078ee:	1c42      	adds	r2, r0, #1
 80078f0:	d101      	bne.n	80078f6 <__sflush_r+0x76>
 80078f2:	682b      	ldr	r3, [r5, #0]
 80078f4:	b903      	cbnz	r3, 80078f8 <__sflush_r+0x78>
 80078f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80078f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078fa:	602f      	str	r7, [r5, #0]
 80078fc:	b1b9      	cbz	r1, 800792e <__sflush_r+0xae>
 80078fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007902:	4299      	cmp	r1, r3
 8007904:	d002      	beq.n	800790c <__sflush_r+0x8c>
 8007906:	4628      	mov	r0, r5
 8007908:	f7fe f8f2 	bl	8005af0 <_free_r>
 800790c:	2300      	movs	r3, #0
 800790e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007910:	e00d      	b.n	800792e <__sflush_r+0xae>
 8007912:	2301      	movs	r3, #1
 8007914:	4628      	mov	r0, r5
 8007916:	47b0      	blx	r6
 8007918:	4602      	mov	r2, r0
 800791a:	1c50      	adds	r0, r2, #1
 800791c:	d1c9      	bne.n	80078b2 <__sflush_r+0x32>
 800791e:	682b      	ldr	r3, [r5, #0]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d0c6      	beq.n	80078b2 <__sflush_r+0x32>
 8007924:	2b1d      	cmp	r3, #29
 8007926:	d001      	beq.n	800792c <__sflush_r+0xac>
 8007928:	2b16      	cmp	r3, #22
 800792a:	d11e      	bne.n	800796a <__sflush_r+0xea>
 800792c:	602f      	str	r7, [r5, #0]
 800792e:	2000      	movs	r0, #0
 8007930:	e022      	b.n	8007978 <__sflush_r+0xf8>
 8007932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007936:	b21b      	sxth	r3, r3
 8007938:	e01b      	b.n	8007972 <__sflush_r+0xf2>
 800793a:	690f      	ldr	r7, [r1, #16]
 800793c:	2f00      	cmp	r7, #0
 800793e:	d0f6      	beq.n	800792e <__sflush_r+0xae>
 8007940:	0793      	lsls	r3, r2, #30
 8007942:	680e      	ldr	r6, [r1, #0]
 8007944:	bf08      	it	eq
 8007946:	694b      	ldreq	r3, [r1, #20]
 8007948:	600f      	str	r7, [r1, #0]
 800794a:	bf18      	it	ne
 800794c:	2300      	movne	r3, #0
 800794e:	eba6 0807 	sub.w	r8, r6, r7
 8007952:	608b      	str	r3, [r1, #8]
 8007954:	f1b8 0f00 	cmp.w	r8, #0
 8007958:	dde9      	ble.n	800792e <__sflush_r+0xae>
 800795a:	6a21      	ldr	r1, [r4, #32]
 800795c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800795e:	4643      	mov	r3, r8
 8007960:	463a      	mov	r2, r7
 8007962:	4628      	mov	r0, r5
 8007964:	47b0      	blx	r6
 8007966:	2800      	cmp	r0, #0
 8007968:	dc08      	bgt.n	800797c <__sflush_r+0xfc>
 800796a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007972:	81a3      	strh	r3, [r4, #12]
 8007974:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800797c:	4407      	add	r7, r0
 800797e:	eba8 0800 	sub.w	r8, r8, r0
 8007982:	e7e7      	b.n	8007954 <__sflush_r+0xd4>
 8007984:	20400001 	.word	0x20400001

08007988 <_fflush_r>:
 8007988:	b538      	push	{r3, r4, r5, lr}
 800798a:	690b      	ldr	r3, [r1, #16]
 800798c:	4605      	mov	r5, r0
 800798e:	460c      	mov	r4, r1
 8007990:	b913      	cbnz	r3, 8007998 <_fflush_r+0x10>
 8007992:	2500      	movs	r5, #0
 8007994:	4628      	mov	r0, r5
 8007996:	bd38      	pop	{r3, r4, r5, pc}
 8007998:	b118      	cbz	r0, 80079a2 <_fflush_r+0x1a>
 800799a:	6a03      	ldr	r3, [r0, #32]
 800799c:	b90b      	cbnz	r3, 80079a2 <_fflush_r+0x1a>
 800799e:	f7fd f829 	bl	80049f4 <__sinit>
 80079a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d0f3      	beq.n	8007992 <_fflush_r+0xa>
 80079aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80079ac:	07d0      	lsls	r0, r2, #31
 80079ae:	d404      	bmi.n	80079ba <_fflush_r+0x32>
 80079b0:	0599      	lsls	r1, r3, #22
 80079b2:	d402      	bmi.n	80079ba <_fflush_r+0x32>
 80079b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079b6:	f7fd fa3a 	bl	8004e2e <__retarget_lock_acquire_recursive>
 80079ba:	4628      	mov	r0, r5
 80079bc:	4621      	mov	r1, r4
 80079be:	f7ff ff5f 	bl	8007880 <__sflush_r>
 80079c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079c4:	07da      	lsls	r2, r3, #31
 80079c6:	4605      	mov	r5, r0
 80079c8:	d4e4      	bmi.n	8007994 <_fflush_r+0xc>
 80079ca:	89a3      	ldrh	r3, [r4, #12]
 80079cc:	059b      	lsls	r3, r3, #22
 80079ce:	d4e1      	bmi.n	8007994 <_fflush_r+0xc>
 80079d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079d2:	f7fd fa2d 	bl	8004e30 <__retarget_lock_release_recursive>
 80079d6:	e7dd      	b.n	8007994 <_fflush_r+0xc>

080079d8 <__swhatbuf_r>:
 80079d8:	b570      	push	{r4, r5, r6, lr}
 80079da:	460c      	mov	r4, r1
 80079dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079e0:	2900      	cmp	r1, #0
 80079e2:	b096      	sub	sp, #88	@ 0x58
 80079e4:	4615      	mov	r5, r2
 80079e6:	461e      	mov	r6, r3
 80079e8:	da0d      	bge.n	8007a06 <__swhatbuf_r+0x2e>
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80079f0:	f04f 0100 	mov.w	r1, #0
 80079f4:	bf14      	ite	ne
 80079f6:	2340      	movne	r3, #64	@ 0x40
 80079f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80079fc:	2000      	movs	r0, #0
 80079fe:	6031      	str	r1, [r6, #0]
 8007a00:	602b      	str	r3, [r5, #0]
 8007a02:	b016      	add	sp, #88	@ 0x58
 8007a04:	bd70      	pop	{r4, r5, r6, pc}
 8007a06:	466a      	mov	r2, sp
 8007a08:	f000 f874 	bl	8007af4 <_fstat_r>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	dbec      	blt.n	80079ea <__swhatbuf_r+0x12>
 8007a10:	9901      	ldr	r1, [sp, #4]
 8007a12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a1a:	4259      	negs	r1, r3
 8007a1c:	4159      	adcs	r1, r3
 8007a1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a22:	e7eb      	b.n	80079fc <__swhatbuf_r+0x24>

08007a24 <__smakebuf_r>:
 8007a24:	898b      	ldrh	r3, [r1, #12]
 8007a26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a28:	079d      	lsls	r5, r3, #30
 8007a2a:	4606      	mov	r6, r0
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	d507      	bpl.n	8007a40 <__smakebuf_r+0x1c>
 8007a30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a34:	6023      	str	r3, [r4, #0]
 8007a36:	6123      	str	r3, [r4, #16]
 8007a38:	2301      	movs	r3, #1
 8007a3a:	6163      	str	r3, [r4, #20]
 8007a3c:	b003      	add	sp, #12
 8007a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a40:	ab01      	add	r3, sp, #4
 8007a42:	466a      	mov	r2, sp
 8007a44:	f7ff ffc8 	bl	80079d8 <__swhatbuf_r>
 8007a48:	9f00      	ldr	r7, [sp, #0]
 8007a4a:	4605      	mov	r5, r0
 8007a4c:	4639      	mov	r1, r7
 8007a4e:	4630      	mov	r0, r6
 8007a50:	f7fe f8c2 	bl	8005bd8 <_malloc_r>
 8007a54:	b948      	cbnz	r0, 8007a6a <__smakebuf_r+0x46>
 8007a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a5a:	059a      	lsls	r2, r3, #22
 8007a5c:	d4ee      	bmi.n	8007a3c <__smakebuf_r+0x18>
 8007a5e:	f023 0303 	bic.w	r3, r3, #3
 8007a62:	f043 0302 	orr.w	r3, r3, #2
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	e7e2      	b.n	8007a30 <__smakebuf_r+0xc>
 8007a6a:	89a3      	ldrh	r3, [r4, #12]
 8007a6c:	6020      	str	r0, [r4, #0]
 8007a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a72:	81a3      	strh	r3, [r4, #12]
 8007a74:	9b01      	ldr	r3, [sp, #4]
 8007a76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007a7a:	b15b      	cbz	r3, 8007a94 <__smakebuf_r+0x70>
 8007a7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a80:	4630      	mov	r0, r6
 8007a82:	f000 f849 	bl	8007b18 <_isatty_r>
 8007a86:	b128      	cbz	r0, 8007a94 <__smakebuf_r+0x70>
 8007a88:	89a3      	ldrh	r3, [r4, #12]
 8007a8a:	f023 0303 	bic.w	r3, r3, #3
 8007a8e:	f043 0301 	orr.w	r3, r3, #1
 8007a92:	81a3      	strh	r3, [r4, #12]
 8007a94:	89a3      	ldrh	r3, [r4, #12]
 8007a96:	431d      	orrs	r5, r3
 8007a98:	81a5      	strh	r5, [r4, #12]
 8007a9a:	e7cf      	b.n	8007a3c <__smakebuf_r+0x18>

08007a9c <memmove>:
 8007a9c:	4288      	cmp	r0, r1
 8007a9e:	b510      	push	{r4, lr}
 8007aa0:	eb01 0402 	add.w	r4, r1, r2
 8007aa4:	d902      	bls.n	8007aac <memmove+0x10>
 8007aa6:	4284      	cmp	r4, r0
 8007aa8:	4623      	mov	r3, r4
 8007aaa:	d807      	bhi.n	8007abc <memmove+0x20>
 8007aac:	1e43      	subs	r3, r0, #1
 8007aae:	42a1      	cmp	r1, r4
 8007ab0:	d008      	beq.n	8007ac4 <memmove+0x28>
 8007ab2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ab6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007aba:	e7f8      	b.n	8007aae <memmove+0x12>
 8007abc:	4402      	add	r2, r0
 8007abe:	4601      	mov	r1, r0
 8007ac0:	428a      	cmp	r2, r1
 8007ac2:	d100      	bne.n	8007ac6 <memmove+0x2a>
 8007ac4:	bd10      	pop	{r4, pc}
 8007ac6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007aca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ace:	e7f7      	b.n	8007ac0 <memmove+0x24>

08007ad0 <strncmp>:
 8007ad0:	b510      	push	{r4, lr}
 8007ad2:	b16a      	cbz	r2, 8007af0 <strncmp+0x20>
 8007ad4:	3901      	subs	r1, #1
 8007ad6:	1884      	adds	r4, r0, r2
 8007ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007adc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d103      	bne.n	8007aec <strncmp+0x1c>
 8007ae4:	42a0      	cmp	r0, r4
 8007ae6:	d001      	beq.n	8007aec <strncmp+0x1c>
 8007ae8:	2a00      	cmp	r2, #0
 8007aea:	d1f5      	bne.n	8007ad8 <strncmp+0x8>
 8007aec:	1ad0      	subs	r0, r2, r3
 8007aee:	bd10      	pop	{r4, pc}
 8007af0:	4610      	mov	r0, r2
 8007af2:	e7fc      	b.n	8007aee <strncmp+0x1e>

08007af4 <_fstat_r>:
 8007af4:	b538      	push	{r3, r4, r5, lr}
 8007af6:	4d07      	ldr	r5, [pc, #28]	@ (8007b14 <_fstat_r+0x20>)
 8007af8:	2300      	movs	r3, #0
 8007afa:	4604      	mov	r4, r0
 8007afc:	4608      	mov	r0, r1
 8007afe:	4611      	mov	r1, r2
 8007b00:	602b      	str	r3, [r5, #0]
 8007b02:	f7f9 fea7 	bl	8001854 <_fstat>
 8007b06:	1c43      	adds	r3, r0, #1
 8007b08:	d102      	bne.n	8007b10 <_fstat_r+0x1c>
 8007b0a:	682b      	ldr	r3, [r5, #0]
 8007b0c:	b103      	cbz	r3, 8007b10 <_fstat_r+0x1c>
 8007b0e:	6023      	str	r3, [r4, #0]
 8007b10:	bd38      	pop	{r3, r4, r5, pc}
 8007b12:	bf00      	nop
 8007b14:	200005a4 	.word	0x200005a4

08007b18 <_isatty_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4d06      	ldr	r5, [pc, #24]	@ (8007b34 <_isatty_r+0x1c>)
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	4604      	mov	r4, r0
 8007b20:	4608      	mov	r0, r1
 8007b22:	602b      	str	r3, [r5, #0]
 8007b24:	f7f9 fea6 	bl	8001874 <_isatty>
 8007b28:	1c43      	adds	r3, r0, #1
 8007b2a:	d102      	bne.n	8007b32 <_isatty_r+0x1a>
 8007b2c:	682b      	ldr	r3, [r5, #0]
 8007b2e:	b103      	cbz	r3, 8007b32 <_isatty_r+0x1a>
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	bd38      	pop	{r3, r4, r5, pc}
 8007b34:	200005a4 	.word	0x200005a4

08007b38 <_sbrk_r>:
 8007b38:	b538      	push	{r3, r4, r5, lr}
 8007b3a:	4d06      	ldr	r5, [pc, #24]	@ (8007b54 <_sbrk_r+0x1c>)
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	4604      	mov	r4, r0
 8007b40:	4608      	mov	r0, r1
 8007b42:	602b      	str	r3, [r5, #0]
 8007b44:	f7f9 fec0 	bl	80018c8 <_sbrk>
 8007b48:	1c43      	adds	r3, r0, #1
 8007b4a:	d102      	bne.n	8007b52 <_sbrk_r+0x1a>
 8007b4c:	682b      	ldr	r3, [r5, #0]
 8007b4e:	b103      	cbz	r3, 8007b52 <_sbrk_r+0x1a>
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	bd38      	pop	{r3, r4, r5, pc}
 8007b54:	200005a4 	.word	0x200005a4

08007b58 <memcpy>:
 8007b58:	440a      	add	r2, r1
 8007b5a:	4291      	cmp	r1, r2
 8007b5c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007b60:	d100      	bne.n	8007b64 <memcpy+0xc>
 8007b62:	4770      	bx	lr
 8007b64:	b510      	push	{r4, lr}
 8007b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b6e:	4291      	cmp	r1, r2
 8007b70:	d1f9      	bne.n	8007b66 <memcpy+0xe>
 8007b72:	bd10      	pop	{r4, pc}
 8007b74:	0000      	movs	r0, r0
	...

08007b78 <nan>:
 8007b78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b80 <nan+0x8>
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	00000000 	.word	0x00000000
 8007b84:	7ff80000 	.word	0x7ff80000

08007b88 <__assert_func>:
 8007b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b8a:	4614      	mov	r4, r2
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	4b09      	ldr	r3, [pc, #36]	@ (8007bb4 <__assert_func+0x2c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4605      	mov	r5, r0
 8007b94:	68d8      	ldr	r0, [r3, #12]
 8007b96:	b14c      	cbz	r4, 8007bac <__assert_func+0x24>
 8007b98:	4b07      	ldr	r3, [pc, #28]	@ (8007bb8 <__assert_func+0x30>)
 8007b9a:	9100      	str	r1, [sp, #0]
 8007b9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ba0:	4906      	ldr	r1, [pc, #24]	@ (8007bbc <__assert_func+0x34>)
 8007ba2:	462b      	mov	r3, r5
 8007ba4:	f000 fba8 	bl	80082f8 <fiprintf>
 8007ba8:	f000 fbb8 	bl	800831c <abort>
 8007bac:	4b04      	ldr	r3, [pc, #16]	@ (8007bc0 <__assert_func+0x38>)
 8007bae:	461c      	mov	r4, r3
 8007bb0:	e7f3      	b.n	8007b9a <__assert_func+0x12>
 8007bb2:	bf00      	nop
 8007bb4:	20000018 	.word	0x20000018
 8007bb8:	0800855a 	.word	0x0800855a
 8007bbc:	08008567 	.word	0x08008567
 8007bc0:	08008595 	.word	0x08008595

08007bc4 <_calloc_r>:
 8007bc4:	b570      	push	{r4, r5, r6, lr}
 8007bc6:	fba1 5402 	umull	r5, r4, r1, r2
 8007bca:	b934      	cbnz	r4, 8007bda <_calloc_r+0x16>
 8007bcc:	4629      	mov	r1, r5
 8007bce:	f7fe f803 	bl	8005bd8 <_malloc_r>
 8007bd2:	4606      	mov	r6, r0
 8007bd4:	b928      	cbnz	r0, 8007be2 <_calloc_r+0x1e>
 8007bd6:	4630      	mov	r0, r6
 8007bd8:	bd70      	pop	{r4, r5, r6, pc}
 8007bda:	220c      	movs	r2, #12
 8007bdc:	6002      	str	r2, [r0, #0]
 8007bde:	2600      	movs	r6, #0
 8007be0:	e7f9      	b.n	8007bd6 <_calloc_r+0x12>
 8007be2:	462a      	mov	r2, r5
 8007be4:	4621      	mov	r1, r4
 8007be6:	f7fd f8a5 	bl	8004d34 <memset>
 8007bea:	e7f4      	b.n	8007bd6 <_calloc_r+0x12>

08007bec <rshift>:
 8007bec:	6903      	ldr	r3, [r0, #16]
 8007bee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007bf2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bf6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007bfa:	f100 0414 	add.w	r4, r0, #20
 8007bfe:	dd45      	ble.n	8007c8c <rshift+0xa0>
 8007c00:	f011 011f 	ands.w	r1, r1, #31
 8007c04:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007c08:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007c0c:	d10c      	bne.n	8007c28 <rshift+0x3c>
 8007c0e:	f100 0710 	add.w	r7, r0, #16
 8007c12:	4629      	mov	r1, r5
 8007c14:	42b1      	cmp	r1, r6
 8007c16:	d334      	bcc.n	8007c82 <rshift+0x96>
 8007c18:	1a9b      	subs	r3, r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	1eea      	subs	r2, r5, #3
 8007c1e:	4296      	cmp	r6, r2
 8007c20:	bf38      	it	cc
 8007c22:	2300      	movcc	r3, #0
 8007c24:	4423      	add	r3, r4
 8007c26:	e015      	b.n	8007c54 <rshift+0x68>
 8007c28:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007c2c:	f1c1 0820 	rsb	r8, r1, #32
 8007c30:	40cf      	lsrs	r7, r1
 8007c32:	f105 0e04 	add.w	lr, r5, #4
 8007c36:	46a1      	mov	r9, r4
 8007c38:	4576      	cmp	r6, lr
 8007c3a:	46f4      	mov	ip, lr
 8007c3c:	d815      	bhi.n	8007c6a <rshift+0x7e>
 8007c3e:	1a9a      	subs	r2, r3, r2
 8007c40:	0092      	lsls	r2, r2, #2
 8007c42:	3a04      	subs	r2, #4
 8007c44:	3501      	adds	r5, #1
 8007c46:	42ae      	cmp	r6, r5
 8007c48:	bf38      	it	cc
 8007c4a:	2200      	movcc	r2, #0
 8007c4c:	18a3      	adds	r3, r4, r2
 8007c4e:	50a7      	str	r7, [r4, r2]
 8007c50:	b107      	cbz	r7, 8007c54 <rshift+0x68>
 8007c52:	3304      	adds	r3, #4
 8007c54:	1b1a      	subs	r2, r3, r4
 8007c56:	42a3      	cmp	r3, r4
 8007c58:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007c5c:	bf08      	it	eq
 8007c5e:	2300      	moveq	r3, #0
 8007c60:	6102      	str	r2, [r0, #16]
 8007c62:	bf08      	it	eq
 8007c64:	6143      	streq	r3, [r0, #20]
 8007c66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c6a:	f8dc c000 	ldr.w	ip, [ip]
 8007c6e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007c72:	ea4c 0707 	orr.w	r7, ip, r7
 8007c76:	f849 7b04 	str.w	r7, [r9], #4
 8007c7a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c7e:	40cf      	lsrs	r7, r1
 8007c80:	e7da      	b.n	8007c38 <rshift+0x4c>
 8007c82:	f851 cb04 	ldr.w	ip, [r1], #4
 8007c86:	f847 cf04 	str.w	ip, [r7, #4]!
 8007c8a:	e7c3      	b.n	8007c14 <rshift+0x28>
 8007c8c:	4623      	mov	r3, r4
 8007c8e:	e7e1      	b.n	8007c54 <rshift+0x68>

08007c90 <__hexdig_fun>:
 8007c90:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007c94:	2b09      	cmp	r3, #9
 8007c96:	d802      	bhi.n	8007c9e <__hexdig_fun+0xe>
 8007c98:	3820      	subs	r0, #32
 8007c9a:	b2c0      	uxtb	r0, r0
 8007c9c:	4770      	bx	lr
 8007c9e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007ca2:	2b05      	cmp	r3, #5
 8007ca4:	d801      	bhi.n	8007caa <__hexdig_fun+0x1a>
 8007ca6:	3847      	subs	r0, #71	@ 0x47
 8007ca8:	e7f7      	b.n	8007c9a <__hexdig_fun+0xa>
 8007caa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007cae:	2b05      	cmp	r3, #5
 8007cb0:	d801      	bhi.n	8007cb6 <__hexdig_fun+0x26>
 8007cb2:	3827      	subs	r0, #39	@ 0x27
 8007cb4:	e7f1      	b.n	8007c9a <__hexdig_fun+0xa>
 8007cb6:	2000      	movs	r0, #0
 8007cb8:	4770      	bx	lr
	...

08007cbc <__gethex>:
 8007cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc0:	b085      	sub	sp, #20
 8007cc2:	468a      	mov	sl, r1
 8007cc4:	9302      	str	r3, [sp, #8]
 8007cc6:	680b      	ldr	r3, [r1, #0]
 8007cc8:	9001      	str	r0, [sp, #4]
 8007cca:	4690      	mov	r8, r2
 8007ccc:	1c9c      	adds	r4, r3, #2
 8007cce:	46a1      	mov	r9, r4
 8007cd0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007cd4:	2830      	cmp	r0, #48	@ 0x30
 8007cd6:	d0fa      	beq.n	8007cce <__gethex+0x12>
 8007cd8:	eba9 0303 	sub.w	r3, r9, r3
 8007cdc:	f1a3 0b02 	sub.w	fp, r3, #2
 8007ce0:	f7ff ffd6 	bl	8007c90 <__hexdig_fun>
 8007ce4:	4605      	mov	r5, r0
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	d168      	bne.n	8007dbc <__gethex+0x100>
 8007cea:	49a0      	ldr	r1, [pc, #640]	@ (8007f6c <__gethex+0x2b0>)
 8007cec:	2201      	movs	r2, #1
 8007cee:	4648      	mov	r0, r9
 8007cf0:	f7ff feee 	bl	8007ad0 <strncmp>
 8007cf4:	4607      	mov	r7, r0
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d167      	bne.n	8007dca <__gethex+0x10e>
 8007cfa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007cfe:	4626      	mov	r6, r4
 8007d00:	f7ff ffc6 	bl	8007c90 <__hexdig_fun>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d062      	beq.n	8007dce <__gethex+0x112>
 8007d08:	4623      	mov	r3, r4
 8007d0a:	7818      	ldrb	r0, [r3, #0]
 8007d0c:	2830      	cmp	r0, #48	@ 0x30
 8007d0e:	4699      	mov	r9, r3
 8007d10:	f103 0301 	add.w	r3, r3, #1
 8007d14:	d0f9      	beq.n	8007d0a <__gethex+0x4e>
 8007d16:	f7ff ffbb 	bl	8007c90 <__hexdig_fun>
 8007d1a:	fab0 f580 	clz	r5, r0
 8007d1e:	096d      	lsrs	r5, r5, #5
 8007d20:	f04f 0b01 	mov.w	fp, #1
 8007d24:	464a      	mov	r2, r9
 8007d26:	4616      	mov	r6, r2
 8007d28:	3201      	adds	r2, #1
 8007d2a:	7830      	ldrb	r0, [r6, #0]
 8007d2c:	f7ff ffb0 	bl	8007c90 <__hexdig_fun>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d1f8      	bne.n	8007d26 <__gethex+0x6a>
 8007d34:	498d      	ldr	r1, [pc, #564]	@ (8007f6c <__gethex+0x2b0>)
 8007d36:	2201      	movs	r2, #1
 8007d38:	4630      	mov	r0, r6
 8007d3a:	f7ff fec9 	bl	8007ad0 <strncmp>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d13f      	bne.n	8007dc2 <__gethex+0x106>
 8007d42:	b944      	cbnz	r4, 8007d56 <__gethex+0x9a>
 8007d44:	1c74      	adds	r4, r6, #1
 8007d46:	4622      	mov	r2, r4
 8007d48:	4616      	mov	r6, r2
 8007d4a:	3201      	adds	r2, #1
 8007d4c:	7830      	ldrb	r0, [r6, #0]
 8007d4e:	f7ff ff9f 	bl	8007c90 <__hexdig_fun>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d1f8      	bne.n	8007d48 <__gethex+0x8c>
 8007d56:	1ba4      	subs	r4, r4, r6
 8007d58:	00a7      	lsls	r7, r4, #2
 8007d5a:	7833      	ldrb	r3, [r6, #0]
 8007d5c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007d60:	2b50      	cmp	r3, #80	@ 0x50
 8007d62:	d13e      	bne.n	8007de2 <__gethex+0x126>
 8007d64:	7873      	ldrb	r3, [r6, #1]
 8007d66:	2b2b      	cmp	r3, #43	@ 0x2b
 8007d68:	d033      	beq.n	8007dd2 <__gethex+0x116>
 8007d6a:	2b2d      	cmp	r3, #45	@ 0x2d
 8007d6c:	d034      	beq.n	8007dd8 <__gethex+0x11c>
 8007d6e:	1c71      	adds	r1, r6, #1
 8007d70:	2400      	movs	r4, #0
 8007d72:	7808      	ldrb	r0, [r1, #0]
 8007d74:	f7ff ff8c 	bl	8007c90 <__hexdig_fun>
 8007d78:	1e43      	subs	r3, r0, #1
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b18      	cmp	r3, #24
 8007d7e:	d830      	bhi.n	8007de2 <__gethex+0x126>
 8007d80:	f1a0 0210 	sub.w	r2, r0, #16
 8007d84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007d88:	f7ff ff82 	bl	8007c90 <__hexdig_fun>
 8007d8c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8007d90:	fa5f fc8c 	uxtb.w	ip, ip
 8007d94:	f1bc 0f18 	cmp.w	ip, #24
 8007d98:	f04f 030a 	mov.w	r3, #10
 8007d9c:	d91e      	bls.n	8007ddc <__gethex+0x120>
 8007d9e:	b104      	cbz	r4, 8007da2 <__gethex+0xe6>
 8007da0:	4252      	negs	r2, r2
 8007da2:	4417      	add	r7, r2
 8007da4:	f8ca 1000 	str.w	r1, [sl]
 8007da8:	b1ed      	cbz	r5, 8007de6 <__gethex+0x12a>
 8007daa:	f1bb 0f00 	cmp.w	fp, #0
 8007dae:	bf0c      	ite	eq
 8007db0:	2506      	moveq	r5, #6
 8007db2:	2500      	movne	r5, #0
 8007db4:	4628      	mov	r0, r5
 8007db6:	b005      	add	sp, #20
 8007db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dbc:	2500      	movs	r5, #0
 8007dbe:	462c      	mov	r4, r5
 8007dc0:	e7b0      	b.n	8007d24 <__gethex+0x68>
 8007dc2:	2c00      	cmp	r4, #0
 8007dc4:	d1c7      	bne.n	8007d56 <__gethex+0x9a>
 8007dc6:	4627      	mov	r7, r4
 8007dc8:	e7c7      	b.n	8007d5a <__gethex+0x9e>
 8007dca:	464e      	mov	r6, r9
 8007dcc:	462f      	mov	r7, r5
 8007dce:	2501      	movs	r5, #1
 8007dd0:	e7c3      	b.n	8007d5a <__gethex+0x9e>
 8007dd2:	2400      	movs	r4, #0
 8007dd4:	1cb1      	adds	r1, r6, #2
 8007dd6:	e7cc      	b.n	8007d72 <__gethex+0xb6>
 8007dd8:	2401      	movs	r4, #1
 8007dda:	e7fb      	b.n	8007dd4 <__gethex+0x118>
 8007ddc:	fb03 0002 	mla	r0, r3, r2, r0
 8007de0:	e7ce      	b.n	8007d80 <__gethex+0xc4>
 8007de2:	4631      	mov	r1, r6
 8007de4:	e7de      	b.n	8007da4 <__gethex+0xe8>
 8007de6:	eba6 0309 	sub.w	r3, r6, r9
 8007dea:	3b01      	subs	r3, #1
 8007dec:	4629      	mov	r1, r5
 8007dee:	2b07      	cmp	r3, #7
 8007df0:	dc0a      	bgt.n	8007e08 <__gethex+0x14c>
 8007df2:	9801      	ldr	r0, [sp, #4]
 8007df4:	f7fd ff7c 	bl	8005cf0 <_Balloc>
 8007df8:	4604      	mov	r4, r0
 8007dfa:	b940      	cbnz	r0, 8007e0e <__gethex+0x152>
 8007dfc:	4b5c      	ldr	r3, [pc, #368]	@ (8007f70 <__gethex+0x2b4>)
 8007dfe:	4602      	mov	r2, r0
 8007e00:	21e4      	movs	r1, #228	@ 0xe4
 8007e02:	485c      	ldr	r0, [pc, #368]	@ (8007f74 <__gethex+0x2b8>)
 8007e04:	f7ff fec0 	bl	8007b88 <__assert_func>
 8007e08:	3101      	adds	r1, #1
 8007e0a:	105b      	asrs	r3, r3, #1
 8007e0c:	e7ef      	b.n	8007dee <__gethex+0x132>
 8007e0e:	f100 0a14 	add.w	sl, r0, #20
 8007e12:	2300      	movs	r3, #0
 8007e14:	4655      	mov	r5, sl
 8007e16:	469b      	mov	fp, r3
 8007e18:	45b1      	cmp	r9, r6
 8007e1a:	d337      	bcc.n	8007e8c <__gethex+0x1d0>
 8007e1c:	f845 bb04 	str.w	fp, [r5], #4
 8007e20:	eba5 050a 	sub.w	r5, r5, sl
 8007e24:	10ad      	asrs	r5, r5, #2
 8007e26:	6125      	str	r5, [r4, #16]
 8007e28:	4658      	mov	r0, fp
 8007e2a:	f7fe f853 	bl	8005ed4 <__hi0bits>
 8007e2e:	016d      	lsls	r5, r5, #5
 8007e30:	f8d8 6000 	ldr.w	r6, [r8]
 8007e34:	1a2d      	subs	r5, r5, r0
 8007e36:	42b5      	cmp	r5, r6
 8007e38:	dd54      	ble.n	8007ee4 <__gethex+0x228>
 8007e3a:	1bad      	subs	r5, r5, r6
 8007e3c:	4629      	mov	r1, r5
 8007e3e:	4620      	mov	r0, r4
 8007e40:	f7fe fbdf 	bl	8006602 <__any_on>
 8007e44:	4681      	mov	r9, r0
 8007e46:	b178      	cbz	r0, 8007e68 <__gethex+0x1ac>
 8007e48:	1e6b      	subs	r3, r5, #1
 8007e4a:	1159      	asrs	r1, r3, #5
 8007e4c:	f003 021f 	and.w	r2, r3, #31
 8007e50:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007e54:	f04f 0901 	mov.w	r9, #1
 8007e58:	fa09 f202 	lsl.w	r2, r9, r2
 8007e5c:	420a      	tst	r2, r1
 8007e5e:	d003      	beq.n	8007e68 <__gethex+0x1ac>
 8007e60:	454b      	cmp	r3, r9
 8007e62:	dc36      	bgt.n	8007ed2 <__gethex+0x216>
 8007e64:	f04f 0902 	mov.w	r9, #2
 8007e68:	4629      	mov	r1, r5
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f7ff febe 	bl	8007bec <rshift>
 8007e70:	442f      	add	r7, r5
 8007e72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e76:	42bb      	cmp	r3, r7
 8007e78:	da42      	bge.n	8007f00 <__gethex+0x244>
 8007e7a:	9801      	ldr	r0, [sp, #4]
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	f7fd ff77 	bl	8005d70 <_Bfree>
 8007e82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e84:	2300      	movs	r3, #0
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	25a3      	movs	r5, #163	@ 0xa3
 8007e8a:	e793      	b.n	8007db4 <__gethex+0xf8>
 8007e8c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007e90:	2a2e      	cmp	r2, #46	@ 0x2e
 8007e92:	d012      	beq.n	8007eba <__gethex+0x1fe>
 8007e94:	2b20      	cmp	r3, #32
 8007e96:	d104      	bne.n	8007ea2 <__gethex+0x1e6>
 8007e98:	f845 bb04 	str.w	fp, [r5], #4
 8007e9c:	f04f 0b00 	mov.w	fp, #0
 8007ea0:	465b      	mov	r3, fp
 8007ea2:	7830      	ldrb	r0, [r6, #0]
 8007ea4:	9303      	str	r3, [sp, #12]
 8007ea6:	f7ff fef3 	bl	8007c90 <__hexdig_fun>
 8007eaa:	9b03      	ldr	r3, [sp, #12]
 8007eac:	f000 000f 	and.w	r0, r0, #15
 8007eb0:	4098      	lsls	r0, r3
 8007eb2:	ea4b 0b00 	orr.w	fp, fp, r0
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	e7ae      	b.n	8007e18 <__gethex+0x15c>
 8007eba:	45b1      	cmp	r9, r6
 8007ebc:	d8ea      	bhi.n	8007e94 <__gethex+0x1d8>
 8007ebe:	492b      	ldr	r1, [pc, #172]	@ (8007f6c <__gethex+0x2b0>)
 8007ec0:	9303      	str	r3, [sp, #12]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	f7ff fe03 	bl	8007ad0 <strncmp>
 8007eca:	9b03      	ldr	r3, [sp, #12]
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	d1e1      	bne.n	8007e94 <__gethex+0x1d8>
 8007ed0:	e7a2      	b.n	8007e18 <__gethex+0x15c>
 8007ed2:	1ea9      	subs	r1, r5, #2
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	f7fe fb94 	bl	8006602 <__any_on>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	d0c2      	beq.n	8007e64 <__gethex+0x1a8>
 8007ede:	f04f 0903 	mov.w	r9, #3
 8007ee2:	e7c1      	b.n	8007e68 <__gethex+0x1ac>
 8007ee4:	da09      	bge.n	8007efa <__gethex+0x23e>
 8007ee6:	1b75      	subs	r5, r6, r5
 8007ee8:	4621      	mov	r1, r4
 8007eea:	9801      	ldr	r0, [sp, #4]
 8007eec:	462a      	mov	r2, r5
 8007eee:	f7fe f94f 	bl	8006190 <__lshift>
 8007ef2:	1b7f      	subs	r7, r7, r5
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	f100 0a14 	add.w	sl, r0, #20
 8007efa:	f04f 0900 	mov.w	r9, #0
 8007efe:	e7b8      	b.n	8007e72 <__gethex+0x1b6>
 8007f00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007f04:	42bd      	cmp	r5, r7
 8007f06:	dd6f      	ble.n	8007fe8 <__gethex+0x32c>
 8007f08:	1bed      	subs	r5, r5, r7
 8007f0a:	42ae      	cmp	r6, r5
 8007f0c:	dc34      	bgt.n	8007f78 <__gethex+0x2bc>
 8007f0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d022      	beq.n	8007f5c <__gethex+0x2a0>
 8007f16:	2b03      	cmp	r3, #3
 8007f18:	d024      	beq.n	8007f64 <__gethex+0x2a8>
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d115      	bne.n	8007f4a <__gethex+0x28e>
 8007f1e:	42ae      	cmp	r6, r5
 8007f20:	d113      	bne.n	8007f4a <__gethex+0x28e>
 8007f22:	2e01      	cmp	r6, #1
 8007f24:	d10b      	bne.n	8007f3e <__gethex+0x282>
 8007f26:	9a02      	ldr	r2, [sp, #8]
 8007f28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007f2c:	6013      	str	r3, [r2, #0]
 8007f2e:	2301      	movs	r3, #1
 8007f30:	6123      	str	r3, [r4, #16]
 8007f32:	f8ca 3000 	str.w	r3, [sl]
 8007f36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f38:	2562      	movs	r5, #98	@ 0x62
 8007f3a:	601c      	str	r4, [r3, #0]
 8007f3c:	e73a      	b.n	8007db4 <__gethex+0xf8>
 8007f3e:	1e71      	subs	r1, r6, #1
 8007f40:	4620      	mov	r0, r4
 8007f42:	f7fe fb5e 	bl	8006602 <__any_on>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d1ed      	bne.n	8007f26 <__gethex+0x26a>
 8007f4a:	9801      	ldr	r0, [sp, #4]
 8007f4c:	4621      	mov	r1, r4
 8007f4e:	f7fd ff0f 	bl	8005d70 <_Bfree>
 8007f52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f54:	2300      	movs	r3, #0
 8007f56:	6013      	str	r3, [r2, #0]
 8007f58:	2550      	movs	r5, #80	@ 0x50
 8007f5a:	e72b      	b.n	8007db4 <__gethex+0xf8>
 8007f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d1f3      	bne.n	8007f4a <__gethex+0x28e>
 8007f62:	e7e0      	b.n	8007f26 <__gethex+0x26a>
 8007f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1dd      	bne.n	8007f26 <__gethex+0x26a>
 8007f6a:	e7ee      	b.n	8007f4a <__gethex+0x28e>
 8007f6c:	0800853f 	.word	0x0800853f
 8007f70:	080084d5 	.word	0x080084d5
 8007f74:	08008596 	.word	0x08008596
 8007f78:	1e6f      	subs	r7, r5, #1
 8007f7a:	f1b9 0f00 	cmp.w	r9, #0
 8007f7e:	d130      	bne.n	8007fe2 <__gethex+0x326>
 8007f80:	b127      	cbz	r7, 8007f8c <__gethex+0x2d0>
 8007f82:	4639      	mov	r1, r7
 8007f84:	4620      	mov	r0, r4
 8007f86:	f7fe fb3c 	bl	8006602 <__any_on>
 8007f8a:	4681      	mov	r9, r0
 8007f8c:	117a      	asrs	r2, r7, #5
 8007f8e:	2301      	movs	r3, #1
 8007f90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007f94:	f007 071f 	and.w	r7, r7, #31
 8007f98:	40bb      	lsls	r3, r7
 8007f9a:	4213      	tst	r3, r2
 8007f9c:	4629      	mov	r1, r5
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	bf18      	it	ne
 8007fa2:	f049 0902 	orrne.w	r9, r9, #2
 8007fa6:	f7ff fe21 	bl	8007bec <rshift>
 8007faa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007fae:	1b76      	subs	r6, r6, r5
 8007fb0:	2502      	movs	r5, #2
 8007fb2:	f1b9 0f00 	cmp.w	r9, #0
 8007fb6:	d047      	beq.n	8008048 <__gethex+0x38c>
 8007fb8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	d015      	beq.n	8007fec <__gethex+0x330>
 8007fc0:	2b03      	cmp	r3, #3
 8007fc2:	d017      	beq.n	8007ff4 <__gethex+0x338>
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d109      	bne.n	8007fdc <__gethex+0x320>
 8007fc8:	f019 0f02 	tst.w	r9, #2
 8007fcc:	d006      	beq.n	8007fdc <__gethex+0x320>
 8007fce:	f8da 3000 	ldr.w	r3, [sl]
 8007fd2:	ea49 0903 	orr.w	r9, r9, r3
 8007fd6:	f019 0f01 	tst.w	r9, #1
 8007fda:	d10e      	bne.n	8007ffa <__gethex+0x33e>
 8007fdc:	f045 0510 	orr.w	r5, r5, #16
 8007fe0:	e032      	b.n	8008048 <__gethex+0x38c>
 8007fe2:	f04f 0901 	mov.w	r9, #1
 8007fe6:	e7d1      	b.n	8007f8c <__gethex+0x2d0>
 8007fe8:	2501      	movs	r5, #1
 8007fea:	e7e2      	b.n	8007fb2 <__gethex+0x2f6>
 8007fec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fee:	f1c3 0301 	rsb	r3, r3, #1
 8007ff2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d0f0      	beq.n	8007fdc <__gethex+0x320>
 8007ffa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007ffe:	f104 0314 	add.w	r3, r4, #20
 8008002:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008006:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800800a:	f04f 0c00 	mov.w	ip, #0
 800800e:	4618      	mov	r0, r3
 8008010:	f853 2b04 	ldr.w	r2, [r3], #4
 8008014:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8008018:	d01b      	beq.n	8008052 <__gethex+0x396>
 800801a:	3201      	adds	r2, #1
 800801c:	6002      	str	r2, [r0, #0]
 800801e:	2d02      	cmp	r5, #2
 8008020:	f104 0314 	add.w	r3, r4, #20
 8008024:	d13c      	bne.n	80080a0 <__gethex+0x3e4>
 8008026:	f8d8 2000 	ldr.w	r2, [r8]
 800802a:	3a01      	subs	r2, #1
 800802c:	42b2      	cmp	r2, r6
 800802e:	d109      	bne.n	8008044 <__gethex+0x388>
 8008030:	1171      	asrs	r1, r6, #5
 8008032:	2201      	movs	r2, #1
 8008034:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008038:	f006 061f 	and.w	r6, r6, #31
 800803c:	fa02 f606 	lsl.w	r6, r2, r6
 8008040:	421e      	tst	r6, r3
 8008042:	d13a      	bne.n	80080ba <__gethex+0x3fe>
 8008044:	f045 0520 	orr.w	r5, r5, #32
 8008048:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800804a:	601c      	str	r4, [r3, #0]
 800804c:	9b02      	ldr	r3, [sp, #8]
 800804e:	601f      	str	r7, [r3, #0]
 8008050:	e6b0      	b.n	8007db4 <__gethex+0xf8>
 8008052:	4299      	cmp	r1, r3
 8008054:	f843 cc04 	str.w	ip, [r3, #-4]
 8008058:	d8d9      	bhi.n	800800e <__gethex+0x352>
 800805a:	68a3      	ldr	r3, [r4, #8]
 800805c:	459b      	cmp	fp, r3
 800805e:	db17      	blt.n	8008090 <__gethex+0x3d4>
 8008060:	6861      	ldr	r1, [r4, #4]
 8008062:	9801      	ldr	r0, [sp, #4]
 8008064:	3101      	adds	r1, #1
 8008066:	f7fd fe43 	bl	8005cf0 <_Balloc>
 800806a:	4681      	mov	r9, r0
 800806c:	b918      	cbnz	r0, 8008076 <__gethex+0x3ba>
 800806e:	4b1a      	ldr	r3, [pc, #104]	@ (80080d8 <__gethex+0x41c>)
 8008070:	4602      	mov	r2, r0
 8008072:	2184      	movs	r1, #132	@ 0x84
 8008074:	e6c5      	b.n	8007e02 <__gethex+0x146>
 8008076:	6922      	ldr	r2, [r4, #16]
 8008078:	3202      	adds	r2, #2
 800807a:	f104 010c 	add.w	r1, r4, #12
 800807e:	0092      	lsls	r2, r2, #2
 8008080:	300c      	adds	r0, #12
 8008082:	f7ff fd69 	bl	8007b58 <memcpy>
 8008086:	4621      	mov	r1, r4
 8008088:	9801      	ldr	r0, [sp, #4]
 800808a:	f7fd fe71 	bl	8005d70 <_Bfree>
 800808e:	464c      	mov	r4, r9
 8008090:	6923      	ldr	r3, [r4, #16]
 8008092:	1c5a      	adds	r2, r3, #1
 8008094:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008098:	6122      	str	r2, [r4, #16]
 800809a:	2201      	movs	r2, #1
 800809c:	615a      	str	r2, [r3, #20]
 800809e:	e7be      	b.n	800801e <__gethex+0x362>
 80080a0:	6922      	ldr	r2, [r4, #16]
 80080a2:	455a      	cmp	r2, fp
 80080a4:	dd0b      	ble.n	80080be <__gethex+0x402>
 80080a6:	2101      	movs	r1, #1
 80080a8:	4620      	mov	r0, r4
 80080aa:	f7ff fd9f 	bl	8007bec <rshift>
 80080ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80080b2:	3701      	adds	r7, #1
 80080b4:	42bb      	cmp	r3, r7
 80080b6:	f6ff aee0 	blt.w	8007e7a <__gethex+0x1be>
 80080ba:	2501      	movs	r5, #1
 80080bc:	e7c2      	b.n	8008044 <__gethex+0x388>
 80080be:	f016 061f 	ands.w	r6, r6, #31
 80080c2:	d0fa      	beq.n	80080ba <__gethex+0x3fe>
 80080c4:	4453      	add	r3, sl
 80080c6:	f1c6 0620 	rsb	r6, r6, #32
 80080ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80080ce:	f7fd ff01 	bl	8005ed4 <__hi0bits>
 80080d2:	42b0      	cmp	r0, r6
 80080d4:	dbe7      	blt.n	80080a6 <__gethex+0x3ea>
 80080d6:	e7f0      	b.n	80080ba <__gethex+0x3fe>
 80080d8:	080084d5 	.word	0x080084d5

080080dc <L_shift>:
 80080dc:	f1c2 0208 	rsb	r2, r2, #8
 80080e0:	0092      	lsls	r2, r2, #2
 80080e2:	b570      	push	{r4, r5, r6, lr}
 80080e4:	f1c2 0620 	rsb	r6, r2, #32
 80080e8:	6843      	ldr	r3, [r0, #4]
 80080ea:	6804      	ldr	r4, [r0, #0]
 80080ec:	fa03 f506 	lsl.w	r5, r3, r6
 80080f0:	432c      	orrs	r4, r5
 80080f2:	40d3      	lsrs	r3, r2
 80080f4:	6004      	str	r4, [r0, #0]
 80080f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80080fa:	4288      	cmp	r0, r1
 80080fc:	d3f4      	bcc.n	80080e8 <L_shift+0xc>
 80080fe:	bd70      	pop	{r4, r5, r6, pc}

08008100 <__match>:
 8008100:	b530      	push	{r4, r5, lr}
 8008102:	6803      	ldr	r3, [r0, #0]
 8008104:	3301      	adds	r3, #1
 8008106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800810a:	b914      	cbnz	r4, 8008112 <__match+0x12>
 800810c:	6003      	str	r3, [r0, #0]
 800810e:	2001      	movs	r0, #1
 8008110:	bd30      	pop	{r4, r5, pc}
 8008112:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008116:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800811a:	2d19      	cmp	r5, #25
 800811c:	bf98      	it	ls
 800811e:	3220      	addls	r2, #32
 8008120:	42a2      	cmp	r2, r4
 8008122:	d0f0      	beq.n	8008106 <__match+0x6>
 8008124:	2000      	movs	r0, #0
 8008126:	e7f3      	b.n	8008110 <__match+0x10>

08008128 <__hexnan>:
 8008128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800812c:	680b      	ldr	r3, [r1, #0]
 800812e:	6801      	ldr	r1, [r0, #0]
 8008130:	115e      	asrs	r6, r3, #5
 8008132:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008136:	f013 031f 	ands.w	r3, r3, #31
 800813a:	b087      	sub	sp, #28
 800813c:	bf18      	it	ne
 800813e:	3604      	addne	r6, #4
 8008140:	2500      	movs	r5, #0
 8008142:	1f37      	subs	r7, r6, #4
 8008144:	4682      	mov	sl, r0
 8008146:	4690      	mov	r8, r2
 8008148:	9301      	str	r3, [sp, #4]
 800814a:	f846 5c04 	str.w	r5, [r6, #-4]
 800814e:	46b9      	mov	r9, r7
 8008150:	463c      	mov	r4, r7
 8008152:	9502      	str	r5, [sp, #8]
 8008154:	46ab      	mov	fp, r5
 8008156:	784a      	ldrb	r2, [r1, #1]
 8008158:	1c4b      	adds	r3, r1, #1
 800815a:	9303      	str	r3, [sp, #12]
 800815c:	b342      	cbz	r2, 80081b0 <__hexnan+0x88>
 800815e:	4610      	mov	r0, r2
 8008160:	9105      	str	r1, [sp, #20]
 8008162:	9204      	str	r2, [sp, #16]
 8008164:	f7ff fd94 	bl	8007c90 <__hexdig_fun>
 8008168:	2800      	cmp	r0, #0
 800816a:	d151      	bne.n	8008210 <__hexnan+0xe8>
 800816c:	9a04      	ldr	r2, [sp, #16]
 800816e:	9905      	ldr	r1, [sp, #20]
 8008170:	2a20      	cmp	r2, #32
 8008172:	d818      	bhi.n	80081a6 <__hexnan+0x7e>
 8008174:	9b02      	ldr	r3, [sp, #8]
 8008176:	459b      	cmp	fp, r3
 8008178:	dd13      	ble.n	80081a2 <__hexnan+0x7a>
 800817a:	454c      	cmp	r4, r9
 800817c:	d206      	bcs.n	800818c <__hexnan+0x64>
 800817e:	2d07      	cmp	r5, #7
 8008180:	dc04      	bgt.n	800818c <__hexnan+0x64>
 8008182:	462a      	mov	r2, r5
 8008184:	4649      	mov	r1, r9
 8008186:	4620      	mov	r0, r4
 8008188:	f7ff ffa8 	bl	80080dc <L_shift>
 800818c:	4544      	cmp	r4, r8
 800818e:	d952      	bls.n	8008236 <__hexnan+0x10e>
 8008190:	2300      	movs	r3, #0
 8008192:	f1a4 0904 	sub.w	r9, r4, #4
 8008196:	f844 3c04 	str.w	r3, [r4, #-4]
 800819a:	f8cd b008 	str.w	fp, [sp, #8]
 800819e:	464c      	mov	r4, r9
 80081a0:	461d      	mov	r5, r3
 80081a2:	9903      	ldr	r1, [sp, #12]
 80081a4:	e7d7      	b.n	8008156 <__hexnan+0x2e>
 80081a6:	2a29      	cmp	r2, #41	@ 0x29
 80081a8:	d157      	bne.n	800825a <__hexnan+0x132>
 80081aa:	3102      	adds	r1, #2
 80081ac:	f8ca 1000 	str.w	r1, [sl]
 80081b0:	f1bb 0f00 	cmp.w	fp, #0
 80081b4:	d051      	beq.n	800825a <__hexnan+0x132>
 80081b6:	454c      	cmp	r4, r9
 80081b8:	d206      	bcs.n	80081c8 <__hexnan+0xa0>
 80081ba:	2d07      	cmp	r5, #7
 80081bc:	dc04      	bgt.n	80081c8 <__hexnan+0xa0>
 80081be:	462a      	mov	r2, r5
 80081c0:	4649      	mov	r1, r9
 80081c2:	4620      	mov	r0, r4
 80081c4:	f7ff ff8a 	bl	80080dc <L_shift>
 80081c8:	4544      	cmp	r4, r8
 80081ca:	d936      	bls.n	800823a <__hexnan+0x112>
 80081cc:	f1a8 0204 	sub.w	r2, r8, #4
 80081d0:	4623      	mov	r3, r4
 80081d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80081d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80081da:	429f      	cmp	r7, r3
 80081dc:	d2f9      	bcs.n	80081d2 <__hexnan+0xaa>
 80081de:	1b3b      	subs	r3, r7, r4
 80081e0:	f023 0303 	bic.w	r3, r3, #3
 80081e4:	3304      	adds	r3, #4
 80081e6:	3401      	adds	r4, #1
 80081e8:	3e03      	subs	r6, #3
 80081ea:	42b4      	cmp	r4, r6
 80081ec:	bf88      	it	hi
 80081ee:	2304      	movhi	r3, #4
 80081f0:	4443      	add	r3, r8
 80081f2:	2200      	movs	r2, #0
 80081f4:	f843 2b04 	str.w	r2, [r3], #4
 80081f8:	429f      	cmp	r7, r3
 80081fa:	d2fb      	bcs.n	80081f4 <__hexnan+0xcc>
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	b91b      	cbnz	r3, 8008208 <__hexnan+0xe0>
 8008200:	4547      	cmp	r7, r8
 8008202:	d128      	bne.n	8008256 <__hexnan+0x12e>
 8008204:	2301      	movs	r3, #1
 8008206:	603b      	str	r3, [r7, #0]
 8008208:	2005      	movs	r0, #5
 800820a:	b007      	add	sp, #28
 800820c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008210:	3501      	adds	r5, #1
 8008212:	2d08      	cmp	r5, #8
 8008214:	f10b 0b01 	add.w	fp, fp, #1
 8008218:	dd06      	ble.n	8008228 <__hexnan+0x100>
 800821a:	4544      	cmp	r4, r8
 800821c:	d9c1      	bls.n	80081a2 <__hexnan+0x7a>
 800821e:	2300      	movs	r3, #0
 8008220:	f844 3c04 	str.w	r3, [r4, #-4]
 8008224:	2501      	movs	r5, #1
 8008226:	3c04      	subs	r4, #4
 8008228:	6822      	ldr	r2, [r4, #0]
 800822a:	f000 000f 	and.w	r0, r0, #15
 800822e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008232:	6020      	str	r0, [r4, #0]
 8008234:	e7b5      	b.n	80081a2 <__hexnan+0x7a>
 8008236:	2508      	movs	r5, #8
 8008238:	e7b3      	b.n	80081a2 <__hexnan+0x7a>
 800823a:	9b01      	ldr	r3, [sp, #4]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d0dd      	beq.n	80081fc <__hexnan+0xd4>
 8008240:	f1c3 0320 	rsb	r3, r3, #32
 8008244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008248:	40da      	lsrs	r2, r3
 800824a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800824e:	4013      	ands	r3, r2
 8008250:	f846 3c04 	str.w	r3, [r6, #-4]
 8008254:	e7d2      	b.n	80081fc <__hexnan+0xd4>
 8008256:	3f04      	subs	r7, #4
 8008258:	e7d0      	b.n	80081fc <__hexnan+0xd4>
 800825a:	2004      	movs	r0, #4
 800825c:	e7d5      	b.n	800820a <__hexnan+0xe2>

0800825e <__ascii_mbtowc>:
 800825e:	b082      	sub	sp, #8
 8008260:	b901      	cbnz	r1, 8008264 <__ascii_mbtowc+0x6>
 8008262:	a901      	add	r1, sp, #4
 8008264:	b142      	cbz	r2, 8008278 <__ascii_mbtowc+0x1a>
 8008266:	b14b      	cbz	r3, 800827c <__ascii_mbtowc+0x1e>
 8008268:	7813      	ldrb	r3, [r2, #0]
 800826a:	600b      	str	r3, [r1, #0]
 800826c:	7812      	ldrb	r2, [r2, #0]
 800826e:	1e10      	subs	r0, r2, #0
 8008270:	bf18      	it	ne
 8008272:	2001      	movne	r0, #1
 8008274:	b002      	add	sp, #8
 8008276:	4770      	bx	lr
 8008278:	4610      	mov	r0, r2
 800827a:	e7fb      	b.n	8008274 <__ascii_mbtowc+0x16>
 800827c:	f06f 0001 	mvn.w	r0, #1
 8008280:	e7f8      	b.n	8008274 <__ascii_mbtowc+0x16>

08008282 <_realloc_r>:
 8008282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008286:	4607      	mov	r7, r0
 8008288:	4614      	mov	r4, r2
 800828a:	460d      	mov	r5, r1
 800828c:	b921      	cbnz	r1, 8008298 <_realloc_r+0x16>
 800828e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008292:	4611      	mov	r1, r2
 8008294:	f7fd bca0 	b.w	8005bd8 <_malloc_r>
 8008298:	b92a      	cbnz	r2, 80082a6 <_realloc_r+0x24>
 800829a:	f7fd fc29 	bl	8005af0 <_free_r>
 800829e:	4625      	mov	r5, r4
 80082a0:	4628      	mov	r0, r5
 80082a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082a6:	f000 f840 	bl	800832a <_malloc_usable_size_r>
 80082aa:	4284      	cmp	r4, r0
 80082ac:	4606      	mov	r6, r0
 80082ae:	d802      	bhi.n	80082b6 <_realloc_r+0x34>
 80082b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80082b4:	d8f4      	bhi.n	80082a0 <_realloc_r+0x1e>
 80082b6:	4621      	mov	r1, r4
 80082b8:	4638      	mov	r0, r7
 80082ba:	f7fd fc8d 	bl	8005bd8 <_malloc_r>
 80082be:	4680      	mov	r8, r0
 80082c0:	b908      	cbnz	r0, 80082c6 <_realloc_r+0x44>
 80082c2:	4645      	mov	r5, r8
 80082c4:	e7ec      	b.n	80082a0 <_realloc_r+0x1e>
 80082c6:	42b4      	cmp	r4, r6
 80082c8:	4622      	mov	r2, r4
 80082ca:	4629      	mov	r1, r5
 80082cc:	bf28      	it	cs
 80082ce:	4632      	movcs	r2, r6
 80082d0:	f7ff fc42 	bl	8007b58 <memcpy>
 80082d4:	4629      	mov	r1, r5
 80082d6:	4638      	mov	r0, r7
 80082d8:	f7fd fc0a 	bl	8005af0 <_free_r>
 80082dc:	e7f1      	b.n	80082c2 <_realloc_r+0x40>

080082de <__ascii_wctomb>:
 80082de:	4603      	mov	r3, r0
 80082e0:	4608      	mov	r0, r1
 80082e2:	b141      	cbz	r1, 80082f6 <__ascii_wctomb+0x18>
 80082e4:	2aff      	cmp	r2, #255	@ 0xff
 80082e6:	d904      	bls.n	80082f2 <__ascii_wctomb+0x14>
 80082e8:	228a      	movs	r2, #138	@ 0x8a
 80082ea:	601a      	str	r2, [r3, #0]
 80082ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082f0:	4770      	bx	lr
 80082f2:	700a      	strb	r2, [r1, #0]
 80082f4:	2001      	movs	r0, #1
 80082f6:	4770      	bx	lr

080082f8 <fiprintf>:
 80082f8:	b40e      	push	{r1, r2, r3}
 80082fa:	b503      	push	{r0, r1, lr}
 80082fc:	4601      	mov	r1, r0
 80082fe:	ab03      	add	r3, sp, #12
 8008300:	4805      	ldr	r0, [pc, #20]	@ (8008318 <fiprintf+0x20>)
 8008302:	f853 2b04 	ldr.w	r2, [r3], #4
 8008306:	6800      	ldr	r0, [r0, #0]
 8008308:	9301      	str	r3, [sp, #4]
 800830a:	f7ff f9a1 	bl	8007650 <_vfiprintf_r>
 800830e:	b002      	add	sp, #8
 8008310:	f85d eb04 	ldr.w	lr, [sp], #4
 8008314:	b003      	add	sp, #12
 8008316:	4770      	bx	lr
 8008318:	20000018 	.word	0x20000018

0800831c <abort>:
 800831c:	b508      	push	{r3, lr}
 800831e:	2006      	movs	r0, #6
 8008320:	f000 f834 	bl	800838c <raise>
 8008324:	2001      	movs	r0, #1
 8008326:	f7f9 fa45 	bl	80017b4 <_exit>

0800832a <_malloc_usable_size_r>:
 800832a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800832e:	1f18      	subs	r0, r3, #4
 8008330:	2b00      	cmp	r3, #0
 8008332:	bfbc      	itt	lt
 8008334:	580b      	ldrlt	r3, [r1, r0]
 8008336:	18c0      	addlt	r0, r0, r3
 8008338:	4770      	bx	lr

0800833a <_raise_r>:
 800833a:	291f      	cmp	r1, #31
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	4605      	mov	r5, r0
 8008340:	460c      	mov	r4, r1
 8008342:	d904      	bls.n	800834e <_raise_r+0x14>
 8008344:	2316      	movs	r3, #22
 8008346:	6003      	str	r3, [r0, #0]
 8008348:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800834c:	bd38      	pop	{r3, r4, r5, pc}
 800834e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008350:	b112      	cbz	r2, 8008358 <_raise_r+0x1e>
 8008352:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008356:	b94b      	cbnz	r3, 800836c <_raise_r+0x32>
 8008358:	4628      	mov	r0, r5
 800835a:	f000 f831 	bl	80083c0 <_getpid_r>
 800835e:	4622      	mov	r2, r4
 8008360:	4601      	mov	r1, r0
 8008362:	4628      	mov	r0, r5
 8008364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008368:	f000 b818 	b.w	800839c <_kill_r>
 800836c:	2b01      	cmp	r3, #1
 800836e:	d00a      	beq.n	8008386 <_raise_r+0x4c>
 8008370:	1c59      	adds	r1, r3, #1
 8008372:	d103      	bne.n	800837c <_raise_r+0x42>
 8008374:	2316      	movs	r3, #22
 8008376:	6003      	str	r3, [r0, #0]
 8008378:	2001      	movs	r0, #1
 800837a:	e7e7      	b.n	800834c <_raise_r+0x12>
 800837c:	2100      	movs	r1, #0
 800837e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008382:	4620      	mov	r0, r4
 8008384:	4798      	blx	r3
 8008386:	2000      	movs	r0, #0
 8008388:	e7e0      	b.n	800834c <_raise_r+0x12>
	...

0800838c <raise>:
 800838c:	4b02      	ldr	r3, [pc, #8]	@ (8008398 <raise+0xc>)
 800838e:	4601      	mov	r1, r0
 8008390:	6818      	ldr	r0, [r3, #0]
 8008392:	f7ff bfd2 	b.w	800833a <_raise_r>
 8008396:	bf00      	nop
 8008398:	20000018 	.word	0x20000018

0800839c <_kill_r>:
 800839c:	b538      	push	{r3, r4, r5, lr}
 800839e:	4d07      	ldr	r5, [pc, #28]	@ (80083bc <_kill_r+0x20>)
 80083a0:	2300      	movs	r3, #0
 80083a2:	4604      	mov	r4, r0
 80083a4:	4608      	mov	r0, r1
 80083a6:	4611      	mov	r1, r2
 80083a8:	602b      	str	r3, [r5, #0]
 80083aa:	f7f9 f9f3 	bl	8001794 <_kill>
 80083ae:	1c43      	adds	r3, r0, #1
 80083b0:	d102      	bne.n	80083b8 <_kill_r+0x1c>
 80083b2:	682b      	ldr	r3, [r5, #0]
 80083b4:	b103      	cbz	r3, 80083b8 <_kill_r+0x1c>
 80083b6:	6023      	str	r3, [r4, #0]
 80083b8:	bd38      	pop	{r3, r4, r5, pc}
 80083ba:	bf00      	nop
 80083bc:	200005a4 	.word	0x200005a4

080083c0 <_getpid_r>:
 80083c0:	f7f9 b9e0 	b.w	8001784 <_getpid>

080083c4 <_init>:
 80083c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c6:	bf00      	nop
 80083c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ca:	bc08      	pop	{r3}
 80083cc:	469e      	mov	lr, r3
 80083ce:	4770      	bx	lr

080083d0 <_fini>:
 80083d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d2:	bf00      	nop
 80083d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083d6:	bc08      	pop	{r3}
 80083d8:	469e      	mov	lr, r3
 80083da:	4770      	bx	lr
