# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1-mux16to1.srcs/sim_1/new/rete_inter_tb.vhd" \

# Do not sort compile order
nosort
