# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_16_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/ALU_16 {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:52 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv 
# -- Compiling module select_oper
# 
# Top level modules:
# 	select_oper
# End time: 03:38:53 on Apr 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/ALU_16 {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/mux_2by1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:53 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/mux_2by1.sv 
# -- Compiling module mux_2by1
# 
# Top level modules:
# 	mux_2by1
# End time: 03:38:53 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/ALU_16 {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:53 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:38:53 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/ALU_16 {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/ALU_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:53 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/ALU_16.sv 
# -- Compiling module ALU_16
# 
# Top level modules:
# 	ALU_16
# End time: 03:38:53 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/ALU_16 {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/test_b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:53 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/test_b.sv 
# -- Compiling module test_b
# 
# Top level modules:
# 	test_b
# End time: 03:38:53 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_b
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_b 
# Start time: 03:38:53 on Apr 13,2020
# Loading sv_std.std
# Loading work.test_b
# Loading work.mux_2by1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# I am MUX
# a=x, b=x, s=x, y=x
# mux data : x
# End time: 03:48:02 on Apr 13,2020, Elapsed time: 0:09:09
# Errors: 0, Warnings: 0
