{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714693261097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714693261098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 16:41:00 2024 " "Processing started: Thu May  2 16:41:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714693261098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693261098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693261098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714693261706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714693261706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Found entity 1: TrafficLight" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714693267065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlight_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight_tb " "Found entity 1: TrafficLight_tb" {  } { { "TrafficLight_tb.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714693267070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714693267137 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(25) " "Verilog HDL Always Construct warning at TrafficLight.v(25): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267138 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(27) " "Verilog HDL Always Construct warning at TrafficLight.v(27): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267138 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(28) " "Verilog HDL Always Construct warning at TrafficLight.v(28): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267140 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(29) " "Verilog HDL Always Construct warning at TrafficLight.v(29): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267140 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(30) " "Verilog HDL Always Construct warning at TrafficLight.v(30): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267140 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(38) " "Verilog HDL Always Construct warning at TrafficLight.v(38): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267141 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(39) " "Verilog HDL Always Construct warning at TrafficLight.v(39): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267141 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(45) " "Verilog HDL Always Construct warning at TrafficLight.v(45): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267141 "|TrafficLight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i TrafficLight.v(46) " "Verilog HDL Always Construct warning at TrafficLight.v(46): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714693267141 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i TrafficLight.v(20) " "Verilog HDL Always Construct warning at TrafficLight.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714693267142 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns TrafficLight.v(20) " "Verilog HDL Always Construct warning at TrafficLight.v(20): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714693267142 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.green TrafficLight.v(20) " "Inferred latch for \"ns.green\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.yellow TrafficLight.v(20) " "Inferred latch for \"ns.yellow\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.red TrafficLight.v(20) " "Inferred latch for \"ns.red\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] TrafficLight.v(20) " "Inferred latch for \"i\[0\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] TrafficLight.v(20) " "Inferred latch for \"i\[1\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] TrafficLight.v(20) " "Inferred latch for \"i\[2\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] TrafficLight.v(20) " "Inferred latch for \"i\[3\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] TrafficLight.v(20) " "Inferred latch for \"i\[4\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267143 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] TrafficLight.v(20) " "Inferred latch for \"i\[5\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] TrafficLight.v(20) " "Inferred latch for \"i\[6\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] TrafficLight.v(20) " "Inferred latch for \"i\[7\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] TrafficLight.v(20) " "Inferred latch for \"i\[8\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] TrafficLight.v(20) " "Inferred latch for \"i\[9\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] TrafficLight.v(20) " "Inferred latch for \"i\[10\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] TrafficLight.v(20) " "Inferred latch for \"i\[11\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267144 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] TrafficLight.v(20) " "Inferred latch for \"i\[12\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] TrafficLight.v(20) " "Inferred latch for \"i\[13\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] TrafficLight.v(20) " "Inferred latch for \"i\[14\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] TrafficLight.v(20) " "Inferred latch for \"i\[15\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] TrafficLight.v(20) " "Inferred latch for \"i\[16\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] TrafficLight.v(20) " "Inferred latch for \"i\[17\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] TrafficLight.v(20) " "Inferred latch for \"i\[18\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267145 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] TrafficLight.v(20) " "Inferred latch for \"i\[19\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] TrafficLight.v(20) " "Inferred latch for \"i\[20\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] TrafficLight.v(20) " "Inferred latch for \"i\[21\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] TrafficLight.v(20) " "Inferred latch for \"i\[22\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] TrafficLight.v(20) " "Inferred latch for \"i\[23\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] TrafficLight.v(20) " "Inferred latch for \"i\[24\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] TrafficLight.v(20) " "Inferred latch for \"i\[25\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] TrafficLight.v(20) " "Inferred latch for \"i\[26\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] TrafficLight.v(20) " "Inferred latch for \"i\[27\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] TrafficLight.v(20) " "Inferred latch for \"i\[28\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] TrafficLight.v(20) " "Inferred latch for \"i\[29\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] TrafficLight.v(20) " "Inferred latch for \"i\[30\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267146 "|TrafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] TrafficLight.v(20) " "Inferred latch for \"i\[31\]\" at TrafficLight.v(20)" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693267147 "|TrafficLight"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ns.yellow_457 " "Latch ns.yellow_457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[31\] " "Ports D and ENA on the latch are fed by the same signal i\[31\]" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267739 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ns.green_442 " "Latch ns.green_442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.red " "Ports D and ENA on the latch are fed by the same signal cs.red" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267739 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ns.red_472 " "Latch ns.red_472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267739 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[31\] " "Latch i\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267739 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[2\] " "Latch i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[3\] " "Latch i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[4\] " "Latch i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[5\] " "Latch i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[6\] " "Latch i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[7\] " "Latch i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[8\] " "Latch i\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267740 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[9\] " "Latch i\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[10\] " "Latch i\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[11\] " "Latch i\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[12\] " "Latch i\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[13\] " "Latch i\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[14\] " "Latch i\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[15\] " "Latch i\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[16\] " "Latch i\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[17\] " "Latch i\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267741 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[18\] " "Latch i\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[19\] " "Latch i\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[20\] " "Latch i\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[21\] " "Latch i\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[22\] " "Latch i\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[23\] " "Latch i\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[24\] " "Latch i\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267742 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[25\] " "Latch i\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267743 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[26\] " "Latch i\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267743 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[27\] " "Latch i\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267743 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[28\] " "Latch i\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267743 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[29\] " "Latch i\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267743 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[30\] " "Latch i\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267743 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[0\] " "Latch i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267744 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[1\] " "Latch i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cs.yellow " "Ports D and ENA on the latch are fed by the same signal cs.yellow" {  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714693267744 ""}  } { { "TrafficLight.v" "" { Text "U:/CPE166/Traffic Light/TrafficLight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714693267744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714693267803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714693268426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714693268426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714693268658 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714693268658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714693268658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714693268658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714693268746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 16:41:08 2024 " "Processing ended: Thu May  2 16:41:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714693268746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714693268746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714693268746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714693268746 ""}
