#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 28 12:24:04 2022
# Process ID: 11916
# Current directory: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12860 C:\Users\ehgartns\Documents\new_pq_repo\auto_pq_16 bit\auto_pq_16.xpr
# Log file: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/vivado.log
# Journal file: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1075.930 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.930 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1075.930 ; gain = 0.000
run all
$stop called at time : 15011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/currentvalue}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/dump}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1075.930 ; gain = 0.000
run all
$stop called at time : 15011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
set_property top highest_level [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 12:45:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 12:45:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.953 ; gain = 13.004
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FBA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2670.031 ; gain = 1562.078
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/core_sim/data1}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/core_sim/data2}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2712.262 ; gain = 0.000
set_property top high_level [current_fileset]
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2712.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2714.758 ; gain = 2.281
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/currentvalue}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/dump}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/data1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/data2}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/data1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/core_sim/DUV/data2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.496 ; gain = 0.000
run all
$stop called at time : 15011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_pq_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv" Line 14. Module sr_pq_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=19) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=20) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=21) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=22) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=24) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=26) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=28) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=29) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=30) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=31) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=33) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=35) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=38) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=40) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.sr_pq_stage(STAGE=1)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=2)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=3)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=4)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=5)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=6)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=7)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=8)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=9)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=10)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=11)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=12)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=13)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=14)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=15)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=16)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=17)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=18)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=19)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=20)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=21)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=22)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=23)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=24)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=25)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=26)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=27)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=28)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=29)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=30)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=31)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=32)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=33)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=34)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=35)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=36)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=37)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=38)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=39)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=40)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=41)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=42)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=43)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=44)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=45)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=46)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=47)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=48)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=49)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=50)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=51)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=52)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=53)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=54)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=55)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=56)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=57)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=58)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=59)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=60)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=61)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=62)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=63)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=64)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=65)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=66)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=67)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=68)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=69)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=70)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=71)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=72)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=73)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=74)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=75)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=76)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=77)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=78)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=79)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=80)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=81)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=82)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=83)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=84)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=85)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=86)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=87)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=88)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=89)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=90)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=91)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=92)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=93)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=94)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=95)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=96)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=97)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=98)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=99)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=100)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=101)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=102)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=103)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=104)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=105)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=106)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=107)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=108)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=109)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=110)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=111)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=112)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=113)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=114)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=115)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=116)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=117)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=118)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=119)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=120)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=121)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=122)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=123)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=124)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=125)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=126)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=127)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=128)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=129)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=130)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=131)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=132)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=133)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=134)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=135)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=136)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=137)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=138)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=139)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=140)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=141)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=142)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=143)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=144)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=145)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=146)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=147)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=148)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=149)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=150)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=151)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=152)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=153)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=154)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=155)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=156)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=157)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=158)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=159)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=160)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=161)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=162)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=163)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=164)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=165)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=166)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=167)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=168)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=169)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=170)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=171)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=172)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=173)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=174)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=175)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=176)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=177)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=178)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=179)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=180)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=181)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=182)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=183)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=184)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=185)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=186)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=187)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=188)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=189)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=190)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=191)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=192)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=193)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=194)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=195)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=196)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=197)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=198)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=199)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=200)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=201)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=202)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=203)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=204)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=205)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=206)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=207)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=208)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=209)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=210)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=211)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=212)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=213)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=214)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=215)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=216)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=217)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=218)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=219)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=220)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=221)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=222)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=223)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=224)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=225)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=226)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=227)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=228)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=229)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=230)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=231)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=232)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=233)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=234)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=235)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=236)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=237)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=238)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=239)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=240)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=241)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=242)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=243)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=244)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=245)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=246)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=247)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=248)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=249)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=250)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=251)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=252)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=253)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=254)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=255)
Compiling module xil_defaultlib.sr_pq_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 13:19:43 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2835.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2835.777 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2835.777 ; gain = 0.000
run all
$stop called at time : 15011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: high_level
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.246 ; gain = 25.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'high_level' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:24]
INFO: [Synth 8-6157] synthesizing module 'pq_if' [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pq_if' (0#1) [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'auto_top' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_pq' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (2#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'compcounter' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'flip_flop' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'flip_flop' (3#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'compcounter' (4#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'auto_top' (5#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sr_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv:14]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized0' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized0' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized1' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized1' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized2' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized2' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized3' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized3' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized4' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized4' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized5' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized5' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized6' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized6' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized7' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized7' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized8' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized8' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized9' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized9' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized10' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized10' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized11' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized11' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized12' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized12' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized13' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized13' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized14' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized14' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized15' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized15' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized16' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized16' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized17' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized17' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized18' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized18' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized19' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized19' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized20' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized20' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized21' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized21' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized22' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized22' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized23' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized23' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized24' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized24' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized25' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized25' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized26' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized26' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized27' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized27' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized28' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized28' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized29' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized29' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized30' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized30' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized31' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized31' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized32' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized32' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized33' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized33' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized34' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized34' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized35' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized35' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized36' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized36' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized37' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized37' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized38' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized38' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized39' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 41 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized39' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized40' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized40' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized41' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized41' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized42' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized42' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized43' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized43' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized44' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 46 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized44' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized45' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized45' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized46' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized46' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized47' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized47' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized48' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized48' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized49' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized49' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized50' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized50' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized51' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized51' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized52' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized52' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized53' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 55 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized53' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized54' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 56 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized54' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized55' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 57 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized55' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized56' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized56' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized57' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized57' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized58' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized58' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized59' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 61 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized59' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized60' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 62 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized60' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized61' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized61' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized62' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized62' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized63' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized63' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized64' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized64' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized65' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized65' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized66' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized66' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized67' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized67' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized68' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized68' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized69' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized69' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized70' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized70' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized71' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized71' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized72' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized72' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized73' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized73' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized74' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 76 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized74' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized75' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 77 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized75' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized76' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized76' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized77' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 79 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized77' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized78' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized78' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized79' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized79' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized80' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 82 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized80' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized81' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized81' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized82' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 84 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized82' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized83' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized83' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized84' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 86 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized84' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized85' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized85' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized86' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 88 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized86' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized87' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 89 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized87' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized88' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 90 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized88' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized89' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized89' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized90' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter STAGE bound to: 92 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized90' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 93 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized91' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 94 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized92' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter STAGE bound to: 95 - type: integer 
	Parameter STAGE bound to: 96 - type: integer 
	Parameter STAGE bound to: 97 - type: integer 
	Parameter STAGE bound to: 98 - type: integer 
	Parameter STAGE bound to: 99 - type: integer 
	Parameter STAGE bound to: 100 - type: integer 
	Parameter STAGE bound to: 101 - type: integer 
	Parameter STAGE bound to: 102 - type: integer 
	Parameter STAGE bound to: 103 - type: integer 
	Parameter STAGE bound to: 104 - type: integer 
	Parameter STAGE bound to: 105 - type: integer 
	Parameter STAGE bound to: 106 - type: integer 
	Parameter STAGE bound to: 107 - type: integer 
	Parameter STAGE bound to: 108 - type: integer 
	Parameter STAGE bound to: 109 - type: integer 
	Parameter STAGE bound to: 110 - type: integer 
	Parameter STAGE bound to: 111 - type: integer 
	Parameter STAGE bound to: 112 - type: integer 
	Parameter STAGE bound to: 113 - type: integer 
	Parameter STAGE bound to: 114 - type: integer 
	Parameter STAGE bound to: 115 - type: integer 
	Parameter STAGE bound to: 116 - type: integer 
	Parameter STAGE bound to: 117 - type: integer 
	Parameter STAGE bound to: 118 - type: integer 
	Parameter STAGE bound to: 119 - type: integer 
	Parameter STAGE bound to: 120 - type: integer 
	Parameter STAGE bound to: 121 - type: integer 
	Parameter STAGE bound to: 122 - type: integer 
	Parameter STAGE bound to: 123 - type: integer 
	Parameter STAGE bound to: 124 - type: integer 
	Parameter STAGE bound to: 125 - type: integer 
	Parameter STAGE bound to: 126 - type: integer 
	Parameter STAGE bound to: 127 - type: integer 
	Parameter STAGE bound to: 128 - type: integer 
	Parameter STAGE bound to: 129 - type: integer 
	Parameter STAGE bound to: 130 - type: integer 
	Parameter STAGE bound to: 131 - type: integer 
	Parameter STAGE bound to: 132 - type: integer 
	Parameter STAGE bound to: 133 - type: integer 
	Parameter STAGE bound to: 134 - type: integer 
	Parameter STAGE bound to: 135 - type: integer 
	Parameter STAGE bound to: 136 - type: integer 
	Parameter STAGE bound to: 137 - type: integer 
	Parameter STAGE bound to: 138 - type: integer 
	Parameter STAGE bound to: 139 - type: integer 
	Parameter STAGE bound to: 140 - type: integer 
	Parameter STAGE bound to: 141 - type: integer 
	Parameter STAGE bound to: 142 - type: integer 
	Parameter STAGE bound to: 143 - type: integer 
	Parameter STAGE bound to: 144 - type: integer 
	Parameter STAGE bound to: 145 - type: integer 
	Parameter STAGE bound to: 146 - type: integer 
	Parameter STAGE bound to: 147 - type: integer 
	Parameter STAGE bound to: 148 - type: integer 
	Parameter STAGE bound to: 149 - type: integer 
	Parameter STAGE bound to: 150 - type: integer 
	Parameter STAGE bound to: 151 - type: integer 
	Parameter STAGE bound to: 152 - type: integer 
	Parameter STAGE bound to: 153 - type: integer 
	Parameter STAGE bound to: 154 - type: integer 
	Parameter STAGE bound to: 155 - type: integer 
	Parameter STAGE bound to: 156 - type: integer 
	Parameter STAGE bound to: 157 - type: integer 
	Parameter STAGE bound to: 158 - type: integer 
	Parameter STAGE bound to: 159 - type: integer 
	Parameter STAGE bound to: 160 - type: integer 
	Parameter STAGE bound to: 161 - type: integer 
	Parameter STAGE bound to: 162 - type: integer 
	Parameter STAGE bound to: 163 - type: integer 
	Parameter STAGE bound to: 164 - type: integer 
	Parameter STAGE bound to: 165 - type: integer 
	Parameter STAGE bound to: 166 - type: integer 
	Parameter STAGE bound to: 167 - type: integer 
	Parameter STAGE bound to: 168 - type: integer 
	Parameter STAGE bound to: 169 - type: integer 
	Parameter STAGE bound to: 170 - type: integer 
	Parameter STAGE bound to: 171 - type: integer 
	Parameter STAGE bound to: 172 - type: integer 
	Parameter STAGE bound to: 173 - type: integer 
	Parameter STAGE bound to: 174 - type: integer 
	Parameter STAGE bound to: 175 - type: integer 
	Parameter STAGE bound to: 176 - type: integer 
	Parameter STAGE bound to: 177 - type: integer 
	Parameter STAGE bound to: 178 - type: integer 
	Parameter STAGE bound to: 179 - type: integer 
	Parameter STAGE bound to: 180 - type: integer 
	Parameter STAGE bound to: 181 - type: integer 
	Parameter STAGE bound to: 182 - type: integer 
	Parameter STAGE bound to: 183 - type: integer 
	Parameter STAGE bound to: 184 - type: integer 
	Parameter STAGE bound to: 185 - type: integer 
	Parameter STAGE bound to: 186 - type: integer 
	Parameter STAGE bound to: 187 - type: integer 
	Parameter STAGE bound to: 188 - type: integer 
	Parameter STAGE bound to: 189 - type: integer 
	Parameter STAGE bound to: 190 - type: integer 
	Parameter STAGE bound to: 191 - type: integer 
	Parameter STAGE bound to: 192 - type: integer 
	Parameter STAGE bound to: 193 - type: integer 
	Parameter STAGE bound to: 194 - type: integer 
	Parameter STAGE bound to: 195 - type: integer 
	Parameter STAGE bound to: 196 - type: integer 
	Parameter STAGE bound to: 197 - type: integer 
	Parameter STAGE bound to: 198 - type: integer 
	Parameter STAGE bound to: 199 - type: integer 
	Parameter STAGE bound to: 200 - type: integer 
	Parameter STAGE bound to: 201 - type: integer 
	Parameter STAGE bound to: 202 - type: integer 
	Parameter STAGE bound to: 203 - type: integer 
	Parameter STAGE bound to: 204 - type: integer 
	Parameter STAGE bound to: 205 - type: integer 
	Parameter STAGE bound to: 206 - type: integer 
	Parameter STAGE bound to: 207 - type: integer 
	Parameter STAGE bound to: 208 - type: integer 
	Parameter STAGE bound to: 209 - type: integer 
	Parameter STAGE bound to: 210 - type: integer 
	Parameter STAGE bound to: 211 - type: integer 
	Parameter STAGE bound to: 212 - type: integer 
	Parameter STAGE bound to: 213 - type: integer 
	Parameter STAGE bound to: 214 - type: integer 
	Parameter STAGE bound to: 215 - type: integer 
	Parameter STAGE bound to: 216 - type: integer 
	Parameter STAGE bound to: 217 - type: integer 
	Parameter STAGE bound to: 218 - type: integer 
	Parameter STAGE bound to: 219 - type: integer 
	Parameter STAGE bound to: 220 - type: integer 
	Parameter STAGE bound to: 221 - type: integer 
	Parameter STAGE bound to: 222 - type: integer 
	Parameter STAGE bound to: 223 - type: integer 
	Parameter STAGE bound to: 224 - type: integer 
	Parameter STAGE bound to: 225 - type: integer 
	Parameter STAGE bound to: 226 - type: integer 
	Parameter STAGE bound to: 227 - type: integer 
	Parameter STAGE bound to: 228 - type: integer 
	Parameter STAGE bound to: 229 - type: integer 
	Parameter STAGE bound to: 230 - type: integer 
	Parameter STAGE bound to: 231 - type: integer 
	Parameter STAGE bound to: 232 - type: integer 
	Parameter STAGE bound to: 233 - type: integer 
	Parameter STAGE bound to: 234 - type: integer 
	Parameter STAGE bound to: 235 - type: integer 
	Parameter STAGE bound to: 236 - type: integer 
	Parameter STAGE bound to: 237 - type: integer 
	Parameter STAGE bound to: 238 - type: integer 
	Parameter STAGE bound to: 239 - type: integer 
	Parameter STAGE bound to: 240 - type: integer 
	Parameter STAGE bound to: 241 - type: integer 
	Parameter STAGE bound to: 242 - type: integer 
	Parameter STAGE bound to: 243 - type: integer 
	Parameter STAGE bound to: 244 - type: integer 
	Parameter STAGE bound to: 245 - type: integer 
	Parameter STAGE bound to: 246 - type: integer 
	Parameter STAGE bound to: 247 - type: integer 
	Parameter STAGE bound to: 248 - type: integer 
	Parameter STAGE bound to: 249 - type: integer 
	Parameter STAGE bound to: 250 - type: integer 
	Parameter STAGE bound to: 251 - type: integer 
	Parameter STAGE bound to: 252 - type: integer 
	Parameter STAGE bound to: 253 - type: integer 
	Parameter STAGE bound to: 254 - type: integer 
	Parameter STAGE bound to: 255 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3728.918 ; gain = 278.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3746.762 ; gain = 296.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3746.762 ; gain = 296.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.427 . Memory (MB): peak = 3746.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp_n'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[7]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3851.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 3929.969 ; gain = 479.914
206 Infos, 16 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 3929.969 ; gain = 479.914
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_pq_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv" Line 14. Module sr_pq_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=19) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=20) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=21) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=22) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=24) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=26) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=28) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=29) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=30) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=31) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=33) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=35) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=38) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv" Line 17. Module sr_pq_stage(STAGE=40) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.sr_pq_stage(STAGE=1)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=2)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=3)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=4)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=5)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=6)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=7)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=8)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=9)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=10)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=11)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=12)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=13)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=14)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=15)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=16)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=17)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=18)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=19)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=20)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=21)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=22)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=23)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=24)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=25)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=26)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=27)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=28)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=29)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=30)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=31)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=32)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=33)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=34)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=35)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=36)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=37)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=38)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=39)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=40)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=41)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=42)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=43)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=44)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=45)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=46)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=47)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=48)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=49)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=50)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=51)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=52)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=53)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=54)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=55)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=56)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=57)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=58)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=59)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=60)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=61)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=62)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=63)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=64)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=65)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=66)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=67)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=68)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=69)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=70)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=71)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=72)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=73)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=74)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=75)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=76)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=77)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=78)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=79)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=80)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=81)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=82)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=83)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=84)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=85)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=86)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=87)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=88)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=89)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=90)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=91)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=92)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=93)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=94)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=95)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=96)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=97)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=98)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=99)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=100)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=101)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=102)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=103)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=104)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=105)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=106)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=107)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=108)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=109)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=110)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=111)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=112)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=113)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=114)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=115)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=116)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=117)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=118)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=119)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=120)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=121)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=122)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=123)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=124)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=125)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=126)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=127)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=128)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=129)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=130)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=131)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=132)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=133)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=134)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=135)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=136)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=137)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=138)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=139)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=140)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=141)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=142)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=143)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=144)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=145)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=146)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=147)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=148)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=149)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=150)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=151)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=152)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=153)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=154)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=155)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=156)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=157)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=158)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=159)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=160)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=161)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=162)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=163)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=164)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=165)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=166)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=167)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=168)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=169)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=170)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=171)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=172)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=173)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=174)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=175)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=176)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=177)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=178)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=179)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=180)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=181)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=182)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=183)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=184)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=185)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=186)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=187)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=188)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=189)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=190)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=191)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=192)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=193)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=194)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=195)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=196)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=197)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=198)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=199)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=200)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=201)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=202)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=203)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=204)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=205)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=206)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=207)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=208)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=209)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=210)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=211)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=212)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=213)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=214)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=215)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=216)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=217)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=218)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=219)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=220)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=221)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=222)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=223)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=224)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=225)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=226)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=227)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=228)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=229)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=230)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=231)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=232)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=233)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=234)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=235)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=236)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=237)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=238)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=239)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=240)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=241)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=242)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=243)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=244)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=245)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=246)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=247)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=248)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=249)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=250)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=251)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=252)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=253)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=254)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=255)
Compiling module xil_defaultlib.sr_pq_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 3930.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3930.656 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3930.656 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3930.656 ; gain = 0.000
run all
$stop called at time : 15011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
set_property top highest_level [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 13:33:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 13:33:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3936.914 ; gain = 5.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'highest_level' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv:13]
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 10 - type: integer 
	Parameter CTRBITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv:13]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (2#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv:12]
INFO: [Synth 8-6157] synthesizing module 'high_level' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:24]
INFO: [Synth 8-6157] synthesizing module 'pq_if' [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pq_if' (2#1) [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'auto_top' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_pq' (3#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (4#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'compcounter' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'flip_flop' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'flip_flop' (5#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'compcounter' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'auto_top' (7#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sr_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq.sv:14]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized0' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized0' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized1' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized1' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized2' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized2' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized3' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized3' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized4' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized4' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized5' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized5' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized6' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized6' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized7' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized7' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized8' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized8' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized9' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized9' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized10' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized10' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized11' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized11' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized12' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized12' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized13' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized13' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized14' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized14' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized15' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized15' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized16' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized16' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized17' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized17' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sr_pq_stage__parameterized18' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
	Parameter STAGE bound to: 20 - type: integer 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Synth 8-6155] done synthesizing module 'sr_pq_stage__parameterized18' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_test/sr_pq_stage.sv:17]
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3951.172 ; gain = 20.055
INFO: [Common 17-344] 'refresh_design' was cancelled
update_compile_order -fileset sources_1
set_property top high_level [current_fileset]
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3951.172 ; gain = 0.000
run all
$stop called at time : 15011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3951.172 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 13:57:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 13:57:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property top highest_level [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:00:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:00:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3951.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'highest_level' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv:13]
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 10 - type: integer 
	Parameter CTRBITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv:13]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (2#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv:12]
INFO: [Synth 8-6157] synthesizing module 'high_level' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:24]
INFO: [Synth 8-6157] synthesizing module 'pq_if' [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pq_if' (2#1) [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'auto_top' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_pq' (3#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (4#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'compcounter' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'flip_flop' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'flip_flop' (5#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'compcounter' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'auto_top' (7#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'heap_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mem_swsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv:15]
	Parameter W bound to: 16 - type: integer 
	Parameter D bound to: 256 - type: integer 
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_swsr' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'heap_pq' (9#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'high_level' (10#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:24]
INFO: [Synth 8-6157] synthesizing module 'rgb_pwm' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb_pwm' (11#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (12#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (13#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (4) of module 'counter' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (14#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (15#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (16#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (17#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'highest_level' (18#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3955.465 ; gain = 4.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.398 ; gain = 22.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3973.398 ; gain = 22.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3975.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
Finished Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4031.465 ; gain = 80.293
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv}}
update_compile_order -fileset sim_1
set_property top highest_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_3_8_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module period_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ext_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv" Line 13. Module debounce_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv" Line 12. Module single_pulser has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv" Line 13. Module debounce_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv" Line 12. Module single_pulser has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.period_enb_default
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.dec_3_8_n
Compiling module xil_defaultlib.mux8(W=7)
Compiling module xil_defaultlib.sevenseg_ext_n
Compiling module xil_defaultlib.sevenseg_ctl
Compiling module xil_defaultlib.highest_level
Compiling module xil_defaultlib.highest_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot highest_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 14:10:00 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4136.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "highest_sim_behav -key {Behavioral:sim_1:Functional:highest_sim} -tclbatch {highest_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source highest_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'highest_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4136.773 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/U_PQ_IF}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/data1}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/data2}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/clk}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/AUTO/FSM/state}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/SEVENSEG/d3}} {{/highest_sim/DUV/SEVENSEG/d2}} {{/highest_sim/DUV/SEVENSEG/d1}} {{/highest_sim/DUV/SEVENSEG/d0}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/segs_n}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/an_n}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4136.773 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 54
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_3_8_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module period_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ext_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv" Line 13. Module debounce_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv" Line 12. Module single_pulser has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv" Line 13. Module debounce_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv" Line 12. Module single_pulser has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.period_enb_default
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.dec_3_8_n
Compiling module xil_defaultlib.mux8(W=7)
Compiling module xil_defaultlib.sevenseg_ext_n
Compiling module xil_defaultlib.sevenseg_ctl
Compiling module xil_defaultlib.highest_level
Compiling module xil_defaultlib.highest_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot highest_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4136.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4136.773 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4136.773 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/U_PQ_IF}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4136.773 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 48
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/rst}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/start}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4136.773 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 48
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/AUTO/FSM/start}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4200.582 ; gain = 4.035
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 48
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/highest_sim/DUV/CORE/start}} 
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_3_8_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module period_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ext_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.period_enb_default
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.dec_3_8_n
Compiling module xil_defaultlib.mux8(W=7)
Compiling module xil_defaultlib.sevenseg_ext_n
Compiling module xil_defaultlib.sevenseg_ctl
Compiling module xil_defaultlib.highest_level
Compiling module xil_defaultlib.highest_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot highest_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 4200.582 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 48
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'highest_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj highest_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_3_8_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module period_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ext_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module highest_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot highest_sim_behav xil_defaultlib.highest_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 23. Module highest_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv" Line 23. Module highest_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv" Line 23. Module rgb_pwm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv" Line 18. Module sevenseg_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv" Line 20. Module period_enb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv" Line 23. Module dec_3_8_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv" Line 23. Module mux8(W=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv" Line 12. Module sevenseg_ext_n has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.rgb_pwm
Compiling module xil_defaultlib.period_enb_default
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.dec_3_8_n
Compiling module xil_defaultlib.mux8(W=7)
Compiling module xil_defaultlib.sevenseg_ext_n
Compiling module xil_defaultlib.sevenseg_ctl
Compiling module xil_defaultlib.highest_level
Compiling module xil_defaultlib.highest_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot highest_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.582 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4200.582 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_sim.sv" Line 48
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:32:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:32:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:37:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:37:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4200.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4388.434 ; gain = 0.000
open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4388.434 ; gain = 187.852
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:40:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:40:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:46:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:46:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_s test/sr_pq_s.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/sr_pq_s test/sr_pq_s_stage.sv}}
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:49:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:49:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/pheap_pq.sv}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/leq1.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/level.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/level_shifter.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/leq.sv}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/levelRam.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 14:58:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 14:58:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/pheap_pq test/pheapTypes.sv}}
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 15:00:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 15:00:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 28 15:02:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Thu Jul 28 15:02:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top core_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top high_level [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4388.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4388.434 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/currentvalue}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/dump}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4388.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4388.434 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4388.434 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4388.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4388.434 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 4388.434 ; gain = 0.000
run all
$stop called at time : 415011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4388.434 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: high_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4388.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'high_level' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:24]
INFO: [Synth 8-6157] synthesizing module 'pq_if' [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pq_if' (0#1) [C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'auto_top' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_pq' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_pq' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (2#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'compcounter' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'flip_flop' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'flip_flop' (3#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'compcounter' (4#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'auto_top' (5#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_r' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_mux2' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_mux2' (6#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_sort2' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_sort2' (7#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv:13]
WARNING: [Synth 8-324] index 256 out of range [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
WARNING: [Synth 8-324] index 256 out of range [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
WARNING: [Synth 8-324] index 256 out of range [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_reg' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_reg' (8#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_mux3' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_mux3' (9#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_r' (10#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'high_level' (11#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4482.930 ; gain = 94.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4505.742 ; gain = 117.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4505.742 ; gain = 117.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 4505.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp_n'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[7]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4627.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4635.637 ; gain = 247.203
27 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4635.637 ; gain = 247.203
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/pq_rd_if.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <ra_pq_s> not found while processing module instance <U_RA_PQ_S> [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4674.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4681.137 ; gain = 6.703
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/currentvalue}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/dump}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4681.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4681.145 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 4681.145 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 15:23:16 2022...
