INFO: Parsing fpga_LFSR_yosys_out.blif...
INFO: Parsing fpga_LFSR_ace_out.blif...
Found 1 clock: clk in .inputs clk
INFO: 0 buffer to be removed:
INFO: Parsing fpga_LFSR_ace_out.blif the second time...
