INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Data/Work/adder_tb_vivado/Adder/Adder.sim/sim_1/synth/timing/adder_testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Data/Work/adder_tb_vivado/Adder/Adder.srcs/sim_1/new/adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_testbench
