
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY 8wide_2to1mux IS

	PORT(
		x : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		y : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		s : IN STD_LOGIC;
		o : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	    );

END 8wide_2to1mux;

ARCHITECTURE structural OF 8wide_2to1mux IS

BEGIN
G1: 	FOR i IN 0 TO 7 GENERATE
		muxes: mux2to1
			PORT MAP(
				
				s,
				o(i)
				);
	END GENERATE;

END structural;
