Analysis & Synthesis report for Lab1Demo
Mon Dec 20 14:27:09 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_VGA_DEMO_KBD|topBomb:inst31|bomb:inst9|pres_st
 11. State Machine - |TOP_VGA_DEMO_KBD|game_controller_copy:inst51|pres_st
 12. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|lpf:inst5|cur_st
 13. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st
 14. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|present_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for AUDIO:inst18|audio_codec_controller:inst2
 22. Source assignments for KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4
 23. Source assignments for random:inst33
 24. Source assignments for random:inst14
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Parameter Settings for User Entity Instance: back_ground_draw:inst4
 27. Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i
 28. Parameter Settings for User Entity Instance: Monkey_Block:inst13|square_object:inst6
 29. Parameter Settings for User Entity Instance: Monkey_Block:inst13|monkey_moveCollision:inst
 30. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|KBDINTF:inst|lpf:inst5
 31. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Right
 32. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Left
 33. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Up
 34. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Down
 35. Parameter Settings for User Entity Instance: Rope_Block:inst30|square_object:inst6
 36. Parameter Settings for User Entity Instance: Rope_Block:inst30|rope_moveCollision:inst
 37. Parameter Settings for User Entity Instance: FRUITS_DISPLAY:inst26|square_object:inst11
 38. Parameter Settings for User Entity Instance: FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component
 39. Parameter Settings for User Entity Instance: ROPES_DISPLAY:inst7|square_object:inst11
 40. Parameter Settings for User Entity Instance: ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: FLOOR_DISPLAY:inst8|square_object:inst11
 42. Parameter Settings for User Entity Instance: FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component
 43. Parameter Settings for User Entity Instance: Target_Block:inst24|square_object:inst6
 44. Parameter Settings for User Entity Instance: Target_Block:inst24|target_moveCollision:inst
 45. Parameter Settings for User Entity Instance: Enemy_Block:inst42|square_object:inst6
 46. Parameter Settings for User Entity Instance: Enemy_Block:inst42|rope_moveCollision:inst
 47. Parameter Settings for User Entity Instance: Star_Block:inst17|square_object:inst6
 48. Parameter Settings for User Entity Instance: Star_Block:inst17|star_moveCollision:inst1
 49. Parameter Settings for User Entity Instance: random:inst33
 50. Parameter Settings for User Entity Instance: random:inst14
 51. Parameter Settings for User Entity Instance: topBomb:inst31|bcddn:inst
 52. Parameter Settings for User Entity Instance: ScoreBitMap:inst11
 53. Parameter Settings for User Entity Instance: square_object:inst36
 54. Parameter Settings for User Entity Instance: ScoreX:inst39|lpm_constant:LPM_CONSTANT_component
 55. Parameter Settings for User Entity Instance: ScoreY:inst40|lpm_constant:LPM_CONSTANT_component
 56. Parameter Settings for User Entity Instance: Win_Block:inst28|square_object:inst6
 57. Parameter Settings for User Entity Instance: Win_Block:inst28|win_lose_moveCollision:inst2
 58. Parameter Settings for User Entity Instance: Lose_Block:inst19|square_object:inst6
 59. Parameter Settings for User Entity Instance: Lose_Block:inst19|win_lose_moveCollision:inst
 60. Parameter Settings for User Entity Instance: NumbersBitMap:inst5
 61. Parameter Settings for User Entity Instance: square_object:inst16
 62. Parameter Settings for User Entity Instance: Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component
 63. Parameter Settings for User Entity Instance: Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component
 64. Parameter Settings for User Entity Instance: square_object:inst21
 65. Parameter Settings for User Entity Instance: Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component
 66. Parameter Settings for User Entity Instance: Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component
 67. Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1
 68. Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9
 69. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 70. Port Connectivity Checks: "topBomb:inst31|bcddn:inst|down_counter:highc"
 71. Port Connectivity Checks: "topBomb:inst31|bcddn:inst|down_counter:lowc"
 72. SignalTap II Logic Analyzer Settings
 73. In-System Memory Content Editor Settings
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Connections to In-System Debugging Instance "auto_signaltap_0"
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 20 14:27:09 2021       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_VGA_DEMO_KBD                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2338                                        ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 458,880                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_KBD   ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                               ; Library       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; RTL/Counter/scoreY.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreY.v                                               ;               ;
; RTL/Counter/scoreX.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreX.v                                               ;               ;
; RTL/Counter/ScoreBitMap.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/ScoreBitMap.sv                                         ;               ;
; RTL/VGA/starBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/starBitMap.sv                                              ;               ;
; RTL/VGA/star_moveCollision.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv                                      ;               ;
; RTL/VGA/Star_Block.bdf                                             ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Star_Block.bdf                                             ;               ;
; RTL/VGA/win_lose_moveCollision.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv                                  ;               ;
; RTL/VGA/winpixBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/winpixBitMap.sv                                            ;               ;
; RTL/VGA/Win_Block.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Win_Block.bdf                                              ;               ;
; RTL/VGA/lose_pixBitMap.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/lose_pixBitMap.sv                                          ;               ;
; RTL/VGA/Lose_Block.bdf                                             ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Lose_Block.bdf                                             ;               ;
; RTL/Counter/one_sec_counter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/one_sec_counter.sv                                     ;               ;
; RTL/Counter/Number_position_low_Y.v                                ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_Y.v                                ;               ;
; RTL/Counter/Number_position_low_X.v                                ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_X.v                                ;               ;
; RTL/Counter/Number_position_high_Y.v                               ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_Y.v                               ;               ;
; RTL/Counter/Number_position_high_X.v                               ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_X.v                               ;               ;
; RTL/Counter/topBomb.bdf                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/topBomb.bdf                                            ;               ;
; RTL/Counter/NumbersBitMap.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/NumbersBitMap.sv                                       ;               ;
; RTL/Counter/down_counter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/down_counter.sv                                        ;               ;
; RTL/Counter/bomb.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bomb.sv                                                ;               ;
; RTL/Counter/bcddn.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bcddn.sv                                               ;               ;
; RTL/VGA/enemyBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemyBitMap.sv                                             ;               ;
; RTL/VGA/Enemy_Block.bdf                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Enemy_Block.bdf                                            ;               ;
; RTL/VGA/game_controller_copy.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller_copy.sv                                    ;               ;
; RTL/VGA/targetBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/targetBitMap.sv                                            ;               ;
; RTL/VGA/target_moveCollision.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv                                    ;               ;
; RTL/VGA/Target_Block.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Target_Block.bdf                                           ;               ;
; RTL/random.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv                                                      ;               ;
; RTL/VGA/ropeBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/ropeBitMap.sv                                              ;               ;
; RTL/VGA/background/square_object.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/square_object.sv                                ;               ;
; RTL/VGA/background/RopesMatrixBitMap.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/RopesMatrixBitMap.sv                            ;               ;
; RTL/VGA/background/ROPES_DISPLAY.bdf                               ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/ROPES_DISPLAY.bdf                               ;               ;
; RTL/VGA/background/FruitsMatrixBitMap.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FruitsMatrixBitMap.sv                           ;               ;
; RTL/VGA/background/FRUITS_DISPLAY.bdf                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FRUITS_DISPLAY.bdf                              ;               ;
; RTL/VGA/background/FloorsMatrixBitMap.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FloorsMatrixBitMap.sv                           ;               ;
; RTL/VGA/background/FLOOR_DISPLAY.bdf                               ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FLOOR_DISPLAY.bdf                               ;               ;
; RTL/VGA/background/back_ground_draw.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv                             ;               ;
; RTL/VGA/rope_moveCollision.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv                                      ;               ;
; RTL/VGA/Rope_Block.bdf                                             ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Rope_Block.bdf                                             ;               ;
; RTL/VGA/monkeyBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkeyBitMap.sv                                            ;               ;
; RTL/VGA/monkey_moveCollision.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv                                    ;               ;
; RTL/VGA/Monkey_Block.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Monkey_Block.bdf                                           ;               ;
; RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ;               ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/objects_mux.sv                                             ;               ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/VGA_Controller.sv                                          ;               ;
; RTL/KEYBOARD/keyToggle_decoder.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyToggle_decoder.sv                                  ;               ;
; RTL/KEYBOARD/HexSS.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/HexSS.sv                                              ;               ;
; RTL/KEYBOARD/keyPad_decoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyPad_decoder.sv                                     ;               ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/lpf.sv                                                ;               ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv                                            ;               ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/bitrec.sv                                             ;               ;
; RTL/KEYBOARD/KBDINTF.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/KBDINTF.bdf                                           ;               ;
; RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf                                ;               ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Seg7/SEG7.SV                                                   ;               ;
; clock_divider.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.v                                                    ; clock_divider ;
; clock_divider/clock_divider_0002.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.v                                 ; clock_divider ;
; audio_codec_controller.qxp                                         ; yes             ; User File                                    ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp                                         ;               ;
; RTL/AUDIO/SinTable.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/SinTable.sv                                              ;               ;
; RTL/AUDIO/addr_counter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/addr_counter.sv                                          ;               ;
; RTL/AUDIO/prescaler.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/prescaler.sv                                             ;               ;
; RTL/AUDIO/ToneDecoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/ToneDecoder.sv                                           ;               ;
; RTL/AUDIO/AUDIO.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/AUDIO.bdf                                                ;               ;
; matrix_top_XY.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.v                                                    ;               ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                                        ;               ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                                                    ;               ;
; db/lpm_constant_gj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_gj8.tdf                                            ;               ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                 ;               ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                       ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                   ;               ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                      ;               ;
; db/lpm_constant_ng8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_ng8.tdf                                            ;               ;
; db/lpm_constant_jg8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_jg8.tdf                                            ;               ;
; db/lpm_constant_mg8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_mg8.tdf                                            ;               ;
; db/lpm_constant_og8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_og8.tdf                                            ;               ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                   ;               ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                              ;               ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                 ;               ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                    ;               ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                    ;               ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                                          ;               ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                      ;               ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                       ;               ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                        ;               ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                              ;               ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;               ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;               ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;               ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;               ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;               ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                          ;               ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                                          ;               ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;               ;
; db/altsyncram_gi84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/altsyncram_gi84.tdf                                             ;               ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/decode_dla.tdf                                                  ;               ;
; db/mux_sfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/mux_sfb.tdf                                                     ;               ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                        ;               ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                      ;               ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                         ;               ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                 ;               ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                      ;               ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                         ;               ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                                          ;               ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                                        ;               ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                                                        ;               ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/mux_elc.tdf                                                     ;               ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                      ;               ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                                                          ;               ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                     ;               ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/decode_vnf.tdf                                                  ;               ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                     ;               ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                     ;               ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                        ;               ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                     ;               ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                             ;               ;
; db/cntr_g7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_g7i.tdf                                                    ;               ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cmpr_b9c.tdf                                                    ;               ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_24j.tdf                                                    ;               ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_29i.tdf                                                    ;               ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cmpr_e9c.tdf                                                    ;               ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_kri.tdf                                                    ;               ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cmpr_99c.tdf                                                    ;               ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                         ; altera_sld    ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                    ;               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3627                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 4971                     ;
;     -- 7 input functions                    ; 178                      ;
;     -- 6 input functions                    ; 1679                     ;
;     -- 5 input functions                    ; 872                      ;
;     -- 4 input functions                    ; 636                      ;
;     -- <=3 input functions                  ; 1606                     ;
;                                             ;                          ;
; Dedicated logic registers                   ; 2338                     ;
;                                             ;                          ;
; I/O pins                                    ; 58                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 458880                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 956                      ;
; Total fan-out                               ; 32555                    ;
; Average fan-out                             ; 4.34                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; |TOP_VGA_DEMO_KBD                                                                                                                       ; 4971 (2)            ; 2338 (0)                  ; 458880            ; 0          ; 58   ; 0            ; |TOP_VGA_DEMO_KBD                                                                                                                                                                                                                                                                                                                                            ; TOP_VGA_DEMO_KBD                  ; work          ;
;    |AUDIO:inst18|                                                                                                                       ; 534 (0)             ; 601 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18                                                                                                                                                                                                                                                                                                                               ; AUDIO                             ; work          ;
;       |ToneDecoder:inst4|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|ToneDecoder:inst4                                                                                                                                                                                                                                                                                                             ; ToneDecoder                       ; work          ;
;       |addr_counter:inst9|                                                                                                              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9                                                                                                                                                                                                                                                                                                            ; addr_counter                      ; work          ;
;       |audio_codec_controller:inst2|                                                                                                    ; 432 (1)             ; 552 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2                                                                                                                                                                                                                                                                                                  ; audio_codec_controller            ; work          ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                         ; CLOCK_500                         ; work          ;
;          |DeBounce:DeBounce_inst|                                                                                                       ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|DeBounce:DeBounce_inst                                                                                                                                                                                                                                                                           ; DeBounce                          ; work          ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 89 (42)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                              ; adc2parallel                      ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                               ; synch_fifo                        ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                       ; dcfifo                            ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                            ; dcfifo_8il1                       ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                    ; a_fefifo_2dc                      ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                   ; a_fefifo_b9c                      ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                            ; a_gray2bin_c9b                    ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                            ; a_gray2bin_c9b                    ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                  ; a_graycounter_bu6                 ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                  ; a_graycounter_g56                 ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                         ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                   ; dffpipe_gd9                       ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                         ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                   ; dffpipe_gd9                       ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                           ; altdpram                          ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                       ; lpm_decode                        ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                             ; decode_mpf                        ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                           ; cntr_u1b                          ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                           ; cntr_u1b                          ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                  ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 90 (43)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                             ; adc2parallel                      ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                              ; synch_fifo                        ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                      ; dcfifo                            ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                           ; dcfifo_8il1                       ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                   ; a_fefifo_2dc                      ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                  ; a_fefifo_b9c                      ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                           ; a_gray2bin_c9b                    ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                           ; a_gray2bin_c9b                    ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                 ; a_graycounter_bu6                 ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                 ; a_graycounter_g56                 ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                        ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                  ; dffpipe_gd9                       ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                        ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                  ; dffpipe_gd9                       ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                          ; altdpram                          ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                      ; lpm_decode                        ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                            ; decode_mpf                        ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                          ; cntr_u1b                          ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                          ; cntr_u1b                          ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                 ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 81 (53)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                                  ; dac2serial                        ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                           ; dac_synchronizer                  ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                         ; dcfifo_mixed_widths               ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                              ; dcfifo_p9m1                       ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                  ; a_graycounter_3ub                 ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                  ; a_graycounter_6g6                 ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                   ; alt_synch_pipe_b9l                ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                             ; dffpipe_su8                       ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                   ; alt_synch_pipe_c9l                ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                             ; dffpipe_tu8                       ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                     ; altsyncram_q471                   ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                              ; cntr_ded                          ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                ; mux_5r7                           ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                               ; mux_5r7                           ; work          ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 82 (54)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                                 ; dac2serial                        ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                          ; dac_synchronizer                  ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                        ; dcfifo_mixed_widths               ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                             ; dcfifo_p9m1                       ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                 ; a_graycounter_3ub                 ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                 ; a_graycounter_6g6                 ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                  ; alt_synch_pipe_b9l                ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                            ; dffpipe_su8                       ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                  ; alt_synch_pipe_c9l                ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                            ; dffpipe_tu8                       ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                    ; altsyncram_q471                   ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                             ; cntr_ded                          ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                              ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                              ; mux_5r7                           ; work          ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst                                                                                                                                                                                                                                                                                     ; i2c                               ; work          ;
;       |prescaler:inst3|                                                                                                                 ; 44 (44)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|prescaler:inst3                                                                                                                                                                                                                                                                                                               ; prescaler                         ; work          ;
;       |sintable:inst1|                                                                                                                  ; 40 (40)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1                                                                                                                                                                                                                                                                                                                ; sintable                          ; work          ;
;    |Enemy_Block:inst42|                                                                                                                 ; 267 (0)             ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block:inst42                                                                                                                                                                                                                                                                                                                         ; Enemy_Block                       ; work          ;
;       |enemyBitMap:inst1|                                                                                                               ; 177 (177)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block:inst42|enemyBitMap:inst1                                                                                                                                                                                                                                                                                                       ; enemyBitMap                       ; work          ;
;       |rope_moveCollision:inst|                                                                                                         ; 54 (54)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block:inst42|rope_moveCollision:inst                                                                                                                                                                                                                                                                                                 ; rope_moveCollision                ; work          ;
;       |square_object:inst6|                                                                                                             ; 36 (36)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block:inst42|square_object:inst6                                                                                                                                                                                                                                                                                                     ; square_object                     ; work          ;
;    |FLOOR_DISPLAY:inst8|                                                                                                                ; 172 (0)             ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8                                                                                                                                                                                                                                                                                                                        ; FLOOR_DISPLAY                     ; work          ;
;       |FloorsMatrixBitMap:inst1|                                                                                                        ; 63 (63)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|FloorsMatrixBitMap:inst1                                                                                                                                                                                                                                                                                               ; FloorsMatrixBitMap                ; work          ;
;       |matrix_top_XY:inst|                                                                                                              ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst                                                                                                                                                                                                                                                                                                     ; matrix_top_XY                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                 ; lpm_constant                      ; work          ;
;             |lpm_constant_gj8:ag|                                                                                                       ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag                                                                                                                                                                                                                                             ; lpm_constant_gj8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 19 (10)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                            ; sld_rom_sr                        ; work          ;
;       |square_object:inst11|                                                                                                            ; 90 (90)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|square_object:inst11                                                                                                                                                                                                                                                                                                   ; square_object                     ; work          ;
;    |FRUITS_DISPLAY:inst26|                                                                                                              ; 244 (0)             ; 69 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26                                                                                                                                                                                                                                                                                                                      ; FRUITS_DISPLAY                    ; work          ;
;       |FruitsMatrixBitMap:inst1|                                                                                                        ; 135 (135)           ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1                                                                                                                                                                                                                                                                                             ; FruitsMatrixBitMap                ; work          ;
;       |matrix_top_XY:inst|                                                                                                              ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst                                                                                                                                                                                                                                                                                                   ; matrix_top_XY                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                               ; lpm_constant                      ; work          ;
;             |lpm_constant_gj8:ag|                                                                                                       ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag                                                                                                                                                                                                                                           ; lpm_constant_gj8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 19 (10)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work          ;
;       |square_object:inst11|                                                                                                            ; 90 (90)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|square_object:inst11                                                                                                                                                                                                                                                                                                 ; square_object                     ; work          ;
;    |KEYBOARD_INTERFACE:inst9|                                                                                                           ; 85 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9                                                                                                                                                                                                                                                                                                                   ; KEYBOARD_INTERFACE                ; work          ;
;       |KBDINTF:inst|                                                                                                                    ; 57 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst                                                                                                                                                                                                                                                                                                      ; KBDINTF                           ; work          ;
;          |bitrec:inst4|                                                                                                                 ; 30 (30)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                         ; bitrec                            ; work          ;
;          |byterec:inst3|                                                                                                                ; 22 (22)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                        ; byterec                           ; work          ;
;          |lpf:inst5|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                            ; lpf                               ; work          ;
;       |keyPad_decoder:inst2|                                                                                                            ; 24 (24)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyPad_decoder:inst2                                                                                                                                                                                                                                                                                              ; keyPad_decoder                    ; work          ;
;       |keyToggle_decoder:Down|                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Down                                                                                                                                                                                                                                                                                            ; keyToggle_decoder                 ; work          ;
;       |keyToggle_decoder:Left|                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Left                                                                                                                                                                                                                                                                                            ; keyToggle_decoder                 ; work          ;
;       |keyToggle_decoder:Right|                                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Right                                                                                                                                                                                                                                                                                           ; keyToggle_decoder                 ; work          ;
;       |keyToggle_decoder:Up|                                                                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Up                                                                                                                                                                                                                                                                                              ; keyToggle_decoder                 ; work          ;
;    |Lose_Block:inst19|                                                                                                                  ; 242 (0)             ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Lose_Block:inst19                                                                                                                                                                                                                                                                                                                          ; Lose_Block                        ; work          ;
;       |lose_pixBitMap:inst3|                                                                                                            ; 228 (228)           ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Lose_Block:inst19|lose_pixBitMap:inst3                                                                                                                                                                                                                                                                                                     ; lose_pixBitMap                    ; work          ;
;       |square_object:inst6|                                                                                                             ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Lose_Block:inst19|square_object:inst6                                                                                                                                                                                                                                                                                                      ; square_object                     ; work          ;
;    |Monkey_Block:inst13|                                                                                                                ; 813 (0)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13                                                                                                                                                                                                                                                                                                                        ; Monkey_Block                      ; work          ;
;       |monkeyBitMap:inst3|                                                                                                              ; 204 (204)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkeyBitMap:inst3                                                                                                                                                                                                                                                                                                     ; monkeyBitMap                      ; work          ;
;       |monkey_moveCollision:inst|                                                                                                       ; 544 (544)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst                                                                                                                                                                                                                                                                                              ; monkey_moveCollision              ; work          ;
;       |square_object:inst6|                                                                                                             ; 65 (65)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|square_object:inst6                                                                                                                                                                                                                                                                                                    ; square_object                     ; work          ;
;    |Number_position_high_X:inst2|                                                                                                       ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2                                                                                                                                                                                                                                                                                                               ; Number_position_high_X            ; work          ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                           ; lpm_constant                      ; work          ;
;          |lpm_constant_mg8:ag|                                                                                                          ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag                                                                                                                                                                                                                                                       ; lpm_constant_mg8                  ; work          ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 28 (14)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work          ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work          ;
;    |Number_position_high_Y:inst15|                                                                                                      ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15                                                                                                                                                                                                                                                                                                              ; Number_position_high_Y            ; work          ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                          ; lpm_constant                      ; work          ;
;          |lpm_constant_jg8:ag|                                                                                                          ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag                                                                                                                                                                                                                                                      ; lpm_constant_jg8                  ; work          ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 28 (14)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work          ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                        ; sld_rom_sr                        ; work          ;
;    |Number_position_low_X:inst23|                                                                                                       ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23                                                                                                                                                                                                                                                                                                               ; Number_position_low_X             ; work          ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                           ; lpm_constant                      ; work          ;
;          |lpm_constant_og8:ag|                                                                                                          ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag                                                                                                                                                                                                                                                       ; lpm_constant_og8                  ; work          ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 30 (16)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work          ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work          ;
;    |Number_position_low_Y:inst22|                                                                                                       ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22                                                                                                                                                                                                                                                                                                               ; Number_position_low_Y             ; work          ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                           ; lpm_constant                      ; work          ;
;          |lpm_constant_jg8:ag|                                                                                                          ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag                                                                                                                                                                                                                                                       ; lpm_constant_jg8                  ; work          ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 28 (14)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work          ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work          ;
;    |NumbersBitMap:inst5|                                                                                                                ; 324 (324)           ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|NumbersBitMap:inst5                                                                                                                                                                                                                                                                                                                        ; NumbersBitMap                     ; work          ;
;    |ROPES_DISPLAY:inst7|                                                                                                                ; 130 (0)             ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7                                                                                                                                                                                                                                                                                                                        ; ROPES_DISPLAY                     ; work          ;
;       |RopesMatrixBitMap:inst2|                                                                                                         ; 21 (21)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|RopesMatrixBitMap:inst2                                                                                                                                                                                                                                                                                                ; RopesMatrixBitMap                 ; work          ;
;       |matrix_top_XY:inst|                                                                                                              ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst                                                                                                                                                                                                                                                                                                     ; matrix_top_XY                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                 ; lpm_constant                      ; work          ;
;             |lpm_constant_gj8:ag|                                                                                                       ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag                                                                                                                                                                                                                                             ; lpm_constant_gj8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 19 (10)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                            ; sld_rom_sr                        ; work          ;
;       |square_object:inst11|                                                                                                            ; 90 (90)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|square_object:inst11                                                                                                                                                                                                                                                                                                   ; square_object                     ; work          ;
;    |Rope_Block:inst30|                                                                                                                  ; 98 (0)              ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Rope_Block:inst30                                                                                                                                                                                                                                                                                                                          ; Rope_Block                        ; work          ;
;       |ropeBitMap:inst4|                                                                                                                ; 12 (12)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Rope_Block:inst30|ropeBitMap:inst4                                                                                                                                                                                                                                                                                                         ; ropeBitMap                        ; work          ;
;       |rope_moveCollision:inst|                                                                                                         ; 54 (54)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Rope_Block:inst30|rope_moveCollision:inst                                                                                                                                                                                                                                                                                                  ; rope_moveCollision                ; work          ;
;       |square_object:inst6|                                                                                                             ; 32 (32)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Rope_Block:inst30|square_object:inst6                                                                                                                                                                                                                                                                                                      ; square_object                     ; work          ;
;    |ScoreBitMap:inst11|                                                                                                                 ; 110 (110)           ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreBitMap:inst11                                                                                                                                                                                                                                                                                                                         ; ScoreBitMap                       ; work          ;
;    |ScoreX:inst39|                                                                                                                      ; 26 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreX:inst39                                                                                                                                                                                                                                                                                                                              ; ScoreX                            ; work          ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 26 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                          ; lpm_constant                      ; work          ;
;          |lpm_constant_ng8:ag|                                                                                                          ; 26 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag                                                                                                                                                                                                                                                                      ; lpm_constant_ng8                  ; work          ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 26 (12)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work          ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                        ; sld_rom_sr                        ; work          ;
;    |ScoreY:inst40|                                                                                                                      ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreY:inst40                                                                                                                                                                                                                                                                                                                              ; ScoreY                            ; work          ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                          ; lpm_constant                      ; work          ;
;          |lpm_constant_jg8:ag|                                                                                                          ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag                                                                                                                                                                                                                                                                      ; lpm_constant_jg8                  ; work          ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 28 (14)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work          ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                        ; sld_rom_sr                        ; work          ;
;    |Star_Block:inst17|                                                                                                                  ; 165 (0)             ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Star_Block:inst17                                                                                                                                                                                                                                                                                                                          ; Star_Block                        ; work          ;
;       |square_object:inst6|                                                                                                             ; 65 (65)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Star_Block:inst17|square_object:inst6                                                                                                                                                                                                                                                                                                      ; square_object                     ; work          ;
;       |starBitMap:inst|                                                                                                                 ; 93 (93)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Star_Block:inst17|starBitMap:inst                                                                                                                                                                                                                                                                                                          ; starBitMap                        ; work          ;
;       |star_moveCollision:inst1|                                                                                                        ; 7 (7)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Star_Block:inst17|star_moveCollision:inst1                                                                                                                                                                                                                                                                                                 ; star_moveCollision                ; work          ;
;    |Target_Block:inst24|                                                                                                                ; 423 (0)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Target_Block:inst24                                                                                                                                                                                                                                                                                                                        ; Target_Block                      ; work          ;
;       |square_object:inst6|                                                                                                             ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Target_Block:inst24|square_object:inst6                                                                                                                                                                                                                                                                                                    ; square_object                     ; work          ;
;       |targetBitMap:inst2|                                                                                                              ; 418 (418)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Target_Block:inst24|targetBitMap:inst2                                                                                                                                                                                                                                                                                                     ; targetBitMap                      ; work          ;
;    |VGA_Controller:inst|                                                                                                                ; 77 (77)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                        ; VGA_Controller                    ; work          ;
;    |Win_Block:inst28|                                                                                                                   ; 233 (0)             ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Win_Block:inst28                                                                                                                                                                                                                                                                                                                           ; Win_Block                         ; work          ;
;       |winpixBitMap:inst|                                                                                                               ; 233 (233)           ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Win_Block:inst28|winpixBitMap:inst                                                                                                                                                                                                                                                                                                         ; winpixBitMap                      ; work          ;
;    |back_ground_draw:inst4|                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4                                                                                                                                                                                                                                                                                                                     ; back_ground_draw                  ; work          ;
;    |clock_divider:inst12|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                                                                                       ; clock_divider                     ; clock_divider ;
;       |clock_divider_0002:clock_divider_inst|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst                                                                                                                                                                                                                                                                                 ; clock_divider_0002                ; clock_divider ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                         ; altera_pll                        ; work          ;
;    |game_controller_copy:inst51|                                                                                                        ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_copy:inst51                                                                                                                                                                                                                                                                                                                ; game_controller_copy              ; work          ;
;    |objects_mux:inst48|                                                                                                                 ; 44 (44)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|objects_mux:inst48                                                                                                                                                                                                                                                                                                                         ; objects_mux                       ; work          ;
;    |one_sec_counter:inst1|                                                                                                              ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|one_sec_counter:inst1                                                                                                                                                                                                                                                                                                                      ; one_sec_counter                   ; work          ;
;    |random:inst14|                                                                                                                      ; 31 (31)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst14                                                                                                                                                                                                                                                                                                                              ; random                            ; work          ;
;    |random:inst33|                                                                                                                      ; 21 (21)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst33                                                                                                                                                                                                                                                                                                                              ; random                            ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 205 (1)             ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 204 (0)             ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 204 (0)             ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 204 (1)             ; 262 (14)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 203 (0)             ; 248 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 203 (160)           ; 248 (218)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld    ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 301 (2)             ; 530 (14)                  ; 458752            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work          ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 299 (0)             ; 516 (0)                   ; 458752            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work          ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 299 (67)            ; 516 (120)                 ; 458752            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work          ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work          ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work          ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work          ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 10 (0)              ; 3 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work          ;
;                |altsyncram_gi84:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 458752            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gi84:auto_generated                                                                                                                                                 ; altsyncram_gi84                   ; work          ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gi84:auto_generated|decode_dla:decode2                                                                                                                              ; decode_dla                        ; work          ;
;                   |mux_sfb:mux3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gi84:auto_generated|mux_sfb:mux3                                                                                                                                    ; mux_sfb                           ; work          ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work          ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work          ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work          ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work          ;
;             |sld_ela_control:ela_control|                                                                                               ; 10 (1)              ; 51 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work          ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work          ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 7 (0)               ; 35 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work          ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work          ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 7 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work          ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 2 (2)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work          ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work          ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 62 (10)             ; 99 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work          ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work          ;
;                   |cntr_g7i:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_g7i:auto_generated                                                             ; cntr_g7i                          ; work          ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work          ;
;                   |cntr_24j:auto_generated|                                                                                             ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work          ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work          ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work          ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work          ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work          ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 19 (19)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work          ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work          ;
;    |square_object:inst16|                                                                                                               ; 67 (67)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:inst16                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work          ;
;    |square_object:inst21|                                                                                                               ; 67 (67)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:inst21                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work          ;
;    |square_object:inst36|                                                                                                               ; 67 (67)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:inst36                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work          ;
;    |topBomb:inst31|                                                                                                                     ; 30 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31                                                                                                                                                                                                                                                                                                                             ; topBomb                           ; work          ;
;       |HexSS:inst1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31|HexSS:inst1                                                                                                                                                                                                                                                                                                                 ; HexSS                             ; work          ;
;       |bcddn:inst|                                                                                                                      ; 14 (3)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bcddn:inst                                                                                                                                                                                                                                                                                                                  ; bcddn                             ; work          ;
;          |down_counter:highc|                                                                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bcddn:inst|down_counter:highc                                                                                                                                                                                                                                                                                               ; down_counter                      ; work          ;
;          |down_counter:lowc|                                                                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bcddn:inst|down_counter:lowc                                                                                                                                                                                                                                                                                                ; down_counter                      ; work          ;
;       |bomb:inst9|                                                                                                                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bomb:inst9                                                                                                                                                                                                                                                                                                                  ; bomb                              ; work          ;
;       |one_sec_counter:inst3|                                                                                                           ; 6 (6)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|topBomb:inst31|one_sec_counter:inst3                                                                                                                                                                                                                                                                                                       ; one_sec_counter                   ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64     ; None ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gi84:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 65536        ; 7            ; 65536        ; 7            ; 458752 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst                                                                                                                                                                                                                              ; matrix_top_XY.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst                                                                                                                                                                                                                              ; matrix_top_XY.v ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                ; clock_divider.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst                                                                                                                                                                                                                            ; matrix_top_XY.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|topBomb:inst31|bomb:inst9|pres_st                                                                   ;
+------------------+----------------+-----------------+------------------+----------------+--------------+--------------+---------------+
; Name             ; pres_st.Sdelay ; pres_st.SlampOn ; pres_st.SlampOff ; pres_st.Spause ; pres_st.Srun ; pres_st.Sarm ; pres_st.Sidle ;
+------------------+----------------+-----------------+------------------+----------------+--------------+--------------+---------------+
; pres_st.Sidle    ; 0              ; 0               ; 0                ; 0              ; 0            ; 0            ; 0             ;
; pres_st.Sarm     ; 0              ; 0               ; 0                ; 0              ; 0            ; 1            ; 1             ;
; pres_st.Srun     ; 0              ; 0               ; 0                ; 0              ; 1            ; 0            ; 1             ;
; pres_st.Spause   ; 0              ; 0               ; 0                ; 1              ; 0            ; 0            ; 1             ;
; pres_st.SlampOff ; 0              ; 0               ; 1                ; 0              ; 0            ; 0            ; 1             ;
; pres_st.SlampOn  ; 0              ; 1               ; 0                ; 0              ; 0            ; 0            ; 1             ;
; pres_st.Sdelay   ; 1              ; 0               ; 0                ; 0              ; 0            ; 0            ; 1             ;
+------------------+----------------+-----------------+------------------+----------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|game_controller_copy:inst51|pres_st              ;
+-----------------+---------------+--------------+-----------------+-----------------+
; Name            ; pres_st.Slose ; pres_st.Swin ; pres_st.Slevel2 ; pres_st.Slevel1 ;
+-----------------+---------------+--------------+-----------------+-----------------+
; pres_st.Slevel1 ; 0             ; 0            ; 0               ; 0               ;
; pres_st.Slevel2 ; 0             ; 0            ; 1               ; 1               ;
; pres_st.Swin    ; 0             ; 1            ; 0               ; 1               ;
; pres_st.Slose   ; 1             ; 0            ; 0               ; 1               ;
+-----------------+---------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|lpf:inst5|cur_st ;
+-------------+----------------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                                 ;
+-------------+----------------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                          ;
; cur_st.ONE  ; 1                                                                          ;
+-------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st                               ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; Name                ; pres_st.CHK_DATA_ST ; pres_st.HI_CLK_ST ; pres_st.LOW_CLK_ST ; pres_st.IDLE_ST ; pres_st.NEW_DATA_ST ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; pres_st.IDLE_ST     ; 0                   ; 0                 ; 0                  ; 0               ; 0                   ;
; pres_st.LOW_CLK_ST  ; 0                   ; 0                 ; 1                  ; 1               ; 0                   ;
; pres_st.HI_CLK_ST   ; 0                   ; 1                 ; 0                  ; 1               ; 0                   ;
; pres_st.CHK_DATA_ST ; 1                   ; 0                 ; 0                  ; 1               ; 0                   ;
; pres_st.NEW_DATA_ST ; 0                   ; 0                 ; 0                  ; 1               ; 1                   ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                       ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; random:inst33|counter[10]                                              ; yes                                                              ; yes                                        ;
; random:inst33|rise_d                                                   ; yes                                                              ; yes                                        ;
; random:inst33|counter[9]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[8]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[7]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[6]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[5]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[4]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[3]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[2]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[1]                                               ; yes                                                              ; yes                                        ;
; random:inst33|counter[0]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[10]                                              ; yes                                                              ; yes                                        ;
; random:inst14|rise_d                                                   ; yes                                                              ; yes                                        ;
; random:inst14|counter[9]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[8]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[7]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[6]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[5]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[4]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[3]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[2]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[1]                                               ; yes                                                              ; yes                                        ;
; random:inst14|counter[0]                                               ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st.NEW_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[7]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[8]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[6]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[5]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[4]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[3]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[2]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[1]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[0]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st.CHK_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st.LOW_CLK_ST  ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|shift_reg[9]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|cntr[3]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|cntr[2]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|cntr[1]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st.HI_CLK_ST   ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st.IDLE_ST     ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|cntr[0]             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 43                              ;                                                                  ;                                            ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Lose_Block:inst19|lose_pixBitMap:inst3|RGBout[2,5]                                      ; Stuck at GND due to stuck port data_in                                            ;
; Win_Block:inst28|winpixBitMap:inst|RGBout[2,5]                                          ; Stuck at GND due to stuck port data_in                                            ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftY_FixedPoint[0..5,17..31]             ; Stuck at GND due to stuck port data_in                                            ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftX_FixedPoint[0..5,17..31]             ; Stuck at GND due to stuck port data_in                                            ;
; Star_Block:inst17|starBitMap:inst|RGBout[2,5]                                           ; Stuck at GND due to stuck port data_in                                            ;
; ROPES_DISPLAY:inst7|RopesMatrixBitMap:inst2|RGBout[2,5]                                 ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|RGBout[2,5]                              ; Stuck at GND due to stuck port data_in                                            ;
; Rope_Block:inst30|ropeBitMap:inst4|RGBout[0,2,5]                                        ; Stuck at GND due to stuck port data_in                                            ;
; Monkey_Block:inst13|monkeyBitMap:inst3|RGBout[2,5]                                      ; Stuck at GND due to stuck port data_in                                            ;
; back_ground_draw:inst4|boardersDrawReq                                                  ; Stuck at GND due to stuck port data_in                                            ;
; Target_Block:inst24|target_moveCollision:inst|topLeftX_FixedPoint[17..30]               ; Lost fanout                                                                       ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[0,1,4..6,8,19,20,25]               ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[31]              ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[3,7,11,18,26,27,29]                ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[30]              ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[2,9,13,17,21,23]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[28]              ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[10,12,14..16,22]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[24]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[1..3,5,12,29]                      ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[31]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[4,6..11,13,15,28]                  ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[30]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[0,17,19,21,23,25]                  ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[27]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[14,16,18,20,22,24]                 ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[26]              ;
; Star_Block:inst17|starBitMap:inst|RGBout[4]                                             ; Merged with Star_Block:inst17|starBitMap:inst|RGBout[7]                           ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[11,15,17,19,21,23,25,27,29]           ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[31]                 ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[6,8,10,12,14,16,18,20,22,24,26,28]    ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[30]                 ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[3,5,7,9]                              ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[13]                 ;
; Target_Block:inst24|target_moveCollision:inst|topLeftX_FixedPoint[1..10,12..16,31]      ; Merged with Target_Block:inst24|target_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Target_Block:inst24|targetBitMap:inst2|RGBout[2]                                        ; Merged with Target_Block:inst24|targetBitMap:inst2|RGBout[5]                      ;
; FLOOR_DISPLAY:inst8|FloorsMatrixBitMap:inst1|RGBout[2]                                  ; Merged with FLOOR_DISPLAY:inst8|FloorsMatrixBitMap:inst1|RGBout[5]                ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[3,5,7,9,11,13,15,17,19,21,23,25,27,29] ; Merged with Rope_Block:inst30|rope_moveCollision:inst|Xspeed[31]                  ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[6,8,10,12,14,16,18,20,22,24,26,28]     ; Merged with Rope_Block:inst30|rope_moveCollision:inst|Xspeed[30]                  ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[0]                                     ; Merged with Rope_Block:inst30|rope_moveCollision:inst|Xspeed[1]                   ;
; Monkey_Block:inst13|monkey_moveCollision:inst|Xspeed[0]                                 ; Merged with Monkey_Block:inst13|monkey_moveCollision:inst|Xspeed[1]               ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[28]                                ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[31]              ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[24]                                ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[30]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[26]                                ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[31]              ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[30]                                   ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[31]                 ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[30]                                ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[31]              ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[0]                                    ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[1]                  ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[13]                                   ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[31]                 ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[27]                                ; Merged with Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[31]              ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[30]                                    ; Merged with Rope_Block:inst30|rope_moveCollision:inst|Xspeed[31]                  ;
; back_ground_draw:inst4|BG_RGB[1..7]                                                     ; Merged with back_ground_draw:inst4|BG_RGB[0]                                      ;
; Star_Block:inst17|starBitMap:inst|flag                                                  ; Merged with ScoreBitMap:inst11|flag                                               ;
; back_ground_draw:inst4|blueBits[1]                                                      ; Merged with back_ground_draw:inst4|blueBits[0]                                    ;
; back_ground_draw:inst4|greenBits[0..2]                                                  ; Merged with back_ground_draw:inst4|blueBits[0]                                    ;
; back_ground_draw:inst4|redBits[0..2]                                                    ; Merged with back_ground_draw:inst4|blueBits[0]                                    ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[31]                                    ; Merged with one_sec_counter:inst1|oneSecCount[31]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[30]                                    ; Merged with one_sec_counter:inst1|oneSecCount[30]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[29]                                    ; Merged with one_sec_counter:inst1|oneSecCount[29]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[28]                                    ; Merged with one_sec_counter:inst1|oneSecCount[28]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[27]                                    ; Merged with one_sec_counter:inst1|oneSecCount[27]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[26]                                    ; Merged with one_sec_counter:inst1|oneSecCount[26]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[25]                                    ; Merged with one_sec_counter:inst1|oneSecCount[25]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[24]                                    ; Merged with one_sec_counter:inst1|oneSecCount[24]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[23]                                    ; Merged with one_sec_counter:inst1|oneSecCount[23]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[22]                                    ; Merged with one_sec_counter:inst1|oneSecCount[22]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[21]                                    ; Merged with one_sec_counter:inst1|oneSecCount[21]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[20]                                    ; Merged with one_sec_counter:inst1|oneSecCount[20]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[19]                                    ; Merged with one_sec_counter:inst1|oneSecCount[19]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[18]                                    ; Merged with one_sec_counter:inst1|oneSecCount[18]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[17]                                    ; Merged with one_sec_counter:inst1|oneSecCount[17]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[16]                                    ; Merged with one_sec_counter:inst1|oneSecCount[16]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[15]                                    ; Merged with one_sec_counter:inst1|oneSecCount[15]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[14]                                    ; Merged with one_sec_counter:inst1|oneSecCount[14]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[13]                                    ; Merged with one_sec_counter:inst1|oneSecCount[13]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[12]                                    ; Merged with one_sec_counter:inst1|oneSecCount[12]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[11]                                    ; Merged with one_sec_counter:inst1|oneSecCount[11]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[10]                                    ; Merged with one_sec_counter:inst1|oneSecCount[10]                                 ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[9]                                     ; Merged with one_sec_counter:inst1|oneSecCount[9]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[8]                                     ; Merged with one_sec_counter:inst1|oneSecCount[8]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[7]                                     ; Merged with one_sec_counter:inst1|oneSecCount[7]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[6]                                     ; Merged with one_sec_counter:inst1|oneSecCount[6]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[5]                                     ; Merged with one_sec_counter:inst1|oneSecCount[5]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[4]                                     ; Merged with one_sec_counter:inst1|oneSecCount[4]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[3]                                     ; Merged with one_sec_counter:inst1|oneSecCount[3]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[2]                                     ; Merged with one_sec_counter:inst1|oneSecCount[2]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[1]                                     ; Merged with one_sec_counter:inst1|oneSecCount[1]                                  ;
; topBomb:inst31|one_sec_counter:inst3|oneSecCount[0]                                     ; Merged with one_sec_counter:inst1|oneSecCount[0]                                  ;
; ScoreBitMap:inst11|flag_lvl                                                             ; Merged with FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|flag_lvl               ;
; Star_Block:inst17|starBitMap:inst|flag_lvl                                              ; Merged with FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|flag_lvl               ;
; Win_Block:inst28|square_object:inst6|offsetX[5]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetX[5]                      ;
; Win_Block:inst28|square_object:inst6|offsetX[4]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetX[4]                      ;
; Win_Block:inst28|square_object:inst6|offsetX[3]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetX[3]                      ;
; Win_Block:inst28|square_object:inst6|offsetX[2]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetX[2]                      ;
; Win_Block:inst28|square_object:inst6|offsetX[1]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetX[1]                      ;
; Win_Block:inst28|square_object:inst6|offsetX[0]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetX[0]                      ;
; Win_Block:inst28|square_object:inst6|offsetY[5]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetY[5]                      ;
; Win_Block:inst28|square_object:inst6|offsetY[4]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetY[4]                      ;
; Win_Block:inst28|square_object:inst6|offsetY[3]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetY[3]                      ;
; Win_Block:inst28|square_object:inst6|offsetY[2]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetY[2]                      ;
; Win_Block:inst28|square_object:inst6|offsetY[1]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetY[1]                      ;
; Win_Block:inst28|square_object:inst6|offsetY[0]                                         ; Merged with Lose_Block:inst19|square_object:inst6|offsetY[0]                      ;
; Win_Block:inst28|square_object:inst6|drawingRequest                                     ; Merged with Lose_Block:inst19|square_object:inst6|drawingRequest                  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[0]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[5]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[5]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[4]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[4]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[3]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[3]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[2]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[2]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[1]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[1]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[31]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[31] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[6]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[6]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[7]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[7]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[8]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[8]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[9]                    ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[9]  ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[10]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[10] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[11]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[11] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[12]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[12] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[13]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[13] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[14]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[14] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[15]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[15] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[16]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[16] ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[31]                                ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[30]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|Xspeed[31]                                ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[30]              ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[30]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[30] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[29]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[29] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[28]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[28] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[27]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[27] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[26]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[26] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[25]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[25] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[24]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[24] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[23]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[23] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[22]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[22] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[21]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[21] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[20]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[20] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[19]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[19] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[18]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[18] ;
; Win_Block:inst28|win_lose_moveCollision:inst2|topLeftX_FixedPoint[17]                   ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[17] ;
; ROPES_DISPLAY:inst7|square_object:inst11|offsetY[5]                                     ; Lost fanout                                                                       ;
; Lose_Block:inst19|win_lose_moveCollision:inst|Xspeed[30]                                ; Stuck at GND due to stuck port data_in                                            ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[1]                                    ; Stuck at GND due to stuck port data_in                                            ;
; Target_Block:inst24|target_moveCollision:inst|topLeftX_FixedPoint[0]                    ; Stuck at GND due to stuck port data_in                                            ;
; Target_Block:inst24|target_moveCollision:inst|topLeftX_FixedPoint[11]                   ; Stuck at VCC due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[0][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[1][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[2][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[3][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[4][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[6][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][0]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][1]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][2]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][3]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][4]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][5]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][6]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][7]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][8]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][9]                             ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][10]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][11]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][12]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][13]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][14]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[9][15]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][0]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][1]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][2]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][3]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][4]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][5]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][6]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][7]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][8]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][9]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][11]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][12]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][13]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][15]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][0]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][1]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][2]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][3]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][4]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][5]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][6]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][7]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][8]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][9]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][10]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][11]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][12]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][13]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][14]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[11][15]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][0]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][1]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][2]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][3]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][4]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][5]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][6]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][7]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][8]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][9]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][10]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][11]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][12]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][13]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][14]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[12][15]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][0]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][1]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][2]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][3]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][4]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][5]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][6]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][7]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][8]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][9]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][10]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][11]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][12]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][13]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][14]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[13][15]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][0]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][1]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][2]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][3]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][4]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][5]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][6]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][7]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][8]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][9]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][10]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][11]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][12]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][13]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][14]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[14][15]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][0]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][1]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][2]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][3]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][4]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][5]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][6]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][7]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][8]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][9]                            ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][10]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][11]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][12]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][13]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][14]                           ; Stuck at GND due to stuck port data_in                                            ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[15][15]                           ; Stuck at GND due to stuck port data_in                                            ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[1]                                     ; Stuck at GND due to stuck port data_in                                            ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[17..30]               ; Lost fanout                                                                       ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[1,4,6,10,16]          ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Rope_Block:inst30|rope_moveCollision:inst|topLeftX_FixedPoint[0]                        ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Enemy_Block:inst42|rope_moveCollision:inst|topLeftX_FixedPoint[0]                       ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Rope_Block:inst30|rope_moveCollision:inst|topLeftX_FixedPoint[1]                        ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[7,12,15]              ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Enemy_Block:inst42|rope_moveCollision:inst|topLeftX_FixedPoint[1]                       ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[2,3,5,13,31]          ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]  ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[8,9,11]               ; Merged with Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[14] ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0]                    ; Stuck at GND due to stuck port data_in                                            ;
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[14]                   ; Stuck at VCC due to stuck port data_in                                            ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[2]                                     ; Stuck at VCC due to stuck port data_in                                            ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[2]                                    ; Stuck at VCC due to stuck port data_in                                            ;
; topBomb:inst31|bomb:inst9|pres_st~4                                                     ; Lost fanout                                                                       ;
; topBomb:inst31|bomb:inst9|pres_st~5                                                     ; Lost fanout                                                                       ;
; topBomb:inst31|bomb:inst9|pres_st~6                                                     ; Lost fanout                                                                       ;
; game_controller_copy:inst51|pres_st~4                                                   ; Lost fanout                                                                       ;
; game_controller_copy:inst51|pres_st~5                                                   ; Lost fanout                                                                       ;
; game_controller_copy:inst51|pres_st~6                                                   ; Lost fanout                                                                       ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st~4                            ; Lost fanout                                                                       ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|pres_st~5                            ; Lost fanout                                                                       ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|present_state~4                     ; Lost fanout                                                                       ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|present_state~5                     ; Lost fanout                                                                       ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|present_state~6                     ; Lost fanout                                                                       ;
; KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|present_state~7                     ; Lost fanout                                                                       ;
; topBomb:inst31|bomb:inst9|pres_st.Spause                                                ; Stuck at GND due to stuck port data_in                                            ;
; topBomb:inst31|bomb:inst9|pres_st.SlampOff                                              ; Lost fanout                                                                       ;
; topBomb:inst31|bomb:inst9|pres_st.SlampOn                                               ; Lost fanout                                                                       ;
; topBomb:inst31|bomb:inst9|pres_st.Sdelay                                                ; Stuck at GND due to stuck port data_in                                            ;
; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[4]                                     ; Merged with Rope_Block:inst30|rope_moveCollision:inst|Xspeed[31]                  ;
; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[4]                                    ; Merged with Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[31]                 ;
; Monkey_Block:inst13|monkey_moveCollision:inst|Xspeed[1]                                 ; Stuck at GND due to stuck port data_in                                            ;
; Total Number of Removed Registers = 617                                                 ;                                                                                   ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+----------------------------------------------------------------------+---------------------------+------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register               ;
+----------------------------------------------------------------------+---------------------------+------------------------------------------------------+
; Lose_Block:inst19|win_lose_moveCollision:inst|topLeftX_FixedPoint[0] ; Stuck at GND              ; Rope_Block:inst30|rope_moveCollision:inst|Xspeed[2], ;
;                                                                      ; due to stuck port data_in ; Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[2] ;
; topBomb:inst31|bomb:inst9|pres_st.SlampOff                           ; Lost Fanouts              ; topBomb:inst31|bomb:inst9|pres_st.SlampOn            ;
+----------------------------------------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2338  ;
; Number of registers using Synchronous Clear  ; 645   ;
; Number of registers using Synchronous Load   ; 424   ;
; Number of registers using Asynchronous Clear ; 1227  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1455  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; topBomb:inst31|bcddn:inst|down_counter:lowc|count[0]                                                                                                                                                                                                                                                                            ; 13      ;
; topBomb:inst31|bcddn:inst|down_counter:lowc|count[1]                                                                                                                                                                                                                                                                            ; 12      ;
; topBomb:inst31|bcddn:inst|down_counter:lowc|count[2]                                                                                                                                                                                                                                                                            ; 14      ;
; topBomb:inst31|bcddn:inst|down_counter:lowc|count[3]                                                                                                                                                                                                                                                                            ; 14      ;
; VGA_Controller:inst|oVGA_VS                                                                                                                                                                                                                                                                                                     ; 4       ;
; VGA_Controller:inst|oVGA_HS                                                                                                                                                                                                                                                                                                     ; 4       ;
; back_ground_draw:inst4|blueBits[0]                                                                                                                                                                                                                                                                                              ; 1       ;
; VGA_Controller:inst|oVGA_HS_d                                                                                                                                                                                                                                                                                                   ; 1       ;
; topBomb:inst31|bcddn:inst|down_counter:highc|count[3]                                                                                                                                                                                                                                                                           ; 9       ;
; topBomb:inst31|bcddn:inst|down_counter:highc|count[2]                                                                                                                                                                                                                                                                           ; 6       ;
; topBomb:inst31|bcddn:inst|down_counter:highc|count[0]                                                                                                                                                                                                                                                                           ; 8       ;
; topBomb:inst31|bcddn:inst|down_counter:highc|count[1]                                                                                                                                                                                                                                                                           ; 10      ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[8][7]                                                                                                                                                                                                                                                                     ; 2       ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][14]                                                                                                                                                                                                                                                                   ; 2       ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[10][10]                                                                                                                                                                                                                                                                   ; 2       ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][14]                                                                                                                                                                                                                                                                    ; 2       ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[5][3]                                                                                                                                                                                                                                                                     ; 2       ;
; FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|newmap[7][1]                                                                                                                                                                                                                                                                     ; 2       ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftX_FixedPoint[14]                                                                                                                                                                                                                                                              ; 6       ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftX_FixedPoint[11]                                                                                                                                                                                                                                                              ; 9       ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftX_FixedPoint[8]                                                                                                                                                                                                                                                               ; 2       ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftY_FixedPoint[13]                                                                                                                                                                                                                                                              ; 6       ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftY_FixedPoint[12]                                                                                                                                                                                                                                                              ; 8       ;
; Star_Block:inst17|star_moveCollision:inst1|topLeftY_FixedPoint[9]                                                                                                                                                                                                                                                               ; 2       ;
; random:inst33|dout[7]                                                                                                                                                                                                                                                                                                           ; 1       ;
; random:inst33|dout[6]                                                                                                                                                                                                                                                                                                           ; 1       ;
; random:inst33|dout[5]                                                                                                                                                                                                                                                                                                           ; 1       ;
; random:inst33|dout[0]                                                                                                                                                                                                                                                                                                           ; 1       ;
; random:inst14|dout[7]                                                                                                                                                                                                                                                                                                           ; 1       ;
; random:inst14|dout[3]                                                                                                                                                                                                                                                                                                           ; 1       ;
; random:inst14|dout[2]                                                                                                                                                                                                                                                                                                           ; 1       ;
; Monkey_Block:inst13|monkey_moveCollision:inst|topLeftY_FixedPoint[10]                                                                                                                                                                                                                                                           ; 6       ;
; Monkey_Block:inst13|monkey_moveCollision:inst|topLeftY_FixedPoint[14]                                                                                                                                                                                                                                                           ; 7       ;
; Monkey_Block:inst13|monkey_moveCollision:inst|topLeftY_FixedPoint[13]                                                                                                                                                                                                                                                           ; 7       ;
; Monkey_Block:inst13|monkey_moveCollision:inst|topLeftX_FixedPoint[11]                                                                                                                                                                                                                                                           ; 4       ;
; Rope_Block:inst30|rope_moveCollision:inst|topLeftX_FixedPoint[13]                                                                                                                                                                                                                                                               ; 4       ;
; Rope_Block:inst30|rope_moveCollision:inst|topLeftX_FixedPoint[12]                                                                                                                                                                                                                                                               ; 4       ;
; Enemy_Block:inst42|rope_moveCollision:inst|topLeftX_FixedPoint[12]                                                                                                                                                                                                                                                              ; 4       ;
; Enemy_Block:inst42|rope_moveCollision:inst|topLeftX_FixedPoint[14]                                                                                                                                                                                                                                                              ; 3       ;
; random:inst33|counter[7]                                                                                                                                                                                                                                                                                                        ; 3       ;
; random:inst33|counter[6]                                                                                                                                                                                                                                                                                                        ; 3       ;
; random:inst33|counter[3]                                                                                                                                                                                                                                                                                                        ; 3       ;
; random:inst14|counter[6]                                                                                                                                                                                                                                                                                                        ; 3       ;
; random:inst14|counter[4]                                                                                                                                                                                                                                                                                                        ; 3       ;
; random:inst14|counter[3]                                                                                                                                                                                                                                                                                                        ; 3       ;
; random:inst14|counter[1]                                                                                                                                                                                                                                                                                                        ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                                                                ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                                                               ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                             ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                             ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                                  ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                            ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                            ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                                 ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst|SDO                                                                                                                                                                                                                                                                      ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                                                                                                                        ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                                                                                                                       ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                            ; 6       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                               ; 4       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                           ; 6       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                              ; 4       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                                                                                                                     ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                                                                                                                    ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                            ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                           ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                               ; 5       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 102*                                                                                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Right|keyIsPressed                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1|score[0]                                                                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|RopesMatrixBitMap:inst2|RGBout[6]                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkeyBitMap:inst3|HitEdgeCode[1]                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[2]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[2]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]                ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst|topLeftY_FixedPoint[29]                                                                                                                             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst|topLeftX_FixedPoint[8]                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]        ;
; 33:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|ROPES_DISPLAY:inst7|RopesMatrixBitMap:inst2|RGBout[4]                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux:inst48|RGBOut[2]                                                                                                                                                                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Rope_Block:inst30|ropeBitMap:inst4|RGBout[6]                                                                                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst|Yspeed[1]                                                                                                                                           ;
; 10:1               ; 29 bits   ; 174 LEs       ; 116 LEs              ; 58 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst|Xspeed[14]                                                                                                                                          ;
; 10:1               ; 29 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst|Yspeed[16]                                                                                                                                          ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux:inst48|RGBOut[1]                                                                                                                                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|keyPad_decoder:inst2|key[3]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Rope_Block:inst30|rope_moveCollision:inst|Xspeed[4]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block:inst42|rope_moveCollision:inst|Xspeed[2]                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bcddn:inst|down_counter:lowc|count[0]                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bcddn:inst|down_counter:highc|count[0]                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Monkey_Block:inst13|monkey_moveCollision:inst|topLeftY_FixedPoint[14]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|game_controller_copy:inst51|next_st                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Win_Block:inst28|winpixBitMap:inst|Mux144                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|Selector7                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4|Selector8                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3|Selector6                                                                                                                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |TOP_VGA_DEMO_KBD|topBomb:inst31|bomb:inst9|Selector3                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO:inst18|audio_codec_controller:inst2                                                                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+---------------------------------------------------------------------------+
; Source assignments for KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4 ;
+------------------------------+-------+------+-----------------------------+
; Assignment                   ; Value ; From ; To                          ;
+------------------------------+-------+------+-----------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.IDLE_ST             ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.LOW_CLK_ST          ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.HI_CLK_ST           ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.CHK_DATA_ST         ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.NEW_DATA_ST         ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[3]                     ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[2]                     ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[1]                     ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[0]                     ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[9]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[8]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[7]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[6]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[5]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[4]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[3]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[2]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[1]                ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.IDLE_ST             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.IDLE_ST             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.LOW_CLK_ST          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.LOW_CLK_ST          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.HI_CLK_ST           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.HI_CLK_ST           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.CHK_DATA_ST         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.CHK_DATA_ST         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.NEW_DATA_ST         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.NEW_DATA_ST         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[0]                ;
+------------------------------+-------+------+-----------------------------+


+------------------------------------------------+
; Source assignments for random:inst33           ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for random:inst14           ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: back_ground_draw:inst4 ;
+---------------------+-------+---------------------------------------+
; Parameter Name      ; Value ; Type                                  ;
+---------------------+-------+---------------------------------------+
; COLOR_MATRIX_TOP_Y  ; 30    ; Signed Integer                        ;
; COLOR_MATRIX_LEFT_X ; 30    ; Signed Integer                        ;
+---------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; direct                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monkey_Block:inst13|square_object:inst6 ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 60    ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                             ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                            ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monkey_Block:inst13|monkey_moveCollision:inst ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; INITIAL_X       ; 32    ; Signed Integer                                                   ;
; INITIAL_Y       ; 400   ; Signed Integer                                                   ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                   ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                   ;
; MAX_Y_SPEED     ; 230   ; Signed Integer                                                   ;
; MAX_SPEED_X     ; 230   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|KBDINTF:inst|lpf:inst5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Right ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; KEY_VALUE      ; 74    ; Unsigned Hexadecimal                                                 ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Left ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; KEY_VALUE      ; 6B    ; Unsigned Hexadecimal                                                ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Up ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; KEY_VALUE      ; 75    ; Unsigned Hexadecimal                                              ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Down ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; KEY_VALUE      ; 72    ; Unsigned Hexadecimal                                                ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rope_Block:inst30|square_object:inst6 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 160   ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                          ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rope_Block:inst30|rope_moveCollision:inst ;
+------------------+-------+-------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                        ;
+------------------+-------+-------------------------------------------------------------+
; INITIAL_X        ; 192   ; Signed Integer                                              ;
; INITIAL_Y        ; 64    ; Signed Integer                                              ;
; INITIAL_X_SPEED  ; 20    ; Signed Integer                                              ;
; NEGETIVE_X_SPEED ; -20   ; Signed Integer                                              ;
; INITIAL_Y_SPEED  ; 0     ; Signed Integer                                              ;
; MAX_Y_SPEED      ; 230   ; Signed Integer                                              ;
+------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FRUITS_DISPLAY:inst26|square_object:inst11 ;
+-----------------+----------+------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                       ;
+-----------------+----------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 477      ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 417      ; Signed Integer                                             ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                            ;
+-----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                              ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                    ;
; LPM_CVALUE         ; 32               ; Signed Integer                                                                    ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_gj8 ; Untyped                                                                           ;
+--------------------+------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROPES_DISPLAY:inst7|square_object:inst11 ;
+-----------------+----------+----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                     ;
+-----------------+----------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 577      ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 417      ; Signed Integer                                           ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                          ;
+-----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                            ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                  ;
; LPM_CVALUE         ; 32               ; Signed Integer                                                                  ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                         ;
; CBXI_PARAMETER     ; lpm_constant_gj8 ; Untyped                                                                         ;
+--------------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FLOOR_DISPLAY:inst8|square_object:inst11 ;
+-----------------+----------+----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                     ;
+-----------------+----------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 577      ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 417      ; Signed Integer                                           ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                          ;
+-----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                            ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                  ;
; LPM_CVALUE         ; 32               ; Signed Integer                                                                  ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                         ;
; CBXI_PARAMETER     ; lpm_constant_gj8 ; Untyped                                                                         ;
+--------------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Target_Block:inst24|square_object:inst6 ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                             ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                            ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Target_Block:inst24|target_moveCollision:inst ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; INITIAL_X       ; 32    ; Signed Integer                                                   ;
; INITIAL_Y       ; 80    ; Signed Integer                                                   ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                   ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                   ;
; MAX_Y_SPEED     ; 230   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block:inst42|square_object:inst6 ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32    ; Signed Integer                                            ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                            ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                           ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block:inst42|rope_moveCollision:inst ;
+------------------+-------+--------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                         ;
+------------------+-------+--------------------------------------------------------------+
; INITIAL_X        ; 320   ; Signed Integer                                               ;
; INITIAL_Y        ; 240   ; Signed Integer                                               ;
; INITIAL_X_SPEED  ; 20    ; Signed Integer                                               ;
; NEGETIVE_X_SPEED ; -20   ; Signed Integer                                               ;
; INITIAL_Y_SPEED  ; 0     ; Signed Integer                                               ;
; MAX_Y_SPEED      ; 230   ; Signed Integer                                               ;
+------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Star_Block:inst17|square_object:inst6 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32    ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                          ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Star_Block:inst17|star_moveCollision:inst1 ;
+-----------------+-------+---------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                          ;
+-----------------+-------+---------------------------------------------------------------+
; INITIAL_X       ; 292   ; Signed Integer                                                ;
; INITIAL_Y       ; 200   ; Signed Integer                                                ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                ;
; MAX_Y_SPEED     ; 230   ; Signed Integer                                                ;
+-----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst33 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 11    ; Unsigned Integer                  ;
; MIN_VAL        ; 200   ; Unsigned Integer                  ;
; MAX_VAL        ; 250   ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst14 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 11    ; Unsigned Integer                  ;
; MIN_VAL        ; 90    ; Unsigned Integer                  ;
; MAX_VAL        ; 190   ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topBomb:inst31|bcddn:inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; datainL        ; 5     ; Unsigned Integer                              ;
; datainH        ; 2     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ScoreBitMap:inst11 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst36 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ScoreX:inst39|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                         ;
; LPM_CVALUE         ; 144              ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_ng8 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ScoreY:inst40|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                         ;
; LPM_CVALUE         ; 50               ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_jg8 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Win_Block:inst28|square_object:inst6 ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                          ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                          ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                         ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Win_Block:inst28|win_lose_moveCollision:inst2 ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; INITIAL_X       ; 300   ; Signed Integer                                                   ;
; INITIAL_Y       ; 250   ; Signed Integer                                                   ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                   ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                   ;
; MAX_Y_SPEED     ; 230   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lose_Block:inst19|square_object:inst6 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                          ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lose_Block:inst19|win_lose_moveCollision:inst ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; INITIAL_X       ; 300   ; Signed Integer                                                   ;
; INITIAL_Y       ; 250   ; Signed Integer                                                   ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                   ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                   ;
; MAX_Y_SPEED     ; 230   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NumbersBitMap:inst5 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                      ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst16 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                  ;
+--------------------+------------------+-----------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                        ;
; LPM_CVALUE         ; 518              ; Signed Integer                                                        ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                               ;
; CBXI_PARAMETER     ; lpm_constant_mg8 ; Untyped                                                               ;
+--------------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                   ;
+--------------------+------------------+------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                         ;
; LPM_CVALUE         ; 50               ; Signed Integer                                                         ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                ;
; CBXI_PARAMETER     ; lpm_constant_jg8 ; Untyped                                                                ;
+--------------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst21 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                  ;
+--------------------+------------------+-----------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                        ;
; LPM_CVALUE         ; 550              ; Signed Integer                                                        ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                               ;
; CBXI_PARAMETER     ; lpm_constant_og8 ; Untyped                                                               ;
+--------------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                  ;
+--------------------+------------------+-----------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                        ;
; LPM_CVALUE         ; 50               ; Signed Integer                                                        ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                               ;
; CBXI_PARAMETER     ; lpm_constant_jg8 ; Untyped                                                               ;
+--------------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 7                                                   ; Untyped        ;
; sld_trigger_bits                                ; 7                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 65536                                               ; Untyped        ;
; sld_segment_size                                ; 65536                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 51                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 7                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topBomb:inst31|bcddn:inst|down_counter:highc"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datain[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datain[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "topBomb:inst31|bcddn:inst|down_counter:lowc" ;
+-----------+-------+----------+------------------------------------------+
; Port      ; Type  ; Severity ; Details                                  ;
+-----------+-------+----------+------------------------------------------+
; datain[3] ; Input ; Info     ; Stuck at GND                             ;
; datain[2] ; Input ; Info     ; Stuck at VCC                             ;
; datain[1] ; Input ; Info     ; Stuck at GND                             ;
; datain[0] ; Input ; Info     ; Stuck at VCC                             ;
+-----------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 7                   ; 7                ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 11    ; 1     ; Read/Write ; FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag ;
; 1              ; NONE        ; 11    ; 1     ; Read/Write ; ROPES_DISPLAY:inst7|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag   ;
; 2              ; NONE        ; 11    ; 1     ; Read/Write ; FLOOR_DISPLAY:inst8|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag   ;
; 3              ; Num         ; 11    ; 1     ; Read/Write ; ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag                            ;
; 4              ; Num         ; 11    ; 1     ; Read/Write ; ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag                            ;
; 5              ; Num         ; 11    ; 1     ; Read/Write ; Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag             ;
; 6              ; Num         ; 11    ; 1     ; Read/Write ; Number_position_high_Y:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag            ;
; 7              ; Num         ; 11    ; 1     ; Read/Write ; Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag             ;
; 8              ; Num         ; 11    ; 1     ; Read/Write ; Number_position_low_Y:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------------+---------------+
; Type                                ; Count         ;
+-------------------------------------+---------------+
; arriav_ff                           ; 994           ;
;     CLR                             ; 232           ;
;     CLR SCLR                        ; 84            ;
;     ENA                             ; 169           ;
;     ENA CLR                         ; 130           ;
;     ENA CLR SCLR                    ; 136           ;
;     ENA SCLR                        ; 144           ;
;     ENA SLD                         ; 99            ;
; arriav_lcell_comb                   ; 4038          ;
;     arith                           ; 771           ;
;         0 data inputs               ; 18            ;
;         1 data inputs               ; 450           ;
;         2 data inputs               ; 133           ;
;         4 data inputs               ; 2             ;
;         5 data inputs               ; 168           ;
;     extend                          ; 169           ;
;         7 data inputs               ; 169           ;
;     normal                          ; 3098          ;
;         0 data inputs               ; 2             ;
;         1 data inputs               ; 74            ;
;         2 data inputs               ; 177           ;
;         3 data inputs               ; 290           ;
;         4 data inputs               ; 520           ;
;         5 data inputs               ; 569           ;
;         6 data inputs               ; 1466          ;
; blackbox                            ; 1             ;
;         udio_codec_controller:inst2 ; 1             ;
; boundary_port                       ; 303           ;
; generic_pll                         ; 1             ;
;                                     ;               ;
; Max LUT depth                       ; 7.90          ;
; Average LUT depth                   ; 4.21          ;
+-------------------------------------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                         ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+---------+
; Name                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                            ; Details ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+---------+
; game_controller_copy:inst51|collision_star   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|collision_star~0 ; N/A     ;
; game_controller_copy:inst51|collision_star   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|collision_star~0 ; N/A     ;
; game_controller_copy:inst51|lvl_indx         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|pres_st.Slevel2  ; N/A     ;
; game_controller_copy:inst51|lvl_indx         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|pres_st.Slevel2  ; N/A     ;
; CLOCK_50~inputCLKENA0                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                     ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A     ;
; game_controller_copy:inst51|SingleHit_star   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|SingleHit_star   ; N/A     ;
; game_controller_copy:inst51|SingleHit_star   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|SingleHit_star   ; N/A     ;
; game_controller_copy:inst51|collision_f_star ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|collision_f_star ; N/A     ;
; game_controller_copy:inst51|collision_f_star ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|collision_f_star ; N/A     ;
; game_controller_copy:inst51|pres_st.Slevel1  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|pres_st.Slevel1  ; N/A     ;
; game_controller_copy:inst51|pres_st.Slevel1  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|pres_st.Slevel1  ; N/A     ;
; game_controller_copy:inst51|pres_st.Slevel2  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|pres_st.Slevel2  ; N/A     ;
; game_controller_copy:inst51|pres_st.Slevel2  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|pres_st.Slevel2  ; N/A     ;
; game_controller_copy:inst51|star_lvl_flag    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|star_lvl_flag    ; N/A     ;
; game_controller_copy:inst51|star_lvl_flag    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; game_controller_copy:inst51|star_lvl_flag    ; N/A     ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 20 14:26:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Warning (125092): Tcl Script File RTL/numberPosition.qip not found
    Info (125063): set_global_assignment -name QIP_FILE RTL/numberPosition.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/scorey.v
    Info (12023): Found entity 1: ScoreY File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/scorex.v
    Info (12023): Found entity 1: ScoreX File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/scorebitmap.sv
    Info (12023): Found entity 1: ScoreBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/ScoreBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/starbitmap.sv
    Info (12023): Found entity 1: starBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/starBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/star_movecollision.sv
    Info (12023): Found entity 1: star_moveCollision File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/star_block.bdf
    Info (12023): Found entity 1: Star_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/win_lose_movecollision.sv
    Info (12023): Found entity 1: win_lose_moveCollision File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/winpixbitmap.sv
    Info (12023): Found entity 1: winpixBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/winpixBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/win_block.bdf
    Info (12023): Found entity 1: Win_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/lose_pixbitmap.sv
    Info (12023): Found entity 1: lose_pixBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/lose_pixBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/lose_block.bdf
    Info (12023): Found entity 1: Lose_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/one_sec_counter.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/number_position_low_y.v
    Info (12023): Found entity 1: Number_position_low_Y File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_Y.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/number_position_low_x.v
    Info (12023): Found entity 1: Number_position_low_X File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_X.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/number_position_high_y.v
    Info (12023): Found entity 1: Number_position_high_Y File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_Y.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/number_position_high_x.v
    Info (12023): Found entity 1: Number_position_high_X File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_X.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/topbomb.bdf
    Info (12023): Found entity 1: topBomb
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/down_counter.sv
    Info (12023): Found entity 1: down_counter File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/down_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/bomb.sv
    Info (12023): Found entity 1: bomb File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bomb.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/counter/bcddn.sv
    Info (12023): Found entity 1: bcddn File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bcddn.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemybitmap.sv
    Info (12023): Found entity 1: enemyBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemy_movecollision.sv
    Info (12023): Found entity 1: enemy_moveCollision File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemy_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemy_block.bdf
    Info (12023): Found entity 1: Enemy_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_copy.sv
    Info (12023): Found entity 1: game_controller_copy File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller_copy.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/targetbitmap.sv
    Info (12023): Found entity 1: targetBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/targetBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/target_movecollision.sv
    Info (12023): Found entity 1: target_moveCollision File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/target_block.bdf
    Info (12023): Found entity 1: Target_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/random.sv
    Info (12023): Found entity 1: random File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/targetmatrixbitmap.sv
    Info (12023): Found entity 1: TargetMatrixBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/TargetMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/target_display.bdf
    Info (12023): Found entity 1: TARGET_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/ropebitmap.sv
    Info (12023): Found entity 1: ropeBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/ropeBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/ropesmatrixbitmap.sv
    Info (12023): Found entity 1: RopesMatrixBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/RopesMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/ropes_display.bdf
    Info (12023): Found entity 1: ROPES_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/fruitsmatrixbitmap.sv
    Info (12023): Found entity 1: FruitsMatrixBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FruitsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/fruits_display.bdf
    Info (12023): Found entity 1: FRUITS_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/floorsmatrixbitmap.sv
    Info (12023): Found entity 1: FloorsMatrixBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FloorsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/floor_display.bdf
    Info (12023): Found entity 1: FLOOR_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_drawSquare.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/background/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/rope_movecollision.sv
    Info (12023): Found entity 1: rope_moveCollision File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/rope_block.bdf
    Info (12023): Found entity 1: Rope_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/monkeybitmapx2.sv
    Info (12023): Found entity 1: smileyBitMapX2 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkeyBitMapX2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/monkeybitmap.sv
    Info (12023): Found entity 1: monkeyBitMap File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkeyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/monkey_movecollision.sv
    Info (12023): Found entity 1: monkey_moveCollision File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/monkey_block.bdf
    Info (12023): Found entity 1: Monkey_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/hexss.sv
    Info (12023): Found entity 1: HexSS File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/HexSS.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyPad_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv Line: 4
Warning (10890): Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute "keep" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/bitrec.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf
    Info (12023): Found entity 1: KEYBOARD_INTERFACE
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v
    Info (12023): Found entity 1: clock_divider_0002 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
Info (15248): File "C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/audio_codec_controller/audio_codec_controller.qxp" is a duplicate of already analyzed file "C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf
    Info (12023): Found entity 1: TOP_AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file number_position.v
    Info (12023): Found entity 1: Number_position File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Number_position.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file matrix_top_xy.v
    Info (12023): Found entity 1: matrix_top_XY File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "nor_code" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "ext_code" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for "rel_code" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv Line: 38
Info (12127): Elaborating entity "TOP_VGA_DEMO_KBD" for the top level hierarchy
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst4"
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(16): object "xFrameSize" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 16
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(17): object "yFrameSize" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 17
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(18): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 18
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(19): object "COLOR_MARTIX_SIZE" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 19
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 57
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(64): truncated value with size 3 to match size of target (2) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 64
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:inst12"
Info (12128): Elaborating entity "clock_divider_0002" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/VGA_Controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/VGA_Controller.sv Line: 77
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/VGA_Controller.sv Line: 90
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst48"
Info (12128): Elaborating entity "Monkey_Block" for hierarchy "Monkey_Block:inst13"
Info (12128): Elaborating entity "monkeyBitMap" for hierarchy "Monkey_Block:inst13|monkeyBitMap:inst3"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Monkey_Block:inst13|square_object:inst6"
Info (12128): Elaborating entity "monkey_moveCollision" for hierarchy "Monkey_Block:inst13|monkey_moveCollision:inst"
Warning (10036): Verilog HDL or VHDL warning at monkey_moveCollision.sv(59): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at monkey_moveCollision.sv(60): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at monkey_moveCollision.sv(61): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv Line: 61
Warning (10230): Verilog HDL assignment warning at monkey_moveCollision.sv(196): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv Line: 196
Warning (10230): Verilog HDL assignment warning at monkey_moveCollision.sv(197): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv Line: 197
Info (12128): Elaborating entity "KEYBOARD_INTERFACE" for hierarchy "KEYBOARD_INTERFACE:inst9"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "KEYBOARD_INTERFACE:inst9|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyPad_decoder.sv Line: 40
Info (12128): Elaborating entity "KBDINTF" for hierarchy "KEYBOARD_INTERFACE:inst9|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "KEYBOARD_INTERFACE:inst9|KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "KEYBOARD_INTERFACE:inst9|KBDINTF:inst|bitrec:inst4"
Info (12128): Elaborating entity "lpf" for hierarchy "KEYBOARD_INTERFACE:inst9|KBDINTF:inst|lpf:inst5"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Right"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Left"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Up"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst9|keyToggle_decoder:Down"
Info (12128): Elaborating entity "game_controller_copy" for hierarchy "game_controller_copy:inst51"
Warning (10036): Verilog HDL or VHDL warning at game_controller_copy.sv(49): object "time_over_flag" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller_copy.sv Line: 49
Warning (10230): Verilog HDL assignment warning at game_controller_copy.sv(47): truncated value with size 32 to match size of target (1) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller_copy.sv Line: 47
Info (12128): Elaborating entity "Rope_Block" for hierarchy "Rope_Block:inst30"
Info (12128): Elaborating entity "ropeBitMap" for hierarchy "Rope_Block:inst30|ropeBitMap:inst4"
Warning (10036): Verilog HDL or VHDL warning at ropeBitMap.sv(77): object "hit_colors" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/ropeBitMap.sv Line: 77
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Rope_Block:inst30|square_object:inst6"
Info (12128): Elaborating entity "rope_moveCollision" for hierarchy "Rope_Block:inst30|rope_moveCollision:inst"
Warning (10036): Verilog HDL or VHDL warning at rope_moveCollision.sv(41): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 41
Warning (10036): Verilog HDL or VHDL warning at rope_moveCollision.sv(42): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 42
Warning (10230): Verilog HDL assignment warning at rope_moveCollision.sv(47): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 47
Warning (10240): Verilog HDL Always Construct warning at rope_moveCollision.sv(52): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Warning (10230): Verilog HDL assignment warning at rope_moveCollision.sv(89): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 89
Warning (10230): Verilog HDL assignment warning at rope_moveCollision.sv(90): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 90
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (12128): Elaborating entity "FRUITS_DISPLAY" for hierarchy "FRUITS_DISPLAY:inst26"
Info (12128): Elaborating entity "FruitsMatrixBitMap" for hierarchy "FRUITS_DISPLAY:inst26|FruitsMatrixBitMap:inst1"
Warning (10230): Verilog HDL assignment warning at FruitsMatrixBitMap.sv(173): truncated value with size 32 to match size of target (3) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FruitsMatrixBitMap.sv Line: 173
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeBiMapMask" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "FRUITS_DISPLAY:inst26|square_object:inst11"
Info (12128): Elaborating entity "matrix_top_XY" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.v Line: 49
Info (12130): Elaborated megafunction instantiation "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.v Line: 49
Info (12133): Instantiated megafunction "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "32"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf
    Info (12023): Found entity 1: lpm_constant_gj8 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_gj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_gj8" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_gj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_gj8.tdf Line: 31
Info (12133): Instantiated megafunction "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_gj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000100000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "FRUITS_DISPLAY:inst26|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "one_sec_counter:inst1"
Info (12128): Elaborating entity "ROPES_DISPLAY" for hierarchy "ROPES_DISPLAY:inst7"
Info (12128): Elaborating entity "RopesMatrixBitMap" for hierarchy "ROPES_DISPLAY:inst7|RopesMatrixBitMap:inst2"
Warning (10036): Verilog HDL or VHDL warning at RopesMatrixBitMap.sv(90): object "hit_colors" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/RopesMatrixBitMap.sv Line: 90
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "ROPES_DISPLAY:inst7|square_object:inst11"
Info (12128): Elaborating entity "FLOOR_DISPLAY" for hierarchy "FLOOR_DISPLAY:inst8"
Info (12128): Elaborating entity "FloorsMatrixBitMap" for hierarchy "FLOOR_DISPLAY:inst8|FloorsMatrixBitMap:inst1"
Warning (10036): Verilog HDL or VHDL warning at FloorsMatrixBitMap.sv(90): object "hit_colors" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FloorsMatrixBitMap.sv Line: 90
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "Target_Block" for hierarchy "Target_Block:inst24"
Info (12128): Elaborating entity "targetBitMap" for hierarchy "Target_Block:inst24|targetBitMap:inst2"
Warning (10036): Verilog HDL or VHDL warning at targetBitMap.sv(109): object "hit_colors" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/targetBitMap.sv Line: 109
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Target_Block:inst24|square_object:inst6"
Info (12128): Elaborating entity "target_moveCollision" for hierarchy "Target_Block:inst24|target_moveCollision:inst"
Warning (10036): Verilog HDL or VHDL warning at target_moveCollision.sv(36): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 36
Warning (10036): Verilog HDL or VHDL warning at target_moveCollision.sv(38): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at target_moveCollision.sv(39): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 39
Warning (10240): Verilog HDL Always Construct warning at target_moveCollision.sv(49): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Warning (10240): Verilog HDL Always Construct warning at target_moveCollision.sv(59): inferring latch(es) for variable "Xspeed", which holds its previous value in one or more paths through the always construct File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Warning (10230): Verilog HDL assignment warning at target_moveCollision.sv(79): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 79
Warning (10230): Verilog HDL assignment warning at target_moveCollision.sv(80): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 80
Info (10041): Inferred latch for "Xspeed[0]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[1]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[2]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[3]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[4]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[5]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[6]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[7]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[8]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[9]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[10]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[11]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[12]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[13]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[14]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[15]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[16]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[17]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[18]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[19]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[20]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[21]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[22]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[23]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[24]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[25]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[26]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[27]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[28]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[29]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[30]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "Xspeed[31]" at target_moveCollision.sv(59) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 59
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at target_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv Line: 49
Info (12128): Elaborating entity "Enemy_Block" for hierarchy "Enemy_Block:inst42"
Info (12128): Elaborating entity "enemyBitMap" for hierarchy "Enemy_Block:inst42|enemyBitMap:inst1"
Warning (10036): Verilog HDL or VHDL warning at enemyBitMap.sv(81): object "hit_colors" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemyBitMap.sv Line: 81
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Enemy_Block:inst42|square_object:inst6"
Info (12128): Elaborating entity "rope_moveCollision" for hierarchy "Enemy_Block:inst42|rope_moveCollision:inst"
Warning (10036): Verilog HDL or VHDL warning at rope_moveCollision.sv(41): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 41
Warning (10036): Verilog HDL or VHDL warning at rope_moveCollision.sv(42): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 42
Warning (10230): Verilog HDL assignment warning at rope_moveCollision.sv(47): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 47
Warning (10240): Verilog HDL Always Construct warning at rope_moveCollision.sv(52): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Warning (10230): Verilog HDL assignment warning at rope_moveCollision.sv(89): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 89
Warning (10230): Verilog HDL assignment warning at rope_moveCollision.sv(90): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 90
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at rope_moveCollision.sv(52) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv Line: 52
Info (12128): Elaborating entity "Star_Block" for hierarchy "Star_Block:inst17"
Info (12128): Elaborating entity "starBitMap" for hierarchy "Star_Block:inst17|starBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "star_moveCollision" for hierarchy "Star_Block:inst17|star_moveCollision:inst1"
Warning (10036): Verilog HDL or VHDL warning at star_moveCollision.sv(38): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at star_moveCollision.sv(40): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 40
Warning (10036): Verilog HDL or VHDL warning at star_moveCollision.sv(41): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 41
Warning (10036): Verilog HDL or VHDL warning at star_moveCollision.sv(43): object "Xspeed" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 43
Warning (10230): Verilog HDL assignment warning at star_moveCollision.sv(77): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 77
Warning (10230): Verilog HDL assignment warning at star_moveCollision.sv(78): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv Line: 78
Info (12128): Elaborating entity "random" for hierarchy "random:inst33"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 30
Info (12128): Elaborating entity "random" for hierarchy "random:inst14"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv Line: 30
Info (12128): Elaborating entity "topBomb" for hierarchy "topBomb:inst31"
Info (12128): Elaborating entity "bcddn" for hierarchy "topBomb:inst31|bcddn:inst"
Warning (10230): Verilog HDL assignment warning at bcddn.sv(54): truncated value with size 32 to match size of target (1) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bcddn.sv Line: 54
Info (12128): Elaborating entity "down_counter" for hierarchy "topBomb:inst31|bcddn:inst|down_counter:lowc" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bcddn.sv Line: 39
Warning (10230): Verilog HDL assignment warning at down_counter.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/down_counter.sv Line: 40
Warning (10230): Verilog HDL assignment warning at down_counter.sv(51): truncated value with size 32 to match size of target (1) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/down_counter.sv Line: 51
Info (12128): Elaborating entity "bomb" for hierarchy "topBomb:inst31|bomb:inst9"
Info (12128): Elaborating entity "HexSS" for hierarchy "topBomb:inst31|HexSS:inst1"
Info (12128): Elaborating entity "ScoreBitMap" for hierarchy "ScoreBitMap:inst11"
Warning (10027): Verilog HDL or VHDL warning at the ScoreBitMap.sv(589): index expression is not wide enough to address all of the elements in the array File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/ScoreBitMap.sv Line: 589
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst36"
Info (12128): Elaborating entity "ScoreX" for hierarchy "ScoreX:inst39"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreX.v Line: 49
Info (12130): Elaborated megafunction instantiation "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreX.v Line: 49
Info (12133): Instantiated megafunction "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreX.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "144"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ng8.tdf
    Info (12023): Found entity 1: lpm_constant_ng8 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_ng8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_ng8" for hierarchy "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_ng8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_ng8.tdf Line: 31
Info (12133): Instantiated megafunction "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_ng8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00010010000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ScoreX:inst39|lpm_constant:LPM_CONSTANT_component|lpm_constant_ng8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "ScoreY" for hierarchy "ScoreY:inst40"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreY.v Line: 48
Info (12130): Elaborated megafunction instantiation "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreY.v Line: 48
Info (12133): Instantiated megafunction "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreY.v Line: 48
    Info (12134): Parameter "lpm_cvalue" = "50"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_jg8.tdf
    Info (12023): Found entity 1: lpm_constant_jg8 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_jg8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_jg8" for hierarchy "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_jg8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_jg8.tdf Line: 31
Info (12133): Instantiated megafunction "ScoreY:inst40|lpm_constant:LPM_CONSTANT_component|lpm_constant_jg8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_jg8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000110010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Win_Block" for hierarchy "Win_Block:inst28"
Warning (275009): Pin "lvl_index" not connected
Info (12128): Elaborating entity "winpixBitMap" for hierarchy "Win_Block:inst28|winpixBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "win_lose_moveCollision" for hierarchy "Win_Block:inst28|win_lose_moveCollision:inst2"
Warning (10036): Verilog HDL or VHDL warning at win_lose_moveCollision.sv(38): object "bracketOffset" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at win_lose_moveCollision.sv(39): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 39
Warning (10240): Verilog HDL Always Construct warning at win_lose_moveCollision.sv(49): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Warning (10230): Verilog HDL assignment warning at win_lose_moveCollision.sv(86): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 86
Warning (10230): Verilog HDL assignment warning at win_lose_moveCollision.sv(87): truncated value with size 32 to match size of target (11) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 87
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at win_lose_moveCollision.sv(49) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv Line: 49
Info (12128): Elaborating entity "Lose_Block" for hierarchy "Lose_Block:inst19"
Warning (275009): Pin "lvl_index" not connected
Info (12128): Elaborating entity "lose_pixBitMap" for hierarchy "Lose_Block:inst19|lose_pixBitMap:inst3"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "NumbersBitMap:inst5"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "Number_position_high_X" for hierarchy "Number_position_high_X:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_X.v Line: 49
Info (12130): Elaborated megafunction instantiation "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_X.v Line: 49
Info (12133): Instantiated megafunction "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_X.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "518"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_mg8.tdf
    Info (12023): Found entity 1: lpm_constant_mg8 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_mg8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_mg8" for hierarchy "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_mg8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_mg8.tdf Line: 31
Info (12133): Instantiated megafunction "Number_position_high_X:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_mg8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_mg8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "01000000110"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Number_position_high_Y" for hierarchy "Number_position_high_Y:inst15"
Info (12128): Elaborating entity "Number_position_low_X" for hierarchy "Number_position_low_X:inst23"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_X.v Line: 49
Info (12130): Elaborated megafunction instantiation "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_X.v Line: 49
Info (12133): Instantiated megafunction "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_X.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "550"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_og8.tdf
    Info (12023): Found entity 1: lpm_constant_og8 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_og8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_og8" for hierarchy "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_og8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_og8.tdf Line: 31
Info (12133): Instantiated megafunction "Number_position_low_X:inst23|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/lpm_constant_og8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "01000100110"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Number_position_low_Y" for hierarchy "Number_position_low_Y:inst22"
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:inst18"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "AUDIO:inst18|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "AUDIO:inst18|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "AUDIO:inst18|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "AUDIO:inst18|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "AUDIO:inst18|ToneDecoder:inst4"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gi84.tdf
    Info (12023): Found entity 1: altsyncram_gi84 File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/altsyncram_gi84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sfb.tdf
    Info (12023): Found entity 1: mux_sfb File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/mux_sfb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g7i.tdf
    Info (12023): Found entity 1: cntr_g7i File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_g7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.20.14:26:39 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 462
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "boardersDrawReq" is stuck at GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/Lab1Demo.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 268 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 6150 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 6028 logic cells
    Info (21064): Implemented 58 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 5026 megabytes
    Info: Processing ended: Mon Dec 20 14:27:10 2021
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/Lab1Demo.map.smsg.


