Fitter report for ModuleTester
Fri Jul 17 02:22:31 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Interconnect Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Fri Jul 17 02:22:31 2015     ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; ModuleTester                              ;
; Top-level Entity Name              ; ModuleTester                              ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE10E22C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 915 / 10,320 ( 9 % )                      ;
;     Total combinational functions  ; 583 / 10,320 ( 6 % )                      ;
;     Dedicated logic registers      ; 766 / 10,320 ( 7 % )                      ;
; Total registers                    ; 766                                       ;
; Total pins                         ; 28 / 92 ( 30 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 8 / 423,936 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                            ;
; Total PLLs                         ; 0 / 2 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; out_data[0]  ; Missing drive strength and slew rate ;
; out_data[1]  ; Missing drive strength and slew rate ;
; out_data[2]  ; Missing drive strength and slew rate ;
; out_data[3]  ; Missing drive strength and slew rate ;
; out_data[4]  ; Missing drive strength and slew rate ;
; out_data[5]  ; Missing drive strength and slew rate ;
; out_data[6]  ; Missing drive strength and slew rate ;
; out_data[7]  ; Missing drive strength and slew rate ;
; out_data[8]  ; Missing drive strength and slew rate ;
; out_data[9]  ; Missing drive strength and slew rate ;
; out_data[10] ; Missing drive strength and slew rate ;
; out_data[11] ; Missing drive strength and slew rate ;
; out_data[12] ; Missing drive strength and slew rate ;
; out_data[13] ; Missing drive strength and slew rate ;
; out_data[14] ; Missing drive strength and slew rate ;
; out_data[15] ; Missing drive strength and slew rate ;
; in_ready     ; Missing drive strength and slew rate ;
; out_valid    ; Missing drive strength and slew rate ;
; out_error[0] ; Missing drive strength and slew rate ;
; out_error[1] ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; clk50M     ; PIN_23        ; QSF Assignment ;
; Location ;                ;              ; key0       ; PIN_25        ; QSF Assignment ;
; Location ;                ;              ; key1       ; PIN_24        ; QSF Assignment ;
; Location ;                ;              ; led0       ; PIN_86        ; QSF Assignment ;
; Location ;                ;              ; led1       ; PIN_85        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1430 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1430 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1080    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc                  ; 191     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 151     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 8       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FPGA_Projects/fpga-synth(git)/ModuleTester/ModuleTester.pin.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 915 / 10,320 ( 9 % )                                                                                         ;
;     -- Combinational with no register       ; 149                                                                                                          ;
;     -- Register only                        ; 332                                                                                                          ;
;     -- Combinational with a register        ; 434                                                                                                          ;
;                                             ;                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                              ;
;     -- 4 input functions                    ; 105                                                                                                          ;
;     -- 3 input functions                    ; 351                                                                                                          ;
;     -- <=2 input functions                  ; 127                                                                                                          ;
;     -- Register only                        ; 332                                                                                                          ;
;                                             ;                                                                                                              ;
; Logic elements by mode                      ;                                                                                                              ;
;     -- normal mode                          ; 268                                                                                                          ;
;     -- arithmetic mode                      ; 315                                                                                                          ;
;                                             ;                                                                                                              ;
; Total registers*                            ; 766 / 10,732 ( 7 % )                                                                                         ;
;     -- Dedicated logic registers            ; 766 / 10,320 ( 7 % )                                                                                         ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )                                                                                              ;
;                                             ;                                                                                                              ;
; Total LABs:  partially or completely used   ; 77 / 645 ( 12 % )                                                                                            ;
; User inserted logic elements                ; 0                                                                                                            ;
; Virtual pins                                ; 0                                                                                                            ;
; I/O pins                                    ; 28 / 92 ( 30 % )                                                                                             ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )                                                                                               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                               ;
; Global signals                              ; 7                                                                                                            ;
; M9Ks                                        ; 1 / 46 ( 2 % )                                                                                               ;
; Total block memory bits                     ; 8 / 423,936 ( < 1 % )                                                                                        ;
; Total block memory implementation bits      ; 9,216 / 423,936 ( 2 % )                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )                                                                                               ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                                                ;
; Global clocks                               ; 7 / 10 ( 70 % )                                                                                              ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%                                                                                                 ;
; Peak interconnect usage (total/H/V)         ; 4% / 3% / 5%                                                                                                 ;
; Maximum fan-out node                        ; clk~inputclkctrl                                                                                             ;
; Maximum fan-out                             ; 635                                                                                                          ;
; Highest non-global fan-out signal           ; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|stall_reg ;
; Highest non-global fan-out                  ; 222                                                                                                          ;
; Total fan-out                               ; 4887                                                                                                         ;
; Average fan-out                             ; 2.98                                                                                                         ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                      ;
+---------------------------------------------+---------------------+----------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                 ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                  ; Low                  ; Low                            ;
;                                             ;                     ;                      ;                      ;                                ;
; Total logic elements                        ; 653 / 10320 ( 6 % ) ; 136 / 10320 ( 1 % )  ; 126 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 20                  ; 64                   ; 65                   ; 0                              ;
;     -- Register only                        ; 276                 ; 20                   ; 36                   ; 0                              ;
;     -- Combinational with a register        ; 357                 ; 52                   ; 25                   ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                      ;                      ;                                ;
;     -- 4 input functions                    ; 28                  ; 38                   ; 39                   ; 0                              ;
;     -- 3 input functions                    ; 293                 ; 30                   ; 28                   ; 0                              ;
;     -- <=2 input functions                  ; 56                  ; 48                   ; 23                   ; 0                              ;
;     -- Register only                        ; 276                 ; 20                   ; 36                   ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Logic elements by mode                      ;                     ;                      ;                      ;                                ;
;     -- normal mode                          ; 70                  ; 112                  ; 86                   ; 0                              ;
;     -- arithmetic mode                      ; 307                 ; 4                    ; 4                    ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Total registers                             ; 633                 ; 72                   ; 61                   ; 0                              ;
;     -- Dedicated logic registers            ; 633 / 10320 ( 6 % ) ; 72 / 10320 ( < 1 % ) ; 61 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                    ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Total LABs:  partially or completely used   ; 50 / 645 ( 7 % )    ; 16 / 645 ( 2 % )     ; 14 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                      ;                      ;                                ;
; Virtual pins                                ; 0                   ; 0                    ; 0                    ; 0                              ;
; I/O pins                                    ; 28                  ; 0                    ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 8                   ; 0                    ; 0                    ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                    ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 46 ( 2 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )     ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                      ;                      ;                                ;
; Connections                                 ;                     ;                      ;                      ;                                ;
;     -- Input Connections                    ; 634                 ; 64                   ; 95                   ; 0                              ;
;     -- Registered Input Connections         ; 633                 ; 38                   ; 70                   ; 0                              ;
;     -- Output Connections                   ; 142                 ; 636                  ; 15                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 2                    ; 14                   ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Internal Connections                        ;                     ;                      ;                      ;                                ;
;     -- Total Connections                    ; 3985                ; 1176                 ; 520                  ; 4                              ;
;     -- Registered Connections               ; 1897                ; 302                  ; 344                  ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; External Connections                        ;                     ;                      ;                      ;                                ;
;     -- Top                                  ; 0                   ; 683                  ; 93                   ; 0                              ;
;     -- pzdyqx:nabboc                        ; 683                 ; 0                    ; 17                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 93                  ; 17                   ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                    ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Partition Interface                         ;                     ;                      ;                      ;                                ;
;     -- Input Ports                          ; 12                  ; 10                   ; 14                   ; 0                              ;
;     -- Output Ports                         ; 21                  ; 4                    ; 32                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                    ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Registered Ports                            ;                     ;                      ;                      ;                                ;
;     -- Registered Input Ports               ; 0                   ; 5                    ; 4                    ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 3                    ; 22                   ; 0                              ;
;                                             ;                     ;                      ;                      ;                                ;
; Port Connectivity                           ;                     ;                      ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                    ; 3                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                    ; 1                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                    ; 21                   ; 0                              ;
+---------------------------------------------+---------------------+----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk         ; 23    ; 1        ; 0            ; 11           ; 7            ; 635                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clken       ; 90    ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data     ; 53    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_error[0] ; 105   ; 6        ; 34           ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_error[1] ; 55    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_valid    ; 114   ; 7        ; 28           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; out_ready   ; 43    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; reset_n     ; 91    ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; in_ready     ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[0]  ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_data[10] ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[11] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[12] ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[13] ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[14] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[15] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[1]  ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_data[2]  ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_data[3]  ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_data[4]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[5]  ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[6]  ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[7]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[8]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[9]  ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_error[0] ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_error[1] ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_valid    ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; in_ready                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; out_data[12]            ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; out_data[8]             ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; out_data[13]            ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; out_data[6]             ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; out_data[14]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 9 / 11 ( 82 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 3 / 11 ( 27 % ) ; 2.5V          ; --           ;
; 4        ; 2 / 14 ( 14 % ) ; 2.5V          ; --           ;
; 5        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 6        ; 4 / 10 ( 40 % ) ; 2.5V          ; --           ;
; 7        ; 4 / 13 ( 31 % ) ; 2.5V          ; --           ;
; 8        ; 9 / 12 ( 75 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; out_data[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; out_data[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; out_data[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; out_data[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; out_ready                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; out_data[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; in_data                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; in_error[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; out_error[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; in_ready                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; clken                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 91       ; 128        ; 6        ; reset_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; out_data[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; in_error[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; in_valid                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; out_data[15]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; out_valid                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; out_data[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; out_data[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; out_data[10]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; out_data[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; out_data[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; out_data[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; out_data[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; out_data[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; out_data[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; out_error[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                  ; Library Name ;
+------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ModuleTester                                                                      ; 915 (1)     ; 766 (0)                   ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 28   ; 0            ; 149 (1)      ; 332 (0)           ; 434 (0)          ; |ModuleTester                                                                                                                                                                                                        ;              ;
;    |cic1:cic1_inst|                                                                ; 652 (0)     ; 633 (0)                   ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 276 (0)           ; 357 (0)          ; |ModuleTester|cic1:cic1_inst                                                                                                                                                                                         ;              ;
;       |cic1_cic:cic1_cic_inst|                                                     ; 652 (0)     ; 633 (0)                   ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 276 (0)           ; 357 (0)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst                                                                                                                                                                  ;              ;
;          |auk_dspip_avalon_streaming_controller_cic_111:aii_controller|            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller                                                                                                     ;              ;
;          |auk_dspip_avalon_streaming_sink_cic_111:aii_sink|                        ; 30 (10)     ; 23 (7)                    ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 23 (6)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink                                                                                                                 ;              ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                              ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (0)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ;              ;
;                |scfifo_qfh1:auto_generated|                                        ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (2)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated                                              ;              ;
;                   |a_dpfifo_jq81:dpfifo|                                           ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo                         ;              ;
;                      |altsyncram_kpf1:FIFOram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8           ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|altsyncram_kpf1:FIFOram ;              ;
;                      |cntr_ao7:usedw_counter|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_ao7:usedw_counter  ;              ;
;                      |cntr_tnb:rd_ptr_msb|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_tnb:rd_ptr_msb     ;              ;
;                      |cntr_unb:wr_ptr|                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr         ;              ;
;          |auk_dspip_avalon_streaming_source_cic_111:aii_source|                    ; 35 (35)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 3 (3)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source                                                                                                             ;              ;
;          |cic1_cic_core:cic_core|                                                  ; 584 (18)    ; 572 (14)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (4)       ; 244 (1)           ; 328 (13)         ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core                                                                                                                                           ;              ;
;             |auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|          ; 65 (22)     ; 65 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (0)            ; 22 (22)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0                                                                               ;              ;
;                |auk_dspip_delay_cic_111:\glogic:u0|                                ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 1 (1)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0                                            ;              ;
;             |auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|          ; 62 (21)     ; 62 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (0)            ; 21 (21)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1                                                                               ;              ;
;                |auk_dspip_delay_cic_111:\glogic:u0|                                ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 1 (1)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0                                            ;              ;
;             |auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|          ; 59 (20)     ; 59 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (0)            ; 20 (20)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2                                                                               ;              ;
;                |auk_dspip_delay_cic_111:\glogic:u0|                                ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 1 (1)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0                                            ;              ;
;             |auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|          ; 57 (19)     ; 57 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 19 (19)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3                                                                               ;              ;
;                |auk_dspip_delay_cic_111:\glogic:u0|                                ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 0 (0)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0                                            ;              ;
;             |auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|          ; 57 (19)     ; 57 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 19 (19)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4                                                                               ;              ;
;                |auk_dspip_delay_cic_111:\glogic:u0|                                ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 0 (0)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0                                            ;              ;
;             |auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|               ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst                                                                                    ;              ;
;             |auk_dspip_integrator_cic_111:auk_dspip_integrator_0|                  ; 45 (0)      ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (0)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0                                                                                       ;              ;
;                |auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1| ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1                     ;              ;
;             |auk_dspip_integrator_cic_111:auk_dspip_integrator_1|                  ; 45 (0)      ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (0)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1                                                                                       ;              ;
;                |auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1| ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1                     ;              ;
;             |auk_dspip_integrator_cic_111:auk_dspip_integrator_2|                  ; 40 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (0)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2                                                                                       ;              ;
;                |auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1| ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (40)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1                     ;              ;
;             |auk_dspip_integrator_cic_111:auk_dspip_integrator_3|                  ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (0)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3                                                                                       ;              ;
;                |auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1| ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1                     ;              ;
;             |auk_dspip_integrator_cic_111:auk_dspip_integrator_4|                  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4                                                                                       ;              ;
;                |auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1| ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1                     ;              ;
;             |auk_dspip_roundsat_cic_111:auk_dspip_output_rounding|                 ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_roundsat_cic_111:auk_dspip_output_rounding                                                                                      ;              ;
;             |scfifo:in_fifo|                                                       ; 47 (0)      ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 44 (0)            ; 1 (0)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo                                                                                                                            ;              ;
;                |a_regfifo:subfifo|                                                 ; 47 (47)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 44 (44)           ; 1 (1)            ; |ModuleTester|cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo                                                                                                          ;              ;
;    |pzdyqx:nabboc|                                                                 ; 136 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 20 (0)            ; 52 (0)           ; |ModuleTester|pzdyqx:nabboc                                                                                                                                                                                          ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                               ; 136 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (4)       ; 20 (5)            ; 52 (5)           ; |ModuleTester|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                             ;              ;
;          |CJQJ5354:TWMW7206|                                                       ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |ModuleTester|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                           ;              ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|           ; 53 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (15)      ; 0 (0)             ; 28 (8)           ; |ModuleTester|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                                                                                               ;              ;
;             |CJQJ5354:AJQA6937|                                                    ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |ModuleTester|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                             ;              ;
;          |PZMU7345:HHRH5434|                                                       ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 11 (11)           ; 2 (2)            ; |ModuleTester|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                           ;              ;
;          |VELJ8121:JDCF0099|                                                       ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 4 (4)             ; 5 (5)            ; |ModuleTester|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                           ;              ;
;    |sld_hub:auto_hub|                                                              ; 126 (70)    ; 61 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (37)      ; 36 (20)           ; 25 (17)          ; |ModuleTester|sld_hub:auto_hub                                                                                                                                                                                       ;              ;
;       |sld_rom_sr:hub_info_reg|                                                    ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 2 (2)             ; 8 (8)            ; |ModuleTester|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                               ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                  ; 35 (35)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 14 (14)           ; 5 (5)            ; |ModuleTester|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                             ;              ;
+------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; clken        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; reset_n      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; in_valid     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; out_ready    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; in_error[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; in_error[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; out_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_ready     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_valid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_error[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_error[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; in_data      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clken                                                                                                               ;                   ;         ;
; reset_n                                                                                                             ;                   ;         ;
; in_valid                                                                                                            ;                   ;         ;
; out_ready                                                                                                           ;                   ;         ;
; in_error[0]                                                                                                         ;                   ;         ;
; in_error[1]                                                                                                         ;                   ;         ;
; clk                                                                                                                 ;                   ;         ;
; in_data                                                                                                             ;                   ;         ;
;      - cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|at_sink_data_int[0]~0 ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~CLKDRUSER                                                                                                                                                     ; JTAG_X1_Y12_N0     ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                     ; JTAG_X1_Y12_N0     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                       ; JTAG_X1_Y12_N0     ; 61      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                       ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                    ; JTAG_X1_Y12_N0     ; 5       ; Async. clear, Clock        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|stall_reg                                                                       ; FF_X12_Y13_N25     ; 222     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|Selector4~1                                                                                 ; LCCOMB_X12_Y10_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~0 ; LCCOMB_X12_Y10_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~4 ; LCCOMB_X12_Y10_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_state.run1                                                                             ; FF_X12_Y10_N3      ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|Mux1~0                                                                                  ; LCCOMB_X16_Y18_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|stall_controller_comb~0                                                                 ; LCCOMB_X12_Y13_N10 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[1]                                                                                                         ; LCCOMB_X14_Y14_N30 ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[2]                                                                                                         ; LCCOMB_X13_Y13_N30 ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[3]                                                                                                         ; LCCOMB_X13_Y13_N16 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[4]                                                                                                         ; LCCOMB_X13_Y13_N4  ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[5]                                                                                                         ; LCCOMB_X13_Y13_N22 ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|rate_cnt_proc~0                                                                                                       ; LCCOMB_X13_Y13_N10 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                         ; LCCOMB_X14_Y15_N20 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                           ; LCCOMB_X14_Y15_N30 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                ; PIN_23             ; 634     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_2                                                                                                                              ; FF_X25_Y14_N11     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|LAFY5161[0]                                             ; FF_X31_Y12_N1      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_0                                                                ; FF_X12_Y8_N19      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_1                                                                ; FF_X12_Y8_N1       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_2                                                                ; FF_X11_Y8_N3       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_3                                                                ; FF_X11_Y8_N25      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_4                                                                ; FF_X6_Y8_N3        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_5                                                                ; FF_X6_Y8_N1        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_6                                                                ; FF_X2_Y11_N3       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7                                                                ; FF_X2_Y11_N9       ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0                                                                ; LCCOMB_X33_Y12_N16 ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:13:LJMV0916_1                                                   ; LCCOMB_X12_Y8_N12  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PTOI8526                                                                                                                                ; FF_X25_Y14_N9      ; 633     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~0                                                                                                         ; LCCOMB_X6_Y10_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502                                                                                                              ; LCCOMB_X6_Y10_N30  ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                             ; FF_X26_Y14_N1      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                             ; FF_X25_Y14_N13     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                             ; LCCOMB_X26_Y14_N4  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                           ; FF_X22_Y13_N21     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                   ; LCCOMB_X23_Y13_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~4                                                                                                                                                     ; LCCOMB_X22_Y14_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                  ; FF_X21_Y13_N3      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                            ; LCCOMB_X22_Y14_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                                                                                             ; LCCOMB_X22_Y14_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~10                                                                                                                        ; LCCOMB_X22_Y14_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~19                                                                                                                        ; LCCOMB_X22_Y15_N4  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                ; FF_X21_Y14_N7      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                               ; FF_X21_Y15_N27     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                ; FF_X22_Y13_N9      ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; FF_X24_Y15_N25     ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                         ; LCCOMB_X22_Y14_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                               ; FF_X22_Y14_N11     ; 16      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~CLKDRUSER                                                                                      ; JTAG_X1_Y12_N0     ; 23      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                        ; JTAG_X1_Y12_N0     ; 61      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                     ; JTAG_X1_Y12_N0     ; 5       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                                                                 ; PIN_23             ; 634     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 ; FF_X2_Y11_N9       ; 20      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 ; LCCOMB_X33_Y12_N16 ; 17      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PTOI8526                                                                 ; FF_X25_Y14_N9      ; 633     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|stall_reg                                                                                                               ; 222     ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[1]                                                                                                                                                 ; 65      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[2]                                                                                                                                                 ; 62      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[3]                                                                                                                                                 ; 59      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[4]                                                                                                                                                 ; 57      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff_s[5]                                                                                                                                                 ; 57      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|altsyncram_kpf1:FIFOram|q_b[0]              ; 45      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                               ; 23      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                                                                   ; 23      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                                                                 ; 22      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|LAFY5161[0]                                                                                     ; 19      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                        ; 18      ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                             ; 18      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                   ; 17      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                        ; 17      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|stall_controller_comb~0                                                                                                         ; 17      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                       ; 16      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|Mux1~0                                                                                                                          ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                        ; 15      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                     ; 15      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|rate_cnt_proc~0                                                                                                                                               ; 15      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_state.run1                                                                                                                     ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|LAFY5161[0]                                                                                                                                                   ; 13      ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                       ; 12      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                           ; 11      ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|Selector4~1                                                                                                                         ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                               ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502                                                                                                                                                      ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal9~0                                                                                        ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                   ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                   ; 8       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[0]                                                                                                                                                   ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                               ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[6]                                                                                                                                                   ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[0]                                                                                     ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[1]                                                                                                                                                   ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~19                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~10                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[7]                                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[4]                                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[9]                                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[2]                                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~0                                                                                                                                                 ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                     ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[10]                                                                                    ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[1]                                                                                     ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[4]                                                                                     ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[7]                                                                                     ; 5       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[7]                                                                                          ; 5       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[0]                                                                                                                                                ; 5       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_stall                                                                                                                          ; 5       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_start                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal5~0                                                                                                                                                      ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[8]                                                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[5]                                                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[10]                                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[3]                                                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal6~0                                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal3~0                                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[11]                                                                                    ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[14]                                                                                    ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[2]                                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[5]                                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[8]                                                                                     ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|Equal0~0                                                                                               ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[1]                                                                                                                                                ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[2]                                                                                                                                                ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0]   ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|Selector4~0                                                                                                                         ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_out_state.empty_and_ready                                                                                                      ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|empty_dff                                   ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|source_stall_reg                                                                                                        ; 4       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|sink_stall_reg                                                                                                          ; 4       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|irsr_reg[0]~4                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal8~0                                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal3~0                                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751[11]                                                                                                                                                  ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~1                                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~0                                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Equal0~0                                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|QLOC3757                                                                                                                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[15]                                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[13]                                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[12]                                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[17]                                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[3]                                                                                     ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[6]                                                                                     ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[9]                                                                                     ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[18]                                                                                    ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|rd_ptr_lsb                                  ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|Equal0~1                                                                                               ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[0]                                                                                          ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[1]                                                                                          ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[2]                                                                                          ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[6]                                                                                          ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[0]                                                                                                                                                   ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                     ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|state~0                                                                                                                                                       ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[3]                                                                                                                                                ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|sample_state                                                                                                                                                  ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|usedw_is_0_dff                              ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|usedw_is_1_dff                              ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~0                                         ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2]   ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1]   ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|dffe_af                                                          ; 3       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|at_sink_ready_s                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]~3                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|Equal6~0                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[1]~0                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:13:LJMV0916_1                                                                                           ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_0                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_1                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_2                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_3                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_4                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_5                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal12~0                                                                                       ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_6                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4                                                                                                                                                    ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~2                                                                                                                                                    ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_1                                                                                                                                                                      ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_2                                                                                                                                                                      ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                     ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                     ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PTOI8526                                                                                                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[16]                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~4                                         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|ram_read_address[2]~2                       ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]      ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|ram_read_address[1]~1                       ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]      ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|ram_read_address[0]~0                       ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|at_sink_data_int[0]                                                                                                                 ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|Equal1~1                                                                                                                                                      ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[3]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[4]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs[5]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[25]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[24]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[23]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[22]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[21]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[20]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[19]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[18]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[17]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[16]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[15]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[14]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[13]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[12]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[11]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[1]                                                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[4]                                                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[5]                                                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[6]                                                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[7]                                                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[8]                                                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[9]                                                                                                                    ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[10]                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[2]                                                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[3]                                                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[4]                                                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[5]                                                                                                                                                   ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_stall_s                                                                                                                        ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|state                                                                                                                                                         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_out_state.normal                                                                                                               ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|out_valid_int                                                                                                                                                 ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|valid_ctrl_int                                                                                                                  ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_valid_s                                                                                                               ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_1|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_2|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_3|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_4|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[21]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[20]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[19]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[18]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[17]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[16]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[15]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[14]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[13]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[12]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[11]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[10]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[9]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[8]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[7]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[1]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[2]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[3]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[4]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[5]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|dout[6]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[20]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[19]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[18]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[17]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[16]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[15]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[14]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[13]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[12]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[11]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[10]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[9]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[8]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[7]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[6]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[1]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[2]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[3]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[4]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|dout[5]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[19]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[18]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[17]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[16]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[15]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[14]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[13]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[12]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[11]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[10]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[9]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[8]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[7]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[6]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[5]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[1]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[2]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[3]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|dout[4]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[18]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[17]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[16]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[15]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[14]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[13]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[12]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[11]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[10]                                                                                          ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[9]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[8]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[7]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[6]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[5]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[4]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[0]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[1]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[2]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|dout[3]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|dout[3]                                                                                           ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|was_stalled                                                                                                                     ; 2       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|source_stall_reg~feeder                                                                                                 ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                  ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                  ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                  ; 1       ;
; in_data~input                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|tdo~_wirecell                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~9                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[0]~7                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[2]~6                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[2]~5                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|Equal0~2                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|irsr_reg~8                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|irsr_reg~7                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~5                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~4                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~3                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[1]~4                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[1]~2                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[1]~1                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~1                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~0                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|irsr_reg~6                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|irsr_reg~5                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|irsr_reg~2                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|tdo_bypass_reg~0                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~11                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~10                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~7                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~6                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~4                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|Equal1~0                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|clr_reg_proc~0                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|node_ena~2                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|node_ena~1                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|node_ena~0                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|irf_reg~6                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|irf_reg~5                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|irf_reg~4                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|irf_reg[1][0]~2                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|irf_reg[1][0]~1                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|irf_reg~0                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|tdo~5                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|tdo~4                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|tdo~3                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|tdo~2                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|tdo~1                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|tdo~0                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]~17                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~16                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~15                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~14                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~13                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]~12                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]~11                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~8                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~7                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|irsr_reg[3]~1                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|irsr_reg[4]~0                                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|LJMV0916_0                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:1:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:2:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:3:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:4:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:5:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:6:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:7:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:8:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:9:LJMV0916_1                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:10:LJMV0916_1                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:11:LJMV0916_1                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:12:LJMV0916_1                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_0~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_1~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_2~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_3~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_4~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_5~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_6~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~20                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~9                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~11                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~10                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~9                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~8                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~7                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~6                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~5                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~4                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~3                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~8                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~13                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~12                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~11                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~10                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~9                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~8                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~7                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~6                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~5                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~4                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~3                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~2                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal0~4                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~6                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~5                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~4                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~3                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~19                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|Equal0~2                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~18                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~17                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~16                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~15                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~14                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~13                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~12                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~11                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~10                                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~9                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~8                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~7                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~6                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~5                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~4                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~3                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~1                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~2                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal0~3                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal0~2                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal0~1                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|Equal0~0                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751~2                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206|CLIA8751~0                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~1                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~2                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~1                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]~0                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~1                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~0                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~3                                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~0                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal0~0                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PTOI8526~0                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|QLOC3757~0                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~1                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~0                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~6                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~4                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~2                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~0                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                   ; 1       ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                            ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                                   ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|rd_ptr_lsb~0                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|stall_reg~0                                                                                                             ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_controller_cic_111:aii_controller|sink_stall_reg~0                                                                                                        ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|at_sink_ready_s~0                                                                                                                   ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|Selector5~2                                                                                                                         ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|Selector7~3                                                                                                                         ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|at_sink_data_int[0]~0                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|low_addressa[2]                             ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|low_addressa[1]                             ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|low_addressa[0]                             ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs~2                                                                                           ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs~1                                                                                           ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_downsample_cic_111:auk_dspip_downsample_inst|counter_fs~0                                                                                           ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full~0                                                                                                                   ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|Equal1~0                                                                                                                                                      ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[25]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][21]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[24]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][20]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[23]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][19]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[22]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[21]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[20]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[19]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[18]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[17]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[16]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[15]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[14]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[13]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[12]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[11]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[4]                                                                                                                  ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[5]                                                                                                                  ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[6]                                                                                                                  ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[7]                                                                                                                  ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[8]                                                                                                                  ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[9]                                                                                                                  ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[10]                                                                                                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][21]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][20]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][20]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][19]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][19]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_0|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][20]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][19]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][19]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_1|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][19]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_2|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[1]~4                                                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[2]~3                                                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[0]~2                                                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[3]~1                                                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|latency_cnt[3]~0                                                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|sample_state~0                                                                                                                                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_3|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[0][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~3                                         ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|usedw_will_be_1~1                           ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|usedw_will_be_1~0                           ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~2                                         ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][18]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][17]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][16]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][15]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][14]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][13]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][12]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][11]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][10]                                ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][9]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][8]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][7]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][6]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][5]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][4]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|state~1                                                                                                                                                       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][0]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][1]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][2]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_differentiator_cic_111:auk_dspip_differentiator_4|auk_dspip_delay_cic_111:\glogic:u0|\register_fifo:fifo_data[1][3]                                 ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|Selector7~2                                                                                                                         ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|_~1                                         ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|sink_start~0                                                                                                                        ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|was_stalled~0                                                                                                                   ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|out_valid_s                                                                                                                                                   ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|ena_diff[6]                                                                                                                                                   ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_roundsat_cic_111:auk_dspip_output_rounding|conv_round_p~0                                                                                           ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|dffe_af~1                                                        ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|dffe_af~0                                                        ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[15]                                                                                                                    ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[14]                                                                                                                    ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[13]                                                                                                                    ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[12]                                                                                                                    ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[11]                                                                                                                    ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[10]                                                                                                                    ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[9]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[8]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[7]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[6]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[5]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[4]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[3]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[2]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[1]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|data_int[0]                                                                                                                     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[15]                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[14]                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[13]                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[12]                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[11]                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[10]                                                                                                              ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[9]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[8]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[7]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[6]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[5]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[4]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[3]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[2]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[1]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_source_cic_111:aii_source|at_source_data[0]                                                                                                               ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_tnb:rd_ptr_msb|counter_comb_bita1      ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_tnb:rd_ptr_msb|counter_comb_bita0~COUT ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_tnb:rd_ptr_msb|counter_comb_bita0      ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita2          ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita1~COUT     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita1          ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita0~COUT     ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita0          ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]~1       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]~2       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]~1       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]~2       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]~1       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]~2       ; 1       ;
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|cic1_cic_core:cic_core|auk_dspip_integrator_cic_111:auk_dspip_integrator_0|auk_dspip_delay_cic_111:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]~1       ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; cic1:cic1_inst|cic1_cic:cic1_cic_inst|auk_dspip_avalon_streaming_sink_cic_111:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_qfh1:auto_generated|a_dpfifo_jq81:dpfifo|altsyncram_kpf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8            ; 3            ; 8            ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 24   ; 8                           ; 1                           ; 8                           ; 1                           ; 8                   ; 1    ; None ; M9K_X15_Y10_N0 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 885 / 32,401 ( 3 % )   ;
; C16 interconnects          ; 4 / 1,326 ( < 1 % )    ;
; C4 interconnects           ; 342 / 21,816 ( 2 % )   ;
; Direct links               ; 324 / 32,401 ( < 1 % ) ;
; Global clocks              ; 7 / 10 ( 70 % )        ;
; Local interconnects        ; 502 / 10,320 ( 5 % )   ;
; R24 interconnects          ; 8 / 1,289 ( < 1 % )    ;
; R4 interconnects           ; 330 / 28,186 ( 1 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.88) ; Number of LABs  (Total = 77) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 8                            ;
; 3                                           ; 1                            ;
; 4                                           ; 3                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 3                            ;
; 11                                          ; 2                            ;
; 12                                          ; 3                            ;
; 13                                          ; 1                            ;
; 14                                          ; 5                            ;
; 15                                          ; 2                            ;
; 16                                          ; 40                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.51) ; Number of LABs  (Total = 77) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 57                           ;
; 1 Clock                            ; 72                           ;
; 1 Clock enable                     ; 45                           ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Clock enables                    ; 10                           ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.18) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 5                            ;
; 3                                            ; 0                            ;
; 4                                            ; 6                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 5                            ;
; 25                                           ; 1                            ;
; 26                                           ; 5                            ;
; 27                                           ; 7                            ;
; 28                                           ; 6                            ;
; 29                                           ; 5                            ;
; 30                                           ; 2                            ;
; 31                                           ; 3                            ;
; 32                                           ; 5                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.61) ; Number of LABs  (Total = 77) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 10                           ;
; 2                                               ; 6                            ;
; 3                                               ; 2                            ;
; 4                                               ; 5                            ;
; 5                                               ; 6                            ;
; 6                                               ; 2                            ;
; 7                                               ; 4                            ;
; 8                                               ; 8                            ;
; 9                                               ; 8                            ;
; 10                                              ; 6                            ;
; 11                                              ; 4                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 1                            ;
; 15                                              ; 4                            ;
; 16                                              ; 5                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.34) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 7                            ;
; 5                                            ; 8                            ;
; 6                                            ; 4                            ;
; 7                                            ; 0                            ;
; 8                                            ; 7                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 4                            ;
; 12                                           ; 8                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 3                            ;
; 17                                           ; 3                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 6                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 3                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 4            ; 0            ; 4            ; 0            ; 0            ; 32        ; 4            ; 0            ; 32        ; 32        ; 0            ; 20           ; 0            ; 0            ; 8            ; 0            ; 20           ; 8            ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 32        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 28           ; 32           ; 28           ; 32           ; 32           ; 0         ; 28           ; 32           ; 0         ; 0         ; 32           ; 12           ; 32           ; 32           ; 24           ; 32           ; 12           ; 24           ; 32           ; 32           ; 32           ; 12           ; 32           ; 32           ; 32           ; 32           ; 32           ; 0         ; 32           ; 32           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clken               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_valid            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_ready           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_error[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_error[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_ready            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_valid           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_error[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_error[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 13.6              ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                         ;
+--------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
; Source Register                                        ; Destination Register                                                     ; Delay Added in ns ;
+--------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] ; 5.500             ;
; sld_hub:auto_hub|virtual_ir_scan_reg                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] ; 5.500             ;
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] ; 5.297             ;
; sld_hub:auto_hub|virtual_ir_scan_reg                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] ; 5.297             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|node_ena[1]~reg0                                        ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|clr_reg                                                 ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irsr_reg[4]                                             ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irsr_reg[3]                                             ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                 ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                 ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                 ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                 ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                 ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|tdo                                                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irf_reg[1][0]                                           ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irf_reg[1][1]                                           ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irf_reg[1][2]                                           ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irf_reg[1][3]                                           ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|tdo_bypass_reg                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irsr_reg[0]                                             ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irsr_reg[2]                                             ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|irsr_reg[1]                                             ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                         ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|virtual_dr_scan_reg                                     ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                         ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[1]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[2]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[3]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[4]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[5]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[6]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[7]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[8]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[9]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|jtag_ir_reg[0]                                          ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                         ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|reset_ena_reg                                           ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                    ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                      ; 5.033             ;
; altera_reserved_tck                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                      ; 5.033             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8] ; 1.710             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0] ; 1.116             ;
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                   ; 0.475             ;
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                   ; 0.475             ;
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                   ; 0.475             ;
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                      ; 0.475             ;
; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                   ; 0.475             ;
+--------------------------------------------------------+--------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Fri Jul 17 02:22:26 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ModuleTester -c ModuleTester
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "ModuleTester"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 24 pins of 28 total pins
    Info (169086): Pin clken not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
    Info (169086): Pin in_valid not assigned to an exact location on the device
    Info (169086): Pin out_ready not assigned to an exact location on the device
    Info (169086): Pin in_error[0] not assigned to an exact location on the device
    Info (169086): Pin in_error[1] not assigned to an exact location on the device
    Info (169086): Pin out_data[4] not assigned to an exact location on the device
    Info (169086): Pin out_data[5] not assigned to an exact location on the device
    Info (169086): Pin out_data[6] not assigned to an exact location on the device
    Info (169086): Pin out_data[7] not assigned to an exact location on the device
    Info (169086): Pin out_data[8] not assigned to an exact location on the device
    Info (169086): Pin out_data[9] not assigned to an exact location on the device
    Info (169086): Pin out_data[10] not assigned to an exact location on the device
    Info (169086): Pin out_data[11] not assigned to an exact location on the device
    Info (169086): Pin out_data[12] not assigned to an exact location on the device
    Info (169086): Pin out_data[13] not assigned to an exact location on the device
    Info (169086): Pin out_data[14] not assigned to an exact location on the device
    Info (169086): Pin out_data[15] not assigned to an exact location on the device
    Info (169086): Pin in_ready not assigned to an exact location on the device
    Info (169086): Pin out_valid not assigned to an exact location on the device
    Info (169086): Pin out_error[0] not assigned to an exact location on the device
    Info (169086): Pin out_error[1] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin in_data not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity MDCK2395
        Info (332166): set_disable_timing [get_cells -hierarchical LJMV0916_0]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_0]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_1]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_2]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_3]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_4]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_5]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_6]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_7]
        Info (332166): set_disable_timing [get_cells -hierarchical WCRO7487_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ModuleTester.sdc'
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning (332174): Ignored filter at ModuleTester.sdc(2): clk50M could not be matched with a port
Warning (332049): Ignored create_clock at ModuleTester.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 50MHz -name {clk50M} [get_ports {clk50M}]
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_internal_jtag~CLKDRUSER 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_internal_jtag~UPDATEUSER 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PTOI8526 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PTOI8526~0
        Info (176357): Destination node sld_hub:auto_hub|irsr_reg~6
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 7 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "clk50M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led1" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/FPGA_Projects/fpga-synth(git)/ModuleTester/ModuleTester.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 445 megabytes
    Info: Processing ended: Fri Jul 17 02:22:31 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FPGA_Projects/fpga-synth(git)/ModuleTester/ModuleTester.fit.smsg.


