{
  "nodes":
  [
    {
      "name":"HBM0"
      , "id":13647
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM0 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM0"
          , "id":13649
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13648
      , "parent":"13647"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13650
      , "parent":"13647"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13651
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13654
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM0"
              , "Interconnect Style":"ring"
              , "Writes":"2"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13652
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM0"
              , "Interconnect Style":"ring"
              , "Reads":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13653
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13661
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13655
      , "parent":"13647"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13656
          , "kwidth":"2048"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"285 cycles"
              , "Width":"2048 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"produce_reads1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":512
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13659
          , "kwidth":"2048"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"285 cycles"
              , "Width":"2048 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":897
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13657
      , "parent":"13647"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13658
          , "kwidth":"2048"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"233 cycles"
              , "Width":"2048 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"produce_reads1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":517
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13660
          , "kwidth":"2048"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"13"
              , "Latency":"233 cycles"
              , "Width":"2048 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":902
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM1"
      , "id":13662
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM1 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM1"
          , "id":13664
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x20000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13663
      , "parent":"13662"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13665
      , "parent":"13662"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13666
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13669
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM1"
              , "Interconnect Style":"ring"
              , "Writes":"11"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13667
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM1"
              , "Interconnect Style":"ring"
              , "Reads":"11"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13668
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13694
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13670
      , "parent":"13662"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13671
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13674
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13676
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13678
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13680
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13682
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13684
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13686
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13688
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13690
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13692
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13672
      , "parent":"13662"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13673
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13675
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13677
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13679
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13681
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13683
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13685
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13687
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13689
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13691
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13693
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM2"
      , "id":13695
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM2 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM2"
          , "id":13697
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x40000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13696
      , "parent":"13695"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13698
      , "parent":"13695"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13699
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13702
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM2"
              , "Interconnect Style":"ring"
              , "Writes":"11"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13700
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM2"
              , "Interconnect Style":"ring"
              , "Reads":"11"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13701
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13727
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13703
      , "parent":"13695"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13704
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13707
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13709
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13711
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13713
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13715
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13717
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13719
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13721
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13723
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13725
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13705
      , "parent":"13695"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13706
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13708
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13710
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13712
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13714
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13716
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13718
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13720
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13722
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13724
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13726
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM3"
      , "id":13728
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM3 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM3"
          , "id":13730
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x60000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13729
      , "parent":"13728"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13731
      , "parent":"13728"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13732
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13735
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM3"
              , "Interconnect Style":"ring"
              , "Writes":"3"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13733
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM3"
              , "Interconnect Style":"ring"
              , "Reads":"3"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13734
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13744
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13736
      , "parent":"13728"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13737
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13740
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13742
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13738
      , "parent":"13728"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13739
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13741
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":13743
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM4"
      , "id":13745
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM4 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM4"
          , "id":13747
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x80000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13746
      , "parent":"13745"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13748
      , "parent":"13745"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13749
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13752
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM4"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13750
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM4"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13751
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13757
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13753
      , "parent":"13745"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13754
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM4 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13755
      , "parent":"13745"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13756
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM4 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM5"
      , "id":13758
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM5 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM5"
          , "id":13760
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0xa0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13759
      , "parent":"13758"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13761
      , "parent":"13758"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13762
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13765
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM5"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13763
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM5"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13764
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13770
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13766
      , "parent":"13758"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13767
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM5 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13768
      , "parent":"13758"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13769
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM5 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM6"
      , "id":13771
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM6 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM6"
          , "id":13773
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0xc0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13772
      , "parent":"13771"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13774
      , "parent":"13771"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13775
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13778
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM6"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13776
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM6"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13777
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13783
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13779
      , "parent":"13771"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13780
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM6 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13781
      , "parent":"13771"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13782
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM6 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM7"
      , "id":13784
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM7 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM7"
          , "id":13786
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0xe0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13785
      , "parent":"13784"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13787
      , "parent":"13784"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13788
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13791
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM7"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13789
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM7"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13790
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13796
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13792
      , "parent":"13784"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13793
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM7 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13794
      , "parent":"13784"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13795
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM7 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM8"
      , "id":13797
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM8 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM8"
          , "id":13799
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13798
      , "parent":"13797"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13800
      , "parent":"13797"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13801
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13804
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM8"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13802
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM8"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13803
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13809
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13805
      , "parent":"13797"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13806
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM8 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13807
      , "parent":"13797"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13808
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM8 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM9"
      , "id":13810
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM9 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM9"
          , "id":13812
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x120000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13811
      , "parent":"13810"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13813
      , "parent":"13810"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13814
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13817
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM9"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13815
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM9"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13816
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13822
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13818
      , "parent":"13810"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13819
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM9 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13820
      , "parent":"13810"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13821
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM9 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM10"
      , "id":13823
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM10 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM10"
          , "id":13825
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x140000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13824
      , "parent":"13823"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13826
      , "parent":"13823"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13827
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13830
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM10"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13828
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM10"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13829
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13835
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13831
      , "parent":"13823"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13832
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM10 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13833
      , "parent":"13823"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13834
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM10 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM11"
      , "id":13836
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM11 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM11"
          , "id":13838
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x160000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13837
      , "parent":"13836"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13839
      , "parent":"13836"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13840
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13843
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM11"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13841
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM11"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13842
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13848
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13844
      , "parent":"13836"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13845
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM11 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13846
      , "parent":"13836"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13847
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM11 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM12"
      , "id":13849
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM12 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM12"
          , "id":13851
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x180000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13850
      , "parent":"13849"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13852
      , "parent":"13849"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13853
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13856
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM12"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13854
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM12"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13855
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13861
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13857
      , "parent":"13849"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13858
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM12 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13859
      , "parent":"13849"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13860
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM12 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM13"
      , "id":13862
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM13 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM13"
          , "id":13864
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1a0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13863
      , "parent":"13862"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13865
      , "parent":"13862"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13866
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13869
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM13"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13867
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM13"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13868
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13874
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13870
      , "parent":"13862"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13871
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM13 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13872
      , "parent":"13862"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13873
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM13 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM14"
      , "id":13875
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM14 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM14"
          , "id":13877
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1c0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13876
      , "parent":"13875"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13878
      , "parent":"13875"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13879
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13882
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM14"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13880
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM14"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13881
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13887
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13883
      , "parent":"13875"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13884
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM14 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13885
      , "parent":"13875"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13886
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM14 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM15"
      , "id":13888
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM15 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM15"
          , "id":13890
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1e0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13889
      , "parent":"13888"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13891
      , "parent":"13888"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13892
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13895
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM15"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13893
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM15"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13894
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13900
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13896
      , "parent":"13888"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13897
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM15 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13898
      , "parent":"13888"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13899
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM15 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM16"
      , "id":13901
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM16 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM16"
          , "id":13903
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x200000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13902
      , "parent":"13901"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13904
      , "parent":"13901"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13905
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13908
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM16"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13906
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM16"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13907
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13913
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13909
      , "parent":"13901"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13910
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM16 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13911
      , "parent":"13901"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13912
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM16 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM17"
      , "id":13914
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM17 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM17"
          , "id":13916
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x220000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13915
      , "parent":"13914"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13917
      , "parent":"13914"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13918
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13921
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM17"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13919
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM17"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13920
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13926
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13922
      , "parent":"13914"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13923
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM17 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13924
      , "parent":"13914"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13925
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM17 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM18"
      , "id":13927
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM18 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM18"
          , "id":13929
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x240000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13928
      , "parent":"13927"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13930
      , "parent":"13927"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13931
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13934
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM18"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13932
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM18"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13933
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13939
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13935
      , "parent":"13927"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13936
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM18 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13937
      , "parent":"13927"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13938
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM18 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM19"
      , "id":13940
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM19 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM19"
          , "id":13942
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x260000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13941
      , "parent":"13940"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13943
      , "parent":"13940"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13944
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13947
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM19"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13945
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM19"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13946
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13952
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13948
      , "parent":"13940"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13949
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM19 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13950
      , "parent":"13940"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13951
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM19 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM20"
      , "id":13953
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM20 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM20"
          , "id":13955
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x280000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13954
      , "parent":"13953"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13956
      , "parent":"13953"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13957
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13960
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM20"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13958
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM20"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13959
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13965
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13961
      , "parent":"13953"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13962
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM20 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13963
      , "parent":"13953"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13964
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM20 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM21"
      , "id":13966
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM21 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM21"
          , "id":13968
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x2a0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13967
      , "parent":"13966"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13969
      , "parent":"13966"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13970
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13973
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM21"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13971
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM21"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13972
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13978
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13974
      , "parent":"13966"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13975
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM21 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13976
      , "parent":"13966"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13977
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM21 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM22"
      , "id":13979
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM22 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM22"
          , "id":13981
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x2c0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13980
      , "parent":"13979"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13982
      , "parent":"13979"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13983
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13986
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM22"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13984
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM22"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13985
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":13991
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":13987
      , "parent":"13979"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":13988
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM22 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":13989
      , "parent":"13979"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":13990
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM22 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM23"
      , "id":13992
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM23 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM23"
          , "id":13994
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x2e0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":13993
      , "parent":"13992"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":13995
      , "parent":"13992"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":13996
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":13999
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM23"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":13997
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM23"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":13998
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14004
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14000
      , "parent":"13992"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14001
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM23 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14002
      , "parent":"13992"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14003
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM23 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM24"
      , "id":14005
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM24 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM24"
          , "id":14007
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x300000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14006
      , "parent":"14005"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14008
      , "parent":"14005"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14009
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14012
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM24"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14010
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM24"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14011
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14017
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14013
      , "parent":"14005"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14014
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM24 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14015
      , "parent":"14005"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14016
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM24 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM25"
      , "id":14018
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM25 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM25"
          , "id":14020
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x320000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14019
      , "parent":"14018"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14021
      , "parent":"14018"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14022
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14025
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM25"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14023
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM25"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14024
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14030
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14026
      , "parent":"14018"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14027
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM25 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14028
      , "parent":"14018"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14029
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM25 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM26"
      , "id":14031
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM26 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM26"
          , "id":14033
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x340000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14032
      , "parent":"14031"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14034
      , "parent":"14031"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14035
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14038
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM26"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14036
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM26"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14037
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14043
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14039
      , "parent":"14031"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14040
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM26 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14041
      , "parent":"14031"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14042
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM26 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM27"
      , "id":14044
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM27 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM27"
          , "id":14046
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x360000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14045
      , "parent":"14044"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14047
      , "parent":"14044"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14048
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14051
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM27"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14049
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM27"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14050
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14056
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14052
      , "parent":"14044"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14053
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM27 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14054
      , "parent":"14044"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14055
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM27 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM28"
      , "id":14057
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM28 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM28"
          , "id":14059
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x380000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14058
      , "parent":"14057"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14060
      , "parent":"14057"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14061
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14064
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM28"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14062
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM28"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14063
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14069
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14065
      , "parent":"14057"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14066
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM28 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14067
      , "parent":"14057"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14068
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM28 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM29"
      , "id":14070
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM29 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM29"
          , "id":14072
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x3a0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14071
      , "parent":"14070"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14073
      , "parent":"14070"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14074
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14077
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM29"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14075
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM29"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14076
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14082
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14078
      , "parent":"14070"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14079
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM29 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14080
      , "parent":"14070"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14081
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM29 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM30"
      , "id":14083
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM30 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM30"
          , "id":14085
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x3c0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14084
      , "parent":"14083"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14086
      , "parent":"14083"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14087
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14090
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM30"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14088
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM30"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14089
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14095
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14091
      , "parent":"14083"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14092
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM30 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14093
      , "parent":"14083"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14094
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM30 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM31"
      , "id":14096
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM31 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM31"
          , "id":14098
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x3e0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":14097
      , "parent":"14096"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":14099
      , "parent":"14096"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":14100
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":14103
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM31"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":14101
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM31"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":14102
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":14108
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":14104
      , "parent":"14096"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":14105
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"204 cycles"
              , "Width":"8 bits"
              , "HBM31 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":685
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":14106
      , "parent":"14096"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":14107
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"218"
              , "Latency":"120 cycles"
              , "Width":"8 bits"
              , "HBM31 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12.cpp"
                , "line":699
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":13649
      , "to":13648
    }
    , {
      "from":13648
      , "to":13649
    }
    , {
      "from":13652
      , "to":13651
    }
    , {
      "from":13654
      , "to":13651
    }
    , {
      "from":13651
      , "to":13648
    }
    , {
      "from":13656
      , "to":13652
    }
    , {
      "from":13658
      , "to":13654
    }
    , {
      "from":13659
      , "to":13652
    }
    , {
      "from":13660
      , "to":13654
    }
    , {
      "from":13648
      , "to":13661
    }
    , {
      "from":13661
      , "to":13656
      , "reverse":1
    }
    , {
      "from":13661
      , "to":13659
      , "reverse":1
    }
    , {
      "from":13664
      , "to":13663
    }
    , {
      "from":13663
      , "to":13664
    }
    , {
      "from":13667
      , "to":13666
    }
    , {
      "from":13669
      , "to":13666
    }
    , {
      "from":13666
      , "to":13663
    }
    , {
      "from":13671
      , "to":13667
    }
    , {
      "from":13673
      , "to":13669
    }
    , {
      "from":13674
      , "to":13667
    }
    , {
      "from":13675
      , "to":13669
    }
    , {
      "from":13676
      , "to":13667
    }
    , {
      "from":13677
      , "to":13669
    }
    , {
      "from":13678
      , "to":13667
    }
    , {
      "from":13679
      , "to":13669
    }
    , {
      "from":13680
      , "to":13667
    }
    , {
      "from":13681
      , "to":13669
    }
    , {
      "from":13682
      , "to":13667
    }
    , {
      "from":13683
      , "to":13669
    }
    , {
      "from":13684
      , "to":13667
    }
    , {
      "from":13685
      , "to":13669
    }
    , {
      "from":13686
      , "to":13667
    }
    , {
      "from":13687
      , "to":13669
    }
    , {
      "from":13688
      , "to":13667
    }
    , {
      "from":13689
      , "to":13669
    }
    , {
      "from":13690
      , "to":13667
    }
    , {
      "from":13691
      , "to":13669
    }
    , {
      "from":13692
      , "to":13667
    }
    , {
      "from":13693
      , "to":13669
    }
    , {
      "from":13663
      , "to":13694
    }
    , {
      "from":13694
      , "to":13671
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13674
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13676
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13678
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13680
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13682
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13684
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13686
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13688
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13690
      , "reverse":1
    }
    , {
      "from":13694
      , "to":13692
      , "reverse":1
    }
    , {
      "from":13697
      , "to":13696
    }
    , {
      "from":13696
      , "to":13697
    }
    , {
      "from":13700
      , "to":13699
    }
    , {
      "from":13702
      , "to":13699
    }
    , {
      "from":13699
      , "to":13696
    }
    , {
      "from":13704
      , "to":13700
    }
    , {
      "from":13706
      , "to":13702
    }
    , {
      "from":13707
      , "to":13700
    }
    , {
      "from":13708
      , "to":13702
    }
    , {
      "from":13709
      , "to":13700
    }
    , {
      "from":13710
      , "to":13702
    }
    , {
      "from":13711
      , "to":13700
    }
    , {
      "from":13712
      , "to":13702
    }
    , {
      "from":13713
      , "to":13700
    }
    , {
      "from":13714
      , "to":13702
    }
    , {
      "from":13715
      , "to":13700
    }
    , {
      "from":13716
      , "to":13702
    }
    , {
      "from":13717
      , "to":13700
    }
    , {
      "from":13718
      , "to":13702
    }
    , {
      "from":13719
      , "to":13700
    }
    , {
      "from":13720
      , "to":13702
    }
    , {
      "from":13721
      , "to":13700
    }
    , {
      "from":13722
      , "to":13702
    }
    , {
      "from":13723
      , "to":13700
    }
    , {
      "from":13724
      , "to":13702
    }
    , {
      "from":13725
      , "to":13700
    }
    , {
      "from":13726
      , "to":13702
    }
    , {
      "from":13696
      , "to":13727
    }
    , {
      "from":13727
      , "to":13704
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13707
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13709
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13711
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13713
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13715
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13717
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13719
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13721
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13723
      , "reverse":1
    }
    , {
      "from":13727
      , "to":13725
      , "reverse":1
    }
    , {
      "from":13730
      , "to":13729
    }
    , {
      "from":13729
      , "to":13730
    }
    , {
      "from":13733
      , "to":13732
    }
    , {
      "from":13735
      , "to":13732
    }
    , {
      "from":13732
      , "to":13729
    }
    , {
      "from":13737
      , "to":13733
    }
    , {
      "from":13739
      , "to":13735
    }
    , {
      "from":13740
      , "to":13733
    }
    , {
      "from":13741
      , "to":13735
    }
    , {
      "from":13742
      , "to":13733
    }
    , {
      "from":13743
      , "to":13735
    }
    , {
      "from":13729
      , "to":13744
    }
    , {
      "from":13744
      , "to":13737
      , "reverse":1
    }
    , {
      "from":13744
      , "to":13740
      , "reverse":1
    }
    , {
      "from":13744
      , "to":13742
      , "reverse":1
    }
    , {
      "from":13747
      , "to":13746
    }
    , {
      "from":13746
      , "to":13747
    }
    , {
      "from":13750
      , "to":13749
    }
    , {
      "from":13752
      , "to":13749
    }
    , {
      "from":13749
      , "to":13746
    }
    , {
      "from":13754
      , "to":13750
    }
    , {
      "from":13756
      , "to":13752
    }
    , {
      "from":13746
      , "to":13757
    }
    , {
      "from":13757
      , "to":13754
      , "reverse":1
    }
    , {
      "from":13760
      , "to":13759
    }
    , {
      "from":13759
      , "to":13760
    }
    , {
      "from":13763
      , "to":13762
    }
    , {
      "from":13765
      , "to":13762
    }
    , {
      "from":13762
      , "to":13759
    }
    , {
      "from":13767
      , "to":13763
    }
    , {
      "from":13769
      , "to":13765
    }
    , {
      "from":13759
      , "to":13770
    }
    , {
      "from":13770
      , "to":13767
      , "reverse":1
    }
    , {
      "from":13773
      , "to":13772
    }
    , {
      "from":13772
      , "to":13773
    }
    , {
      "from":13776
      , "to":13775
    }
    , {
      "from":13778
      , "to":13775
    }
    , {
      "from":13775
      , "to":13772
    }
    , {
      "from":13780
      , "to":13776
    }
    , {
      "from":13782
      , "to":13778
    }
    , {
      "from":13772
      , "to":13783
    }
    , {
      "from":13783
      , "to":13780
      , "reverse":1
    }
    , {
      "from":13786
      , "to":13785
    }
    , {
      "from":13785
      , "to":13786
    }
    , {
      "from":13789
      , "to":13788
    }
    , {
      "from":13791
      , "to":13788
    }
    , {
      "from":13788
      , "to":13785
    }
    , {
      "from":13793
      , "to":13789
    }
    , {
      "from":13795
      , "to":13791
    }
    , {
      "from":13785
      , "to":13796
    }
    , {
      "from":13796
      , "to":13793
      , "reverse":1
    }
    , {
      "from":13799
      , "to":13798
    }
    , {
      "from":13798
      , "to":13799
    }
    , {
      "from":13802
      , "to":13801
    }
    , {
      "from":13804
      , "to":13801
    }
    , {
      "from":13801
      , "to":13798
    }
    , {
      "from":13806
      , "to":13802
    }
    , {
      "from":13808
      , "to":13804
    }
    , {
      "from":13798
      , "to":13809
    }
    , {
      "from":13809
      , "to":13806
      , "reverse":1
    }
    , {
      "from":13812
      , "to":13811
    }
    , {
      "from":13811
      , "to":13812
    }
    , {
      "from":13815
      , "to":13814
    }
    , {
      "from":13817
      , "to":13814
    }
    , {
      "from":13814
      , "to":13811
    }
    , {
      "from":13819
      , "to":13815
    }
    , {
      "from":13821
      , "to":13817
    }
    , {
      "from":13811
      , "to":13822
    }
    , {
      "from":13822
      , "to":13819
      , "reverse":1
    }
    , {
      "from":13825
      , "to":13824
    }
    , {
      "from":13824
      , "to":13825
    }
    , {
      "from":13828
      , "to":13827
    }
    , {
      "from":13830
      , "to":13827
    }
    , {
      "from":13827
      , "to":13824
    }
    , {
      "from":13832
      , "to":13828
    }
    , {
      "from":13834
      , "to":13830
    }
    , {
      "from":13824
      , "to":13835
    }
    , {
      "from":13835
      , "to":13832
      , "reverse":1
    }
    , {
      "from":13838
      , "to":13837
    }
    , {
      "from":13837
      , "to":13838
    }
    , {
      "from":13841
      , "to":13840
    }
    , {
      "from":13843
      , "to":13840
    }
    , {
      "from":13840
      , "to":13837
    }
    , {
      "from":13845
      , "to":13841
    }
    , {
      "from":13847
      , "to":13843
    }
    , {
      "from":13837
      , "to":13848
    }
    , {
      "from":13848
      , "to":13845
      , "reverse":1
    }
    , {
      "from":13851
      , "to":13850
    }
    , {
      "from":13850
      , "to":13851
    }
    , {
      "from":13854
      , "to":13853
    }
    , {
      "from":13856
      , "to":13853
    }
    , {
      "from":13853
      , "to":13850
    }
    , {
      "from":13858
      , "to":13854
    }
    , {
      "from":13860
      , "to":13856
    }
    , {
      "from":13850
      , "to":13861
    }
    , {
      "from":13861
      , "to":13858
      , "reverse":1
    }
    , {
      "from":13864
      , "to":13863
    }
    , {
      "from":13863
      , "to":13864
    }
    , {
      "from":13867
      , "to":13866
    }
    , {
      "from":13869
      , "to":13866
    }
    , {
      "from":13866
      , "to":13863
    }
    , {
      "from":13871
      , "to":13867
    }
    , {
      "from":13873
      , "to":13869
    }
    , {
      "from":13863
      , "to":13874
    }
    , {
      "from":13874
      , "to":13871
      , "reverse":1
    }
    , {
      "from":13877
      , "to":13876
    }
    , {
      "from":13876
      , "to":13877
    }
    , {
      "from":13880
      , "to":13879
    }
    , {
      "from":13882
      , "to":13879
    }
    , {
      "from":13879
      , "to":13876
    }
    , {
      "from":13884
      , "to":13880
    }
    , {
      "from":13886
      , "to":13882
    }
    , {
      "from":13876
      , "to":13887
    }
    , {
      "from":13887
      , "to":13884
      , "reverse":1
    }
    , {
      "from":13890
      , "to":13889
    }
    , {
      "from":13889
      , "to":13890
    }
    , {
      "from":13893
      , "to":13892
    }
    , {
      "from":13895
      , "to":13892
    }
    , {
      "from":13892
      , "to":13889
    }
    , {
      "from":13897
      , "to":13893
    }
    , {
      "from":13899
      , "to":13895
    }
    , {
      "from":13889
      , "to":13900
    }
    , {
      "from":13900
      , "to":13897
      , "reverse":1
    }
    , {
      "from":13903
      , "to":13902
    }
    , {
      "from":13902
      , "to":13903
    }
    , {
      "from":13906
      , "to":13905
    }
    , {
      "from":13908
      , "to":13905
    }
    , {
      "from":13905
      , "to":13902
    }
    , {
      "from":13910
      , "to":13906
    }
    , {
      "from":13912
      , "to":13908
    }
    , {
      "from":13902
      , "to":13913
    }
    , {
      "from":13913
      , "to":13910
      , "reverse":1
    }
    , {
      "from":13916
      , "to":13915
    }
    , {
      "from":13915
      , "to":13916
    }
    , {
      "from":13919
      , "to":13918
    }
    , {
      "from":13921
      , "to":13918
    }
    , {
      "from":13918
      , "to":13915
    }
    , {
      "from":13923
      , "to":13919
    }
    , {
      "from":13925
      , "to":13921
    }
    , {
      "from":13915
      , "to":13926
    }
    , {
      "from":13926
      , "to":13923
      , "reverse":1
    }
    , {
      "from":13929
      , "to":13928
    }
    , {
      "from":13928
      , "to":13929
    }
    , {
      "from":13932
      , "to":13931
    }
    , {
      "from":13934
      , "to":13931
    }
    , {
      "from":13931
      , "to":13928
    }
    , {
      "from":13936
      , "to":13932
    }
    , {
      "from":13938
      , "to":13934
    }
    , {
      "from":13928
      , "to":13939
    }
    , {
      "from":13939
      , "to":13936
      , "reverse":1
    }
    , {
      "from":13942
      , "to":13941
    }
    , {
      "from":13941
      , "to":13942
    }
    , {
      "from":13945
      , "to":13944
    }
    , {
      "from":13947
      , "to":13944
    }
    , {
      "from":13944
      , "to":13941
    }
    , {
      "from":13949
      , "to":13945
    }
    , {
      "from":13951
      , "to":13947
    }
    , {
      "from":13941
      , "to":13952
    }
    , {
      "from":13952
      , "to":13949
      , "reverse":1
    }
    , {
      "from":13955
      , "to":13954
    }
    , {
      "from":13954
      , "to":13955
    }
    , {
      "from":13958
      , "to":13957
    }
    , {
      "from":13960
      , "to":13957
    }
    , {
      "from":13957
      , "to":13954
    }
    , {
      "from":13962
      , "to":13958
    }
    , {
      "from":13964
      , "to":13960
    }
    , {
      "from":13954
      , "to":13965
    }
    , {
      "from":13965
      , "to":13962
      , "reverse":1
    }
    , {
      "from":13968
      , "to":13967
    }
    , {
      "from":13967
      , "to":13968
    }
    , {
      "from":13971
      , "to":13970
    }
    , {
      "from":13973
      , "to":13970
    }
    , {
      "from":13970
      , "to":13967
    }
    , {
      "from":13975
      , "to":13971
    }
    , {
      "from":13977
      , "to":13973
    }
    , {
      "from":13967
      , "to":13978
    }
    , {
      "from":13978
      , "to":13975
      , "reverse":1
    }
    , {
      "from":13981
      , "to":13980
    }
    , {
      "from":13980
      , "to":13981
    }
    , {
      "from":13984
      , "to":13983
    }
    , {
      "from":13986
      , "to":13983
    }
    , {
      "from":13983
      , "to":13980
    }
    , {
      "from":13988
      , "to":13984
    }
    , {
      "from":13990
      , "to":13986
    }
    , {
      "from":13980
      , "to":13991
    }
    , {
      "from":13991
      , "to":13988
      , "reverse":1
    }
    , {
      "from":13994
      , "to":13993
    }
    , {
      "from":13993
      , "to":13994
    }
    , {
      "from":13997
      , "to":13996
    }
    , {
      "from":13999
      , "to":13996
    }
    , {
      "from":13996
      , "to":13993
    }
    , {
      "from":14001
      , "to":13997
    }
    , {
      "from":14003
      , "to":13999
    }
    , {
      "from":13993
      , "to":14004
    }
    , {
      "from":14004
      , "to":14001
      , "reverse":1
    }
    , {
      "from":14007
      , "to":14006
    }
    , {
      "from":14006
      , "to":14007
    }
    , {
      "from":14010
      , "to":14009
    }
    , {
      "from":14012
      , "to":14009
    }
    , {
      "from":14009
      , "to":14006
    }
    , {
      "from":14014
      , "to":14010
    }
    , {
      "from":14016
      , "to":14012
    }
    , {
      "from":14006
      , "to":14017
    }
    , {
      "from":14017
      , "to":14014
      , "reverse":1
    }
    , {
      "from":14020
      , "to":14019
    }
    , {
      "from":14019
      , "to":14020
    }
    , {
      "from":14023
      , "to":14022
    }
    , {
      "from":14025
      , "to":14022
    }
    , {
      "from":14022
      , "to":14019
    }
    , {
      "from":14027
      , "to":14023
    }
    , {
      "from":14029
      , "to":14025
    }
    , {
      "from":14019
      , "to":14030
    }
    , {
      "from":14030
      , "to":14027
      , "reverse":1
    }
    , {
      "from":14033
      , "to":14032
    }
    , {
      "from":14032
      , "to":14033
    }
    , {
      "from":14036
      , "to":14035
    }
    , {
      "from":14038
      , "to":14035
    }
    , {
      "from":14035
      , "to":14032
    }
    , {
      "from":14040
      , "to":14036
    }
    , {
      "from":14042
      , "to":14038
    }
    , {
      "from":14032
      , "to":14043
    }
    , {
      "from":14043
      , "to":14040
      , "reverse":1
    }
    , {
      "from":14046
      , "to":14045
    }
    , {
      "from":14045
      , "to":14046
    }
    , {
      "from":14049
      , "to":14048
    }
    , {
      "from":14051
      , "to":14048
    }
    , {
      "from":14048
      , "to":14045
    }
    , {
      "from":14053
      , "to":14049
    }
    , {
      "from":14055
      , "to":14051
    }
    , {
      "from":14045
      , "to":14056
    }
    , {
      "from":14056
      , "to":14053
      , "reverse":1
    }
    , {
      "from":14059
      , "to":14058
    }
    , {
      "from":14058
      , "to":14059
    }
    , {
      "from":14062
      , "to":14061
    }
    , {
      "from":14064
      , "to":14061
    }
    , {
      "from":14061
      , "to":14058
    }
    , {
      "from":14066
      , "to":14062
    }
    , {
      "from":14068
      , "to":14064
    }
    , {
      "from":14058
      , "to":14069
    }
    , {
      "from":14069
      , "to":14066
      , "reverse":1
    }
    , {
      "from":14072
      , "to":14071
    }
    , {
      "from":14071
      , "to":14072
    }
    , {
      "from":14075
      , "to":14074
    }
    , {
      "from":14077
      , "to":14074
    }
    , {
      "from":14074
      , "to":14071
    }
    , {
      "from":14079
      , "to":14075
    }
    , {
      "from":14081
      , "to":14077
    }
    , {
      "from":14071
      , "to":14082
    }
    , {
      "from":14082
      , "to":14079
      , "reverse":1
    }
    , {
      "from":14085
      , "to":14084
    }
    , {
      "from":14084
      , "to":14085
    }
    , {
      "from":14088
      , "to":14087
    }
    , {
      "from":14090
      , "to":14087
    }
    , {
      "from":14087
      , "to":14084
    }
    , {
      "from":14092
      , "to":14088
    }
    , {
      "from":14094
      , "to":14090
    }
    , {
      "from":14084
      , "to":14095
    }
    , {
      "from":14095
      , "to":14092
      , "reverse":1
    }
    , {
      "from":14098
      , "to":14097
    }
    , {
      "from":14097
      , "to":14098
    }
    , {
      "from":14101
      , "to":14100
    }
    , {
      "from":14103
      , "to":14100
    }
    , {
      "from":14100
      , "to":14097
    }
    , {
      "from":14105
      , "to":14101
    }
    , {
      "from":14107
      , "to":14103
    }
    , {
      "from":14097
      , "to":14108
    }
    , {
      "from":14108
      , "to":14105
      , "reverse":1
    }
  ]
}
