# Generated by Yosys 0.9+4008 (git sha1 e178d036, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 7142
attribute \src "RiscV32Core.v:1115.1-1319.10"
module \ArithmeticLogicUnit
  attribute \src "RiscV32Core.v:1212.3-1284.6"
  wire width 32 $2\io_output[31:0]
  attribute \src "RiscV32Core.v:1286.3-1316.6"
  wire $2\io_output_bool[0:0]
  attribute \src "RiscV32Core.v:1212.3-1284.6"
  wire width 32 $3\io_output[31:0]
  attribute \src "RiscV32Core.v:1224.28-1224.51"
  wire width 7 $and$RiscV32Core.v:1224$1480_Y
  wire width 32 $auto$rtlil.cc:2812:Anyseq$7107
  wire width 32 $auto$rtlil.cc:2812:Anyseq$7109
  attribute \src "RiscV32Core.v:1227.26-1227.63"
  wire width 32 $auto$wreduce.cc:454:run$7009
  attribute \src "RiscV32Core.v:1230.26-1230.63"
  wire width 32 $auto$wreduce.cc:454:run$7010
  attribute \src "RiscV32Core.v:1224.27-1224.60"
  wire $eq$RiscV32Core.v:1224$1481_Y
  wire $procmux$3919_CMP
  wire $procmux$3920_CMP
  wire $procmux$3921_CMP
  wire $procmux$3922_CMP
  wire $procmux$3923_CMP
  wire $procmux$3924_CMP
  wire $procmux$3926_CMP
  wire $procmux$3937_CMP
  wire $procmux$3938_CMP
  wire $procmux$3941_CMP
  wire $procmux$3954_CMP
  wire $procmux$3959_CMP
  wire width 5 $procmux$3960_CMP
  wire $procmux$3960_CTRL
  attribute \src "RiscV32Core.v:1224.26-1224.73"
  wire width 32 $ternary$RiscV32Core.v:1224$1482_Y
  attribute \src "RiscV32Core.v:1245.26-1245.80"
  wire width 32 $ternary$RiscV32Core.v:1245$1489_Y
  attribute \src "RiscV32Core.v:1275.26-1275.82"
  wire width 32 $ternary$RiscV32Core.v:1275$1496_Y
  attribute \src "RiscV32Core.v:1125.23-1125.30"
  wire width 32 \_zz_add
  attribute \src "RiscV32Core.v:1129.23-1129.31"
  wire width 32 \_zz_ge_s
  attribute \src "RiscV32Core.v:1130.23-1130.33"
  wire width 32 \_zz_ge_s_1
  attribute \src "RiscV32Core.v:1135.23-1135.36"
  wire width 32 \_zz_io_output
  attribute \src "RiscV32Core.v:1127.23-1127.31"
  wire width 32 \_zz_lt_s
  attribute \src "RiscV32Core.v:1128.23-1128.33"
  wire width 32 \_zz_lt_s_1
  attribute \src "RiscV32Core.v:1131.23-1131.34"
  wire width 32 \_zz_shiftRA
  attribute \src "RiscV32Core.v:1133.23-1133.35"
  wire width 32 \_zz_shiftRAI
  attribute \src "RiscV32Core.v:1134.23-1134.37"
  wire width 32 \_zz_shiftRAI_1
  attribute \src "RiscV32Core.v:1132.23-1132.36"
  wire width 32 \_zz_shiftRA_1
  attribute \src "RiscV32Core.v:1126.23-1126.30"
  wire width 32 \_zz_sub
  attribute \src "RiscV32Core.v:1136.23-1136.26"
  wire width 32 \add
  attribute \src "RiscV32Core.v:1144.23-1144.29"
  wire width 32 \bitAnd
  attribute \src "RiscV32Core.v:1145.23-1145.28"
  wire width 32 \bitOr
  attribute \src "RiscV32Core.v:1146.23-1146.29"
  wire width 32 \bitXor
  attribute \src "RiscV32Core.v:1138.23-1138.28"
  wire \equal
  attribute \src "RiscV32Core.v:1143.23-1143.27"
  wire \ge_s
  attribute \src "RiscV32Core.v:1142.23-1142.27"
  wire \ge_u
  attribute \src "RiscV32Core.v:1116.23-1116.29"
  wire width 32 input 1 \io_opA
  attribute \src "RiscV32Core.v:1117.23-1117.29"
  wire width 32 input 2 \io_opB
  attribute \src "RiscV32Core.v:1118.23-1118.38"
  wire width 3 input 3 \io_operation_f3
  attribute \src "RiscV32Core.v:1119.23-1119.38"
  wire width 7 input 4 \io_operation_f7
  attribute \src "RiscV32Core.v:1121.20-1121.38"
  wire width 5 input 6 \io_operation_instr
  attribute \src "RiscV32Core.v:1120.23-1120.41"
  wire width 5 input 5 \io_operation_shamt
  attribute \src "RiscV32Core.v:1122.23-1122.32"
  wire width 32 output 7 \io_output
  attribute \src "RiscV32Core.v:1123.23-1123.37"
  wire output 8 \io_output_bool
  attribute \src "RiscV32Core.v:1141.23-1141.27"
  wire \lt_s
  attribute \src "RiscV32Core.v:1140.23-1140.27"
  wire \lt_u
  attribute \src "RiscV32Core.v:1147.23-1147.29"
  wire width 32 \shiftL
  attribute \src "RiscV32Core.v:1150.23-1150.30"
  wire width 32 \shiftLI
  attribute \src "RiscV32Core.v:1148.23-1148.29"
  wire width 32 \shiftR
  attribute \src "RiscV32Core.v:1149.23-1149.30"
  wire width 32 \shiftRA
  attribute \src "RiscV32Core.v:1152.23-1152.31"
  wire width 32 \shiftRAI
  attribute \src "RiscV32Core.v:1151.23-1151.30"
  wire width 32 \shiftRI
  attribute \src "RiscV32Core.v:1137.23-1137.26"
  wire width 32 \sub
  attribute \src "RiscV32Core.v:1139.23-1139.30"
  wire \unequal
  attribute \src "RiscV32Core.v:1158.21-1158.36"
  cell $add $add$RiscV32Core.v:1158$1460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \add
  end
  attribute \src "RiscV32Core.v:1203.20-1203.35"
  cell $and $and$RiscV32Core.v:1203$1472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \bitAnd
  end
  attribute \src "RiscV32Core.v:1224.28-1224.51"
  cell $and $and$RiscV32Core.v:1224$1480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 7
    connect \A \io_operation_f7
    connect \B 7'1111111
    connect \Y $and$RiscV32Core.v:1224$1480_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$7106
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2812:Anyseq$7107
  end
  cell $anyseq $auto$setundef.cc:501:execute$7108
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2812:Anyseq$7109
  end
  attribute \src "RiscV32Core.v:1197.19-1197.35"
  cell $eq $eq$RiscV32Core.v:1197$1466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \equal
  end
  attribute \src "RiscV32Core.v:1224.27-1224.60"
  cell $logic_not $eq$RiscV32Core.v:1224$1481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1224$1480_Y
    connect \Y $eq$RiscV32Core.v:1224$1481_Y
  end
  attribute \src "RiscV32Core.v:1201.18-1201.34"
  cell $le $le$RiscV32Core.v:1201$1470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \io_opB
    connect \B \io_opA
    connect \Y \ge_u
  end
  attribute \src "RiscV32Core.v:1202.18-1202.58"
  cell $le $le$RiscV32Core.v:1202$1471
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \io_opB
    connect \B \io_opA
    connect \Y \ge_s
  end
  attribute \src "RiscV32Core.v:1198.21-1198.28"
  cell $logic_not $logic_not$RiscV32Core.v:1198$1467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \equal
    connect \Y \unequal
  end
  attribute \src "RiscV32Core.v:1199.18-1199.33"
  cell $lt $lt$RiscV32Core.v:1199$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \lt_u
  end
  attribute \src "RiscV32Core.v:1200.18-1200.57"
  cell $lt $lt$RiscV32Core.v:1200$1469
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \lt_s
  end
  attribute \src "RiscV32Core.v:1204.19-1204.34"
  cell $or $or$RiscV32Core.v:1204$1473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \bitOr
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $pmux $procmux$3918
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { \equal \unequal \lt_s \ge_s \lt_u \ge_u }
    connect \S { $procmux$3924_CMP $procmux$3923_CMP $procmux$3922_CMP $procmux$3921_CMP $procmux$3920_CMP $procmux$3919_CMP }
    connect \Y $2\io_output_bool[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $eq $procmux$3919_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 3'111
    connect \Y $procmux$3919_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $eq $procmux$3920_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 3'110
    connect \Y $procmux$3920_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $eq $procmux$3921_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 3'101
    connect \Y $procmux$3921_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $eq $procmux$3922_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 3'100
    connect \Y $procmux$3922_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $eq $procmux$3923_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 1'1
    connect \Y $procmux$3923_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1290.9-1311.16"
  cell $logic_not $procmux$3924_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \Y $procmux$3924_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1288.5-1315.12"
  cell $eq $procmux$3926_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 3'100
    connect \Y $procmux$3926_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1288.5-1315.12"
  cell $mux $procmux$3928
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_output_bool[0:0]
    connect \S $procmux$3926_CMP
    connect \Y \io_output_bool
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1252.9-1279.16"
  cell $pmux $procmux$3931
    parameter \S_WIDTH 8
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2812:Anyseq$7107
    connect \B { \add 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$7009 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$7010 [0] \bitAnd \bitOr \bitXor \shiftLI $ternary$RiscV32Core.v:1275$1496_Y }
    connect \S { $procmux$3924_CMP $procmux$3938_CMP $procmux$3937_CMP $procmux$3919_CMP $procmux$3920_CMP $procmux$3922_CMP $procmux$3923_CMP $procmux$3921_CMP }
    connect \Y $3\io_output[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1252.9-1279.16"
  cell $eq $procmux$3937_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 2'11
    connect \Y $procmux$3937_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1252.9-1279.16"
  cell $eq $procmux$3938_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_operation_f3
    connect \B 2'10
    connect \Y $procmux$3938_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3941_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 2'10
    connect \Y $procmux$3941_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1222.9-1249.16"
  cell $pmux $procmux$3944
    parameter \S_WIDTH 8
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2812:Anyseq$7109
    connect \B { $ternary$RiscV32Core.v:1224$1482_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$7009 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$7010 [0] \bitAnd \bitOr \bitXor \shiftL $ternary$RiscV32Core.v:1245$1489_Y }
    connect \S { $procmux$3924_CMP $procmux$3938_CMP $procmux$3937_CMP $procmux$3919_CMP $procmux$3920_CMP $procmux$3922_CMP $procmux$3923_CMP $procmux$3921_CMP }
    connect \Y $2\io_output[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3954_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 1'1
    connect \Y $procmux$3954_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $pmux $procmux$3956
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 0
    connect \B { \add \_zz_io_output $2\io_output[31:0] $3\io_output[31:0] }
    connect \S { $procmux$3960_CTRL $procmux$3959_CMP $procmux$3954_CMP $procmux$3941_CMP }
    connect \Y \io_output
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3959_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 4'1010
    connect \Y $procmux$3959_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $reduce_or $procmux$3960_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$3960_CMP
    connect \Y $procmux$3960_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3960_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 3'111
    connect \Y $procmux$3960_CMP [0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3960_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 4'1000
    connect \Y $procmux$3960_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3960_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 3'110
    connect \Y $procmux$3960_CMP [2]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3960_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 3'101
    connect \Y $procmux$3960_CMP [3]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1214.5-1283.12"
  cell $eq $procmux$3960_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_operation_instr
    connect \B 4'1001
    connect \Y $procmux$3960_CMP [4]
  end
  attribute \src "RiscV32Core.v:1206.20-1206.44"
  cell $sshl $sshl$RiscV32Core.v:1206$1475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB [4:0]
    connect \Y \shiftL
  end
  attribute \src "RiscV32Core.v:1209.21-1209.50"
  cell $sshl $sshl$RiscV32Core.v:1209$1477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_operation_shamt
    connect \Y \shiftLI
  end
  attribute \src "RiscV32Core.v:1164.25-1164.65"
  cell $sshr $sshr$RiscV32Core.v:1164$1462
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB [4:0]
    connect \Y \shiftRA
  end
  attribute \src "RiscV32Core.v:1166.26-1166.72"
  cell $sshr $sshr$RiscV32Core.v:1166$1463
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_operation_shamt
    connect \Y \shiftRAI
  end
  attribute \src "RiscV32Core.v:1207.20-1207.44"
  cell $sshr $sshr$RiscV32Core.v:1207$1476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB [4:0]
    connect \Y \shiftR
  end
  attribute \src "RiscV32Core.v:1210.21-1210.50"
  cell $sshr $sshr$RiscV32Core.v:1210$1478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_operation_shamt
    connect \Y \shiftRI
  end
  attribute \src "RiscV32Core.v:1159.21-1159.36"
  cell $sub $sub$RiscV32Core.v:1159$1461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \sub
  end
  attribute \src "RiscV32Core.v:1168.27-1168.45"
  cell $sub $sub$RiscV32Core.v:1168$1464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \add
    connect \B 3'100
    connect \Y \_zz_io_output
  end
  attribute \src "RiscV32Core.v:1224.26-1224.73"
  cell $mux $ternary$RiscV32Core.v:1224$1482
    parameter \WIDTH 32
    connect \A \sub
    connect \B \add
    connect \S $eq$RiscV32Core.v:1224$1481_Y
    connect \Y $ternary$RiscV32Core.v:1224$1482_Y
  end
  attribute \src "RiscV32Core.v:1227.26-1227.63"
  cell $mux $ternary$RiscV32Core.v:1227$1484
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \lt_s
    connect \Y $auto$wreduce.cc:454:run$7009 [0]
  end
  attribute \src "RiscV32Core.v:1230.26-1230.63"
  cell $mux $ternary$RiscV32Core.v:1230$1486
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \lt_u
    connect \Y $auto$wreduce.cc:454:run$7010 [0]
  end
  attribute \src "RiscV32Core.v:1245.26-1245.80"
  cell $mux $ternary$RiscV32Core.v:1245$1489
    parameter \WIDTH 32
    connect \A \shiftRA
    connect \B \shiftR
    connect \S $eq$RiscV32Core.v:1224$1481_Y
    connect \Y $ternary$RiscV32Core.v:1245$1489_Y
  end
  attribute \src "RiscV32Core.v:1275.26-1275.82"
  cell $mux $ternary$RiscV32Core.v:1275$1496
    parameter \WIDTH 32
    connect \A \shiftRAI
    connect \B \shiftRI
    connect \S $eq$RiscV32Core.v:1224$1481_Y
    connect \Y $ternary$RiscV32Core.v:1275$1496_Y
  end
  attribute \src "RiscV32Core.v:1205.20-1205.35"
  cell $xor $xor$RiscV32Core.v:1205$1474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \io_opA
    connect \B \io_opB
    connect \Y \bitXor
  end
  connect $auto$wreduce.cc:454:run$7009 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$7010 [31:1] 31'0000000000000000000000000000000
  connect \_zz_add \add
  connect \_zz_ge_s \io_opB
  connect \_zz_ge_s_1 \io_opA
  connect \_zz_lt_s \io_opA
  connect \_zz_lt_s_1 \io_opB
  connect \_zz_shiftRA \shiftRA
  connect \_zz_shiftRAI \shiftRAI
  connect \_zz_shiftRAI_1 \io_opA
  connect \_zz_shiftRA_1 \io_opA
  connect \_zz_sub \sub
end
attribute \src "RiscV32Core.v:1974.1-3544.10"
module \ControlUnit
  wire width 3 $10\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:2171.3-2248.6"
  wire $10\io_pcCtrl_enablePC[0:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $11\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $12\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $13\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $14\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $15\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $1\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $2\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:2354.3-2416.6"
  wire width 2 $2\io_aluCtrl_opA[1:0]
  attribute \src "RiscV32Core.v:2418.3-2480.6"
  wire width 2 $2\io_aluCtrl_opB[1:0]
  attribute \src "RiscV32Core.v:2636.3-2695.6"
  wire $2\io_csrCtrl_enable[0:0]
  attribute \src "RiscV32Core.v:2798.3-2841.6"
  wire width 2 $2\io_csrCtrl_mcauseSelect[1:0]
  attribute \src "RiscV32Core.v:2767.3-2796.6"
  wire $2\io_csrCtrl_newFetch[0:0]
  attribute \src "RiscV32Core.v:2697.3-2765.6"
  wire $2\io_csrCtrl_writeSelect[0:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $2\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:3295.3-3324.6"
  wire $2\io_fetchSync[0:0]
  attribute \src "RiscV32Core.v:2940.3-3004.6"
  wire $2\io_memCtrl_dataEna[0:0]
  attribute \src "RiscV32Core.v:2877.3-2938.6"
  wire $2\io_memCtrl_readWriteData[0:0]
  attribute \src "RiscV32Core.v:3006.3-3122.6"
  wire width 2 $2\io_memCtrl_strobeSelect[1:0]
  wire width 2 $2\io_regCtrl_regDestSel[2:0]
  attribute \src "RiscV32Core.v:2482.3-2557.6"
  wire $2\io_regCtrl_regFileWR[0:0]
  attribute \src "RiscV32Core.v:3124.3-3180.6"
  wire $2\io_trapEntry[0:0]
  attribute \src "RiscV32Core.v:3182.3-3239.6"
  wire $2\io_trapExit[0:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $3\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:2636.3-2695.6"
  wire $3\io_csrCtrl_enable[0:0]
  attribute \src "RiscV32Core.v:2798.3-2841.6"
  wire width 2 $3\io_csrCtrl_mcauseSelect[1:0]
  attribute \src "RiscV32Core.v:2767.3-2796.6"
  wire $3\io_csrCtrl_newFetch[0:0]
  attribute \src "RiscV32Core.v:2697.3-2765.6"
  wire $3\io_csrCtrl_writeSelect[0:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $3\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:3295.3-3324.6"
  wire $3\io_fetchSync[0:0]
  attribute \src "RiscV32Core.v:3006.3-3122.6"
  wire width 2 $3\io_memCtrl_strobeSelect[1:0]
  wire width 2 $3\io_regCtrl_regDestSel[2:0]
  attribute \src "RiscV32Core.v:2482.3-2557.6"
  wire $3\io_regCtrl_regFileWR[0:0]
  attribute \src "RiscV32Core.v:3124.3-3180.6"
  wire $3\io_trapEntry[0:0]
  attribute \src "RiscV32Core.v:3182.3-3239.6"
  wire $3\io_trapExit[0:0]
  wire width 2 $4\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:2636.3-2695.6"
  wire $4\io_csrCtrl_enable[0:0]
  attribute \src "RiscV32Core.v:2697.3-2765.6"
  wire $4\io_csrCtrl_writeSelect[0:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $4\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:3006.3-3122.6"
  wire width 2 $4\io_memCtrl_strobeSelect[1:0]
  attribute \src "RiscV32Core.v:2171.3-2248.6"
  wire $4\io_pcCtrl_enablePC[0:0]
  attribute \src "RiscV32Core.v:2250.3-2321.6"
  wire width 3 $4\io_pcCtrl_pcValSel[2:0]
  wire width 2 $4\io_regCtrl_regDestSel[2:0]
  attribute \src "RiscV32Core.v:2482.3-2557.6"
  wire $4\io_regCtrl_regFileWR[0:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $5\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:2636.3-2695.6"
  wire $5\io_csrCtrl_enable[0:0]
  attribute \src "RiscV32Core.v:2697.3-2765.6"
  wire $5\io_csrCtrl_writeSelect[0:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $5\io_dbgState[3:0]
  wire width 2 $5\io_pcCtrl_pcValSel[2:0]
  wire width 2 $5\io_regCtrl_regDestSel[2:0]
  attribute \src "RiscV32Core.v:2482.3-2557.6"
  wire $5\io_regCtrl_regFileWR[0:0]
  wire width 3 $6\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:2697.3-2765.6"
  wire $6\io_csrCtrl_writeSelect[0:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $6\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:2250.3-2321.6"
  wire width 3 $6\io_pcCtrl_pcValSel[2:0]
  wire width 2 $6\io_regCtrl_regDestSel[2:0]
  attribute \src "RiscV32Core.v:2482.3-2557.6"
  wire $6\io_regCtrl_regFileWR[0:0]
  wire width 3 $7\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $7\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:2171.3-2248.6"
  wire $7\io_pcCtrl_enablePC[0:0]
  attribute \src "RiscV32Core.v:2250.3-2321.6"
  wire width 3 $7\io_pcCtrl_pcValSel[2:0]
  wire width 2 $7\io_regCtrl_regDestSel[2:0]
  attribute \src "RiscV32Core.v:2482.3-2557.6"
  wire $7\io_regCtrl_regFileWR[0:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $8\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $8\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:2171.3-2248.6"
  wire $8\io_pcCtrl_enablePC[0:0]
  attribute \src "RiscV32Core.v:3394.3-3517.6"
  wire width 4 $9\fsm_stateNext[3:0]
  attribute \src "RiscV32Core.v:3355.3-3392.6"
  wire width 4 $9\io_dbgState[3:0]
  attribute \src "RiscV32Core.v:2171.3-2248.6"
  wire $9\io_pcCtrl_enablePC[0:0]
  attribute \src "RiscV32Core.v:3519.37-3519.66"
  wire width 7 $and$RiscV32Core.v:3519$1702_Y
  attribute \src "RiscV32Core.v:3520.39-3520.71"
  wire width 12 $and$RiscV32Core.v:3520$1707_Y
  attribute \src "RiscV32Core.v:3522.39-3522.69"
  wire width 3 $and$RiscV32Core.v:3522$1723_Y
  wire width 4 $auto$async2sync.cc:140:execute$7044
  wire $auto$opt_reduce.cc:134:opt_mux$6932
  wire $auto$opt_reduce.cc:134:opt_mux$6934
  wire $auto$opt_reduce.cc:134:opt_mux$6936
  wire $auto$opt_reduce.cc:134:opt_mux$6938
  wire $auto$opt_reduce.cc:134:opt_mux$6940
  wire $auto$opt_reduce.cc:134:opt_mux$6942
  wire $auto$opt_reduce.cc:134:opt_mux$6944
  wire $auto$opt_reduce.cc:134:opt_mux$6946
  wire $auto$opt_reduce.cc:134:opt_mux$6948
  wire $auto$opt_reduce.cc:134:opt_mux$6994
  attribute \src "RiscV32Core.v:3519.36-3519.75"
  wire $eq$RiscV32Core.v:3519$1703_Y
  attribute \src "RiscV32Core.v:3519.81-3519.121"
  wire $eq$RiscV32Core.v:3519$1705_Y
  attribute \src "RiscV32Core.v:3520.38-3520.81"
  wire $eq$RiscV32Core.v:3520$1708_Y
  attribute \src "RiscV32Core.v:3520.87-3520.114"
  wire $eq$RiscV32Core.v:3520$1709_Y
  attribute \src "RiscV32Core.v:3520.121-3520.152"
  wire $eq$RiscV32Core.v:3520$1711_Y
  attribute \src "RiscV32Core.v:3520.159-3520.186"
  wire $eq$RiscV32Core.v:3520$1713_Y
  attribute \src "RiscV32Core.v:3521.38-3521.83"
  wire $eq$RiscV32Core.v:3521$1716_Y
  attribute \src "RiscV32Core.v:3522.38-3522.80"
  wire $eq$RiscV32Core.v:3522$1724_Y
  attribute \src "RiscV32Core.v:3525.69-3525.93"
  wire $eq$RiscV32Core.v:3525$1735_Y
  attribute \src "RiscV32Core.v:3520.37-3520.115"
  wire $logic_and$RiscV32Core.v:3520$1710_Y
  attribute \src "RiscV32Core.v:3520.36-3520.153"
  wire $logic_and$RiscV32Core.v:3520$1712_Y
  attribute \src "RiscV32Core.v:3521.37-3521.117"
  wire $logic_and$RiscV32Core.v:3521$1718_Y
  attribute \src "RiscV32Core.v:3521.36-3521.155"
  wire $logic_and$RiscV32Core.v:3521$1720_Y
  attribute \src "RiscV32Core.v:3523.58-3523.67"
  wire $logic_not$RiscV32Core.v:3523$1726_Y
  attribute \src "RiscV32Core.v:3525.66-3525.94"
  wire $logic_not$RiscV32Core.v:3525$1736_Y
  wire width 4 $procmux$1795_CMP
  wire $procmux$1795_CTRL
  wire $procmux$1852_CMP
  wire $procmux$1891_CMP
  wire $procmux$1912_CMP
  wire $procmux$1937_CMP
  wire $procmux$1948_CMP
  wire $procmux$1949_CMP
  wire $procmux$1951_CMP
  wire $procmux$1952_CMP
  wire $procmux$1956_CMP
  wire $procmux$1957_CMP
  wire $procmux$1958_CMP
  wire $procmux$2307_CMP
  wire width 2 $procmux$2323_CMP
  wire $procmux$2323_CTRL
  wire width 2 $procmux$2324_CMP
  wire $procmux$2324_CTRL
  wire width 2 $procmux$2531_CMP
  wire $procmux$2531_CTRL
  wire $procmux$2533_CTRL
  attribute \src "RiscV32Core.v:2016.23-2016.26"
  wire input 42 \clk
  attribute \src "RiscV32Core.v:2032.20-2032.33"
  wire width 4 \fsm_stateNext
  attribute \src "RiscV32Core.v:2031.20-2031.32"
  wire width 4 \fsm_stateReg
  attribute \src "RiscV32Core.v:2019.23-2019.35"
  wire \fsm_wantExit
  attribute \src "RiscV32Core.v:2021.23-2021.35"
  wire \fsm_wantKill
  attribute \src "RiscV32Core.v:1991.23-1991.43"
  wire input 17 \io_aluCtrl_aluBranch
  attribute \src "RiscV32Core.v:1989.20-1989.34"
  wire width 2 output 15 \io_aluCtrl_opA
  attribute \src "RiscV32Core.v:1990.20-1990.34"
  wire width 2 output 16 \io_aluCtrl_opB
  attribute \src "RiscV32Core.v:1995.23-1995.40"
  wire output 21 \io_csrCtrl_enable
  attribute \src "RiscV32Core.v:1997.23-1997.47"
  wire input 23 \io_csrCtrl_illegalAccess
  attribute \src "RiscV32Core.v:1998.20-1998.43"
  wire width 2 output 24 \io_csrCtrl_mcauseSelect
  attribute \src "RiscV32Core.v:1996.23-1996.42"
  wire output 22 \io_csrCtrl_newFetch
  attribute \src "RiscV32Core.v:1994.20-1994.42"
  wire output 20 \io_csrCtrl_writeSelect
  attribute \src "RiscV32Core.v:2015.23-2015.34"
  wire width 4 output 41 \io_dbgState
  attribute \src "RiscV32Core.v:2011.23-2011.59"
  wire input 37 \io_exceptions_misalignedBranchTarget
  attribute \src "RiscV32Core.v:2010.23-2010.61"
  wire input 36 \io_exceptions_misalignedJumpLinkTarget
  attribute \src "RiscV32Core.v:2009.23-2009.57"
  wire input 35 \io_exceptions_misalignedJumpTarget
  attribute \src "RiscV32Core.v:1988.23-1988.42"
  wire output 14 \io_fetchCtrl_sample
  attribute \src "RiscV32Core.v:2014.23-2014.35"
  wire output 40 \io_fetchSync
  attribute \src "RiscV32Core.v:2012.23-2012.30"
  wire input 38 \io_halt
  attribute \src "RiscV32Core.v:2013.23-2013.32"
  wire output 39 \io_halted
  attribute \src "RiscV32Core.v:1985.23-1985.41"
  wire width 12 input 11 \io_instrFields_csr
  attribute \src "RiscV32Core.v:1980.23-1980.42"
  wire width 5 input 6 \io_instrFields_dest
  attribute \src "RiscV32Core.v:1983.23-1983.45"
  wire width 12 input 9 \io_instrFields_funct12
  attribute \src "RiscV32Core.v:1981.23-1981.44"
  wire width 3 input 7 \io_instrFields_funct3
  attribute \src "RiscV32Core.v:1982.23-1982.44"
  wire width 7 input 8 \io_instrFields_funct7
  attribute \src "RiscV32Core.v:1977.23-1977.44"
  wire width 7 input 3 \io_instrFields_opcode
  attribute \src "RiscV32Core.v:1984.23-1984.43"
  wire width 5 input 10 \io_instrFields_shamt
  attribute \src "RiscV32Core.v:1978.23-1978.42"
  wire width 5 input 4 \io_instrFields_src1
  attribute \src "RiscV32Core.v:1979.23-1979.42"
  wire width 5 input 5 \io_instrFields_src2
  attribute \src "RiscV32Core.v:1976.20-1976.32"
  wire width 5 input 2 \io_instrType
  attribute \src "RiscV32Core.v:2008.23-2008.34"
  wire output 34 \io_irqEntry
  attribute \src "RiscV32Core.v:2005.23-2005.36"
  wire input 31 \io_irqPending
  attribute \src "RiscV32Core.v:2002.23-2002.41"
  wire output 28 \io_memCtrl_dataEna
  attribute \src "RiscV32Core.v:2003.23-2003.41"
  wire input 29 \io_memCtrl_dataRdy
  attribute \src "RiscV32Core.v:1999.23-1999.42"
  wire output 25 \io_memCtrl_fetchEna
  attribute \src "RiscV32Core.v:2000.23-2000.42"
  wire input 26 \io_memCtrl_instrRdy
  attribute \src "RiscV32Core.v:2001.23-2001.47"
  wire output 27 \io_memCtrl_readWriteData
  attribute \src "RiscV32Core.v:2004.20-2004.43"
  wire width 2 output 30 \io_memCtrl_strobeSelect
  attribute \src "RiscV32Core.v:1986.23-1986.41"
  wire output 12 \io_pcCtrl_enablePC
  attribute \src "RiscV32Core.v:1987.20-1987.38"
  wire width 3 output 13 \io_pcCtrl_pcValSel
  attribute \src "RiscV32Core.v:1993.20-1993.41"
  wire width 3 output 19 \io_regCtrl_regDestSel
  attribute \src "RiscV32Core.v:1992.23-1992.43"
  wire output 18 \io_regCtrl_regFileWR
  attribute \src "RiscV32Core.v:2006.23-2006.35"
  wire output 32 \io_trapEntry
  attribute \src "RiscV32Core.v:2007.23-2007.34"
  wire output 33 \io_trapExit
  attribute \src "RiscV32Core.v:1975.23-1975.37"
  wire input 1 \io_validDecode
  attribute \src "RiscV32Core.v:2017.23-2017.28"
  wire input 43 \reset
  attribute \src "RiscV32Core.v:2033.23-2033.44"
  wire \when_ControlUnit_l228
  attribute \src "RiscV32Core.v:2034.23-2034.44"
  wire \when_ControlUnit_l362
  attribute \src "RiscV32Core.v:2035.23-2035.44"
  wire \when_ControlUnit_l369
  attribute \src "RiscV32Core.v:2037.23-2037.44"
  wire \when_ControlUnit_l455
  attribute \src "RiscV32Core.v:2022.23-2022.44"
  wire \when_ControlUnit_l532
  attribute \src "RiscV32Core.v:2023.23-2023.44"
  wire \when_ControlUnit_l534
  attribute \src "RiscV32Core.v:2024.23-2024.44"
  wire \when_ControlUnit_l536
  attribute \src "RiscV32Core.v:2025.23-2025.44"
  wire \when_ControlUnit_l538
  attribute \src "RiscV32Core.v:2026.23-2026.44"
  wire \when_ControlUnit_l540
  attribute \src "RiscV32Core.v:2027.23-2027.44"
  wire \when_ControlUnit_l542
  attribute \src "RiscV32Core.v:2028.23-2028.44"
  wire \when_ControlUnit_l544
  attribute \src "RiscV32Core.v:2029.23-2029.44"
  wire \when_ControlUnit_l546
  attribute \src "RiscV32Core.v:2030.23-2030.44"
  wire \when_ControlUnit_l548
  attribute \src "RiscV32Core.v:2039.23-2039.45"
  wire \when_StateMachine_l214
  attribute \src "RiscV32Core.v:3519.37-3519.66"
  cell $and $and$RiscV32Core.v:3519$1702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 7
    connect \A \io_instrFields_funct7
    connect \B 7'1111111
    connect \Y $and$RiscV32Core.v:3519$1702_Y
  end
  attribute \src "RiscV32Core.v:3520.39-3520.71"
  cell $and $and$RiscV32Core.v:3520$1707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \io_instrFields_funct12
    connect \B 12'111111111111
    connect \Y $and$RiscV32Core.v:3520$1707_Y
  end
  attribute \src "RiscV32Core.v:3522.39-3522.69"
  cell $and $and$RiscV32Core.v:3522$1723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \io_instrFields_funct3
    connect \B 2'11
    connect \Y $and$RiscV32Core.v:3522$1723_Y
  end
  cell $mux $auto$async2sync.cc:144:execute$7045
    parameter \WIDTH 4
    connect \A $auto$async2sync.cc:140:execute$7044
    connect \B 4'0000
    connect \S \reset
    connect \Y \fsm_stateReg
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1958_CMP $procmux$1957_CMP $procmux$1956_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6932
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { \when_ControlUnit_l548 \when_ControlUnit_l546 \when_ControlUnit_l544 \when_ControlUnit_l542 \when_ControlUnit_l540 \when_ControlUnit_l538 \when_ControlUnit_l536 \when_ControlUnit_l534 \when_ControlUnit_l532 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6934
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6935
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$1958_CMP $procmux$1957_CMP $procmux$1956_CMP $procmux$1952_CMP $procmux$1951_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6936
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6937
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1912_CMP $procmux$1891_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6938
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1957_CMP $procmux$1912_CMP $procmux$1891_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6940
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1958_CMP $procmux$1957_CMP $procmux$1956_CMP $procmux$1949_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6944
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6947
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \when_ControlUnit_l548 \when_ControlUnit_l544 \when_ControlUnit_l542 \when_ControlUnit_l532 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6948
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \when_ControlUnit_l548 \when_ControlUnit_l544 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6942
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6953
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1952_CMP $procmux$1951_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6946
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \when_ControlUnit_l540 \when_ControlUnit_l538 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6994
  end
  attribute \src "RiscV32Core.v:3519.36-3519.75"
  cell $logic_not $eq$RiscV32Core.v:3519$1703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:3519$1702_Y
    connect \Y $eq$RiscV32Core.v:3519$1703_Y
  end
  attribute \src "RiscV32Core.v:3519.81-3519.121"
  cell $eq $eq$RiscV32Core.v:3519$1705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:3519$1702_Y
    connect \B 6'100000
    connect \Y $eq$RiscV32Core.v:3519$1705_Y
  end
  attribute \src "RiscV32Core.v:3520.38-3520.81"
  cell $logic_not $eq$RiscV32Core.v:3520$1708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:3520$1707_Y
    connect \Y $eq$RiscV32Core.v:3520$1708_Y
  end
  attribute \src "RiscV32Core.v:3520.87-3520.114"
  cell $logic_not $eq$RiscV32Core.v:3520$1709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instrFields_src1
    connect \Y $eq$RiscV32Core.v:3520$1709_Y
  end
  attribute \src "RiscV32Core.v:3520.121-3520.152"
  cell $logic_not $eq$RiscV32Core.v:3520$1711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrFields_funct3
    connect \Y $eq$RiscV32Core.v:3520$1711_Y
  end
  attribute \src "RiscV32Core.v:3520.159-3520.186"
  cell $logic_not $eq$RiscV32Core.v:3520$1713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instrFields_dest
    connect \Y $eq$RiscV32Core.v:3520$1713_Y
  end
  attribute \src "RiscV32Core.v:3521.38-3521.83"
  cell $eq $eq$RiscV32Core.v:3521$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:3520$1707_Y
    connect \B 10'1100000010
    connect \Y $eq$RiscV32Core.v:3521$1716_Y
  end
  attribute \src "RiscV32Core.v:3522.38-3522.80"
  cell $logic_not $eq$RiscV32Core.v:3522$1724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:3522$1723_Y
    connect \Y $eq$RiscV32Core.v:3522$1724_Y
  end
  attribute \src "RiscV32Core.v:3525.37-3525.60"
  cell $eq $eq$RiscV32Core.v:3525$1734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 2'10
    connect \Y \when_ControlUnit_l534
  end
  attribute \src "RiscV32Core.v:3525.69-3525.93"
  cell $eq $eq$RiscV32Core.v:3525$1735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm_stateNext
    connect \B 2'10
    connect \Y $eq$RiscV32Core.v:3525$1735_Y
  end
  attribute \src "RiscV32Core.v:3526.35-3526.58"
  cell $eq $eq$RiscV32Core.v:3526$1738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 1'1
    connect \Y \when_ControlUnit_l532
  end
  attribute \src "RiscV32Core.v:3528.35-3528.58"
  cell $eq $eq$RiscV32Core.v:3528$1740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 2'11
    connect \Y \when_ControlUnit_l536
  end
  attribute \src "RiscV32Core.v:3529.35-3529.58"
  cell $eq $eq$RiscV32Core.v:3529$1741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 3'100
    connect \Y \when_ControlUnit_l538
  end
  attribute \src "RiscV32Core.v:3530.35-3530.58"
  cell $eq $eq$RiscV32Core.v:3530$1742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 3'101
    connect \Y \when_ControlUnit_l540
  end
  attribute \src "RiscV32Core.v:3531.35-3531.58"
  cell $eq $eq$RiscV32Core.v:3531$1743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 3'111
    connect \Y \when_ControlUnit_l542
  end
  attribute \src "RiscV32Core.v:3532.35-3532.58"
  cell $eq $eq$RiscV32Core.v:3532$1744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 3'110
    connect \Y \when_ControlUnit_l544
  end
  attribute \src "RiscV32Core.v:3533.35-3533.58"
  cell $eq $eq$RiscV32Core.v:3533$1745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 4'1001
    connect \Y \when_ControlUnit_l546
  end
  attribute \src "RiscV32Core.v:3534.35-3534.58"
  cell $eq $eq$RiscV32Core.v:3534$1746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \fsm_stateReg
    connect \B 4'1000
    connect \Y \when_ControlUnit_l548
  end
  attribute \src "RiscV32Core.v:3520.37-3520.115"
  cell $logic_and $logic_and$RiscV32Core.v:3520$1710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:3520$1708_Y
    connect \B $eq$RiscV32Core.v:3520$1709_Y
    connect \Y $logic_and$RiscV32Core.v:3520$1710_Y
  end
  attribute \src "RiscV32Core.v:3520.36-3520.153"
  cell $logic_and $logic_and$RiscV32Core.v:3520$1712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:3520$1710_Y
    connect \B $eq$RiscV32Core.v:3520$1711_Y
    connect \Y $logic_and$RiscV32Core.v:3520$1712_Y
  end
  attribute \src "RiscV32Core.v:3520.35-3520.187"
  cell $logic_and $logic_and$RiscV32Core.v:3520$1714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:3520$1712_Y
    connect \B $eq$RiscV32Core.v:3520$1713_Y
    connect \Y \when_ControlUnit_l362
  end
  attribute \src "RiscV32Core.v:3521.37-3521.117"
  cell $logic_and $logic_and$RiscV32Core.v:3521$1718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:3521$1716_Y
    connect \B $eq$RiscV32Core.v:3520$1709_Y
    connect \Y $logic_and$RiscV32Core.v:3521$1718_Y
  end
  attribute \src "RiscV32Core.v:3521.36-3521.155"
  cell $logic_and $logic_and$RiscV32Core.v:3521$1720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:3521$1718_Y
    connect \B $eq$RiscV32Core.v:3520$1711_Y
    connect \Y $logic_and$RiscV32Core.v:3521$1720_Y
  end
  attribute \src "RiscV32Core.v:3521.35-3521.189"
  cell $logic_and $logic_and$RiscV32Core.v:3521$1722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:3521$1720_Y
    connect \B $eq$RiscV32Core.v:3520$1713_Y
    connect \Y \when_ControlUnit_l369
  end
  attribute \src "RiscV32Core.v:3523.35-3523.68"
  cell $logic_and $logic_and$RiscV32Core.v:3523$1727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_memCtrl_dataRdy
    connect \B $logic_not$RiscV32Core.v:3523$1726_Y
    connect \Y \when_ControlUnit_l455
  end
  attribute \src "RiscV32Core.v:3525.36-3525.95"
  cell $logic_and $logic_and$RiscV32Core.v:3525$1737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_ControlUnit_l534
    connect \B $logic_not$RiscV32Core.v:3525$1736_Y
    connect \Y \when_StateMachine_l214
  end
  attribute \src "RiscV32Core.v:3523.58-3523.67"
  cell $logic_not $logic_not$RiscV32Core.v:3523$1726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_halt
    connect \Y $logic_not$RiscV32Core.v:3523$1726_Y
  end
  attribute \src "RiscV32Core.v:3525.66-3525.94"
  cell $logic_not $logic_not$RiscV32Core.v:3525$1736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:3525$1735_Y
    connect \Y $logic_not$RiscV32Core.v:3525$1736_Y
  end
  attribute \src "RiscV32Core.v:3519.35-3519.122"
  cell $logic_or $logic_or$RiscV32Core.v:3519$1706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:3519$1703_Y
    connect \B $eq$RiscV32Core.v:3519$1705_Y
    connect \Y \when_ControlUnit_l228
  end
  attribute \src "RiscV32Core.v:3535.3-3541.6"
  cell $sdff $procdff$6813
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \fsm_stateNext
    connect \Q $auto$async2sync.cc:140:execute$7044
    connect \SRST \reset
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3511.8-3511.21|RiscV32Core.v:3511.5-3513.8"
  cell $mux $procmux$1754
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B $1\fsm_stateNext[3:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$6934
    connect \Y \fsm_stateNext
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3493.12-3493.19|RiscV32Core.v:3493.9-3495.12"
  cell $mux $procmux$1762
    parameter \WIDTH 4
    connect \A $14\fsm_stateNext[3:0]
    connect \B 4'1001
    connect \S \io_halt
    connect \Y $15\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3490.12-3490.33|RiscV32Core.v:3490.9-3492.12"
  cell $mux $procmux$1772
    parameter \WIDTH 4
    connect \A \fsm_stateReg
    connect \B 4'0010
    connect \S \when_ControlUnit_l455
    connect \Y $14\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3472.20-3472.41|RiscV32Core.v:3472.17-3474.20"
  cell $mux $procmux$1786
    parameter \WIDTH 4
    connect \A 4'0111
    connect \B \fsm_stateReg
    connect \S $eq$RiscV32Core.v:3522$1724_Y
    connect \Y $13\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1011
    connect \Y $procmux$1795_CMP [0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1795_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1110
    connect \Y $procmux$1795_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1795_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1111
    connect \Y $procmux$1795_CMP [2]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1795_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 5'10000
    connect \Y $procmux$1795_CMP [3]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3469.18-3469.39|RiscV32Core.v:3469.15-3475.18"
  cell $mux $procmux$1808
    parameter \WIDTH 4
    connect \A $13\fsm_stateNext[3:0]
    connect \B 4'0010
    connect \S \when_ControlUnit_l369
    connect \Y $12\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3466.16-3466.37|RiscV32Core.v:3466.13-3476.16"
  cell $mux $procmux$1827
    parameter \WIDTH 4
    connect \A $12\fsm_stateNext[3:0]
    connect \B 4'0010
    connect \S \when_ControlUnit_l362
    connect \Y $11\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3450.18-3450.54|RiscV32Core.v:3450.15-3454.18"
  cell $mux $procmux$1847
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'110
    connect \S \io_exceptions_misalignedBranchTarget
    connect \Y $10\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1852_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 3'100
    connect \Y $procmux$1852_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3449.16-3449.36|RiscV32Core.v:3449.13-3457.16"
  cell $mux $procmux$1868
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $10\fsm_stateNext[3:0]
    connect \S \io_aluCtrl_aluBranch
    connect \Y $9\fsm_stateNext[3:0] [2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3442.16-3442.54|RiscV32Core.v:3442.13-3446.16"
  cell $mux $procmux$1888
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'110
    connect \S \io_exceptions_misalignedJumpLinkTarget
    connect \Y $8\fsm_stateNext[3:0] [2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1891_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1000
    connect \Y $procmux$1891_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3435.16-3435.50|RiscV32Core.v:3435.13-3439.16"
  cell $mux $procmux$1909
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'110
    connect \S \io_exceptions_misalignedJumpTarget
    connect \Y $7\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1912_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 3'111
    connect \Y $procmux$1912_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3419.16-3419.37|RiscV32Core.v:3419.13-3423.16"
  cell $mux $procmux$1934
    parameter \WIDTH 3
    connect \A 3'110
    connect \B 3'010
    connect \S \when_ControlUnit_l228
    connect \Y $6\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1937_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 1'1
    connect \Y $procmux$1937_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $pmux $procmux$1947
    parameter \S_WIDTH 8
    parameter \WIDTH 4
    connect \A 4'1001
    connect \B { 1'0 $6\fsm_stateNext[3:0] 1'0 $7\fsm_stateNext[3:0] 1'0 $8\fsm_stateNext[3:0] [2:0] 1'0 $9\fsm_stateNext[3:0] [2:0] 4'0101 $11\fsm_stateNext[3:0] 8'00100110 }
    connect \S { $procmux$1937_CMP $procmux$1912_CMP $procmux$1891_CMP $procmux$1852_CMP $auto$opt_reduce.cc:134:opt_mux$6946 $procmux$1795_CTRL $auto$opt_reduce.cc:134:opt_mux$6944 $procmux$1948_CMP }
    connect \Y $5\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1948_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1101
    connect \Y $procmux$1948_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1949_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1100
    connect \Y $procmux$1949_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1951_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 3'110
    connect \Y $procmux$1951_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1952_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 3'101
    connect \Y $procmux$1952_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1956_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1001
    connect \Y $procmux$1956_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1957_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 4'1010
    connect \Y $procmux$1957_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3417.9-3487.16"
  cell $eq $procmux$1958_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \B 2'10
    connect \Y $procmux$1958_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3410.12-3410.26|RiscV32Core.v:3410.9-3414.12"
  cell $mux $procmux$1970
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S \io_validDecode
    connect \Y $4\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3404.14-3404.33|RiscV32Core.v:3404.11-3406.14"
  cell $mux $procmux$1983
    parameter \WIDTH 4
    connect \A \fsm_stateReg
    connect \B 4'0011
    connect \S \io_memCtrl_instrRdy
    connect \Y $3\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3401.12-3401.25|RiscV32Core.v:3401.9-3407.12"
  cell $mux $procmux$1999
    parameter \WIDTH 4
    connect \A $3\fsm_stateNext[3:0]
    connect \B 4'1000
    connect \S \io_irqPending
    connect \Y $2\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3396.5-3510.12"
  cell $pmux $procmux$2005
    parameter \S_WIDTH 5
    parameter \WIDTH 4
    connect \A \fsm_stateReg
    connect \B { $2\fsm_stateNext[3:0] 2'01 $4\fsm_stateNext[3:0] $5\fsm_stateNext[3:0] $15\fsm_stateNext[3:0] 4'0010 }
    connect \S { \when_ControlUnit_l534 \when_ControlUnit_l536 \when_ControlUnit_l538 \when_ControlUnit_l540 $auto$opt_reduce.cc:134:opt_mux$6948 }
    connect \Y $1\fsm_stateNext[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3381.24-3381.45|RiscV32Core.v:3381.21-3383.24"
  cell $mux $procmux$2015
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1001
    connect \S \when_ControlUnit_l548
    connect \Y $9\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3378.22-3378.43|RiscV32Core.v:3378.19-3384.22"
  cell $mux $procmux$2042
    parameter \WIDTH 4
    connect \A $9\io_dbgState[3:0]
    connect \B 4'0111
    connect \S \when_ControlUnit_l546
    connect \Y $8\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3375.20-3375.41|RiscV32Core.v:3375.17-3385.20"
  cell $mux $procmux$2066
    parameter \WIDTH 4
    connect \A $8\io_dbgState[3:0]
    connect \B 4'0110
    connect \S \when_ControlUnit_l544
    connect \Y $7\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3372.18-3372.39|RiscV32Core.v:3372.15-3386.18"
  cell $mux $procmux$2087
    parameter \WIDTH 4
    connect \A $7\io_dbgState[3:0]
    connect \B 4'0101
    connect \S \when_ControlUnit_l542
    connect \Y $6\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3369.16-3369.37|RiscV32Core.v:3369.13-3387.16"
  cell $mux $procmux$2105
    parameter \WIDTH 4
    connect \A $6\io_dbgState[3:0]
    connect \B 4'0100
    connect \S \when_ControlUnit_l540
    connect \Y $5\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3366.14-3366.35|RiscV32Core.v:3366.11-3388.14"
  cell $mux $procmux$2120
    parameter \WIDTH 4
    connect \A $5\io_dbgState[3:0]
    connect \B 4'0011
    connect \S \when_ControlUnit_l538
    connect \Y $4\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3363.12-3363.33|RiscV32Core.v:3363.9-3389.12"
  cell $mux $procmux$2132
    parameter \WIDTH 4
    connect \A $4\io_dbgState[3:0]
    connect \B 4'0010
    connect \S \when_ControlUnit_l536
    connect \Y $3\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3360.10-3360.31|RiscV32Core.v:3360.7-3390.10"
  cell $mux $procmux$2141
    parameter \WIDTH 4
    connect \A $3\io_dbgState[3:0]
    connect \B 4'0001
    connect \S \when_ControlUnit_l534
    connect \Y $2\io_dbgState[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3357.8-3357.29|RiscV32Core.v:3357.5-3391.8"
  cell $mux $procmux$2147
    parameter \WIDTH 4
    connect \A $2\io_dbgState[3:0]
    connect \B 4'0000
    connect \S \when_ControlUnit_l532
    connect \Y \io_dbgState
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3301.12-3301.26|RiscV32Core.v:3301.9-3305.12"
  cell $mux $procmux$2185
    parameter \WIDTH 1
    connect \A $3\io_fetchSync[0:0]
    connect \B 1'0
    connect \S \io_irqPending
    connect \Y $2\io_fetchSync[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3297.5-3323.12"
  cell $mux $procmux$2197
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_fetchSync[0:0]
    connect \S \when_ControlUnit_l534
    connect \Y \io_fetchSync
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3270.5-3292.12"
  cell $mux $procmux$2200
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_ControlUnit_l546
    connect \Y \io_halted
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3243.5-3265.12"
  cell $mux $procmux$2204
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_ControlUnit_l548
    connect \Y \io_irqEntry
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3212.16-3212.38|RiscV32Core.v:3212.13-3216.16"
  cell $mux $procmux$2235
    parameter \WIDTH 1
    connect \A $10\io_pcCtrl_enablePC[0:0]
    connect \B 1'0
    connect \S \when_ControlUnit_l362
    connect \Y $3\io_trapExit[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3192.9-3224.16"
  cell $mux $procmux$2250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\io_trapExit[0:0]
    connect \S $procmux$1795_CTRL
    connect \Y $2\io_trapExit[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3184.5-3238.12"
  cell $mux $procmux$2260
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_trapExit[0:0]
    connect \S \when_ControlUnit_l538
    connect \Y \io_trapExit
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:3154.16-3154.37|RiscV32Core.v:3154.13-3156.16"
  cell $mux $procmux$2272
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_ControlUnit_l362
    connect \Y $3\io_trapEntry[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3134.9-3164.16"
  cell $mux $procmux$2287
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\io_trapEntry[0:0]
    connect \S $procmux$1795_CTRL
    connect \Y $2\io_trapEntry[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3126.5-3179.12"
  cell $pmux $procmux$2295
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $2\io_trapEntry[0:0] 1'1 }
    connect \S { \when_ControlUnit_l538 \when_ControlUnit_l544 }
    connect \Y \io_trapEntry
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3092.13-3105.20"
  cell $pmux $procmux$2306
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 4'0001
    connect \S { $eq$RiscV32Core.v:3520$1711_Y $procmux$2307_CMP }
    connect \Y $4\io_memCtrl_strobeSelect[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3092.13-3105.20"
  cell $eq $procmux$2307_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_instrFields_funct3
    connect \B 1'1
    connect \Y $procmux$2307_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3076.13-3089.20"
  cell $pmux $procmux$2322
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 4'0001
    connect \S { $procmux$2324_CTRL $procmux$2323_CTRL }
    connect \Y $3\io_memCtrl_strobeSelect[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3076.13-3089.20"
  cell $reduce_or $procmux$2323_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$2323_CMP [1] $procmux$2307_CMP }
    connect \Y $procmux$2323_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3076.13-3089.20"
  cell $eq $procmux$2323_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrFields_funct3
    connect \B 3'101
    connect \Y $procmux$2323_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3076.13-3089.20"
  cell $reduce_or $procmux$2324_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$2324_CMP [1] $eq$RiscV32Core.v:3520$1711_Y }
    connect \Y $procmux$2324_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3076.13-3089.20"
  cell $eq $procmux$2324_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instrFields_funct3
    connect \B 3'100
    connect \Y $procmux$2324_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3074.9-3109.16"
  cell $pmux $procmux$2335
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'10
    connect \B { $3\io_memCtrl_strobeSelect[1:0] $4\io_memCtrl_strobeSelect[1:0] }
    connect \S { $procmux$1952_CMP $procmux$1951_CMP }
    connect \Y $2\io_memCtrl_strobeSelect[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:3008.5-3121.12"
  cell $mux $procmux$2399
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $2\io_memCtrl_strobeSelect[1:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$6994
    connect \Y \io_memCtrl_strobeSelect
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2982.9-2991.16"
  cell $mux $procmux$2408
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$6946
    connect \Y $2\io_memCtrl_dataEna[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2942.5-3003.12"
  cell $mux $procmux$2433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_memCtrl_dataEna[0:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$6994
    connect \Y \io_memCtrl_dataEna
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2919.9-2925.16"
  cell $mux $procmux$2442
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1951_CMP
    connect \Y $2\io_memCtrl_readWriteData[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2879.5-2937.12"
  cell $mux $procmux$2465
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_memCtrl_readWriteData[0:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$6994
    connect \Y \io_memCtrl_readWriteData
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2872.8-2872.30|RiscV32Core.v:2872.5-2874.8"
  cell $mux $procmux$2469
    parameter \WIDTH 1
    connect \A \io_fetchSync
    connect \B 1'0
    connect \S \when_StateMachine_l214
    connect \Y \io_memCtrl_fetchEna
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2850.14-2850.34|RiscV32Core.v:2850.11-2852.14"
  cell $mux $procmux$2481
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \io_memCtrl_instrRdy
    connect \Y $3\io_fetchSync[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2817.16-2817.37|RiscV32Core.v:2817.13-2819.16"
  cell $mux $procmux$2518
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'10
    connect \S \when_ControlUnit_l228
    connect \Y $3\io_csrCtrl_mcauseSelect[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2812.9-2829.16"
  cell $pmux $procmux$2530
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'10
    connect \B { 2'00 $3\io_csrCtrl_mcauseSelect[1:0] 2'01 }
    connect \S { $procmux$2533_CTRL $procmux$1937_CMP $procmux$2531_CTRL }
    connect \Y $2\io_csrCtrl_mcauseSelect[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2812.9-2829.16"
  cell $reduce_or $procmux$2531_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$2531_CMP [1] $procmux$1948_CMP }
    connect \Y $procmux$2531_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2812.9-2829.16"
  cell $logic_not $procmux$2531_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instrType
    connect \Y $procmux$2531_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2812.9-2829.16"
  cell $reduce_or $procmux$2533_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1912_CMP $procmux$1891_CMP $procmux$1852_CMP }
    connect \Y $procmux$2533_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2800.5-2840.12"
  cell $pmux $procmux$2538
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'10
    connect \B { $2\io_csrCtrl_mcauseSelect[1:0] 2'11 }
    connect \S { \when_ControlUnit_l544 \when_ControlUnit_l548 }
    connect \Y \io_csrCtrl_mcauseSelect
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2769.5-2795.12"
  cell $mux $procmux$2578
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_csrCtrl_newFetch[0:0]
    connect \S \when_ControlUnit_l534
    connect \Y \io_csrCtrl_newFetch
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2730.19-2739.26"
  cell $mux $procmux$2593
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1795_CMP [2]
    connect \Y $6\io_csrCtrl_writeSelect[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2707.9-2750.16"
  cell $reduce_or $procmux$2602_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $procmux$1795_CMP
    connect \Y $procmux$1795_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2729.20-2729.41|RiscV32Core.v:2729.17-2740.20"
  cell $mux $procmux$2617
    parameter \WIDTH 1
    connect \A $6\io_csrCtrl_writeSelect[0:0]
    connect \B 1'0
    connect \S $eq$RiscV32Core.v:3522$1724_Y
    connect \Y $5\io_csrCtrl_writeSelect[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2728.18-2728.40|RiscV32Core.v:2728.15-2741.18"
  cell $mux $procmux$2638
    parameter \WIDTH 1
    connect \A $5\io_csrCtrl_writeSelect[0:0]
    connect \B 1'0
    connect \S \when_ControlUnit_l369
    connect \Y $4\io_csrCtrl_writeSelect[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2727.16-2727.38|RiscV32Core.v:2727.13-2742.16"
  cell $mux $procmux$2656
    parameter \WIDTH 1
    connect \A $4\io_csrCtrl_writeSelect[0:0]
    connect \B 1'0
    connect \S \when_ControlUnit_l362
    connect \Y $3\io_csrCtrl_writeSelect[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2707.9-2750.16"
  cell $mux $procmux$2671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\io_csrCtrl_writeSelect[0:0]
    connect \S $procmux$1795_CTRL
    connect \Y $2\io_csrCtrl_writeSelect[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2699.5-2764.12"
  cell $mux $procmux$2681
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_csrCtrl_writeSelect[0:0]
    connect \S \when_ControlUnit_l538
    connect \Y \io_csrCtrl_writeSelect
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2668.20-2668.41|RiscV32Core.v:2668.17-2670.20"
  cell $mux $procmux$2695
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$RiscV32Core.v:3522$1724_Y
    connect \Y $5\io_csrCtrl_enable[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2667.18-2667.40|RiscV32Core.v:2667.15-2671.18"
  cell $mux $procmux$2716
    parameter \WIDTH 1
    connect \A $5\io_csrCtrl_enable[0:0]
    connect \B 1'0
    connect \S \when_ControlUnit_l369
    connect \Y $4\io_csrCtrl_enable[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2666.16-2666.38|RiscV32Core.v:2666.13-2672.16"
  cell $mux $procmux$2734
    parameter \WIDTH 1
    connect \A $4\io_csrCtrl_enable[0:0]
    connect \B 1'0
    connect \S \when_ControlUnit_l362
    connect \Y $3\io_csrCtrl_enable[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2646.9-2680.16"
  cell $mux $procmux$2749
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\io_csrCtrl_enable[0:0]
    connect \S $procmux$1795_CTRL
    connect \Y $2\io_csrCtrl_enable[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2638.5-2694.12"
  cell $mux $procmux$2759
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\io_csrCtrl_enable[0:0]
    connect \S \when_ControlUnit_l538
    connect \Y \io_csrCtrl_enable
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2613.11-2619.18"
  cell $mux $procmux$2768
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $procmux$1952_CMP
    connect \Y $7\io_regCtrl_regDestSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2612.12-2612.33|RiscV32Core.v:2612.9-2620.12"
  cell $mux $procmux$2780
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $7\io_regCtrl_regDestSel[2:0]
    connect \S \when_ControlUnit_l455
    connect \Y $6\io_regCtrl_regDestSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2597.20-2597.41|RiscV32Core.v:2597.17-2599.20"
  cell $mux $procmux$2796
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $eq$RiscV32Core.v:3522$1724_Y
    connect \Y $5\io_regCtrl_regDestSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2596.18-2596.40|RiscV32Core.v:2596.15-2600.18"
  cell $mux $procmux$2817
    parameter \WIDTH 2
    connect \A $5\io_regCtrl_regDestSel[2:0]
    connect \B 2'00
    connect \S \when_ControlUnit_l369
    connect \Y $4\io_regCtrl_regDestSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2595.16-2595.38|RiscV32Core.v:2595.13-2601.16"
  cell $mux $procmux$2835
    parameter \WIDTH 2
    connect \A $4\io_regCtrl_regDestSel[2:0]
    connect \B 2'00
    connect \S \when_ControlUnit_l362
    connect \Y $3\io_regCtrl_regDestSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2569.9-2609.16"
  cell $mux $procmux$2850
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $3\io_regCtrl_regDestSel[2:0]
    connect \S $procmux$1795_CTRL
    connect \Y $2\io_regCtrl_regDestSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2561.5-2633.12"
  cell $pmux $procmux$2857
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { $2\io_regCtrl_regDestSel[2:0] $6\io_regCtrl_regDestSel[2:0] 2'11 }
    connect \S { \when_ControlUnit_l538 \when_ControlUnit_l540 \when_ControlUnit_l542 }
    connect \Y \io_regCtrl_regDestSel [1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2536.11-2542.18"
  cell $mux $procmux$2868
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1952_CMP
    connect \Y $7\io_regCtrl_regFileWR[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2535.12-2535.33|RiscV32Core.v:2535.9-2543.12"
  cell $mux $procmux$2880
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $7\io_regCtrl_regFileWR[0:0]
    connect \S \when_ControlUnit_l455
    connect \Y $6\io_regCtrl_regFileWR[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2509.16-2509.51|RiscV32Core.v:2509.13-2511.16"
  cell $mux $procmux$2919
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \io_exceptions_misalignedJumpTarget
    connect \Y $4\io_regCtrl_regFileWR[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2495.16-2495.38|RiscV32Core.v:2495.13-2497.16"
  cell $mux $procmux$2944
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_ControlUnit_l228
    connect \Y $3\io_regCtrl_regFileWR[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2492.9-2532.16"
  cell $pmux $procmux$2963
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $3\io_regCtrl_regFileWR[0:0] 1'1 $4\io_regCtrl_regFileWR[0:0] $5\io_regCtrl_regFileWR[0:0] }
    connect \S { $procmux$1937_CMP $auto$opt_reduce.cc:134:opt_mux$6932 $procmux$1912_CMP $procmux$1891_CMP }
    connect \Y $2\io_regCtrl_regFileWR[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2484.5-2556.12"
  cell $pmux $procmux$2975
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $2\io_regCtrl_regFileWR[0:0] $6\io_regCtrl_regFileWR[0:0] 1'1 }
    connect \S { \when_ControlUnit_l538 \when_ControlUnit_l540 \when_ControlUnit_l542 }
    connect \Y \io_regCtrl_regFileWR
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2428.9-2464.16"
  cell $pmux $procmux$2989
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { $auto$opt_reduce.cc:134:opt_mux$6938 $auto$opt_reduce.cc:134:opt_mux$6936 }
    connect \Y $2\io_aluCtrl_opB[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2420.5-2479.12"
  cell $pmux $procmux$3004
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { $2\io_aluCtrl_opB[1:0] 2'01 }
    connect \S { \when_ControlUnit_l538 \when_ControlUnit_l540 }
    connect \Y \io_aluCtrl_opB
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2364.9-2400.16"
  cell $pmux $procmux$3020
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { $procmux$1956_CMP $auto$opt_reduce.cc:134:opt_mux$6940 }
    connect \Y $2\io_aluCtrl_opA[1:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2356.5-2415.12"
  cell $mux $procmux$3033
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $2\io_aluCtrl_opA[1:0]
    connect \S \when_ControlUnit_l538
    connect \Y \io_aluCtrl_opA
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2330.14-2330.33|RiscV32Core.v:2330.11-2332.14"
  cell $mux $procmux$3045
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \io_memCtrl_instrRdy
    connect \Y $3\io_csrCtrl_newFetch[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2329.12-2329.26|RiscV32Core.v:2329.9-2333.12"
  cell $mux $procmux$3060
    parameter \WIDTH 1
    connect \A $3\io_csrCtrl_newFetch[0:0]
    connect \B 1'0
    connect \S \io_irqPending
    connect \Y $2\io_csrCtrl_newFetch[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2293.18-2293.39|RiscV32Core.v:2293.15-2295.18"
  cell $mux $procmux$3084
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'101
    connect \S \when_ControlUnit_l369
    connect \Y $7\io_pcCtrl_pcValSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2290.16-2290.37|RiscV32Core.v:2290.13-2296.16"
  cell $mux $procmux$3103
    parameter \WIDTH 3
    connect \A $7\io_pcCtrl_pcValSel[2:0]
    connect \B 3'100
    connect \S \when_ControlUnit_l362
    connect \Y $6\io_pcCtrl_pcValSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2281.16-2281.36|RiscV32Core.v:2281.13-2283.16"
  cell $mux $procmux$3122
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S \io_aluCtrl_aluBranch
    connect \Y $5\io_pcCtrl_pcValSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2265.9-2304.16"
  cell $pmux $procmux$3137
    parameter \S_WIDTH 4
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { 7'0010100 $5\io_pcCtrl_pcValSel[2:0] $6\io_pcCtrl_pcValSel[2:0] }
    connect \S { $procmux$1912_CMP $procmux$1891_CMP $procmux$1852_CMP $procmux$1795_CTRL }
    connect \Y $4\io_pcCtrl_pcValSel[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2252.5-2320.12"
  cell $pmux $procmux$3174
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { $4\io_pcCtrl_pcValSel[2:0] 3'100 }
    connect \S { \when_ControlUnit_l538 $auto$opt_reduce.cc:134:opt_mux$6942 }
    connect \Y \io_pcCtrl_pcValSel
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2220.18-2220.39|RiscV32Core.v:2220.15-2222.18"
  cell $mux $procmux$3189
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_ControlUnit_l369
    connect \Y $10\io_pcCtrl_enablePC[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2217.16-2217.37|RiscV32Core.v:2217.13-2223.16"
  cell $mux $procmux$3208
    parameter \WIDTH 1
    connect \A $10\io_pcCtrl_enablePC[0:0]
    connect \B 1'1
    connect \S \when_ControlUnit_l362
    connect \Y $9\io_pcCtrl_enablePC[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2207.18-2207.55|RiscV32Core.v:2207.15-2209.18"
  cell $mux $procmux$3228
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \io_exceptions_misalignedBranchTarget
    connect \Y $8\io_pcCtrl_enablePC[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2206.16-2206.36|RiscV32Core.v:2206.13-2210.16"
  cell $mux $procmux$3249
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $8\io_pcCtrl_enablePC[0:0]
    connect \S \io_aluCtrl_aluBranch
    connect \Y $7\io_pcCtrl_enablePC[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:2201.16-2201.55|RiscV32Core.v:2201.13-2203.16"
  cell $mux $procmux$3269
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \io_exceptions_misalignedJumpLinkTarget
    connect \Y $5\io_regCtrl_regFileWR[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2186.9-2231.16"
  cell $pmux $procmux$3305
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $4\io_regCtrl_regFileWR[0:0] $5\io_regCtrl_regFileWR[0:0] $7\io_pcCtrl_enablePC[0:0] $9\io_pcCtrl_enablePC[0:0] }
    connect \S { $procmux$1912_CMP $procmux$1891_CMP $procmux$1852_CMP $procmux$1795_CTRL }
    connect \Y $4\io_pcCtrl_enablePC[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:2173.5-2247.12"
  cell $pmux $procmux$3343
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $2\io_csrCtrl_newFetch[0:0] $4\io_pcCtrl_enablePC[0:0] 1'1 }
    connect \S { \when_ControlUnit_l534 \when_ControlUnit_l538 $auto$opt_reduce.cc:134:opt_mux$6942 }
    connect \Y \io_pcCtrl_enablePC
  end
  connect $8\fsm_stateNext[3:0] [3] 1'0
  connect $9\fsm_stateNext[3:0] [3] 1'0
  connect $procmux$2323_CMP [0] $procmux$2307_CMP
  connect $procmux$2324_CMP [0] $eq$RiscV32Core.v:3520$1711_Y
  connect $procmux$2531_CMP [0] $procmux$1948_CMP
  connect \fsm_wantExit 1'0
  connect \fsm_wantKill 1'0
  connect \io_fetchCtrl_sample \io_csrCtrl_newFetch
  connect \io_regCtrl_regDestSel [2] 1'0
end
attribute \src "RiscV32Core.v:1558.1-1972.10"
module \DecodeUnit
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $10\decoded[0:0]
  attribute \src "RiscV32Core.v:1693.3-1763.6"
  wire width 5 $10\iType[4:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $11\decoded[0:0]
  wire width 4 $11\iType[4:0]
  wire $12\iType[4:0]
  attribute \src "RiscV32Core.v:1765.3-1814.6"
  wire width 3 $2\csr_accType[2:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $2\decoded[0:0]
  attribute \src "RiscV32Core.v:1890.3-1938.6"
  wire width 32 $2\immediate[31:0]
  attribute \src "RiscV32Core.v:1765.3-1814.6"
  wire width 3 $3\csr_accType[2:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $3\decoded[0:0]
  wire width 2 $3\iType[4:0]
  attribute \src "RiscV32Core.v:1890.3-1938.6"
  wire width 32 $3\immediate[31:0]
  attribute \src "RiscV32Core.v:1765.3-1814.6"
  wire width 3 $4\csr_accType[2:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $4\decoded[0:0]
  wire width 3 $4\iType[4:0]
  attribute \src "RiscV32Core.v:1890.3-1938.6"
  wire width 32 $4\immediate[31:0]
  attribute \src "RiscV32Core.v:1765.3-1814.6"
  wire width 3 $5\csr_accType[2:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $5\decoded[0:0]
  wire width 3 $5\iType[4:0]
  attribute \src "RiscV32Core.v:1890.3-1938.6"
  wire width 32 $5\immediate[31:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $6\decoded[0:0]
  wire width 3 $6\iType[4:0]
  attribute \src "RiscV32Core.v:1890.3-1938.6"
  wire width 32 $6\immediate[31:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $7\decoded[0:0]
  wire width 4 $7\iType[4:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $8\decoded[0:0]
  wire width 4 $8\iType[4:0]
  attribute \src "RiscV32Core.v:1816.3-1883.6"
  wire $9\decoded[0:0]
  attribute \src "RiscV32Core.v:1693.3-1763.6"
  wire width 5 $9\iType[4:0]
  attribute \src "RiscV32Core.v:1946.36-1946.50"
  wire width 7 $and$RiscV32Core.v:1946$1556_Y
  attribute \src "RiscV32Core.v:1946.99-1946.114"
  wire width 3 $and$RiscV32Core.v:1946$1560_Y
  attribute \src "RiscV32Core.v:1953.39-1953.56"
  wire width 12 $and$RiscV32Core.v:1953$1629_Y
  attribute \src "RiscV32Core.v:1956.39-1956.54"
  wire width 3 $and$RiscV32Core.v:1956$1645_Y
  wire $auto$opt_reduce.cc:134:opt_mux$6956
  wire $auto$opt_reduce.cc:134:opt_mux$6958
  attribute \src "RiscV32Core.v:1946.35-1946.59"
  wire $eq$RiscV32Core.v:1946$1557_Y
  attribute \src "RiscV32Core.v:1946.66-1946.91"
  wire $eq$RiscV32Core.v:1946$1559_Y
  attribute \src "RiscV32Core.v:1946.131-1946.158"
  wire $eq$RiscV32Core.v:1946$1563_Y
  attribute \src "RiscV32Core.v:1947.84-1947.100"
  wire $eq$RiscV32Core.v:1947$1570_Y
  attribute \src "RiscV32Core.v:1947.139-1947.155"
  wire $eq$RiscV32Core.v:1947$1575_Y
  attribute \src "RiscV32Core.v:1948.73-1948.100"
  wire $eq$RiscV32Core.v:1948$1586_Y
  attribute \src "RiscV32Core.v:1948.107-1948.134"
  wire $eq$RiscV32Core.v:1948$1589_Y
  attribute \src "RiscV32Core.v:1948.175-1948.202"
  wire $eq$RiscV32Core.v:1948$1595_Y
  attribute \src "RiscV32Core.v:1948.209-1948.236"
  wire $eq$RiscV32Core.v:1948$1598_Y
  attribute \src "RiscV32Core.v:1949.106-1949.133"
  wire $eq$RiscV32Core.v:1949$1606_Y
  attribute \src "RiscV32Core.v:1953.38-1953.66"
  wire $eq$RiscV32Core.v:1953$1630_Y
  attribute \src "RiscV32Core.v:1953.72-1953.87"
  wire $eq$RiscV32Core.v:1953$1631_Y
  attribute \src "RiscV32Core.v:1953.94-1953.110"
  wire $eq$RiscV32Core.v:1953$1633_Y
  attribute \src "RiscV32Core.v:1953.117-1953.136"
  wire $eq$RiscV32Core.v:1953$1635_Y
  attribute \src "RiscV32Core.v:1955.38-1955.68"
  wire $eq$RiscV32Core.v:1955$1638_Y
  attribute \src "RiscV32Core.v:1956.38-1956.65"
  wire $eq$RiscV32Core.v:1956$1646_Y
  attribute \src "RiscV32Core.v:1946.65-1946.160"
  wire $logic_and$RiscV32Core.v:1946$1565_Y
  attribute \src "RiscV32Core.v:1947.37-1947.77"
  wire $logic_and$RiscV32Core.v:1947$1569_Y
  attribute \src "RiscV32Core.v:1947.83-1947.131"
  wire $logic_and$RiscV32Core.v:1947$1573_Y
  attribute \src "RiscV32Core.v:1947.138-1947.219"
  wire $logic_and$RiscV32Core.v:1947$1581_Y
  attribute \src "RiscV32Core.v:1953.37-1953.88"
  wire $logic_and$RiscV32Core.v:1953$1632_Y
  attribute \src "RiscV32Core.v:1953.36-1953.111"
  wire $logic_and$RiscV32Core.v:1953$1634_Y
  attribute \src "RiscV32Core.v:1955.37-1955.90"
  wire $logic_and$RiscV32Core.v:1955$1640_Y
  attribute \src "RiscV32Core.v:1955.36-1955.113"
  wire $logic_and$RiscV32Core.v:1955$1642_Y
  attribute \src "RiscV32Core.v:1946.97-1946.159"
  wire $logic_or$RiscV32Core.v:1946$1564_Y
  attribute \src "RiscV32Core.v:1947.36-1947.132"
  wire $logic_or$RiscV32Core.v:1947$1574_Y
  attribute \src "RiscV32Core.v:1947.161-1947.218"
  wire $logic_or$RiscV32Core.v:1947$1580_Y
  attribute \src "RiscV32Core.v:1948.38-1948.135"
  wire $logic_or$RiscV32Core.v:1948$1590_Y
  attribute \src "RiscV32Core.v:1948.37-1948.169"
  wire $logic_or$RiscV32Core.v:1948$1593_Y
  attribute \src "RiscV32Core.v:1948.36-1948.203"
  wire $logic_or$RiscV32Core.v:1948$1596_Y
  attribute \src "RiscV32Core.v:1949.36-1949.168"
  wire $logic_or$RiscV32Core.v:1949$1610_Y
  attribute \src "RiscV32Core.v:1947.38-1947.54"
  wire $ne$RiscV32Core.v:1947$1567_Y
  attribute \src "RiscV32Core.v:1947.60-1947.76"
  wire $ne$RiscV32Core.v:1947$1568_Y
  wire $procmux$3438_CMP
  wire $procmux$3451_CMP
  wire $procmux$3465_CMP
  wire $procmux$3480_CMP
  wire $procmux$3496_CMP
  wire $procmux$3503_CMP
  wire $procmux$3504_CMP
  wire $procmux$3505_CMP
  wire $procmux$3522_CMP
  wire $procmux$3547_CMP
  wire $procmux$3631_CMP
  wire width 2 $procmux$3653_CMP
  wire $procmux$3653_CTRL
  wire width 2 $procmux$3654_CMP
  wire $procmux$3654_CTRL
  wire $procmux$3655_CTRL
  wire $procmux$3838_CMP
  attribute \src "RiscV32Core.v:1591.23-1591.26"
  wire width 12 \csr
  attribute \src "RiscV32Core.v:1595.20-1595.31"
  wire width 3 \csr_accType
  attribute \src "RiscV32Core.v:1592.23-1592.31"
  wire width 5 \csr_uimm
  attribute \src "RiscV32Core.v:1593.23-1593.30"
  wire \decoded
  attribute \src "RiscV32Core.v:1585.23-1585.34"
  wire width 5 \destination
  attribute \src "RiscV32Core.v:1578.23-1578.40"
  wire width 32 \extender_io_b_imm
  attribute \src "RiscV32Core.v:1580.23-1580.42"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \extender_io_csr_imm
  attribute \src "RiscV32Core.v:1575.23-1575.40"
  wire width 32 \extender_io_i_imm
  attribute \src "RiscV32Core.v:1576.23-1576.40"
  wire width 32 \extender_io_j_imm
  attribute \src "RiscV32Core.v:1577.23-1577.40"
  wire width 32 \extender_io_s_imm
  attribute \src "RiscV32Core.v:1579.23-1579.40"
  wire width 32 \extender_io_u_imm
  attribute \src "RiscV32Core.v:1589.23-1589.30"
  wire width 12 \funct12
  attribute \src "RiscV32Core.v:1587.23-1587.29"
  wire width 3 \funct3
  attribute \src "RiscV32Core.v:1588.23-1588.29"
  wire width 7 \funct7
  attribute \src "RiscV32Core.v:1594.20-1594.25"
  wire width 5 \iType
  attribute \src "RiscV32Core.v:1586.23-1586.32"
  wire width 32 \immediate
  attribute \src "RiscV32Core.v:1581.23-1581.34"
  wire width 32 \instruction
  attribute \src "RiscV32Core.v:1573.20-1573.30"
  wire width 3 output 15 \io_csrType
  attribute \src "RiscV32Core.v:1570.23-1570.34"
  wire width 5 output 12 \io_csr_uimm
  attribute \src "RiscV32Core.v:1571.23-1571.37"
  wire output 13 \io_decodeValid
  attribute \src "RiscV32Core.v:1568.23-1568.36"
  wire width 12 output 10 \io_fields_csr
  attribute \src "RiscV32Core.v:1563.23-1563.37"
  wire width 5 output 5 \io_fields_dest
  attribute \src "RiscV32Core.v:1566.23-1566.40"
  wire width 12 output 8 \io_fields_funct12
  attribute \src "RiscV32Core.v:1564.23-1564.39"
  wire width 3 output 6 \io_fields_funct3
  attribute \src "RiscV32Core.v:1565.23-1565.39"
  wire width 7 output 7 \io_fields_funct7
  attribute \src "RiscV32Core.v:1560.23-1560.39"
  wire width 7 output 2 \io_fields_opcode
  attribute \src "RiscV32Core.v:1567.23-1567.38"
  wire width 5 output 9 \io_fields_shamt
  attribute \src "RiscV32Core.v:1561.23-1561.37"
  wire width 5 output 3 \io_fields_src1
  attribute \src "RiscV32Core.v:1562.23-1562.37"
  wire width 5 output 4 \io_fields_src2
  attribute \src "RiscV32Core.v:1569.23-1569.35"
  wire width 32 output 11 \io_immediate
  attribute \src "RiscV32Core.v:1572.20-1572.31"
  wire width 5 output 14 \io_instType
  attribute \src "RiscV32Core.v:1559.23-1559.37"
  wire width 32 input 1 \io_instruction
  attribute \src "RiscV32Core.v:1582.23-1582.29"
  wire width 7 \opcode
  attribute \src "RiscV32Core.v:1590.23-1590.28"
  wire width 5 \shamt
  attribute \src "RiscV32Core.v:1583.23-1583.30"
  wire width 5 \source1
  attribute \src "RiscV32Core.v:1584.23-1584.30"
  wire width 5 \source2
  attribute \src "RiscV32Core.v:1597.23-1597.44"
  wire \when_DecoderUnit_l111
  attribute \src "RiscV32Core.v:1598.23-1598.44"
  wire \when_DecoderUnit_l118
  attribute \src "RiscV32Core.v:1599.23-1599.44"
  wire \when_DecoderUnit_l125
  attribute \src "RiscV32Core.v:1600.23-1600.44"
  wire \when_DecoderUnit_l132
  attribute \src "RiscV32Core.v:1601.23-1601.44"
  wire \when_DecoderUnit_l154
  attribute \src "RiscV32Core.v:1602.23-1602.44"
  wire \when_DecoderUnit_l161
  attribute \src "RiscV32Core.v:1603.23-1603.44"
  wire \when_DecoderUnit_l167
  attribute \src "RiscV32Core.v:1605.23-1605.44"
  wire \when_DecoderUnit_l170
  attribute \src "RiscV32Core.v:1604.23-1604.44"
  wire \when_DecoderUnit_l178
  attribute \src "RiscV32Core.v:1596.23-1596.43"
  wire \when_DecoderUnit_l97
  attribute \src "RiscV32Core.v:1946.36-1946.50"
  cell $and $and$RiscV32Core.v:1946$1556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 7
    connect \A \io_instruction [31:25]
    connect \B 7'1111111
    connect \Y $and$RiscV32Core.v:1946$1556_Y
  end
  attribute \src "RiscV32Core.v:1946.99-1946.114"
  cell $and $and$RiscV32Core.v:1946$1560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \io_instruction [14:12]
    connect \B 3'111
    connect \Y $and$RiscV32Core.v:1946$1560_Y
  end
  attribute \src "RiscV32Core.v:1953.39-1953.56"
  cell $and $and$RiscV32Core.v:1953$1629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \io_instruction [31:20]
    connect \B 12'111111111111
    connect \Y $and$RiscV32Core.v:1953$1629_Y
  end
  attribute \src "RiscV32Core.v:1956.39-1956.54"
  cell $and $and$RiscV32Core.v:1956$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \io_instruction [14:12]
    connect \B 2'11
    connect \Y $and$RiscV32Core.v:1956$1645_Y
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6955
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6956
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$3505_CMP $procmux$3504_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6958
  end
  attribute \src "RiscV32Core.v:1946.35-1946.59"
  cell $logic_not $eq$RiscV32Core.v:1946$1557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1556_Y
    connect \Y $eq$RiscV32Core.v:1946$1557_Y
  end
  attribute \src "RiscV32Core.v:1946.66-1946.91"
  cell $eq $eq$RiscV32Core.v:1946$1559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1556_Y
    connect \B 6'100000
    connect \Y $eq$RiscV32Core.v:1946$1559_Y
  end
  attribute \src "RiscV32Core.v:1946.98-1946.125"
  cell $logic_not $eq$RiscV32Core.v:1946$1561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \Y \when_DecoderUnit_l154
  end
  attribute \src "RiscV32Core.v:1946.131-1946.158"
  cell $eq $eq$RiscV32Core.v:1946$1563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \B 3'101
    connect \Y $eq$RiscV32Core.v:1946$1563_Y
  end
  attribute \src "RiscV32Core.v:1947.84-1947.100"
  cell $eq $eq$RiscV32Core.v:1947$1570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 1'1
    connect \Y $eq$RiscV32Core.v:1947$1570_Y
  end
  attribute \src "RiscV32Core.v:1947.139-1947.155"
  cell $eq $eq$RiscV32Core.v:1947$1575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 3'101
    connect \Y $eq$RiscV32Core.v:1947$1575_Y
  end
  attribute \src "RiscV32Core.v:1948.73-1948.100"
  cell $eq $eq$RiscV32Core.v:1948$1586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \B 1'1
    connect \Y $eq$RiscV32Core.v:1948$1586_Y
  end
  attribute \src "RiscV32Core.v:1948.107-1948.134"
  cell $eq $eq$RiscV32Core.v:1948$1589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \B 3'100
    connect \Y $eq$RiscV32Core.v:1948$1589_Y
  end
  attribute \src "RiscV32Core.v:1948.175-1948.202"
  cell $eq $eq$RiscV32Core.v:1948$1595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \B 3'110
    connect \Y $eq$RiscV32Core.v:1948$1595_Y
  end
  attribute \src "RiscV32Core.v:1948.209-1948.236"
  cell $eq $eq$RiscV32Core.v:1948$1598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \B 3'111
    connect \Y $eq$RiscV32Core.v:1948$1598_Y
  end
  attribute \src "RiscV32Core.v:1949.106-1949.133"
  cell $eq $eq$RiscV32Core.v:1949$1606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1946$1560_Y
    connect \B 2'10
    connect \Y $eq$RiscV32Core.v:1949$1606_Y
  end
  attribute \src "RiscV32Core.v:1953.38-1953.66"
  cell $logic_not $eq$RiscV32Core.v:1953$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1953$1629_Y
    connect \Y $eq$RiscV32Core.v:1953$1630_Y
  end
  attribute \src "RiscV32Core.v:1953.72-1953.87"
  cell $logic_not $eq$RiscV32Core.v:1953$1631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instruction [19:15]
    connect \Y $eq$RiscV32Core.v:1953$1631_Y
  end
  attribute \src "RiscV32Core.v:1953.94-1953.110"
  cell $logic_not $eq$RiscV32Core.v:1953$1633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \Y $eq$RiscV32Core.v:1953$1633_Y
  end
  attribute \src "RiscV32Core.v:1953.117-1953.136"
  cell $logic_not $eq$RiscV32Core.v:1953$1635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instruction [11:7]
    connect \Y $eq$RiscV32Core.v:1953$1635_Y
  end
  attribute \src "RiscV32Core.v:1955.38-1955.68"
  cell $eq $eq$RiscV32Core.v:1955$1638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1953$1629_Y
    connect \B 10'1100000010
    connect \Y $eq$RiscV32Core.v:1955$1638_Y
  end
  attribute \src "RiscV32Core.v:1956.38-1956.65"
  cell $logic_not $eq$RiscV32Core.v:1956$1646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $and$RiscV32Core.v:1956$1645_Y
    connect \Y $eq$RiscV32Core.v:1956$1646_Y
  end
  attribute \src "RiscV32Core.v:1946.65-1946.160"
  cell $logic_and $logic_and$RiscV32Core.v:1946$1565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1946$1559_Y
    connect \B $logic_or$RiscV32Core.v:1946$1564_Y
    connect \Y $logic_and$RiscV32Core.v:1946$1565_Y
  end
  attribute \src "RiscV32Core.v:1947.37-1947.77"
  cell $logic_and $logic_and$RiscV32Core.v:1947$1569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$RiscV32Core.v:1947$1567_Y
    connect \B $ne$RiscV32Core.v:1947$1568_Y
    connect \Y $logic_and$RiscV32Core.v:1947$1569_Y
  end
  attribute \src "RiscV32Core.v:1947.83-1947.131"
  cell $logic_and $logic_and$RiscV32Core.v:1947$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1947$1570_Y
    connect \B $eq$RiscV32Core.v:1946$1557_Y
    connect \Y $logic_and$RiscV32Core.v:1947$1573_Y
  end
  attribute \src "RiscV32Core.v:1947.138-1947.219"
  cell $logic_and $logic_and$RiscV32Core.v:1947$1581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1947$1575_Y
    connect \B $logic_or$RiscV32Core.v:1947$1580_Y
    connect \Y $logic_and$RiscV32Core.v:1947$1581_Y
  end
  attribute \src "RiscV32Core.v:1953.37-1953.88"
  cell $logic_and $logic_and$RiscV32Core.v:1953$1632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1953$1630_Y
    connect \B $eq$RiscV32Core.v:1953$1631_Y
    connect \Y $logic_and$RiscV32Core.v:1953$1632_Y
  end
  attribute \src "RiscV32Core.v:1953.36-1953.111"
  cell $logic_and $logic_and$RiscV32Core.v:1953$1634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:1953$1632_Y
    connect \B $eq$RiscV32Core.v:1953$1633_Y
    connect \Y $logic_and$RiscV32Core.v:1953$1634_Y
  end
  attribute \src "RiscV32Core.v:1953.35-1953.137"
  cell $logic_and $logic_and$RiscV32Core.v:1953$1636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:1953$1634_Y
    connect \B $eq$RiscV32Core.v:1953$1635_Y
    connect \Y \when_DecoderUnit_l167
  end
  attribute \src "RiscV32Core.v:1955.37-1955.90"
  cell $logic_and $logic_and$RiscV32Core.v:1955$1640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1955$1638_Y
    connect \B $eq$RiscV32Core.v:1953$1631_Y
    connect \Y $logic_and$RiscV32Core.v:1955$1640_Y
  end
  attribute \src "RiscV32Core.v:1955.36-1955.113"
  cell $logic_and $logic_and$RiscV32Core.v:1955$1642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:1955$1640_Y
    connect \B $eq$RiscV32Core.v:1953$1633_Y
    connect \Y $logic_and$RiscV32Core.v:1955$1642_Y
  end
  attribute \src "RiscV32Core.v:1955.35-1955.139"
  cell $logic_and $logic_and$RiscV32Core.v:1955$1644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:1955$1642_Y
    connect \B $eq$RiscV32Core.v:1953$1635_Y
    connect \Y \when_DecoderUnit_l170
  end
  attribute \src "RiscV32Core.v:1946.97-1946.159"
  cell $logic_or $logic_or$RiscV32Core.v:1946$1564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_DecoderUnit_l154
    connect \B $eq$RiscV32Core.v:1946$1563_Y
    connect \Y $logic_or$RiscV32Core.v:1946$1564_Y
  end
  attribute \src "RiscV32Core.v:1946.34-1946.161"
  cell $logic_or $logic_or$RiscV32Core.v:1946$1566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1946$1557_Y
    connect \B $logic_and$RiscV32Core.v:1946$1565_Y
    connect \Y \when_DecoderUnit_l97
  end
  attribute \src "RiscV32Core.v:1947.36-1947.132"
  cell $logic_or $logic_or$RiscV32Core.v:1947$1574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:1947$1569_Y
    connect \B $logic_and$RiscV32Core.v:1947$1573_Y
    connect \Y $logic_or$RiscV32Core.v:1947$1574_Y
  end
  attribute \src "RiscV32Core.v:1947.161-1947.218"
  cell $logic_or $logic_or$RiscV32Core.v:1947$1580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:1946$1557_Y
    connect \B $eq$RiscV32Core.v:1946$1559_Y
    connect \Y $logic_or$RiscV32Core.v:1947$1580_Y
  end
  attribute \src "RiscV32Core.v:1947.35-1947.220"
  cell $logic_or $logic_or$RiscV32Core.v:1947$1582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$RiscV32Core.v:1947$1574_Y
    connect \B $logic_and$RiscV32Core.v:1947$1581_Y
    connect \Y \when_DecoderUnit_l111
  end
  attribute \src "RiscV32Core.v:1948.39-1948.101"
  cell $logic_or $logic_or$RiscV32Core.v:1948$1587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_DecoderUnit_l154
    connect \B $eq$RiscV32Core.v:1948$1586_Y
    connect \Y \when_DecoderUnit_l161
  end
  attribute \src "RiscV32Core.v:1948.38-1948.135"
  cell $logic_or $logic_or$RiscV32Core.v:1948$1590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_DecoderUnit_l161
    connect \B $eq$RiscV32Core.v:1948$1589_Y
    connect \Y $logic_or$RiscV32Core.v:1948$1590_Y
  end
  attribute \src "RiscV32Core.v:1948.37-1948.169"
  cell $logic_or $logic_or$RiscV32Core.v:1948$1593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$RiscV32Core.v:1948$1590_Y
    connect \B $eq$RiscV32Core.v:1946$1563_Y
    connect \Y $logic_or$RiscV32Core.v:1948$1593_Y
  end
  attribute \src "RiscV32Core.v:1948.36-1948.203"
  cell $logic_or $logic_or$RiscV32Core.v:1948$1596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$RiscV32Core.v:1948$1593_Y
    connect \B $eq$RiscV32Core.v:1948$1595_Y
    connect \Y $logic_or$RiscV32Core.v:1948$1596_Y
  end
  attribute \src "RiscV32Core.v:1948.35-1948.237"
  cell $logic_or $logic_or$RiscV32Core.v:1948$1599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$RiscV32Core.v:1948$1596_Y
    connect \B $eq$RiscV32Core.v:1948$1598_Y
    connect \Y \when_DecoderUnit_l118
  end
  attribute \src "RiscV32Core.v:1949.37-1949.134"
  cell $logic_or $logic_or$RiscV32Core.v:1949$1607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_DecoderUnit_l161
    connect \B $eq$RiscV32Core.v:1949$1606_Y
    connect \Y \when_DecoderUnit_l132
  end
  attribute \src "RiscV32Core.v:1949.36-1949.168"
  cell $logic_or $logic_or$RiscV32Core.v:1949$1610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_DecoderUnit_l132
    connect \B $eq$RiscV32Core.v:1948$1589_Y
    connect \Y $logic_or$RiscV32Core.v:1949$1610_Y
  end
  attribute \src "RiscV32Core.v:1949.35-1949.202"
  cell $logic_or $logic_or$RiscV32Core.v:1949$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$RiscV32Core.v:1949$1610_Y
    connect \B $eq$RiscV32Core.v:1946$1563_Y
    connect \Y \when_DecoderUnit_l125
  end
  attribute \src "RiscV32Core.v:1947.38-1947.54"
  cell $ne $ne$RiscV32Core.v:1947$1567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 1'1
    connect \Y $ne$RiscV32Core.v:1947$1567_Y
  end
  attribute \src "RiscV32Core.v:1947.60-1947.76"
  cell $ne $ne$RiscV32Core.v:1947$1568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 3'101
    connect \Y $ne$RiscV32Core.v:1947$1568_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1925.12-1925.33|RiscV32Core.v:1925.9-1927.12"
  cell $mux $procmux$3435
    parameter \WIDTH 32
    connect \A 0
    connect \B \extender_io_i_imm
    connect \S \when_DecoderUnit_l154
    connect \Y $6\immediate[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3438_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 7'1100111
    connect \Y $procmux$3438_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1911.12-1911.33|RiscV32Core.v:1911.9-1913.12"
  cell $mux $procmux$3448
    parameter \WIDTH 32
    connect \A 0
    connect \B \extender_io_s_imm
    connect \S \when_DecoderUnit_l132
    connect \Y $5\immediate[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3451_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 6'100011
    connect \Y $procmux$3451_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1906.12-1906.33|RiscV32Core.v:1906.9-1908.12"
  cell $mux $procmux$3462
    parameter \WIDTH 32
    connect \A 0
    connect \B \extender_io_i_imm
    connect \S \when_DecoderUnit_l125
    connect \Y $4\immediate[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3465_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 2'11
    connect \Y $procmux$3465_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1901.12-1901.33|RiscV32Core.v:1901.9-1903.12"
  cell $mux $procmux$3477
    parameter \WIDTH 32
    connect \A 0
    connect \B \extender_io_b_imm
    connect \S \when_DecoderUnit_l118
    connect \Y $3\immediate[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3480_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 7'1100011
    connect \Y $procmux$3480_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1896.12-1896.33|RiscV32Core.v:1896.9-1898.12"
  cell $mux $procmux$3493
    parameter \WIDTH 32
    connect \A 0
    connect \B \extender_io_i_imm
    connect \S \when_DecoderUnit_l111
    connect \Y $2\immediate[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3496_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 5'10011
    connect \Y $procmux$3496_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $pmux $procmux$3501
    parameter \S_WIDTH 7
    parameter \WIDTH 32
    connect \A 0
    connect \B { $2\immediate[31:0] $3\immediate[31:0] $4\immediate[31:0] $5\immediate[31:0] \extender_io_u_imm \extender_io_j_imm $6\immediate[31:0] }
    connect \S { $procmux$3496_CMP $procmux$3480_CMP $procmux$3465_CMP $procmux$3451_CMP $auto$opt_reduce.cc:134:opt_mux$6958 $procmux$3503_CMP $procmux$3438_CMP }
    connect \Y \io_immediate
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3503_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 7'1101111
    connect \Y $procmux$3503_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3504_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 5'10111
    connect \Y $procmux$3504_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1892.5-1937.12"
  cell $eq $procmux$3505_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 6'110111
    connect \Y $procmux$3505_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1870.16-1870.37|RiscV32Core.v:1870.13-1872.16"
  cell $mux $procmux$3513
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$RiscV32Core.v:1956$1646_Y
    connect \Y $11\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1818.5-1882.12"
  cell $eq $procmux$3522_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 7'1110011
    connect \Y $procmux$3522_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1867.14-1867.35|RiscV32Core.v:1867.11-1873.14"
  cell $mux $procmux$3526
    parameter \WIDTH 1
    connect \A $11\decoded[0:0]
    connect \B 1'1
    connect \S \when_DecoderUnit_l170
    connect \Y $10\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1864.12-1864.33|RiscV32Core.v:1864.9-1874.12"
  cell $mux $procmux$3536
    parameter \WIDTH 1
    connect \A $10\decoded[0:0]
    connect \B 1'1
    connect \S \when_DecoderUnit_l167
    connect \Y $9\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1859.12-1859.33|RiscV32Core.v:1859.9-1861.12"
  cell $mux $procmux$3544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l161
    connect \Y $8\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1818.5-1882.12"
  cell $eq $procmux$3547_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 4'1111
    connect \Y $procmux$3547_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1854.12-1854.33|RiscV32Core.v:1854.9-1856.12"
  cell $mux $procmux$3553
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l154
    connect \Y $7\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1840.12-1840.33|RiscV32Core.v:1840.9-1842.12"
  cell $mux $procmux$3566
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l132
    connect \Y $6\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1835.12-1835.33|RiscV32Core.v:1835.9-1837.12"
  cell $mux $procmux$3580
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l125
    connect \Y $5\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1830.12-1830.33|RiscV32Core.v:1830.9-1832.12"
  cell $mux $procmux$3595
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l118
    connect \Y $4\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1825.12-1825.33|RiscV32Core.v:1825.9-1827.12"
  cell $mux $procmux$3611
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l111
    connect \Y $3\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1820.12-1820.32|RiscV32Core.v:1820.9-1822.12"
  cell $mux $procmux$3628
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_DecoderUnit_l97
    connect \Y $2\decoded[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1818.5-1882.12"
  cell $eq $procmux$3631_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \B 6'110011
    connect \Y $procmux$3631_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1818.5-1882.12"
  cell $pmux $procmux$3634
    parameter \S_WIDTH 9
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $2\decoded[0:0] $3\decoded[0:0] $4\decoded[0:0] $5\decoded[0:0] $6\decoded[0:0] 1'1 $7\decoded[0:0] $8\decoded[0:0] $9\decoded[0:0] }
    connect \S { $procmux$3631_CMP $procmux$3496_CMP $procmux$3480_CMP $procmux$3465_CMP $procmux$3451_CMP $auto$opt_reduce.cc:134:opt_mux$6956 $procmux$3438_CMP $procmux$3547_CMP $procmux$3522_CMP }
    connect \Y \io_decodeValid
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $pmux $procmux$3652
    parameter \S_WIDTH 3
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 9'010011100
    connect \S { $procmux$3655_CTRL $procmux$3654_CTRL $procmux$3653_CTRL }
    connect \Y $5\csr_accType[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $reduce_or $procmux$3653_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$3653_CMP
    connect \Y $procmux$3653_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $eq $procmux$3653_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 2'11
    connect \Y $procmux$3653_CMP [0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $eq $procmux$3653_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 3'111
    connect \Y $procmux$3653_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $reduce_or $procmux$3654_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$3654_CMP
    connect \Y $procmux$3654_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $eq $procmux$3654_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 2'10
    connect \Y $procmux$3654_CMP [0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $eq $procmux$3654_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_instruction [14:12]
    connect \B 3'110
    connect \Y $procmux$3654_CMP [1]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1792.15-1804.22"
  cell $reduce_or $procmux$3655_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$RiscV32Core.v:1947$1575_Y $eq$RiscV32Core.v:1947$1570_Y }
    connect \Y $procmux$3655_CTRL
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1791.16-1791.37|RiscV32Core.v:1791.13-1805.16"
  cell $mux $procmux$3669
    parameter \WIDTH 3
    connect \A $5\csr_accType[2:0]
    connect \B 3'000
    connect \S $eq$RiscV32Core.v:1956$1646_Y
    connect \Y $4\csr_accType[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1790.14-1790.36|RiscV32Core.v:1790.11-1806.14"
  cell $mux $procmux$3681
    parameter \WIDTH 3
    connect \A $4\csr_accType[2:0]
    connect \B 3'000
    connect \S \when_DecoderUnit_l170
    connect \Y $3\csr_accType[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1789.12-1789.34|RiscV32Core.v:1789.9-1807.12"
  cell $mux $procmux$3690
    parameter \WIDTH 3
    connect \A $3\csr_accType[2:0]
    connect \B 3'000
    connect \S \when_DecoderUnit_l167
    connect \Y $2\csr_accType[2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1767.5-1813.12"
  cell $mux $procmux$3696
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $2\csr_accType[2:0]
    connect \S $procmux$3522_CMP
    connect \Y \io_csrType
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1749.18-1749.39|RiscV32Core.v:1749.15-1751.18"
  cell $mux $procmux$3702
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \io_instruction [14]
    connect \Y $12\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1747.16-1747.37|RiscV32Core.v:1747.13-1752.16"
  cell $mux $procmux$3717
    parameter \WIDTH 4
    connect \A { 3'111 $12\iType[4:0] }
    connect \B 4'0000
    connect \S $eq$RiscV32Core.v:1956$1646_Y
    connect \Y $11\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1744.14-1744.35|RiscV32Core.v:1744.11-1753.14"
  cell $mux $procmux$3730
    parameter \WIDTH 5
    connect \A { 1'0 $11\iType[4:0] }
    connect \B 5'10000
    connect \S \when_DecoderUnit_l170
    connect \Y $10\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1741.12-1741.33|RiscV32Core.v:1741.9-1754.12"
  cell $mux $procmux$3740
    parameter \WIDTH 5
    connect \A $10\iType[4:0]
    connect \B 5'01011
    connect \S \when_DecoderUnit_l167
    connect \Y $9\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1736.12-1736.33|RiscV32Core.v:1736.9-1738.12"
  cell $mux $procmux$3748
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1100
    connect \S \when_DecoderUnit_l161
    connect \Y $8\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1731.12-1731.33|RiscV32Core.v:1731.9-1733.12"
  cell $mux $procmux$3757
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1000
    connect \S \when_DecoderUnit_l154
    connect \Y $7\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1717.12-1717.33|RiscV32Core.v:1717.9-1719.12"
  cell $mux $procmux$3770
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'110
    connect \S \when_DecoderUnit_l132
    connect \Y $6\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1712.12-1712.33|RiscV32Core.v:1712.9-1714.12"
  cell $mux $procmux$3784
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'101
    connect \S \when_DecoderUnit_l125
    connect \Y $5\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1707.12-1707.33|RiscV32Core.v:1707.9-1709.12"
  cell $mux $procmux$3799
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'100
    connect \S \when_DecoderUnit_l118
    connect \Y $4\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1702.12-1702.33|RiscV32Core.v:1702.9-1704.12"
  cell $mux $procmux$3815
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S \when_DecoderUnit_l111
    connect \Y $3\iType[4:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1695.5-1762.12"
  cell $pmux $procmux$3837
    parameter \S_WIDTH 12
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B { 4'0000 $2\decoded[0:0] 3'000 $3\iType[4:0] 2'00 $4\iType[4:0] 2'00 $5\iType[4:0] 2'00 $6\iType[4:0] 16'0100101010001110 $7\iType[4:0] 1'0 $8\iType[4:0] $9\iType[4:0] 5'01101 }
    connect \S { $procmux$3631_CMP $procmux$3496_CMP $procmux$3480_CMP $procmux$3465_CMP $procmux$3451_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3438_CMP $procmux$3547_CMP $procmux$3522_CMP $procmux$3838_CMP }
    connect \Y \io_instType
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:1695.5-1762.12"
  cell $logic_not $procmux$3838_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \io_instruction [6:0]
    connect \Y $procmux$3838_CMP
  end
  attribute \module_not_derived 1
  attribute \src "RiscV32Core.v:1615.17-1623.4"
  cell \ExtensionUnit \extender
    connect \io_b_imm \extender_io_b_imm
    connect \io_csr_imm \extender_io_csr_imm
    connect \io_i_imm \extender_io_i_imm
    connect \io_instruction \io_instruction
    connect \io_j_imm \extender_io_j_imm
    connect \io_s_imm \extender_io_s_imm
    connect \io_u_imm \extender_io_u_imm
  end
  connect \csr \io_instruction [31:20]
  connect \csr_accType \io_csrType
  connect \csr_uimm \io_instruction [19:15]
  connect \decoded \io_decodeValid
  connect \destination \io_instruction [11:7]
  connect \funct12 \io_instruction [31:20]
  connect \funct3 \io_instruction [14:12]
  connect \funct7 \io_instruction [31:25]
  connect \iType \io_instType
  connect \immediate \io_immediate
  connect \instruction \io_instruction
  connect \io_csr_uimm \io_instruction [19:15]
  connect \io_fields_csr \io_instruction [31:20]
  connect \io_fields_dest \io_instruction [11:7]
  connect \io_fields_funct12 \io_instruction [31:20]
  connect \io_fields_funct3 \io_instruction [14:12]
  connect \io_fields_funct7 \io_instruction [31:25]
  connect \io_fields_opcode \io_instruction [6:0]
  connect \io_fields_shamt \io_instruction [24:20]
  connect \io_fields_src1 \io_instruction [19:15]
  connect \io_fields_src2 \io_instruction [24:20]
  connect \opcode \io_instruction [6:0]
  connect \shamt \io_instruction [24:20]
  connect \source1 \io_instruction [19:15]
  connect \source2 \io_instruction [24:20]
  connect \when_DecoderUnit_l178 \io_instruction [14]
end
attribute \src "RiscV32Core.v:3546.1-3579.10"
module \ExtensionUnit
  attribute \src "RiscV32Core.v:3561.23-3561.35"
  wire width 20 \_zz_io_b_imm
  attribute \src "RiscV32Core.v:3562.23-3562.37"
  wire \_zz_io_b_imm_1
  attribute \src "RiscV32Core.v:3555.23-3555.35"
  wire width 21 \_zz_io_i_imm
  attribute \src "RiscV32Core.v:3556.23-3556.37"
  wire \_zz_io_i_imm_1
  attribute \src "RiscV32Core.v:3557.23-3557.35"
  wire width 32 \_zz_io_j_imm
  attribute \src "RiscV32Core.v:3558.23-3558.37"
  wire width 21 \_zz_io_j_imm_1
  attribute \src "RiscV32Core.v:3559.23-3559.35"
  wire width 21 \_zz_io_s_imm
  attribute \src "RiscV32Core.v:3560.23-3560.37"
  wire \_zz_io_s_imm_1
  attribute \src "RiscV32Core.v:3551.23-3551.31"
  wire width 32 output 5 \io_b_imm
  attribute \src "RiscV32Core.v:3553.23-3553.33"
  wire width 5 output 7 \io_csr_imm
  attribute \src "RiscV32Core.v:3548.23-3548.31"
  wire width 32 output 2 \io_i_imm
  attribute \src "RiscV32Core.v:3547.23-3547.37"
  wire width 32 input 1 \io_instruction
  attribute \src "RiscV32Core.v:3549.23-3549.31"
  wire width 32 output 3 \io_j_imm
  attribute \src "RiscV32Core.v:3550.23-3550.31"
  wire width 32 output 4 \io_s_imm
  attribute \src "RiscV32Core.v:3552.23-3552.31"
  wire width 32 output 6 \io_u_imm
  connect \_zz_io_b_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] }
  connect \_zz_io_b_imm_1 \io_instruction [31]
  connect \_zz_io_i_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] }
  connect \_zz_io_i_imm_1 \io_instruction [31]
  connect \_zz_io_j_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [19:12] \io_instruction [20] \io_instruction [30:21] 1'0 }
  connect \_zz_io_j_imm_1 { \io_instruction [31] \io_instruction [19:12] \io_instruction [20] \io_instruction [30:21] 1'0 }
  connect \_zz_io_s_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] }
  connect \_zz_io_s_imm_1 \io_instruction [31]
  connect \io_b_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [7] \io_instruction [30:25] \io_instruction [11:8] 1'0 }
  connect \io_csr_imm \io_instruction [19:15]
  connect \io_i_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31:20] }
  connect \io_j_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [19:12] \io_instruction [20] \io_instruction [30:21] 1'0 }
  connect \io_s_imm { \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31] \io_instruction [31:25] \io_instruction [11:7] }
  connect \io_u_imm { \io_instruction [31:12] 12'000000000000 }
end
attribute \keep 1
attribute \src "Formal_Proof_Module.sv:7.1-1911.10"
module \Formal_Proof_Module
  attribute \src "Formal_Proof_Module.sv:1864.3-1908.6"
  wire $0$formal$Formal_Proof_Module.sv:1866$3_CHECK[0:0]$738
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  wire $0$formal$Formal_Proof_Module.sv:436$1_EN[0:0]$1166
  wire $10\insDecode_exception[4:0]
  wire width 5 $10\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:919.3-1092.6"
  wire $10\insDecode_regWrite[0:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $10\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $10\insDecode_validExec[0:0]
  wire width 2 $11\insDecode_exception[4:0]
  wire width 5 $11\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:919.3-1092.6"
  wire $11\insDecode_regWrite[0:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $11\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $11\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $12\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $12\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $13\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $13\insDecode_validExec[0:0]
  wire width 5 $14\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:919.3-1092.6"
  wire $14\insDecode_regWrite[0:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $14\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $14\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $15\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $15\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $15\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $16\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:919.3-1092.6"
  wire $16\insDecode_regWrite[0:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $16\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $16\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $17\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $17\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $17\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $18\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $18\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $18\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $19\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $20\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $21\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $22\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $23\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $24\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $25\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $26\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $27\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $28\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $29\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:442.3-452.6"
  wire $2\checkpoint_ready[0:0]
  wire width 4 $2\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1094.3-1185.6"
  wire $2\insDecode_jump[0:0]
  attribute \src "Formal_Proof_Module.sv:919.3-1092.6"
  wire $2\insDecode_regWrite[0:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $2\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $2\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1809.3-1819.6"
  wire $2\jumpEval_valid[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $30\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $31\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $32\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $33\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $34\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $35\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $36\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $37\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $38\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $39\insDecode_validExec[0:0]
  wire width 3 $3\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $3\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $40\insDecode_validExec[0:0]
  wire $4\insDecode_exception[4:0]
  wire width 4 $4\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $4\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $5\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:919.3-1092.6"
  wire $5\insDecode_regWrite[0:0]
  attribute \src "Formal_Proof_Module.sv:492.3-664.6"
  wire $5\insDecode_trap[0:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $5\insDecode_validExec[0:0]
  wire width 4 $6\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $6\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $7\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $7\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $8\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $8\insDecode_validExec[0:0]
  attribute \src "Formal_Proof_Module.sv:1232.3-1441.6"
  wire width 8 $9\insDecode_insNr[7:0]
  attribute \src "Formal_Proof_Module.sv:1444.3-1745.6"
  wire $9\insDecode_validExec[0:0]
  wire width 12 $add$Formal_Proof_Module.sv:0$708_Y
  attribute \src "Formal_Proof_Module.sv:1751.169-1751.203"
  wire width 32 $and$Formal_Proof_Module.sv:1751$518_Y
  attribute \src "Formal_Proof_Module.sv:1773.210-1773.243"
  wire width 32 $and$Formal_Proof_Module.sv:1773$663_Y
  wire $auto$opt_reduce.cc:134:opt_mux$6960
  wire $auto$opt_reduce.cc:134:opt_mux$6962
  wire $auto$opt_reduce.cc:134:opt_mux$6964
  wire $auto$opt_reduce.cc:134:opt_mux$6966
  wire $auto$opt_reduce.cc:134:opt_mux$6968
  wire $auto$opt_reduce.cc:134:opt_mux$6974
  wire $auto$opt_reduce.cc:134:opt_mux$6976
  wire $auto$opt_reduce.cc:134:opt_mux$6978
  wire $auto$opt_reduce.cc:134:opt_mux$6992
  wire $auto$opt_reduce.cc:134:opt_mux$7000
  wire $auto$rtlil.cc:2812:Anyseq$7111
  wire $auto$rtlil.cc:2812:Anyseq$7113
  attribute \src "Formal_Proof_Module.sv:1018.34-1018.56"
  wire $eq$Formal_Proof_Module.sv:1018$183_Y
  attribute \src "Formal_Proof_Module.sv:1117.31-1117.65"
  wire $eq$Formal_Proof_Module.sv:1117$192_Y
  attribute \src "Formal_Proof_Module.sv:1443.45-1443.76"
  wire $eq$Formal_Proof_Module.sv:1443$202_Y
  attribute \src "Formal_Proof_Module.sv:1443.82-1443.115"
  wire $eq$Formal_Proof_Module.sv:1443$203_Y
  attribute \src "Formal_Proof_Module.sv:1443.123-1443.144"
  wire $eq$Formal_Proof_Module.sv:1443$205_Y
  attribute \src "Formal_Proof_Module.sv:1443.150-1443.201"
  wire $eq$Formal_Proof_Module.sv:1443$206_Y
  attribute \src "Formal_Proof_Module.sv:1671.67-1671.90"
  wire $eq$Formal_Proof_Module.sv:1671$211_Y
  attribute \src "Formal_Proof_Module.sv:1671.137-1671.170"
  wire $eq$Formal_Proof_Module.sv:1671$215_Y
  attribute \src "Formal_Proof_Module.sv:1671.223-1671.264"
  wire $eq$Formal_Proof_Module.sv:1671$219_Y
  attribute \src "Formal_Proof_Module.sv:1671.317-1671.360"
  wire $eq$Formal_Proof_Module.sv:1671$223_Y
  attribute \src "Formal_Proof_Module.sv:1696.277-1696.322"
  wire $eq$Formal_Proof_Module.sv:1696$326_Y
  attribute \src "Formal_Proof_Module.sv:1696.379-1696.423"
  wire $eq$Formal_Proof_Module.sv:1696$329_Y
  attribute \src "Formal_Proof_Module.sv:1696.431-1696.455"
  wire $eq$Formal_Proof_Module.sv:1696$332_Y
  attribute \src "Formal_Proof_Module.sv:1699.278-1699.323"
  wire $eq$Formal_Proof_Module.sv:1699$344_Y
  attribute \src "Formal_Proof_Module.sv:1699.391-1699.435"
  wire $eq$Formal_Proof_Module.sv:1699$349_Y
  attribute \src "Formal_Proof_Module.sv:1702.278-1702.323"
  wire $eq$Formal_Proof_Module.sv:1702$364_Y
  attribute \src "Formal_Proof_Module.sv:1702.391-1702.435"
  wire $eq$Formal_Proof_Module.sv:1702$369_Y
  attribute \src "Formal_Proof_Module.sv:1705.391-1705.435"
  wire $eq$Formal_Proof_Module.sv:1705$389_Y
  attribute \src "Formal_Proof_Module.sv:1708.391-1708.435"
  wire $eq$Formal_Proof_Module.sv:1708$409_Y
  attribute \src "Formal_Proof_Module.sv:1718.240-1718.282"
  wire $eq$Formal_Proof_Module.sv:1718$424_Y
  attribute \src "Formal_Proof_Module.sv:1718.289-1718.315"
  wire $eq$Formal_Proof_Module.sv:1718$426_Y
  attribute \src "Formal_Proof_Module.sv:1718.322-1718.348"
  wire $eq$Formal_Proof_Module.sv:1718$428_Y
  attribute \src "Formal_Proof_Module.sv:1718.355-1718.389"
  wire $eq$Formal_Proof_Module.sv:1718$430_Y
  attribute \src "Formal_Proof_Module.sv:1721.322-1721.348"
  wire $eq$Formal_Proof_Module.sv:1721$446_Y
  attribute \src "Formal_Proof_Module.sv:1724.322-1724.348"
  wire $eq$Formal_Proof_Module.sv:1724$464_Y
  attribute \src "Formal_Proof_Module.sv:1747.152-1747.182"
  wire $eq$Formal_Proof_Module.sv:1747$474_Y
  attribute \src "Formal_Proof_Module.sv:1749.150-1749.204"
  wire $eq$Formal_Proof_Module.sv:1749$503_Y
  attribute \src "Formal_Proof_Module.sv:1750.150-1750.204"
  wire $eq$Formal_Proof_Module.sv:1750$511_Y
  attribute \src "Formal_Proof_Module.sv:1751.150-1751.204"
  wire $eq$Formal_Proof_Module.sv:1751$519_Y
  attribute \src "Formal_Proof_Module.sv:1753.150-1753.201"
  wire $eq$Formal_Proof_Module.sv:1753$527_Y
  attribute \src "Formal_Proof_Module.sv:1754.150-1754.201"
  wire $eq$Formal_Proof_Module.sv:1754$534_Y
  attribute \src "Formal_Proof_Module.sv:1755.150-1755.201"
  wire $eq$Formal_Proof_Module.sv:1755$541_Y
  attribute \src "Formal_Proof_Module.sv:1756.109-1756.143"
  wire $eq$Formal_Proof_Module.sv:1756$546_Y
  attribute \src "Formal_Proof_Module.sv:1757.109-1757.160"
  wire $eq$Formal_Proof_Module.sv:1757$551_Y
  attribute \src "Formal_Proof_Module.sv:1758.191-1758.242"
  wire $eq$Formal_Proof_Module.sv:1758$560_Y
  attribute \src "Formal_Proof_Module.sv:1759.191-1759.242"
  wire $eq$Formal_Proof_Module.sv:1759$569_Y
  attribute \src "Formal_Proof_Module.sv:1761.191-1761.242"
  wire $eq$Formal_Proof_Module.sv:1761$579_Y
  attribute \src "Formal_Proof_Module.sv:1767.191-1767.244"
  wire $eq$Formal_Proof_Module.sv:1767$624_Y
  attribute \src "Formal_Proof_Module.sv:1768.191-1768.242"
  wire $eq$Formal_Proof_Module.sv:1768$633_Y
  attribute \src "Formal_Proof_Module.sv:1769.191-1769.242"
  wire $eq$Formal_Proof_Module.sv:1769$642_Y
  attribute \src "Formal_Proof_Module.sv:1771.191-1771.244"
  wire $eq$Formal_Proof_Module.sv:1771$653_Y
  attribute \src "Formal_Proof_Module.sv:1773.191-1773.244"
  wire $eq$Formal_Proof_Module.sv:1773$664_Y
  attribute \src "Formal_Proof_Module.sv:1774.267-1774.320"
  wire $eq$Formal_Proof_Module.sv:1774$677_Y
  attribute \src "Formal_Proof_Module.sv:1774.328-1774.381"
  wire $eq$Formal_Proof_Module.sv:1774$680_Y
  attribute \src "Formal_Proof_Module.sv:1776.451-1776.543"
  wire $eq$Formal_Proof_Module.sv:1776$698_Y
  attribute \src "Formal_Proof_Module.sv:1777.75-1777.99"
  wire $eq$Formal_Proof_Module.sv:1777$703_Y
  attribute \src "Formal_Proof_Module.sv:1811.25-1811.56"
  wire $eq$Formal_Proof_Module.sv:1811$716_Y
  attribute \src "Formal_Proof_Module.sv:1814.27-1814.60"
  wire $eq$Formal_Proof_Module.sv:1814$717_Y
  attribute \src "Formal_Proof_Module.sv:1816.27-1816.54"
  wire $eq$Formal_Proof_Module.sv:1816$718_Y
  attribute \src "Formal_Proof_Module.sv:1826.31-1826.54"
  wire $eq$Formal_Proof_Module.sv:1826$723_Y
  attribute \src "Formal_Proof_Module.sv:1826.126-1826.150"
  wire $eq$Formal_Proof_Module.sv:1826$728_Y
  attribute \src "Formal_Proof_Module.sv:454.43-454.67"
  wire $eq$Formal_Proof_Module.sv:454$111_Y
  attribute \src "Formal_Proof_Module.sv:480.39-480.67"
  wire $eq$Formal_Proof_Module.sv:480$118_Y
  attribute \src "Formal_Proof_Module.sv:482.40-482.76"
  wire $eq$Formal_Proof_Module.sv:482$120_Y
  attribute \src "Formal_Proof_Module.sv:588.30-588.57"
  wire $eq$Formal_Proof_Module.sv:588$133_Y
  attribute \src "Formal_Proof_Module.sv:591.30-591.59"
  wire $eq$Formal_Proof_Module.sv:591$135_Y
  attribute \src "Formal_Proof_Module.sv:599.53-599.82"
  wire $eq$Formal_Proof_Module.sv:599$138_Y
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  wire $formal$Formal_Proof_Module.sv:1866$3_CHECK
  attribute \init 1'0
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  wire $formal$Formal_Proof_Module.sv:1866$3_EN
  attribute \init 1'0
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  attribute \unused_bits "0"
  wire $formal$Formal_Proof_Module.sv:1869$4_EN
  attribute \src "Formal_Proof_Module.sv:1126.31-1126.93"
  wire $le$Formal_Proof_Module.sv:1126$195_Y
  attribute \src "Formal_Proof_Module.sv:1132.31-1132.65"
  wire $le$Formal_Proof_Module.sv:1132$197_Y
  attribute \src "Formal_Proof_Module.sv:1443.44-1443.116"
  wire $logic_and$Formal_Proof_Module.sv:1443$204_Y
  attribute \src "Formal_Proof_Module.sv:1671.39-1671.91"
  wire $logic_and$Formal_Proof_Module.sv:1671$212_Y
  attribute \src "Formal_Proof_Module.sv:1671.38-1671.131"
  wire $logic_and$Formal_Proof_Module.sv:1671$214_Y
  attribute \src "Formal_Proof_Module.sv:1671.37-1671.171"
  wire $logic_and$Formal_Proof_Module.sv:1671$216_Y
  attribute \src "Formal_Proof_Module.sv:1671.179-1671.217"
  wire $logic_and$Formal_Proof_Module.sv:1671$218_Y
  attribute \src "Formal_Proof_Module.sv:1671.178-1671.265"
  wire $logic_and$Formal_Proof_Module.sv:1671$220_Y
  attribute \src "Formal_Proof_Module.sv:1671.271-1671.362"
  wire $logic_and$Formal_Proof_Module.sv:1671$225_Y
  attribute \src "Formal_Proof_Module.sv:1671.36-1671.364"
  wire $logic_and$Formal_Proof_Module.sv:1671$227_Y
  attribute \src "Formal_Proof_Module.sv:1696.215-1696.271"
  wire $logic_and$Formal_Proof_Module.sv:1696$325_Y
  attribute \src "Formal_Proof_Module.sv:1696.214-1696.323"
  wire $logic_and$Formal_Proof_Module.sv:1696$327_Y
  attribute \src "Formal_Proof_Module.sv:1696.213-1696.425"
  wire $logic_and$Formal_Proof_Module.sv:1696$331_Y
  attribute \src "Formal_Proof_Module.sv:1696.212-1696.456"
  wire $logic_and$Formal_Proof_Module.sv:1696$333_Y
  attribute \src "Formal_Proof_Module.sv:1696.36-1696.458"
  wire $logic_and$Formal_Proof_Module.sv:1696$335_Y
  attribute \src "Formal_Proof_Module.sv:1699.215-1699.324"
  wire $logic_and$Formal_Proof_Module.sv:1699$345_Y
  attribute \src "Formal_Proof_Module.sv:1699.214-1699.357"
  wire $logic_and$Formal_Proof_Module.sv:1699$347_Y
  attribute \src "Formal_Proof_Module.sv:1699.213-1699.437"
  wire $logic_and$Formal_Proof_Module.sv:1699$351_Y
  attribute \src "Formal_Proof_Module.sv:1699.212-1699.468"
  wire $logic_and$Formal_Proof_Module.sv:1699$353_Y
  attribute \src "Formal_Proof_Module.sv:1699.36-1699.470"
  wire $logic_and$Formal_Proof_Module.sv:1699$355_Y
  attribute \src "Formal_Proof_Module.sv:1702.215-1702.324"
  wire $logic_and$Formal_Proof_Module.sv:1702$365_Y
  attribute \src "Formal_Proof_Module.sv:1702.214-1702.357"
  wire $logic_and$Formal_Proof_Module.sv:1702$367_Y
  attribute \src "Formal_Proof_Module.sv:1702.213-1702.437"
  wire $logic_and$Formal_Proof_Module.sv:1702$371_Y
  attribute \src "Formal_Proof_Module.sv:1702.212-1702.468"
  wire $logic_and$Formal_Proof_Module.sv:1702$373_Y
  attribute \src "Formal_Proof_Module.sv:1702.36-1702.470"
  wire $logic_and$Formal_Proof_Module.sv:1702$375_Y
  attribute \src "Formal_Proof_Module.sv:1705.213-1705.437"
  wire $logic_and$Formal_Proof_Module.sv:1705$391_Y
  attribute \src "Formal_Proof_Module.sv:1705.212-1705.468"
  wire $logic_and$Formal_Proof_Module.sv:1705$393_Y
  attribute \src "Formal_Proof_Module.sv:1705.36-1705.470"
  wire $logic_and$Formal_Proof_Module.sv:1705$395_Y
  attribute \src "Formal_Proof_Module.sv:1708.213-1708.437"
  wire $logic_and$Formal_Proof_Module.sv:1708$411_Y
  attribute \src "Formal_Proof_Module.sv:1708.212-1708.468"
  wire $logic_and$Formal_Proof_Module.sv:1708$413_Y
  attribute \src "Formal_Proof_Module.sv:1708.36-1708.470"
  wire $logic_and$Formal_Proof_Module.sv:1708$415_Y
  attribute \src "Formal_Proof_Module.sv:1718.37-1718.111"
  wire $logic_and$Formal_Proof_Module.sv:1718$418_Y
  attribute \src "Formal_Proof_Module.sv:1718.217-1718.283"
  wire $logic_and$Formal_Proof_Module.sv:1718$425_Y
  attribute \src "Formal_Proof_Module.sv:1718.216-1718.316"
  wire $logic_and$Formal_Proof_Module.sv:1718$427_Y
  attribute \src "Formal_Proof_Module.sv:1718.215-1718.349"
  wire $logic_and$Formal_Proof_Module.sv:1718$429_Y
  attribute \src "Formal_Proof_Module.sv:1718.214-1718.390"
  wire $logic_and$Formal_Proof_Module.sv:1718$431_Y
  attribute \src "Formal_Proof_Module.sv:1718.36-1718.392"
  wire $logic_and$Formal_Proof_Module.sv:1718$433_Y
  attribute \src "Formal_Proof_Module.sv:1721.215-1721.349"
  wire $logic_and$Formal_Proof_Module.sv:1721$447_Y
  attribute \src "Formal_Proof_Module.sv:1721.214-1721.390"
  wire $logic_and$Formal_Proof_Module.sv:1721$449_Y
  attribute \src "Formal_Proof_Module.sv:1721.36-1721.392"
  wire $logic_and$Formal_Proof_Module.sv:1721$451_Y
  attribute \src "Formal_Proof_Module.sv:1724.215-1724.349"
  wire $logic_and$Formal_Proof_Module.sv:1724$465_Y
  attribute \src "Formal_Proof_Module.sv:1724.214-1724.390"
  wire $logic_and$Formal_Proof_Module.sv:1724$467_Y
  attribute \src "Formal_Proof_Module.sv:1724.36-1724.392"
  wire $logic_and$Formal_Proof_Module.sv:1724$469_Y
  attribute \src "Formal_Proof_Module.sv:1747.151-1747.278"
  wire $logic_and$Formal_Proof_Module.sv:1747$476_Y
  attribute \src "Formal_Proof_Module.sv:1747.285-1747.411"
  wire $logic_and$Formal_Proof_Module.sv:1747$481_Y
  attribute \src "Formal_Proof_Module.sv:1748.151-1748.223"
  wire $logic_and$Formal_Proof_Module.sv:1748$490_Y
  attribute \src "Formal_Proof_Module.sv:1748.230-1748.299"
  wire $logic_and$Formal_Proof_Module.sv:1748$495_Y
  attribute \src "Formal_Proof_Module.sv:1758.44-1758.157"
  wire $logic_and$Formal_Proof_Module.sv:1758$558_Y
  attribute \src "Formal_Proof_Module.sv:1763.192-1763.319"
  wire $logic_and$Formal_Proof_Module.sv:1763$591_Y
  attribute \src "Formal_Proof_Module.sv:1763.326-1763.452"
  wire $logic_and$Formal_Proof_Module.sv:1763$596_Y
  attribute \src "Formal_Proof_Module.sv:1765.192-1765.324"
  wire $logic_and$Formal_Proof_Module.sv:1765$608_Y
  attribute \src "Formal_Proof_Module.sv:1765.331-1765.439"
  wire $logic_and$Formal_Proof_Module.sv:1765$613_Y
  attribute \src "Formal_Proof_Module.sv:1774.46-1774.87"
  wire $logic_and$Formal_Proof_Module.sv:1774$668_Y
  attribute \src "Formal_Proof_Module.sv:1774.45-1774.112"
  wire $logic_and$Formal_Proof_Module.sv:1774$670_Y
  attribute \src "Formal_Proof_Module.sv:1774.44-1774.170"
  wire $logic_and$Formal_Proof_Module.sv:1774$672_Y
  attribute \src "Formal_Proof_Module.sv:1774.178-1774.233"
  wire $logic_and$Formal_Proof_Module.sv:1774$675_Y
  attribute \src "Formal_Proof_Module.sv:1774.177-1774.322"
  wire $logic_and$Formal_Proof_Module.sv:1774$679_Y
  attribute \src "Formal_Proof_Module.sv:1774.176-1774.382"
  wire $logic_and$Formal_Proof_Module.sv:1774$681_Y
  attribute \src "Formal_Proof_Module.sv:1776.247-1776.544"
  wire $logic_and$Formal_Proof_Module.sv:1776$699_Y
  attribute \src "Formal_Proof_Module.sv:1826.30-1826.87"
  wire $logic_and$Formal_Proof_Module.sv:1826$725_Y
  attribute \src "Formal_Proof_Module.sv:1826.29-1826.120"
  wire $logic_and$Formal_Proof_Module.sv:1826$727_Y
  attribute \src "Formal_Proof_Module.sv:1826.28-1826.151"
  wire $logic_and$Formal_Proof_Module.sv:1826$729_Y
  attribute \src "Formal_Proof_Module.sv:1826.27-1826.182"
  wire $logic_and$Formal_Proof_Module.sv:1826$731_Y
  attribute \src "Formal_Proof_Module.sv:1867.20-1867.51"
  wire $logic_and$Formal_Proof_Module.sv:1867$816_Y
  attribute \src "Formal_Proof_Module.sv:1867.19-1867.72"
  wire $logic_and$Formal_Proof_Module.sv:1867$817_Y
  attribute \src "Formal_Proof_Module.sv:1867.18-1867.92"
  wire $logic_and$Formal_Proof_Module.sv:1867$818_Y
  attribute \src "Formal_Proof_Module.sv:1867.17-1867.116"
  wire $logic_and$Formal_Proof_Module.sv:1867$819_Y
  attribute \src "Formal_Proof_Module.sv:441.68-441.109"
  wire $logic_and$Formal_Proof_Module.sv:441$108_Y
  attribute \src "Formal_Proof_Module.sv:457.27-457.78"
  wire $logic_and$Formal_Proof_Module.sv:457$115_Y
  attribute \src "Formal_Proof_Module.sv:599.31-599.84"
  wire $logic_and$Formal_Proof_Module.sv:599$140_Y
  attribute \src "Formal_Proof_Module.sv:1018.31-1018.57"
  wire $logic_not$Formal_Proof_Module.sv:1018$184_Y
  attribute \src "Formal_Proof_Module.sv:1047.31-1047.77"
  wire $logic_not$Formal_Proof_Module.sv:1047$190_Y
  attribute \src "Formal_Proof_Module.sv:1671.295-1671.311"
  wire $logic_not$Formal_Proof_Module.sv:1671$222_Y
  attribute \src "Formal_Proof_Module.sv:1747.315-1747.410"
  wire $logic_not$Formal_Proof_Module.sv:1747$480_Y
  attribute \src "Formal_Proof_Module.sv:1748.260-1748.298"
  wire $logic_not$Formal_Proof_Module.sv:1748$494_Y
  attribute \src "Formal_Proof_Module.sv:1763.356-1763.451"
  wire $logic_not$Formal_Proof_Module.sv:1763$595_Y
  attribute \src "Formal_Proof_Module.sv:1765.361-1765.438"
  wire $logic_not$Formal_Proof_Module.sv:1765$612_Y
  attribute \src "Formal_Proof_Module.sv:441.85-441.108"
  wire $logic_not$Formal_Proof_Module.sv:441$107_Y
  attribute \src "Formal_Proof_Module.sv:486.26-486.79"
  wire $logic_not$Formal_Proof_Module.sv:486$124_Y
  attribute \src "Formal_Proof_Module.sv:588.27-588.58"
  wire $logic_not$Formal_Proof_Module.sv:588$134_Y
  attribute \src "Formal_Proof_Module.sv:591.27-591.60"
  wire $logic_not$Formal_Proof_Module.sv:591$136_Y
  attribute \src "Formal_Proof_Module.sv:599.50-599.83"
  wire $logic_not$Formal_Proof_Module.sv:599$139_Y
  attribute \src "Formal_Proof_Module.sv:1047.34-1047.76"
  wire $logic_or$Formal_Proof_Module.sv:1047$189_Y
  attribute \src "Formal_Proof_Module.sv:1443.122-1443.202"
  wire $logic_or$Formal_Proof_Module.sv:1443$207_Y
  attribute \src "Formal_Proof_Module.sv:1671.294-1671.361"
  wire $logic_or$Formal_Proof_Module.sv:1671$224_Y
  attribute \src "Formal_Proof_Module.sv:1671.177-1671.363"
  wire $logic_or$Formal_Proof_Module.sv:1671$226_Y
  attribute \src "Formal_Proof_Module.sv:1696.329-1696.424"
  wire $logic_or$Formal_Proof_Module.sv:1696$330_Y
  attribute \src "Formal_Proof_Module.sv:1696.115-1696.457"
  wire $logic_or$Formal_Proof_Module.sv:1696$334_Y
  attribute \src "Formal_Proof_Module.sv:1699.363-1699.436"
  wire $logic_or$Formal_Proof_Module.sv:1699$350_Y
  attribute \src "Formal_Proof_Module.sv:1699.115-1699.469"
  wire $logic_or$Formal_Proof_Module.sv:1699$354_Y
  attribute \src "Formal_Proof_Module.sv:1702.363-1702.436"
  wire $logic_or$Formal_Proof_Module.sv:1702$370_Y
  attribute \src "Formal_Proof_Module.sv:1702.115-1702.469"
  wire $logic_or$Formal_Proof_Module.sv:1702$374_Y
  attribute \src "Formal_Proof_Module.sv:1705.363-1705.436"
  wire $logic_or$Formal_Proof_Module.sv:1705$390_Y
  attribute \src "Formal_Proof_Module.sv:1705.115-1705.469"
  wire $logic_or$Formal_Proof_Module.sv:1705$394_Y
  attribute \src "Formal_Proof_Module.sv:1708.363-1708.436"
  wire $logic_or$Formal_Proof_Module.sv:1708$410_Y
  attribute \src "Formal_Proof_Module.sv:1708.115-1708.469"
  wire $logic_or$Formal_Proof_Module.sv:1708$414_Y
  attribute \src "Formal_Proof_Module.sv:1718.117-1718.391"
  wire $logic_or$Formal_Proof_Module.sv:1718$432_Y
  attribute \src "Formal_Proof_Module.sv:1721.117-1721.391"
  wire $logic_or$Formal_Proof_Module.sv:1721$450_Y
  attribute \src "Formal_Proof_Module.sv:1724.117-1724.391"
  wire $logic_or$Formal_Proof_Module.sv:1724$468_Y
  attribute \src "Formal_Proof_Module.sv:1747.123-1747.279"
  wire $logic_or$Formal_Proof_Module.sv:1747$477_Y
  attribute \src "Formal_Proof_Module.sv:1747.122-1747.412"
  wire $logic_or$Formal_Proof_Module.sv:1747$482_Y
  attribute \src "Formal_Proof_Module.sv:1748.123-1748.224"
  wire $logic_or$Formal_Proof_Module.sv:1748$491_Y
  attribute \src "Formal_Proof_Module.sv:1748.122-1748.300"
  wire $logic_or$Formal_Proof_Module.sv:1748$496_Y
  attribute \src "Formal_Proof_Module.sv:1749.122-1749.205"
  wire $logic_or$Formal_Proof_Module.sv:1749$504_Y
  attribute \src "Formal_Proof_Module.sv:1750.122-1750.205"
  wire $logic_or$Formal_Proof_Module.sv:1750$512_Y
  attribute \src "Formal_Proof_Module.sv:1751.122-1751.205"
  wire $logic_or$Formal_Proof_Module.sv:1751$520_Y
  attribute \src "Formal_Proof_Module.sv:1753.122-1753.202"
  wire $logic_or$Formal_Proof_Module.sv:1753$528_Y
  attribute \src "Formal_Proof_Module.sv:1754.122-1754.202"
  wire $logic_or$Formal_Proof_Module.sv:1754$535_Y
  attribute \src "Formal_Proof_Module.sv:1755.122-1755.202"
  wire $logic_or$Formal_Proof_Module.sv:1755$542_Y
  attribute \src "Formal_Proof_Module.sv:1756.81-1756.144"
  wire $logic_or$Formal_Proof_Module.sv:1756$547_Y
  attribute \src "Formal_Proof_Module.sv:1757.81-1757.161"
  wire $logic_or$Formal_Proof_Module.sv:1757$552_Y
  attribute \src "Formal_Proof_Module.sv:1758.163-1758.243"
  wire $logic_or$Formal_Proof_Module.sv:1758$561_Y
  attribute \src "Formal_Proof_Module.sv:1759.163-1759.243"
  wire $logic_or$Formal_Proof_Module.sv:1759$570_Y
  attribute \src "Formal_Proof_Module.sv:1761.163-1761.243"
  wire $logic_or$Formal_Proof_Module.sv:1761$580_Y
  attribute \src "Formal_Proof_Module.sv:1763.164-1763.320"
  wire $logic_or$Formal_Proof_Module.sv:1763$592_Y
  attribute \src "Formal_Proof_Module.sv:1763.163-1763.453"
  wire $logic_or$Formal_Proof_Module.sv:1763$597_Y
  attribute \src "Formal_Proof_Module.sv:1765.164-1765.325"
  wire $logic_or$Formal_Proof_Module.sv:1765$609_Y
  attribute \src "Formal_Proof_Module.sv:1765.163-1765.440"
  wire $logic_or$Formal_Proof_Module.sv:1765$614_Y
  attribute \src "Formal_Proof_Module.sv:1767.163-1767.245"
  wire $logic_or$Formal_Proof_Module.sv:1767$625_Y
  attribute \src "Formal_Proof_Module.sv:1768.163-1768.243"
  wire $logic_or$Formal_Proof_Module.sv:1768$634_Y
  attribute \src "Formal_Proof_Module.sv:1769.163-1769.243"
  wire $logic_or$Formal_Proof_Module.sv:1769$643_Y
  attribute \src "Formal_Proof_Module.sv:1771.163-1771.245"
  wire $logic_or$Formal_Proof_Module.sv:1771$654_Y
  attribute \src "Formal_Proof_Module.sv:1773.163-1773.245"
  wire $logic_or$Formal_Proof_Module.sv:1773$665_Y
  attribute \src "Formal_Proof_Module.sv:1774.239-1774.321"
  wire $logic_or$Formal_Proof_Module.sv:1774$678_Y
  attribute \src "Formal_Proof_Module.sv:1776.83-1776.545"
  wire $logic_or$Formal_Proof_Module.sv:1776$700_Y
  attribute \src "Formal_Proof_Module.sv:486.29-486.78"
  wire $logic_or$Formal_Proof_Module.sv:486$123_Y
  attribute \src "Formal_Proof_Module.sv:1123.31-1123.90"
  wire $lt$Formal_Proof_Module.sv:1123$194_Y
  attribute \src "Formal_Proof_Module.sv:1129.31-1129.64"
  wire $lt$Formal_Proof_Module.sv:1129$196_Y
  attribute \src "Formal_Proof_Module.sv:1747.188-1747.277"
  wire $lt$Formal_Proof_Module.sv:1747$475_Y
  attribute \src "Formal_Proof_Module.sv:1748.188-1748.222"
  wire $lt$Formal_Proof_Module.sv:1748$489_Y
  attribute \src "Formal_Proof_Module.sv:1120.31-1120.65"
  wire $ne$Formal_Proof_Module.sv:1120$193_Y
  attribute \src "Formal_Proof_Module.sv:1750.169-1750.203"
  wire width 32 $or$Formal_Proof_Module.sv:1750$510_Y
  attribute \src "Formal_Proof_Module.sv:1771.210-1771.243"
  wire width 32 $or$Formal_Proof_Module.sv:1771$652_Y
  wire $procmux$4486_Y
  wire $procmux$4490_Y
  wire $procmux$4542_CMP
  wire $procmux$4548_CMP
  wire $procmux$4552_CMP
  wire $procmux$4559_CMP
  wire $procmux$4560_CMP
  wire $procmux$4565_CMP
  wire $procmux$4573_CMP
  wire $procmux$4574_CMP
  wire $procmux$4580_CMP
  wire $procmux$4594_CMP
  wire $procmux$4617_CMP
  wire $procmux$4637_CMP
  wire $procmux$4642_CMP
  wire $procmux$4715_CMP
  wire $procmux$5033_CMP
  wire $procmux$5048_CMP
  wire $procmux$5076_CMP
  wire $procmux$5643_CMP
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  wire width 32 $shiftx$Formal_Proof_Module.sv:0$709_Y
  attribute \src "Formal_Proof_Module.sv:1749.169-1749.203"
  wire width 32 $xor$Formal_Proof_Module.sv:1749$502_Y
  attribute \src "Formal_Proof_Module.sv:1767.210-1767.243"
  wire width 32 $xor$Formal_Proof_Module.sv:1767$623_Y
  attribute \src "Formal_Proof_Module.sv:122.23-122.41"
  wire width 32 \_zz_insDecode_jump
  attribute \src "Formal_Proof_Module.sv:123.23-123.43"
  wire width 32 \_zz_insDecode_jump_1
  attribute \src "Formal_Proof_Module.sv:129.23-129.43"
  wire width 32 \_zz_insDecode_jump_2
  attribute \src "Formal_Proof_Module.sv:130.23-130.43"
  wire width 32 \_zz_insDecode_jump_3
  attribute \src "Formal_Proof_Module.sv:90.23-90.41"
  wire width 32 \_zz_insDecode_trap
  attribute \src "Formal_Proof_Module.sv:91.23-91.43"
  wire width 32 \_zz_insDecode_trap_1
  attribute \src "Formal_Proof_Module.sv:141.23-141.44"
  wire width 32 \_zz_insDecode_trap_10
  attribute \src "Formal_Proof_Module.sv:97.23-97.43"
  wire width 32 \_zz_insDecode_trap_2
  attribute \src "Formal_Proof_Module.sv:98.23-98.43"
  wire width 32 \_zz_insDecode_trap_3
  attribute \src "Formal_Proof_Module.sv:99.23-99.43"
  wire width 32 \_zz_insDecode_trap_4
  attribute \src "Formal_Proof_Module.sv:112.23-112.43"
  wire width 32 \_zz_insDecode_trap_5
  attribute \src "Formal_Proof_Module.sv:117.23-117.43"
  wire width 32 \_zz_insDecode_trap_6
  attribute \src "Formal_Proof_Module.sv:124.23-124.43"
  wire width 32 \_zz_insDecode_trap_7
  attribute \src "Formal_Proof_Module.sv:131.23-131.43"
  wire width 32 \_zz_insDecode_trap_8
  attribute \src "Formal_Proof_Module.sv:136.23-136.43"
  wire width 32 \_zz_insDecode_trap_9
  attribute \src "Formal_Proof_Module.sv:113.23-113.46"
  wire width 32 \_zz_insDecode_validExec
  attribute \src "Formal_Proof_Module.sv:114.23-114.48"
  wire width 32 \_zz_insDecode_validExec_1
  attribute \src "Formal_Proof_Module.sv:127.23-127.49"
  wire width 32 \_zz_insDecode_validExec_10
  attribute \src "Formal_Proof_Module.sv:128.23-128.49"
  wire width 32 \_zz_insDecode_validExec_11
  attribute \src "Formal_Proof_Module.sv:132.23-132.49"
  wire width 32 \_zz_insDecode_validExec_12
  attribute \src "Formal_Proof_Module.sv:133.23-133.49"
  wire width 32 \_zz_insDecode_validExec_13
  attribute \src "Formal_Proof_Module.sv:134.23-134.49"
  wire width 32 \_zz_insDecode_validExec_14
  attribute \src "Formal_Proof_Module.sv:135.23-135.49"
  wire width 32 \_zz_insDecode_validExec_15
  attribute \src "Formal_Proof_Module.sv:137.23-137.49"
  wire width 32 \_zz_insDecode_validExec_16
  attribute \src "Formal_Proof_Module.sv:138.23-138.49"
  wire width 32 \_zz_insDecode_validExec_17
  attribute \src "Formal_Proof_Module.sv:139.23-139.49"
  wire width 32 \_zz_insDecode_validExec_18
  attribute \src "Formal_Proof_Module.sv:140.23-140.49"
  wire width 32 \_zz_insDecode_validExec_19
  attribute \src "Formal_Proof_Module.sv:115.23-115.48"
  wire width 32 \_zz_insDecode_validExec_2
  attribute \src "Formal_Proof_Module.sv:142.23-142.49"
  wire width 32 \_zz_insDecode_validExec_20
  attribute \src "Formal_Proof_Module.sv:143.23-143.49"
  wire width 32 \_zz_insDecode_validExec_21
  attribute \src "Formal_Proof_Module.sv:144.23-144.49"
  wire width 32 \_zz_insDecode_validExec_22
  attribute \src "Formal_Proof_Module.sv:145.23-145.49"
  wire width 32 \_zz_insDecode_validExec_23
  attribute \src "Formal_Proof_Module.sv:146.23-146.49"
  wire width 32 \_zz_insDecode_validExec_24
  attribute \src "Formal_Proof_Module.sv:147.23-147.49"
  wire width 32 \_zz_insDecode_validExec_25
  attribute \src "Formal_Proof_Module.sv:148.23-148.49"
  wire width 32 \_zz_insDecode_validExec_26
  attribute \src "Formal_Proof_Module.sv:149.23-149.49"
  wire \_zz_insDecode_validExec_27
  attribute \src "Formal_Proof_Module.sv:150.23-150.49"
  wire \_zz_insDecode_validExec_28
  attribute \src "Formal_Proof_Module.sv:151.23-151.49"
  wire width 4 \_zz_insDecode_validExec_29
  attribute \src "Formal_Proof_Module.sv:116.23-116.48"
  wire width 32 \_zz_insDecode_validExec_3
  attribute \src "Formal_Proof_Module.sv:152.23-152.49"
  wire width 5 \_zz_insDecode_validExec_30
  attribute \src "Formal_Proof_Module.sv:153.23-153.49"
  wire width 32 \_zz_insDecode_validExec_31
  attribute \src "Formal_Proof_Module.sv:154.23-154.49"
  wire width 32 \_zz_insDecode_validExec_32
  attribute \src "Formal_Proof_Module.sv:155.23-155.49"
  wire width 8 \_zz_insDecode_validExec_33
  attribute \src "Formal_Proof_Module.sv:156.23-156.49"
  wire width 32 \_zz_insDecode_validExec_34
  attribute \src "Formal_Proof_Module.sv:157.23-157.49"
  wire width 32 \_zz_insDecode_validExec_35
  attribute \src "Formal_Proof_Module.sv:158.23-158.49"
  wire width 32 \_zz_insDecode_validExec_36
  attribute \src "Formal_Proof_Module.sv:159.23-159.49"
  wire \_zz_insDecode_validExec_37
  attribute \src "Formal_Proof_Module.sv:160.23-160.49"
  wire \_zz_insDecode_validExec_38
  attribute \src "Formal_Proof_Module.sv:161.23-161.49"
  wire width 4 \_zz_insDecode_validExec_39
  attribute \src "Formal_Proof_Module.sv:118.23-118.48"
  wire width 32 \_zz_insDecode_validExec_4
  attribute \src "Formal_Proof_Module.sv:162.23-162.49"
  wire width 32 \_zz_insDecode_validExec_40
  attribute \src "Formal_Proof_Module.sv:163.23-163.49"
  wire width 16 \_zz_insDecode_validExec_41
  attribute \src "Formal_Proof_Module.sv:164.23-164.49"
  wire width 32 \_zz_insDecode_validExec_42
  attribute \src "Formal_Proof_Module.sv:165.23-165.49"
  wire width 32 \_zz_insDecode_validExec_43
  attribute \src "Formal_Proof_Module.sv:166.23-166.49"
  wire width 32 \_zz_insDecode_validExec_44
  attribute \src "Formal_Proof_Module.sv:167.23-167.49"
  wire \_zz_insDecode_validExec_45
  attribute \src "Formal_Proof_Module.sv:168.23-168.49"
  wire \_zz_insDecode_validExec_46
  attribute \src "Formal_Proof_Module.sv:169.23-169.49"
  wire width 4 \_zz_insDecode_validExec_47
  attribute \src "Formal_Proof_Module.sv:170.23-170.49"
  wire width 32 \_zz_insDecode_validExec_48
  attribute \src "Formal_Proof_Module.sv:171.23-171.49"
  wire width 32 \_zz_insDecode_validExec_49
  attribute \src "Formal_Proof_Module.sv:119.23-119.48"
  wire width 32 \_zz_insDecode_validExec_5
  attribute \src "Formal_Proof_Module.sv:172.23-172.49"
  wire width 32 \_zz_insDecode_validExec_50
  attribute \src "Formal_Proof_Module.sv:173.23-173.49"
  wire width 32 \_zz_insDecode_validExec_51
  attribute \src "Formal_Proof_Module.sv:174.23-174.49"
  wire width 32 \_zz_insDecode_validExec_52
  attribute \src "Formal_Proof_Module.sv:175.23-175.49"
  wire \_zz_insDecode_validExec_53
  attribute \src "Formal_Proof_Module.sv:176.23-176.49"
  wire \_zz_insDecode_validExec_54
  attribute \src "Formal_Proof_Module.sv:177.23-177.49"
  wire width 4 \_zz_insDecode_validExec_55
  attribute \src "Formal_Proof_Module.sv:178.23-178.49"
  wire width 32 \_zz_insDecode_validExec_56
  attribute \src "Formal_Proof_Module.sv:179.23-179.49"
  wire width 8 \_zz_insDecode_validExec_57
  attribute \src "Formal_Proof_Module.sv:180.23-180.49"
  wire width 32 \_zz_insDecode_validExec_58
  attribute \src "Formal_Proof_Module.sv:181.23-181.49"
  wire width 32 \_zz_insDecode_validExec_59
  attribute \src "Formal_Proof_Module.sv:120.23-120.48"
  wire width 32 \_zz_insDecode_validExec_6
  attribute \src "Formal_Proof_Module.sv:182.23-182.49"
  wire width 32 \_zz_insDecode_validExec_60
  attribute \src "Formal_Proof_Module.sv:183.23-183.49"
  wire \_zz_insDecode_validExec_61
  attribute \src "Formal_Proof_Module.sv:184.23-184.49"
  wire \_zz_insDecode_validExec_62
  attribute \src "Formal_Proof_Module.sv:185.23-185.49"
  wire width 4 \_zz_insDecode_validExec_63
  attribute \src "Formal_Proof_Module.sv:186.23-186.49"
  wire width 32 \_zz_insDecode_validExec_64
  attribute \src "Formal_Proof_Module.sv:187.23-187.49"
  wire width 16 \_zz_insDecode_validExec_65
  attribute \src "Formal_Proof_Module.sv:188.23-188.49"
  wire width 32 \_zz_insDecode_validExec_66
  attribute \src "Formal_Proof_Module.sv:189.23-189.49"
  wire width 32 \_zz_insDecode_validExec_67
  attribute \src "Formal_Proof_Module.sv:190.23-190.49"
  wire width 32 \_zz_insDecode_validExec_68
  attribute \src "Formal_Proof_Module.sv:191.23-191.49"
  wire width 32 \_zz_insDecode_validExec_69
  attribute \src "Formal_Proof_Module.sv:121.23-121.48"
  wire width 32 \_zz_insDecode_validExec_7
  attribute \src "Formal_Proof_Module.sv:192.23-192.49"
  wire width 32 \_zz_insDecode_validExec_70
  attribute \src "Formal_Proof_Module.sv:193.23-193.49"
  wire width 32 \_zz_insDecode_validExec_71
  attribute \src "Formal_Proof_Module.sv:194.23-194.49"
  wire width 32 \_zz_insDecode_validExec_72
  attribute \src "Formal_Proof_Module.sv:195.23-195.49"
  wire width 32 \_zz_insDecode_validExec_73
  attribute \src "Formal_Proof_Module.sv:196.23-196.49"
  wire width 32 \_zz_insDecode_validExec_74
  attribute \src "Formal_Proof_Module.sv:125.23-125.48"
  wire width 32 \_zz_insDecode_validExec_8
  attribute \src "Formal_Proof_Module.sv:126.23-126.48"
  wire width 32 \_zz_insDecode_validExec_9
  attribute \src "Formal_Proof_Module.sv:53.23-53.43"
  wire width 20 \_zz_instruction_BImm
  attribute \src "Formal_Proof_Module.sv:54.23-54.45"
  wire \_zz_instruction_BImm_1
  attribute \src "Formal_Proof_Module.sv:51.23-51.43"
  wire width 21 \_zz_instruction_IImm
  attribute \src "Formal_Proof_Module.sv:52.23-52.45"
  wire \_zz_instruction_IImm_1
  attribute \src "Formal_Proof_Module.sv:57.23-57.43"
  wire width 32 \_zz_instruction_JImm
  attribute \src "Formal_Proof_Module.sv:58.23-58.45"
  wire width 21 \_zz_instruction_JImm_1
  attribute \src "Formal_Proof_Module.sv:55.23-55.43"
  wire width 21 \_zz_instruction_SImm
  attribute \src "Formal_Proof_Module.sv:56.23-56.45"
  wire \_zz_instruction_SImm_1
  attribute \src "Formal_Proof_Module.sv:198.23-198.41"
  wire width 32 \_zz_jumpEval_valid
  attribute \src "Formal_Proof_Module.sv:199.23-199.43"
  wire width 32 \_zz_jumpEval_valid_1
  attribute \src "Formal_Proof_Module.sv:200.23-200.43"
  wire width 32 \_zz_jumpEval_valid_2
  attribute \src "Formal_Proof_Module.sv:201.23-201.43"
  wire width 32 \_zz_jumpEval_valid_3
  attribute \src "Formal_Proof_Module.sv:59.23-59.50"
  wire width 32 \_zz_stateEval_pcMisalligned
  attribute \src "Formal_Proof_Module.sv:197.23-197.57"
  wire width 11 \_zz_when_Formal_Proof_Module_l1113
  attribute \src "Formal_Proof_Module.sv:60.23-60.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l213
  attribute \src "Formal_Proof_Module.sv:61.23-61.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l226
  attribute \src "Formal_Proof_Module.sv:62.23-62.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l226_1
  attribute \src "Formal_Proof_Module.sv:63.23-63.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l226_2
  attribute \src "Formal_Proof_Module.sv:64.23-64.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l226_3
  attribute \src "Formal_Proof_Module.sv:65.23-65.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l292
  attribute \src "Formal_Proof_Module.sv:66.23-66.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l315
  attribute \src "Formal_Proof_Module.sv:67.23-67.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l328
  attribute \src "Formal_Proof_Module.sv:68.23-68.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l328_1
  attribute \src "Formal_Proof_Module.sv:69.23-69.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l374
  attribute \src "Formal_Proof_Module.sv:70.23-70.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l374_1
  attribute \src "Formal_Proof_Module.sv:71.23-71.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l395
  attribute \src "Formal_Proof_Module.sv:72.23-72.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l395_1
  attribute \src "Formal_Proof_Module.sv:73.23-73.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l395_2
  attribute \src "Formal_Proof_Module.sv:74.23-74.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l408
  attribute \src "Formal_Proof_Module.sv:75.23-75.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l408_1
  attribute \src "Formal_Proof_Module.sv:76.23-76.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l408_2
  attribute \src "Formal_Proof_Module.sv:77.23-77.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l432
  attribute \src "Formal_Proof_Module.sv:78.23-78.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l454
  attribute \src "Formal_Proof_Module.sv:79.23-79.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l454_1
  attribute \src "Formal_Proof_Module.sv:80.23-80.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l454_2
  attribute \src "Formal_Proof_Module.sv:81.23-81.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l454_3
  attribute \src "Formal_Proof_Module.sv:82.23-82.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l476
  attribute \src "Formal_Proof_Module.sv:83.23-83.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l476_1
  attribute \src "Formal_Proof_Module.sv:84.23-84.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l476_2
  attribute \src "Formal_Proof_Module.sv:85.23-85.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l476_3
  attribute \src "Formal_Proof_Module.sv:86.23-86.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l476_4
  attribute \src "Formal_Proof_Module.sv:87.23-87.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l521
  attribute \src "Formal_Proof_Module.sv:88.23-88.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l534
  attribute \src "Formal_Proof_Module.sv:89.23-89.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l534_1
  attribute \src "Formal_Proof_Module.sv:92.23-92.56"
  wire width 32 \_zz_when_Formal_Proof_Module_l619
  attribute \src "Formal_Proof_Module.sv:93.23-93.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l619_1
  attribute \src "Formal_Proof_Module.sv:94.23-94.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l619_2
  attribute \src "Formal_Proof_Module.sv:95.23-95.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l619_3
  attribute \src "Formal_Proof_Module.sv:96.23-96.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l619_4
  attribute \src "Formal_Proof_Module.sv:100.23-100.56"
  wire width 5 \_zz_when_Formal_Proof_Module_l649
  attribute \src "Formal_Proof_Module.sv:101.23-101.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_1
  attribute \src "Formal_Proof_Module.sv:110.23-110.59"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_10
  attribute \src "Formal_Proof_Module.sv:111.23-111.59"
  wire \_zz_when_Formal_Proof_Module_l649_11
  attribute \src "Formal_Proof_Module.sv:102.23-102.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_2
  attribute \src "Formal_Proof_Module.sv:103.23-103.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_3
  attribute \src "Formal_Proof_Module.sv:104.23-104.58"
  wire width 5 \_zz_when_Formal_Proof_Module_l649_4
  attribute \src "Formal_Proof_Module.sv:105.23-105.58"
  wire width 5 \_zz_when_Formal_Proof_Module_l649_5
  attribute \src "Formal_Proof_Module.sv:106.23-106.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_6
  attribute \src "Formal_Proof_Module.sv:107.23-107.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_7
  attribute \src "Formal_Proof_Module.sv:108.23-108.58"
  wire width 31 \_zz_when_Formal_Proof_Module_l649_8
  attribute \src "Formal_Proof_Module.sv:109.23-109.58"
  wire width 32 \_zz_when_Formal_Proof_Module_l649_9
  attribute \src "Formal_Proof_Module.sv:205.23-205.39"
  wire \checkpoint_check
  attribute \src "Formal_Proof_Module.sv:203.23-203.49"
  wire \checkpoint_firstCheckPoint
  attribute \src "Formal_Proof_Module.sv:202.23-202.44"
  wire \checkpoint_firstFetch
  attribute \src "Formal_Proof_Module.sv:204.23-204.39"
  wire \checkpoint_ready
  attribute \src "Formal_Proof_Module.sv:49.23-49.26"
  wire input 42 \clk
  attribute \src "Formal_Proof_Module.sv:34.23-34.34"
  wire width 32 input 27 \csr1_mcause
  attribute \src "Formal_Proof_Module.sv:33.23-33.32"
  wire width 32 input 26 \csr1_mepc
  attribute \src "Formal_Proof_Module.sv:35.23-35.33"
  wire width 32 input 28 \csr1_mtval
  attribute \src "Formal_Proof_Module.sv:32.23-32.33"
  wire width 32 input 25 \csr1_mtvec
  attribute \src "Formal_Proof_Module.sv:47.23-47.34"
  wire output 40 \ctrl_reset1
  attribute \src "Formal_Proof_Module.sv:280.23-280.39"
  wire \dMemIOEval_valid
  attribute \src "Formal_Proof_Module.sv:37.23-37.32"
  wire output 30 \dbg_check
  attribute \src "Formal_Proof_Module.sv:36.23-36.37"
  wire output 29 \dbg_checkPoint
  attribute \src "Formal_Proof_Module.sv:46.23-46.36"
  wire width 5 output 39 \dbg_exception
  attribute \src "Formal_Proof_Module.sv:44.23-44.36"
  wire output 37 \dbg_execError
  attribute \src "Formal_Proof_Module.sv:38.23-38.32"
  wire width 8 output 31 \dbg_insNr
  attribute \src "Formal_Proof_Module.sv:42.23-42.36"
  wire output 35 \dbg_jumpError
  attribute \src "Formal_Proof_Module.sv:43.23-43.35"
  wire output 36 \dbg_memError
  attribute \src "Formal_Proof_Module.sv:40.23-40.40"
  wire output 33 \dbg_pcMisalligned
  attribute \src "Formal_Proof_Module.sv:41.23-41.35"
  wire output 34 \dbg_regError
  attribute \src "Formal_Proof_Module.sv:45.23-45.31"
  wire output 38 \dbg_trap
  attribute \src "Formal_Proof_Module.sv:39.23-39.39"
  wire output 32 \dbg_zeroRegError
  wire width 2 \insDecode_exception
  wire width 6 \insDecode_insNr
  attribute \src "Formal_Proof_Module.sv:233.23-233.37"
  wire \insDecode_jump
  attribute \src "Formal_Proof_Module.sv:235.23-235.54"
  wire \insDecode_loadAddressMisaligned
  attribute \src "Formal_Proof_Module.sv:234.23-234.42"
  wire \insDecode_memActive
  attribute \src "Formal_Proof_Module.sv:232.23-232.41"
  wire \insDecode_regWrite
  attribute \src "Formal_Proof_Module.sv:236.23-236.55"
  wire \insDecode_storeAddressMisaligned
  attribute \src "Formal_Proof_Module.sv:237.23-237.37"
  wire \insDecode_trap
  attribute \src "Formal_Proof_Module.sv:228.23-228.42"
  wire \insDecode_validExec
  attribute \src "Formal_Proof_Module.sv:218.23-218.39"
  wire width 32 \instruction_BImm
  attribute \src "Formal_Proof_Module.sv:217.23-217.39"
  wire width 32 \instruction_IImm
  attribute \src "Formal_Proof_Module.sv:221.23-221.39"
  wire width 32 \instruction_JImm
  attribute \src "Formal_Proof_Module.sv:219.23-219.39"
  wire width 32 \instruction_SImm
  attribute \src "Formal_Proof_Module.sv:220.23-220.39"
  wire width 32 \instruction_UImm
  attribute \src "Formal_Proof_Module.sv:212.23-212.38"
  wire width 12 \instruction_f12
  attribute \src "Formal_Proof_Module.sv:210.23-210.37"
  wire width 3 \instruction_f3
  attribute \src "Formal_Proof_Module.sv:211.23-211.37"
  wire width 7 \instruction_f7
  attribute \src "Formal_Proof_Module.sv:222.23-222.46"
  wire width 32 \instruction_loadAddress
  attribute \src "Formal_Proof_Module.sv:209.23-209.41"
  wire width 7 \instruction_opcode
  attribute \src "Formal_Proof_Module.sv:215.23-215.37"
  wire width 5 \instruction_rd
  attribute \src "Formal_Proof_Module.sv:213.23-213.38"
  wire width 5 \instruction_rs1
  attribute \src "Formal_Proof_Module.sv:214.23-214.38"
  wire width 5 \instruction_rs2
  attribute \src "Formal_Proof_Module.sv:216.23-216.40"
  wire width 5 \instruction_shamt
  attribute \src "Formal_Proof_Module.sv:223.23-223.47"
  wire width 32 \instruction_storeAddress
  attribute \src "Formal_Proof_Module.sv:277.23-277.38"
  wire width 32 \jumpEval_pastPc
  attribute \src "Formal_Proof_Module.sv:278.23-278.37"
  wire \jumpEval_valid
  attribute \src "Formal_Proof_Module.sv:273.23-273.43"
  wire \regEval_correctWrite
  attribute \src "Formal_Proof_Module.sv:271.23-271.39"
  wire width 1024 \regEval_pastRegs
  attribute \src "Formal_Proof_Module.sv:274.23-274.36"
  wire \regEval_valid
  attribute \src "Formal_Proof_Module.sv:48.23-48.28"
  wire input 41 \reset
  attribute \src "Formal_Proof_Module.sv:12.23-12.33"
  wire input 5 \rvfi1_halt
  attribute \src "Formal_Proof_Module.sv:10.23-10.33"
  wire width 32 input 3 \rvfi1_insn
  attribute \src "Formal_Proof_Module.sv:13.23-13.33"
  wire input 6 \rvfi1_intr
  attribute \src "Formal_Proof_Module.sv:15.23-15.32"
  wire width 2 input 8 \rvfi1_ixl
  attribute \src "Formal_Proof_Module.sv:24.23-24.37"
  wire width 32 input 17 \rvfi1_mem_addr
  attribute \src "Formal_Proof_Module.sv:27.23-27.38"
  wire width 32 input 20 \rvfi1_mem_rdata
  attribute \src "Formal_Proof_Module.sv:25.23-25.38"
  wire width 4 input 18 \rvfi1_mem_rmask
  attribute \src "Formal_Proof_Module.sv:28.23-28.38"
  wire width 32 input 21 \rvfi1_mem_wdata
  attribute \src "Formal_Proof_Module.sv:26.23-26.38"
  wire width 4 input 19 \rvfi1_mem_wmask
  attribute \src "Formal_Proof_Module.sv:14.23-14.33"
  wire width 2 input 7 \rvfi1_mode
  attribute \src "Formal_Proof_Module.sv:9.23-9.34"
  wire width 64 input 2 \rvfi1_order
  attribute \src "Formal_Proof_Module.sv:22.23-22.37"
  wire width 32 input 15 \rvfi1_pc_rdata
  attribute \src "Formal_Proof_Module.sv:23.23-23.37"
  wire width 32 input 16 \rvfi1_pc_wdata
  attribute \src "Formal_Proof_Module.sv:20.23-20.36"
  wire width 5 input 13 \rvfi1_rd_addr
  attribute \src "Formal_Proof_Module.sv:21.23-21.37"
  wire width 32 input 14 \rvfi1_rd_wdata
  attribute \src "Formal_Proof_Module.sv:16.23-16.37"
  wire width 5 input 9 \rvfi1_rs1_addr
  attribute \src "Formal_Proof_Module.sv:18.23-18.38"
  wire width 32 input 11 \rvfi1_rs1_rdata
  attribute \src "Formal_Proof_Module.sv:17.23-17.37"
  wire width 5 input 10 \rvfi1_rs2_addr
  attribute \src "Formal_Proof_Module.sv:19.23-19.38"
  wire width 32 input 12 \rvfi1_rs2_rdata
  attribute \src "Formal_Proof_Module.sv:11.23-11.33"
  wire input 4 \rvfi1_trap
  attribute \src "Formal_Proof_Module.sv:8.23-8.34"
  wire input 1 \rvfi1_valid
  attribute \src "Formal_Proof_Module.sv:31.23-31.35"
  wire input 24 \state1_fetch
  attribute \src "Formal_Proof_Module.sv:29.23-29.32"
  wire width 32 input 22 \state1_pc
  attribute \src "Formal_Proof_Module.sv:30.23-30.34"
  wire width 1024 input 23 \state1_regs
  attribute \src "Formal_Proof_Module.sv:227.23-227.42"
  wire \stateEval_pastValid
  attribute \src "Formal_Proof_Module.sv:225.23-225.46"
  wire \stateEval_pcMisalligned
  attribute \src "Formal_Proof_Module.sv:226.23-226.38"
  wire \stateEval_valid
  attribute \src "Formal_Proof_Module.sv:224.23-224.45"
  wire \stateEval_zeroRegError
  attribute \src "Formal_Proof_Module.sv:270.23-270.53"
  wire \when_Formal_Proof_Module_l1061
  attribute \src "Formal_Proof_Module.sv:275.23-275.53"
  wire \when_Formal_Proof_Module_l1107
  attribute \src "Formal_Proof_Module.sv:276.23-276.53"
  wire \when_Formal_Proof_Module_l1113
  attribute \src "Formal_Proof_Module.sv:282.23-282.53"
  wire \when_Formal_Proof_Module_l1221
  attribute \src "Formal_Proof_Module.sv:283.23-283.53"
  wire \when_Formal_Proof_Module_l1222
  attribute \src "Formal_Proof_Module.sv:239.23-239.52"
  wire \when_Formal_Proof_Module_l213
  attribute \src "Formal_Proof_Module.sv:240.23-240.52"
  wire \when_Formal_Proof_Module_l226
  attribute \src "Formal_Proof_Module.sv:241.23-241.52"
  wire \when_Formal_Proof_Module_l239
  attribute \src "Formal_Proof_Module.sv:242.23-242.52"
  wire \when_Formal_Proof_Module_l252
  attribute \src "Formal_Proof_Module.sv:243.23-243.52"
  wire \when_Formal_Proof_Module_l265
  attribute \src "Formal_Proof_Module.sv:244.23-244.52"
  wire \when_Formal_Proof_Module_l278
  attribute \src "Formal_Proof_Module.sv:245.23-245.52"
  wire \when_Formal_Proof_Module_l285
  attribute \src "Formal_Proof_Module.sv:246.23-246.52"
  wire \when_Formal_Proof_Module_l292
  attribute \src "Formal_Proof_Module.sv:247.23-247.52"
  wire \when_Formal_Proof_Module_l315
  attribute \src "Formal_Proof_Module.sv:248.23-248.52"
  wire \when_Formal_Proof_Module_l328
  attribute \src "Formal_Proof_Module.sv:249.23-249.52"
  wire \when_Formal_Proof_Module_l357
  attribute \src "Formal_Proof_Module.sv:250.23-250.52"
  wire \when_Formal_Proof_Module_l374
  attribute \src "Formal_Proof_Module.sv:251.23-251.52"
  wire \when_Formal_Proof_Module_l395
  attribute \src "Formal_Proof_Module.sv:252.23-252.52"
  wire \when_Formal_Proof_Module_l408
  attribute \src "Formal_Proof_Module.sv:253.23-253.52"
  wire \when_Formal_Proof_Module_l425
  attribute \src "Formal_Proof_Module.sv:254.23-254.52"
  wire \when_Formal_Proof_Module_l432
  attribute \src "Formal_Proof_Module.sv:255.23-255.52"
  wire \when_Formal_Proof_Module_l447
  attribute \src "Formal_Proof_Module.sv:256.23-256.52"
  wire \when_Formal_Proof_Module_l454
  attribute \src "Formal_Proof_Module.sv:257.23-257.52"
  wire \when_Formal_Proof_Module_l469
  attribute \src "Formal_Proof_Module.sv:258.23-258.52"
  wire \when_Formal_Proof_Module_l476
  attribute \src "Formal_Proof_Module.sv:259.23-259.52"
  wire \when_Formal_Proof_Module_l491
  attribute \src "Formal_Proof_Module.sv:260.23-260.52"
  wire \when_Formal_Proof_Module_l498
  attribute \src "Formal_Proof_Module.sv:261.23-261.52"
  wire \when_Formal_Proof_Module_l521
  attribute \src "Formal_Proof_Module.sv:262.23-262.52"
  wire \when_Formal_Proof_Module_l534
  attribute \src "Formal_Proof_Module.sv:263.23-263.52"
  wire \when_Formal_Proof_Module_l551
  attribute \src "Formal_Proof_Module.sv:264.23-264.52"
  wire \when_Formal_Proof_Module_l558
  attribute \src "Formal_Proof_Module.sv:265.23-265.52"
  wire \when_Formal_Proof_Module_l573
  attribute \src "Formal_Proof_Module.sv:266.23-266.52"
  wire \when_Formal_Proof_Module_l580
  attribute \src "Formal_Proof_Module.sv:267.23-267.52"
  wire \when_Formal_Proof_Module_l619
  attribute \src "Formal_Proof_Module.sv:268.23-268.52"
  wire \when_Formal_Proof_Module_l634
  attribute \src "Formal_Proof_Module.sv:269.23-269.52"
  wire \when_Formal_Proof_Module_l649
  attribute \src "Formal_Proof_Module.sv:207.23-207.51"
  wire \when_Formal_Proof_Module_l89
  attribute \src "Formal_Proof_Module.sv:208.23-208.51"
  wire \when_Formal_Proof_Module_l95
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  cell $add $add$Formal_Proof_Module.sv:0$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A \_zz_when_Formal_Proof_Module_l1113
    connect \B 1'0
    connect \Y $add$Formal_Proof_Module.sv:0$708_Y
  end
  attribute \src "Formal_Proof_Module.sv:294.47-294.81"
  cell $add $add$Formal_Proof_Module.sv:294$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
    connect \Y { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
  end
  attribute \src "Formal_Proof_Module.sv:303.47-303.101"
  cell $add $add$Formal_Proof_Module.sv:303$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \_zz_when_Formal_Proof_Module_l374_1
    connect \B { \rvfi1_insn [31:12] 12'000000000000 }
    connect \Y \_zz_when_Formal_Proof_Module_l374
  end
  attribute \src "Formal_Proof_Module.sv:305.47-305.138"
  cell $add $add$Formal_Proof_Module.sv:305$49
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y \_zz_when_Formal_Proof_Module_l395
  end
  attribute \src "Formal_Proof_Module.sv:320.34-320.67"
  cell $add $add$Formal_Proof_Module.sv:320$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_pc_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [19:12] \rvfi1_insn [20] \rvfi1_insn [30:21] 1'0 }
    connect \Y \_zz_insDecode_trap_1
  end
  attribute \src "Formal_Proof_Module.sv:324.49-324.78"
  cell $add $add$Formal_Proof_Module.sv:324$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi1_pc_rdata
    connect \B 3'100
    connect \Y \_zz_when_Formal_Proof_Module_l619_3
  end
  attribute \src "Formal_Proof_Module.sv:339.39-339.72"
  cell $add $add$Formal_Proof_Module.sv:339$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_pc_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [7] \rvfi1_insn [30:25] \rvfi1_insn [11:8] 1'0 }
    connect \Y \_zz_insDecode_validExec_3
  end
  attribute \src "Formal_Proof_Module.sv:407.34-407.64"
  cell $add $add$Formal_Proof_Module.sv:407$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \jumpEval_pastPc
    connect \B 3'100
    connect \Y \_zz_jumpEval_valid_3
  end
  attribute \src "Formal_Proof_Module.sv:479.38-479.72"
  cell $add $add$Formal_Proof_Module.sv:479$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:25] \rvfi1_insn [11:7] }
    connect \Y \instruction_storeAddress
  end
  attribute \src "Formal_Proof_Module.sv:1751.169-1751.203"
  cell $and $and$Formal_Proof_Module.sv:1751$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
    connect \Y $and$Formal_Proof_Module.sv:1751$518_Y
  end
  attribute \src "Formal_Proof_Module.sv:1773.210-1773.243"
  cell $and $and$Formal_Proof_Module.sv:1773$663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $and$Formal_Proof_Module.sv:1773$663_Y
  end
  attribute \src "Formal_Proof_Module.sv:1866.47-1867.118"
  cell $assert $assert$Formal_Proof_Module.sv:1866$1125
    connect \A $formal$Formal_Proof_Module.sv:1866$3_CHECK
    connect \EN $formal$Formal_Proof_Module.sv:1866$3_EN
  end
  attribute \src "Formal_Proof_Module.sv:436.16-437.18"
  cell $assume $assume$Formal_Proof_Module.sv:436$1124
    connect \A \reset
    connect \EN $0$formal$Formal_Proof_Module.sv:436$1_EN[0:0]$1166
  end
  attribute \src "Formal_Proof_Module.sv:1864.3-1908.6"
  cell $sdff $auto$opt_dff.cc:702:run$7130
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$4486_Y
    connect \Q $formal$Formal_Proof_Module.sv:1866$3_EN
    connect \SRST \when_Formal_Proof_Module_l1221
  end
  attribute \src "Formal_Proof_Module.sv:1835.3-1853.6"
  cell $sdffe $auto$opt_dff.cc:764:run$7123
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stateEval_valid
    connect \EN \checkpoint_ready
    connect \Q \stateEval_pastValid
    connect \SRST \reset
  end
  attribute \src "Formal_Proof_Module.sv:1835.3-1853.6"
  cell $sdffe $auto$opt_dff.cc:764:run$7125
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \when_Formal_Proof_Module_l95
    connect \Q \checkpoint_firstCheckPoint
    connect \SRST \reset
  end
  attribute \src "Formal_Proof_Module.sv:1835.3-1853.6"
  cell $sdffe $auto$opt_dff.cc:764:run$7127
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \when_Formal_Proof_Module_l89
    connect \Q \checkpoint_firstFetch
    connect \SRST \reset
  end
  attribute \src "Formal_Proof_Module.sv:1855.3-1862.6"
  cell $dffe $auto$opt_dff.cc:764:run$7128
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \state1_pc
    connect \EN \checkpoint_ready
    connect \Q \jumpEval_pastPc
  end
  attribute \src "Formal_Proof_Module.sv:1855.3-1862.6"
  cell $dffe $auto$opt_dff.cc:764:run$7129
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1024
    connect \CLK \clk
    connect \D \state1_regs
    connect \EN \checkpoint_ready
    connect \Q \regEval_pastRegs
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$5048_CMP $procmux$5033_CMP $procmux$4617_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6976
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$4548_CMP $eq$Formal_Proof_Module.sv:1777$703_Y \when_Formal_Proof_Module_l634 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6978
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$4560_CMP $procmux$4559_CMP $procmux$4548_CMP $eq$Formal_Proof_Module.sv:1777$703_Y \when_Formal_Proof_Module_l634 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6966
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4715_CMP \when_Formal_Proof_Module_l285 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6968
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $procmux$4637_CMP $procmux$4574_CMP $procmux$4573_CMP $procmux$4560_CMP $procmux$4548_CMP \when_Formal_Proof_Module_l634 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6974
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$6991
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$5643_CMP $procmux$5048_CMP $procmux$5033_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6992
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$7001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $procmux$4574_CMP $procmux$4573_CMP $procmux$4560_CMP $procmux$4559_CMP $eq$Formal_Proof_Module.sv:1777$703_Y \when_Formal_Proof_Module_l634 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6960
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$7003
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4565_CMP $procmux$4552_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6962
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$7005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4617_CMP $procmux$4594_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$6964
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$7007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4559_CMP \when_Formal_Proof_Module_l634 }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$7000
  end
  cell $anyseq $auto$setundef.cc:501:execute$7110
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2812:Anyseq$7111
  end
  cell $anyseq $auto$setundef.cc:501:execute$7112
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2812:Anyseq$7113
  end
  attribute \src "Formal_Proof_Module.sv:1018.34-1018.56"
  cell $logic_not $eq$Formal_Proof_Module.sv:1018$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [11:7]
    connect \Y $eq$Formal_Proof_Module.sv:1018$183_Y
  end
  attribute \src "Formal_Proof_Module.sv:1117.31-1117.65"
  cell $eq $eq$Formal_Proof_Module.sv:1117$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $eq$Formal_Proof_Module.sv:1117$192_Y
  end
  attribute \src "Formal_Proof_Module.sv:1443.45-1443.76"
  cell $eq $eq$Formal_Proof_Module.sv:1443$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_addr
    connect \B \rvfi1_insn [11:7]
    connect \Y $eq$Formal_Proof_Module.sv:1443$202_Y
  end
  attribute \src "Formal_Proof_Module.sv:1443.82-1443.115"
  cell $eq $eq$Formal_Proof_Module.sv:1443$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_addr
    connect \B \rvfi1_insn [19:15]
    connect \Y $eq$Formal_Proof_Module.sv:1443$203_Y
  end
  attribute \src "Formal_Proof_Module.sv:1443.123-1443.144"
  cell $logic_not $eq$Formal_Proof_Module.sv:1443$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_addr
    connect \Y $eq$Formal_Proof_Module.sv:1443$205_Y
  end
  attribute \src "Formal_Proof_Module.sv:1443.150-1443.201"
  cell $eq $eq$Formal_Proof_Module.sv:1443$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
    connect \Y $eq$Formal_Proof_Module.sv:1443$206_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.67-1671.90"
  cell $logic_not $eq$Formal_Proof_Module.sv:1671$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \Y $eq$Formal_Proof_Module.sv:1671$211_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.137-1671.170"
  cell $eq $eq$Formal_Proof_Module.sv:1671$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs2_addr
    connect \B \rvfi1_insn [24:20]
    connect \Y $eq$Formal_Proof_Module.sv:1671$215_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.223-1671.264"
  cell $eq $eq$Formal_Proof_Module.sv:1671$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_pc_wdata
    connect \B { \csr1_mtvec [31:2] 2'00 }
    connect \Y $eq$Formal_Proof_Module.sv:1671$219_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.317-1671.360"
  cell $eq $eq$Formal_Proof_Module.sv:1671$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_pc_wdata
    connect \B \_zz_insDecode_validExec_3
    connect \Y $eq$Formal_Proof_Module.sv:1671$223_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.277-1696.322"
  cell $logic_not $eq$Formal_Proof_Module.sv:1696$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_wmask
    connect \Y $eq$Formal_Proof_Module.sv:1696$326_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.379-1696.423"
  cell $eq $eq$Formal_Proof_Module.sv:1696$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B { \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7:0] }
    connect \Y $eq$Formal_Proof_Module.sv:1696$329_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.431-1696.455"
  cell $logic_not $eq$Formal_Proof_Module.sv:1696$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_wdata
    connect \Y $eq$Formal_Proof_Module.sv:1696$332_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.278-1699.323"
  cell $eq $eq$Formal_Proof_Module.sv:1699$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_rmask
    connect \B 2'11
    connect \Y $eq$Formal_Proof_Module.sv:1699$344_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.391-1699.435"
  cell $eq $eq$Formal_Proof_Module.sv:1699$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B { \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15:0] }
    connect \Y $eq$Formal_Proof_Module.sv:1699$349_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.278-1702.323"
  cell $eq $eq$Formal_Proof_Module.sv:1702$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_rmask
    connect \B 4'1111
    connect \Y $eq$Formal_Proof_Module.sv:1702$364_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.391-1702.435"
  cell $eq $eq$Formal_Proof_Module.sv:1702$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \rvfi1_mem_rdata
    connect \Y $eq$Formal_Proof_Module.sv:1702$369_Y
  end
  attribute \src "Formal_Proof_Module.sv:1705.278-1705.323"
  cell $eq $eq$Formal_Proof_Module.sv:1705$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_rmask
    connect \B 1'1
    connect \Y \_zz_insDecode_validExec_28
  end
  attribute \src "Formal_Proof_Module.sv:1705.391-1705.435"
  cell $eq $eq$Formal_Proof_Module.sv:1705$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \rvfi1_mem_rdata [7:0]
    connect \Y $eq$Formal_Proof_Module.sv:1705$389_Y
  end
  attribute \src "Formal_Proof_Module.sv:1708.391-1708.435"
  cell $eq $eq$Formal_Proof_Module.sv:1708$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \rvfi1_mem_rdata [15:0]
    connect \Y $eq$Formal_Proof_Module.sv:1708$409_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.240-1718.282"
  cell $eq $eq$Formal_Proof_Module.sv:1718$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_addr
    connect \B \instruction_storeAddress
    connect \Y $eq$Formal_Proof_Module.sv:1718$424_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.289-1718.315"
  cell $logic_not $eq$Formal_Proof_Module.sv:1718$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_rmask
    connect \Y $eq$Formal_Proof_Module.sv:1718$426_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.322-1718.348"
  cell $eq $eq$Formal_Proof_Module.sv:1718$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_wmask
    connect \B 1'1
    connect \Y $eq$Formal_Proof_Module.sv:1718$428_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.355-1718.389"
  cell $eq $eq$Formal_Proof_Module.sv:1718$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_wdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $eq$Formal_Proof_Module.sv:1718$430_Y
  end
  attribute \src "Formal_Proof_Module.sv:1721.322-1721.348"
  cell $eq $eq$Formal_Proof_Module.sv:1721$446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_wmask
    connect \B 2'11
    connect \Y $eq$Formal_Proof_Module.sv:1721$446_Y
  end
  attribute \src "Formal_Proof_Module.sv:1724.322-1724.348"
  cell $eq $eq$Formal_Proof_Module.sv:1724$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_wmask
    connect \B 4'1111
    connect \Y $eq$Formal_Proof_Module.sv:1724$464_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.152-1747.182"
  cell $eq $eq$Formal_Proof_Module.sv:1747$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B 1'1
    connect \Y $eq$Formal_Proof_Module.sv:1747$474_Y
  end
  attribute \src "Formal_Proof_Module.sv:1749.150-1749.204"
  cell $eq $eq$Formal_Proof_Module.sv:1749$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B $xor$Formal_Proof_Module.sv:1749$502_Y
    connect \Y $eq$Formal_Proof_Module.sv:1749$503_Y
  end
  attribute \src "Formal_Proof_Module.sv:1750.150-1750.204"
  cell $eq $eq$Formal_Proof_Module.sv:1750$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B $or$Formal_Proof_Module.sv:1750$510_Y
    connect \Y $eq$Formal_Proof_Module.sv:1750$511_Y
  end
  attribute \src "Formal_Proof_Module.sv:1751.150-1751.204"
  cell $eq $eq$Formal_Proof_Module.sv:1751$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B $and$Formal_Proof_Module.sv:1751$518_Y
    connect \Y $eq$Formal_Proof_Module.sv:1751$519_Y
  end
  attribute \src "Formal_Proof_Module.sv:1752.43-1752.65"
  cell $logic_not $eq$Formal_Proof_Module.sv:1752$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [31:25]
    connect \Y \when_Formal_Proof_Module_l285
  end
  attribute \src "Formal_Proof_Module.sv:1753.150-1753.201"
  cell $eq $eq$Formal_Proof_Module.sv:1753$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l292
    connect \Y $eq$Formal_Proof_Module.sv:1753$527_Y
  end
  attribute \src "Formal_Proof_Module.sv:1754.150-1754.201"
  cell $eq $eq$Formal_Proof_Module.sv:1754$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l315
    connect \Y $eq$Formal_Proof_Module.sv:1754$534_Y
  end
  attribute \src "Formal_Proof_Module.sv:1755.150-1755.201"
  cell $eq $eq$Formal_Proof_Module.sv:1755$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l328
    connect \Y $eq$Formal_Proof_Module.sv:1755$541_Y
  end
  attribute \src "Formal_Proof_Module.sv:1756.109-1756.143"
  cell $eq $eq$Formal_Proof_Module.sv:1756$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B { \rvfi1_insn [31:12] 12'000000000000 }
    connect \Y $eq$Formal_Proof_Module.sv:1756$546_Y
  end
  attribute \src "Formal_Proof_Module.sv:1757.109-1757.160"
  cell $eq $eq$Formal_Proof_Module.sv:1757$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l374
    connect \Y $eq$Formal_Proof_Module.sv:1757$551_Y
  end
  attribute \src "Formal_Proof_Module.sv:1758.191-1758.242"
  cell $eq $eq$Formal_Proof_Module.sv:1758$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l395
    connect \Y $eq$Formal_Proof_Module.sv:1758$560_Y
  end
  attribute \src "Formal_Proof_Module.sv:1759.191-1759.242"
  cell $eq $eq$Formal_Proof_Module.sv:1759$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l408
    connect \Y $eq$Formal_Proof_Module.sv:1759$569_Y
  end
  attribute \src "Formal_Proof_Module.sv:1761.191-1761.242"
  cell $eq $eq$Formal_Proof_Module.sv:1761$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l432
    connect \Y $eq$Formal_Proof_Module.sv:1761$579_Y
  end
  attribute \src "Formal_Proof_Module.sv:1767.191-1767.244"
  cell $eq $eq$Formal_Proof_Module.sv:1767$624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B $xor$Formal_Proof_Module.sv:1767$623_Y
    connect \Y $eq$Formal_Proof_Module.sv:1767$624_Y
  end
  attribute \src "Formal_Proof_Module.sv:1768.191-1768.242"
  cell $eq $eq$Formal_Proof_Module.sv:1768$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l521
    connect \Y $eq$Formal_Proof_Module.sv:1768$633_Y
  end
  attribute \src "Formal_Proof_Module.sv:1769.191-1769.242"
  cell $eq $eq$Formal_Proof_Module.sv:1769$642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l534
    connect \Y $eq$Formal_Proof_Module.sv:1769$642_Y
  end
  attribute \src "Formal_Proof_Module.sv:1771.191-1771.244"
  cell $eq $eq$Formal_Proof_Module.sv:1771$653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B $or$Formal_Proof_Module.sv:1771$652_Y
    connect \Y $eq$Formal_Proof_Module.sv:1771$653_Y
  end
  attribute \src "Formal_Proof_Module.sv:1773.191-1773.244"
  cell $eq $eq$Formal_Proof_Module.sv:1773$664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B $and$Formal_Proof_Module.sv:1773$663_Y
    connect \Y $eq$Formal_Proof_Module.sv:1773$664_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.267-1774.320"
  cell $eq $eq$Formal_Proof_Module.sv:1774$677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rd_wdata
    connect \B \_zz_when_Formal_Proof_Module_l619_3
    connect \Y $eq$Formal_Proof_Module.sv:1774$677_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.328-1774.381"
  cell $eq $eq$Formal_Proof_Module.sv:1774$680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_pc_wdata
    connect \B \_zz_insDecode_trap_1
    connect \Y $eq$Formal_Proof_Module.sv:1774$680_Y
  end
  attribute \src "Formal_Proof_Module.sv:1775.43-1775.67"
  cell $logic_not $eq$Formal_Proof_Module.sv:1775$683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \Y \when_Formal_Proof_Module_l634
  end
  attribute \src "Formal_Proof_Module.sv:1776.451-1776.543"
  cell $eq $eq$Formal_Proof_Module.sv:1776$698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_pc_wdata
    connect \B { \_zz_insDecode_trap_3 [31:1] 1'0 }
    connect \Y $eq$Formal_Proof_Module.sv:1776$698_Y
  end
  attribute \src "Formal_Proof_Module.sv:1777.75-1777.99"
  cell $eq $eq$Formal_Proof_Module.sv:1777$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 1'1
    connect \Y $eq$Formal_Proof_Module.sv:1777$703_Y
  end
  attribute \src "Formal_Proof_Module.sv:1782.44-1782.75"
  cell $eq $eq$Formal_Proof_Module.sv:1782$706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \regEval_pastRegs
    connect \B \state1_regs
    connect \Y \when_Formal_Proof_Module_l1107
  end
  attribute \src "Formal_Proof_Module.sv:1791.44-1791.115"
  cell $eq $eq$Formal_Proof_Module.sv:1791$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $shiftx$Formal_Proof_Module.sv:0$709_Y
    connect \B \rvfi1_rd_wdata
    connect \Y \when_Formal_Proof_Module_l1113
  end
  attribute \src "Formal_Proof_Module.sv:1811.25-1811.56"
  cell $eq $eq$Formal_Proof_Module.sv:1811$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state1_pc
    connect \B { \csr1_mtvec [31:2] 2'00 }
    connect \Y $eq$Formal_Proof_Module.sv:1811$716_Y
  end
  attribute \src "Formal_Proof_Module.sv:1814.27-1814.60"
  cell $eq $eq$Formal_Proof_Module.sv:1814$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state1_pc
    connect \B \_zz_jumpEval_valid_3
    connect \Y $eq$Formal_Proof_Module.sv:1814$717_Y
  end
  attribute \src "Formal_Proof_Module.sv:1816.27-1816.54"
  cell $eq $eq$Formal_Proof_Module.sv:1816$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state1_pc
    connect \B \rvfi1_pc_wdata
    connect \Y $eq$Formal_Proof_Module.sv:1816$718_Y
  end
  attribute \src "Formal_Proof_Module.sv:1826.31-1826.54"
  cell $logic_not $eq$Formal_Proof_Module.sv:1826$723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_addr
    connect \Y $eq$Formal_Proof_Module.sv:1826$723_Y
  end
  attribute \src "Formal_Proof_Module.sv:1826.126-1826.150"
  cell $logic_not $eq$Formal_Proof_Module.sv:1826$728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_rdata
    connect \Y $eq$Formal_Proof_Module.sv:1826$728_Y
  end
  attribute \src "Formal_Proof_Module.sv:419.63-419.104"
  cell $eq $eq$Formal_Proof_Module.sv:419$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_mem_addr
    connect \B { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
    connect \Y \_zz_insDecode_validExec_38
  end
  attribute \src "Formal_Proof_Module.sv:454.43-454.67"
  cell $not $eq$Formal_Proof_Module.sv:454$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checkpoint_ready
    connect \Y $eq$Formal_Proof_Module.sv:454$111_Y
  end
  attribute \src "Formal_Proof_Module.sv:480.39-480.67"
  cell $logic_not $eq$Formal_Proof_Module.sv:480$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state1_regs [31:0]
    connect \Y $eq$Formal_Proof_Module.sv:480$118_Y
  end
  attribute \src "Formal_Proof_Module.sv:482.40-482.76"
  cell $logic_not $eq$Formal_Proof_Module.sv:482$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_stateEval_pcMisalligned
    connect \Y $eq$Formal_Proof_Module.sv:482$120_Y
  end
  attribute \src "Formal_Proof_Module.sv:588.30-588.57"
  cell $logic_not $eq$Formal_Proof_Module.sv:588$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_trap
    connect \Y $eq$Formal_Proof_Module.sv:588$133_Y
  end
  attribute \src "Formal_Proof_Module.sv:591.30-591.59"
  cell $logic_not $eq$Formal_Proof_Module.sv:591$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_trap_2
    connect \Y $eq$Formal_Proof_Module.sv:591$135_Y
  end
  attribute \src "Formal_Proof_Module.sv:599.53-599.82"
  cell $logic_not $eq$Formal_Proof_Module.sv:599$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_trap_5
    connect \Y $eq$Formal_Proof_Module.sv:599$138_Y
  end
  attribute \module_not_derived 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  cell $initstate $initstate$2
    connect \Y $0$formal$Formal_Proof_Module.sv:436$1_EN[0:0]$1166
  end
  attribute \src "Formal_Proof_Module.sv:1126.31-1126.93"
  cell $le $le$Formal_Proof_Module.sv:1126$195
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs2_rdata
    connect \B \rvfi1_rs1_rdata
    connect \Y $le$Formal_Proof_Module.sv:1126$195_Y
  end
  attribute \src "Formal_Proof_Module.sv:1132.31-1132.65"
  cell $le $le$Formal_Proof_Module.sv:1132$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs2_rdata
    connect \B \rvfi1_rs1_rdata
    connect \Y $le$Formal_Proof_Module.sv:1132$197_Y
  end
  attribute \src "Formal_Proof_Module.sv:1834.44-1834.68"
  cell $le $le$Formal_Proof_Module.sv:1834$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { 2'00 \insDecode_insNr }
    connect \B 6'100101
    connect \Y \when_Formal_Proof_Module_l1222
  end
  attribute \src "Formal_Proof_Module.sv:1443.44-1443.116"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1443$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$202_Y
    connect \B $eq$Formal_Proof_Module.sv:1443$203_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1443$204_Y
  end
  attribute \src "Formal_Proof_Module.sv:1443.43-1443.203"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1443$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1443$207_Y
    connect \Y \when_Formal_Proof_Module_l213
  end
  attribute \src "Formal_Proof_Module.sv:1671.39-1671.91"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$211_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$212_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.38-1671.131"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$212_Y
    connect \B $eq$Formal_Proof_Module.sv:1443$203_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$214_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.37-1671.171"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$214_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$215_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$216_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.179-1671.217"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \insDecode_trap
    connect \B \rvfi1_trap
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$218_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.178-1671.265"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$218_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$219_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$220_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.271-1671.362"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_37
    connect \B $logic_or$Formal_Proof_Module.sv:1671$224_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$225_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.36-1671.364"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1671$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$216_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1671$226_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1671$227_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.215-1696.271"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1696$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_27
    connect \B \_zz_insDecode_validExec_28
    connect \Y $logic_and$Formal_Proof_Module.sv:1696$325_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.214-1696.323"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1696$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1696$325_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$326_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1696$327_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.213-1696.425"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1696$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1696$327_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1696$330_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1696$331_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.212-1696.456"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1696$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1696$331_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$332_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1696$333_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.36-1696.458"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1696$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1696$334_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1696$335_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.216-1699.272"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1699$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_37
    connect \B \_zz_insDecode_validExec_38
    connect \Y \_zz_insDecode_validExec_27
  end
  attribute \src "Formal_Proof_Module.sv:1699.215-1699.324"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1699$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_27
    connect \B $eq$Formal_Proof_Module.sv:1699$344_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1699$345_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.214-1699.357"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1699$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1699$345_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$326_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1699$347_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.213-1699.437"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1699$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1699$347_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1699$350_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1699$351_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.212-1699.468"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1699$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1699$351_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$332_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1699$353_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.36-1699.470"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1699$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1699$354_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1699$355_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.215-1702.324"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1702$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_27
    connect \B $eq$Formal_Proof_Module.sv:1702$364_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1702$365_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.214-1702.357"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1702$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1702$365_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$326_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1702$367_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.213-1702.437"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1702$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1702$367_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1702$370_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1702$371_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.212-1702.468"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1702$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1702$371_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$332_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1702$373_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.36-1702.470"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1702$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1702$374_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1702$375_Y
  end
  attribute \src "Formal_Proof_Module.sv:1705.213-1705.437"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1705$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1696$327_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1705$390_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1705$391_Y
  end
  attribute \src "Formal_Proof_Module.sv:1705.212-1705.468"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1705$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1705$391_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$332_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1705$393_Y
  end
  attribute \src "Formal_Proof_Module.sv:1705.36-1705.470"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1705$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1705$394_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1705$395_Y
  end
  attribute \src "Formal_Proof_Module.sv:1708.213-1708.437"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1708$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1699$347_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1708$410_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1708$411_Y
  end
  attribute \src "Formal_Proof_Module.sv:1708.212-1708.468"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1708$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1708$411_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$332_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1708$413_Y
  end
  attribute \src "Formal_Proof_Module.sv:1708.36-1708.470"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1708$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1708$414_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1708$415_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.37-1718.111"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1718$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$203_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$215_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1718$418_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.217-1718.283"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1718$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_37
    connect \B $eq$Formal_Proof_Module.sv:1718$424_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1718$425_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.216-1718.316"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1718$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$425_Y
    connect \B $eq$Formal_Proof_Module.sv:1718$426_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1718$427_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.215-1718.349"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1718$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$427_Y
    connect \B $eq$Formal_Proof_Module.sv:1718$428_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1718$429_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.214-1718.390"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1718$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$429_Y
    connect \B $eq$Formal_Proof_Module.sv:1718$430_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1718$431_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.36-1718.392"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1718$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$418_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1718$432_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1718$433_Y
  end
  attribute \src "Formal_Proof_Module.sv:1721.215-1721.349"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1721$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$427_Y
    connect \B $eq$Formal_Proof_Module.sv:1721$446_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1721$447_Y
  end
  attribute \src "Formal_Proof_Module.sv:1721.214-1721.390"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1721$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1721$447_Y
    connect \B $eq$Formal_Proof_Module.sv:1718$430_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1721$449_Y
  end
  attribute \src "Formal_Proof_Module.sv:1721.36-1721.392"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1721$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$418_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1721$450_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1721$451_Y
  end
  attribute \src "Formal_Proof_Module.sv:1724.215-1724.349"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1724$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$427_Y
    connect \B $eq$Formal_Proof_Module.sv:1724$464_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1724$465_Y
  end
  attribute \src "Formal_Proof_Module.sv:1724.214-1724.390"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1724$467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1724$465_Y
    connect \B $eq$Formal_Proof_Module.sv:1718$430_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1724$467_Y
  end
  attribute \src "Formal_Proof_Module.sv:1724.36-1724.392"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1724$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1718$418_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1724$468_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1724$469_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.151-1747.278"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1747$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1747$474_Y
    connect \B $lt$Formal_Proof_Module.sv:1747$475_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1747$476_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.285-1747.411"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1747$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1671$211_Y
    connect \B $logic_not$Formal_Proof_Module.sv:1747$480_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1747$481_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.43-1747.413"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1747$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1747$482_Y
    connect \Y \when_Formal_Proof_Module_l226
  end
  attribute \src "Formal_Proof_Module.sv:1748.151-1748.223"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1748$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1747$474_Y
    connect \B $lt$Formal_Proof_Module.sv:1748$489_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1748$490_Y
  end
  attribute \src "Formal_Proof_Module.sv:1748.230-1748.299"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1748$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1671$211_Y
    connect \B $logic_not$Formal_Proof_Module.sv:1748$494_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1748$495_Y
  end
  attribute \src "Formal_Proof_Module.sv:1748.43-1748.301"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1748$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1748$496_Y
    connect \Y \when_Formal_Proof_Module_l239
  end
  attribute \src "Formal_Proof_Module.sv:1749.43-1749.206"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1749$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1749$504_Y
    connect \Y \when_Formal_Proof_Module_l252
  end
  attribute \src "Formal_Proof_Module.sv:1750.43-1750.206"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1750$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1750$512_Y
    connect \Y \when_Formal_Proof_Module_l265
  end
  attribute \src "Formal_Proof_Module.sv:1751.43-1751.206"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1751$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1751$520_Y
    connect \Y \when_Formal_Proof_Module_l278
  end
  attribute \src "Formal_Proof_Module.sv:1753.43-1753.203"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1753$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1753$528_Y
    connect \Y \when_Formal_Proof_Module_l292
  end
  attribute \src "Formal_Proof_Module.sv:1754.43-1754.203"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1754$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1754$535_Y
    connect \Y \when_Formal_Proof_Module_l315
  end
  attribute \src "Formal_Proof_Module.sv:1755.43-1755.203"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1755$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1755$542_Y
    connect \Y \when_Formal_Proof_Module_l328
  end
  attribute \src "Formal_Proof_Module.sv:1756.43-1756.145"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1756$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$202_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1756$547_Y
    connect \Y \when_Formal_Proof_Module_l357
  end
  attribute \src "Formal_Proof_Module.sv:1757.43-1757.162"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1757$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$202_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1757$552_Y
    connect \Y \when_Formal_Proof_Module_l374
  end
  attribute \src "Formal_Proof_Module.sv:1758.44-1758.157"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1758$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1443$204_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$215_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1758$558_Y
  end
  attribute \src "Formal_Proof_Module.sv:1758.43-1758.244"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1758$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1758$561_Y
    connect \Y \when_Formal_Proof_Module_l395
  end
  attribute \src "Formal_Proof_Module.sv:1759.43-1759.244"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1759$571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1759$570_Y
    connect \Y \when_Formal_Proof_Module_l408
  end
  attribute \src "Formal_Proof_Module.sv:1761.43-1761.244"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1761$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1761$580_Y
    connect \Y \when_Formal_Proof_Module_l432
  end
  attribute \src "Formal_Proof_Module.sv:1763.192-1763.319"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1763$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1747$474_Y
    connect \B $lt$Formal_Proof_Module.sv:1123$194_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1763$591_Y
  end
  attribute \src "Formal_Proof_Module.sv:1763.326-1763.452"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1763$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1671$211_Y
    connect \B $logic_not$Formal_Proof_Module.sv:1763$595_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1763$596_Y
  end
  attribute \src "Formal_Proof_Module.sv:1763.43-1763.454"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1763$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1763$597_Y
    connect \Y \when_Formal_Proof_Module_l454
  end
  attribute \src "Formal_Proof_Module.sv:1765.192-1765.324"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1765$608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1747$474_Y
    connect \B $lt$Formal_Proof_Module.sv:1129$196_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1765$608_Y
  end
  attribute \src "Formal_Proof_Module.sv:1765.331-1765.439"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1765$613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1671$211_Y
    connect \B $logic_not$Formal_Proof_Module.sv:1765$612_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1765$613_Y
  end
  attribute \src "Formal_Proof_Module.sv:1765.43-1765.441"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1765$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1765$614_Y
    connect \Y \when_Formal_Proof_Module_l476
  end
  attribute \src "Formal_Proof_Module.sv:1767.43-1767.246"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1767$626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1767$625_Y
    connect \Y \when_Formal_Proof_Module_l498
  end
  attribute \src "Formal_Proof_Module.sv:1768.43-1768.244"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1768$635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1768$634_Y
    connect \Y \when_Formal_Proof_Module_l521
  end
  attribute \src "Formal_Proof_Module.sv:1769.43-1769.244"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1769$644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1769$643_Y
    connect \Y \when_Formal_Proof_Module_l534
  end
  attribute \src "Formal_Proof_Module.sv:1771.43-1771.246"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1771$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1771$654_Y
    connect \Y \when_Formal_Proof_Module_l558
  end
  attribute \src "Formal_Proof_Module.sv:1773.43-1773.246"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1773$666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1758$558_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1773$665_Y
    connect \Y \when_Formal_Proof_Module_l580
  end
  attribute \src "Formal_Proof_Module.sv:1774.46-1774.87"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1774$668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \insDecode_trap
    connect \B $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1774$668_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.45-1774.112"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1774$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$668_Y
    connect \B \rvfi1_trap
    connect \Y $logic_and$Formal_Proof_Module.sv:1774$670_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.44-1774.170"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1774$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$670_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$219_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1774$672_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.178-1774.233"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1774$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_zz_insDecode_validExec_37
    connect \B $eq$Formal_Proof_Module.sv:1443$202_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1774$675_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.177-1774.322"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1774$679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$675_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1774$678_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1774$679_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.176-1774.382"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1774$681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$679_Y
    connect \B $eq$Formal_Proof_Module.sv:1774$680_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1774$681_Y
  end
  attribute \src "Formal_Proof_Module.sv:1776.247-1776.544"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1776$699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$679_Y
    connect \B $eq$Formal_Proof_Module.sv:1776$698_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1776$699_Y
  end
  attribute \src "Formal_Proof_Module.sv:1776.43-1776.546"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1776$701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$203_Y
    connect \B $logic_or$Formal_Proof_Module.sv:1776$700_Y
    connect \Y \when_Formal_Proof_Module_l649
  end
  attribute \src "Formal_Proof_Module.sv:1826.30-1826.87"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1826$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1826$723_Y
    connect \B $eq$Formal_Proof_Module.sv:1718$426_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1826$725_Y
  end
  attribute \src "Formal_Proof_Module.sv:1826.29-1826.120"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1826$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1826$725_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$326_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1826$727_Y
  end
  attribute \src "Formal_Proof_Module.sv:1826.28-1826.151"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1826$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1826$727_Y
    connect \B $eq$Formal_Proof_Module.sv:1826$728_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1826$729_Y
  end
  attribute \src "Formal_Proof_Module.sv:1826.27-1826.182"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1826$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1826$729_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$332_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:1826$731_Y
  end
  attribute \src "Formal_Proof_Module.sv:1833.44-1833.83"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1833$733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checkpoint_check
    connect \B \stateEval_pastValid
    connect \Y \when_Formal_Proof_Module_l1221
  end
  attribute \src "Formal_Proof_Module.sv:1867.20-1867.51"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1867$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \regEval_valid
    connect \B \jumpEval_valid
    connect \Y $logic_and$Formal_Proof_Module.sv:1867$816_Y
  end
  attribute \src "Formal_Proof_Module.sv:1867.19-1867.72"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1867$817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1867$816_Y
    connect \B \dMemIOEval_valid
    connect \Y $logic_and$Formal_Proof_Module.sv:1867$817_Y
  end
  attribute \src "Formal_Proof_Module.sv:1867.18-1867.92"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1867$818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1867$817_Y
    connect \B \stateEval_valid
    connect \Y $logic_and$Formal_Proof_Module.sv:1867$818_Y
  end
  attribute \src "Formal_Proof_Module.sv:1867.17-1867.116"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:1867$819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1867$818_Y
    connect \B \insDecode_validExec
    connect \Y $logic_and$Formal_Proof_Module.sv:1867$819_Y
  end
  attribute \src "Formal_Proof_Module.sv:441.68-441.109"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:441$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state1_fetch
    connect \B $logic_not$Formal_Proof_Module.sv:441$107_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:441$108_Y
  end
  attribute \src "Formal_Proof_Module.sv:454.42-454.93"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:454$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:454$111_Y
    connect \B \checkpoint_firstFetch
    connect \Y \when_Formal_Proof_Module_l95
  end
  attribute \src "Formal_Proof_Module.sv:457.27-457.78"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:457$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checkpoint_firstCheckPoint
    connect \B \rvfi1_valid
    connect \Y $logic_and$Formal_Proof_Module.sv:457$115_Y
  end
  attribute \src "Formal_Proof_Module.sv:599.31-599.84"
  cell $logic_and $logic_and$Formal_Proof_Module.sv:599$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \insDecode_jump
    connect \B $logic_not$Formal_Proof_Module.sv:599$139_Y
    connect \Y $logic_and$Formal_Proof_Module.sv:599$140_Y
  end
  attribute \src "Formal_Proof_Module.sv:1018.31-1018.57"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1018$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1018$183_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:1018$184_Y
  end
  attribute \src "Formal_Proof_Module.sv:1047.31-1047.77"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1047$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$Formal_Proof_Module.sv:1047$189_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:1047$190_Y
  end
  attribute \src "Formal_Proof_Module.sv:1211.32-1211.48"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1211$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \insDecode_trap
    connect \Y \_zz_insDecode_validExec_37
  end
  attribute \src "Formal_Proof_Module.sv:1671.295-1671.311"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1671$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \insDecode_jump
    connect \Y $logic_not$Formal_Proof_Module.sv:1671$222_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.315-1747.410"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1747$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$Formal_Proof_Module.sv:1747$475_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:1747$480_Y
  end
  attribute \src "Formal_Proof_Module.sv:1748.260-1748.298"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1748$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$Formal_Proof_Module.sv:1748$489_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:1748$494_Y
  end
  attribute \src "Formal_Proof_Module.sv:1763.356-1763.451"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1763$595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$Formal_Proof_Module.sv:1123$194_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:1763$595_Y
  end
  attribute \src "Formal_Proof_Module.sv:1765.361-1765.438"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1765$612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$Formal_Proof_Module.sv:1129$196_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:1765$612_Y
  end
  attribute \src "Formal_Proof_Module.sv:1779.27-1779.48"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1779$705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \insDecode_validExec
    connect \Y \dbg_execError
  end
  attribute \src "Formal_Proof_Module.sv:1808.26-1808.41"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1808$714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \regEval_valid
    connect \Y \dbg_regError
  end
  attribute \src "Formal_Proof_Module.sv:1822.27-1822.43"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1822$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \jumpEval_valid
    connect \Y \dbg_jumpError
  end
  attribute \src "Formal_Proof_Module.sv:1832.26-1832.44"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:1832$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dMemIOEval_valid
    connect \Y \dbg_memError
  end
  attribute \src "Formal_Proof_Module.sv:441.85-441.108"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:441$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checkpoint_firstFetch
    connect \Y $logic_not$Formal_Proof_Module.sv:441$107_Y
  end
  attribute \src "Formal_Proof_Module.sv:480.36-480.68"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:480$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:480$118_Y
    connect \Y \stateEval_zeroRegError
  end
  attribute \src "Formal_Proof_Module.sv:482.37-482.77"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:482$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:482$120_Y
    connect \Y \stateEval_pcMisalligned
  end
  attribute \src "Formal_Proof_Module.sv:486.26-486.79"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:486$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$Formal_Proof_Module.sv:486$123_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:486$124_Y
  end
  attribute \src "Formal_Proof_Module.sv:588.27-588.58"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:588$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:588$133_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:588$134_Y
  end
  attribute \src "Formal_Proof_Module.sv:591.27-591.60"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:591$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:591$135_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:591$136_Y
  end
  attribute \src "Formal_Proof_Module.sv:599.50-599.83"
  cell $logic_not $logic_not$Formal_Proof_Module.sv:599$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:599$138_Y
    connect \Y $logic_not$Formal_Proof_Module.sv:599$139_Y
  end
  attribute \src "Formal_Proof_Module.sv:1047.34-1047.76"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1047$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1018$183_Y
    connect \B \insDecode_trap
    connect \Y $logic_or$Formal_Proof_Module.sv:1047$189_Y
  end
  attribute \src "Formal_Proof_Module.sv:1443.122-1443.202"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1443$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1443$206_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1443$207_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.294-1671.361"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1671$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$Formal_Proof_Module.sv:1671$222_Y
    connect \B $eq$Formal_Proof_Module.sv:1671$223_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1671$224_Y
  end
  attribute \src "Formal_Proof_Module.sv:1671.177-1671.363"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1671$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1671$225_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1671$226_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.329-1696.424"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1696$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1696$329_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1696$330_Y
  end
  attribute \src "Formal_Proof_Module.sv:1696.115-1696.457"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1696$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1696$333_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1696$334_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.363-1699.436"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1699$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1699$349_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1699$350_Y
  end
  attribute \src "Formal_Proof_Module.sv:1699.115-1699.469"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1699$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1699$353_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1699$354_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.363-1702.436"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1702$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1702$369_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1702$370_Y
  end
  attribute \src "Formal_Proof_Module.sv:1702.115-1702.469"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1702$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1702$373_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1702$374_Y
  end
  attribute \src "Formal_Proof_Module.sv:1705.363-1705.436"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1705$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1705$389_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1705$390_Y
  end
  attribute \src "Formal_Proof_Module.sv:1705.115-1705.469"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1705$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1705$393_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1705$394_Y
  end
  attribute \src "Formal_Proof_Module.sv:1708.363-1708.436"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1708$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1708$409_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1708$410_Y
  end
  attribute \src "Formal_Proof_Module.sv:1708.115-1708.469"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1708$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1708$413_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1708$414_Y
  end
  attribute \src "Formal_Proof_Module.sv:1718.117-1718.391"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1718$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1718$431_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1718$432_Y
  end
  attribute \src "Formal_Proof_Module.sv:1721.117-1721.391"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1721$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1721$449_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1721$450_Y
  end
  attribute \src "Formal_Proof_Module.sv:1724.117-1724.391"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1724$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1671$220_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1724$467_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1724$468_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.123-1747.279"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1747$477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1747$476_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1747$477_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.122-1747.412"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1747$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$Formal_Proof_Module.sv:1747$477_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1747$481_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1747$482_Y
  end
  attribute \src "Formal_Proof_Module.sv:1748.123-1748.224"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1748$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1748$490_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1748$491_Y
  end
  attribute \src "Formal_Proof_Module.sv:1748.122-1748.300"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1748$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$Formal_Proof_Module.sv:1748$491_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1748$495_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1748$496_Y
  end
  attribute \src "Formal_Proof_Module.sv:1749.122-1749.205"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1749$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1749$503_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1749$504_Y
  end
  attribute \src "Formal_Proof_Module.sv:1750.122-1750.205"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1750$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1750$511_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1750$512_Y
  end
  attribute \src "Formal_Proof_Module.sv:1751.122-1751.205"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1751$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1751$519_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1751$520_Y
  end
  attribute \src "Formal_Proof_Module.sv:1753.122-1753.202"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1753$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1753$527_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1753$528_Y
  end
  attribute \src "Formal_Proof_Module.sv:1754.122-1754.202"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1754$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1754$534_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1754$535_Y
  end
  attribute \src "Formal_Proof_Module.sv:1755.122-1755.202"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1755$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1755$541_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1755$542_Y
  end
  attribute \src "Formal_Proof_Module.sv:1756.81-1756.144"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1756$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1756$546_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1756$547_Y
  end
  attribute \src "Formal_Proof_Module.sv:1757.81-1757.161"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1757$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1757$551_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1757$552_Y
  end
  attribute \src "Formal_Proof_Module.sv:1758.163-1758.243"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1758$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1758$560_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1758$561_Y
  end
  attribute \src "Formal_Proof_Module.sv:1759.163-1759.243"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1759$570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1759$569_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1759$570_Y
  end
  attribute \src "Formal_Proof_Module.sv:1761.163-1761.243"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1761$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1761$579_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1761$580_Y
  end
  attribute \src "Formal_Proof_Module.sv:1763.164-1763.320"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1763$592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1763$591_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1763$592_Y
  end
  attribute \src "Formal_Proof_Module.sv:1763.163-1763.453"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1763$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$Formal_Proof_Module.sv:1763$592_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1763$596_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1763$597_Y
  end
  attribute \src "Formal_Proof_Module.sv:1765.164-1765.325"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1765$609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1765$608_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1765$609_Y
  end
  attribute \src "Formal_Proof_Module.sv:1765.163-1765.440"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1765$614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$Formal_Proof_Module.sv:1765$609_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1765$613_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1765$614_Y
  end
  attribute \src "Formal_Proof_Module.sv:1767.163-1767.245"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1767$625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1767$624_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1767$625_Y
  end
  attribute \src "Formal_Proof_Module.sv:1768.163-1768.243"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1768$634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1768$633_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1768$634_Y
  end
  attribute \src "Formal_Proof_Module.sv:1769.163-1769.243"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1769$643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1769$642_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1769$643_Y
  end
  attribute \src "Formal_Proof_Module.sv:1771.163-1771.245"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1771$654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1771$653_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1771$654_Y
  end
  attribute \src "Formal_Proof_Module.sv:1773.163-1773.245"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1773$665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1773$664_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1773$665_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.239-1774.321"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1774$678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1443$205_Y
    connect \B $eq$Formal_Proof_Module.sv:1774$677_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1774$678_Y
  end
  attribute \src "Formal_Proof_Module.sv:1774.43-1774.383"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1774$682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$672_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1774$681_Y
    connect \Y \when_Formal_Proof_Module_l619
  end
  attribute \src "Formal_Proof_Module.sv:1776.83-1776.545"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1776$700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1774$672_Y
    connect \B $logic_and$Formal_Proof_Module.sv:1776$699_Y
    connect \Y $logic_or$Formal_Proof_Module.sv:1776$700_Y
  end
  attribute \src "Formal_Proof_Module.sv:1777.44-1777.100"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:1777$704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \when_Formal_Proof_Module_l634
    connect \B $eq$Formal_Proof_Module.sv:1777$703_Y
    connect \Y \when_Formal_Proof_Module_l1061
  end
  attribute \src "Formal_Proof_Module.sv:441.42-441.110"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:441$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi1_valid
    connect \B $logic_and$Formal_Proof_Module.sv:441$108_Y
    connect \Y \when_Formal_Proof_Module_l89
  end
  attribute \src "Formal_Proof_Module.sv:486.29-486.78"
  cell $logic_or $logic_or$Formal_Proof_Module.sv:486$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stateEval_zeroRegError
    connect \B \stateEval_pcMisalligned
    connect \Y $logic_or$Formal_Proof_Module.sv:486$123_Y
  end
  attribute \src "Formal_Proof_Module.sv:1123.31-1123.90"
  cell $lt $lt$Formal_Proof_Module.sv:1123$194
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $lt$Formal_Proof_Module.sv:1123$194_Y
  end
  attribute \src "Formal_Proof_Module.sv:1129.31-1129.64"
  cell $lt $lt$Formal_Proof_Module.sv:1129$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $lt$Formal_Proof_Module.sv:1129$196_Y
  end
  attribute \src "Formal_Proof_Module.sv:1747.188-1747.277"
  cell $lt $lt$Formal_Proof_Module.sv:1747$475
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_insn [31:20]
    connect \Y $lt$Formal_Proof_Module.sv:1747$475_Y
  end
  attribute \src "Formal_Proof_Module.sv:1748.188-1748.222"
  cell $lt $lt$Formal_Proof_Module.sv:1748$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
    connect \Y $lt$Formal_Proof_Module.sv:1748$489_Y
  end
  attribute \src "Formal_Proof_Module.sv:293.41-293.59"
  cell $mod $mod$Formal_Proof_Module.sv:293$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \state1_pc
    connect \B 3'100
    connect \Y \_zz_stateEval_pcMisalligned
  end
  attribute \src "Formal_Proof_Module.sv:319.32-319.61"
  cell $mod $mod$Formal_Proof_Module.sv:319$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \_zz_insDecode_trap_1
    connect \B 3'100
    connect \Y \_zz_insDecode_trap
  end
  attribute \src "Formal_Proof_Module.sv:326.34-326.78"
  cell $mod $mod$Formal_Proof_Module.sv:326$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A { \_zz_insDecode_trap_3 [31:1] 1'0 }
    connect \B 3'100
    connect \Y \_zz_insDecode_trap_2
  end
  attribute \src "Formal_Proof_Module.sv:335.34-335.59"
  cell $mod $mod$Formal_Proof_Module.sv:335$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [7] \rvfi1_insn [30:25] \rvfi1_insn [11:8] 1'0 }
    connect \B 3'100
    connect \Y \_zz_insDecode_trap_5
  end
  attribute \src "Formal_Proof_Module.sv:403.48-403.69"
  cell $mul $mul$Formal_Proof_Module.sv:403$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 11
    connect \A \rvfi1_rd_addr
    connect \B 6'100000
    connect \Y \_zz_when_Formal_Proof_Module_l1113
  end
  attribute \src "Formal_Proof_Module.sv:1120.31-1120.65"
  cell $ne $ne$Formal_Proof_Module.sv:1120$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $ne$Formal_Proof_Module.sv:1120$193_Y
  end
  attribute \src "Formal_Proof_Module.sv:1750.169-1750.203"
  cell $or $or$Formal_Proof_Module.sv:1750$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
    connect \Y $or$Formal_Proof_Module.sv:1750$510_Y
  end
  attribute \src "Formal_Proof_Module.sv:1771.210-1771.243"
  cell $or $or$Formal_Proof_Module.sv:1771$652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $or$Formal_Proof_Module.sv:1771$652_Y
  end
  attribute \src "Formal_Proof_Module.sv:1864.3-1908.6"
  cell $dff $procdff$6847
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$Formal_Proof_Module.sv:1866$3_CHECK[0:0]$738
    connect \Q $formal$Formal_Proof_Module.sv:1866$3_CHECK
  end
  attribute \src "Formal_Proof_Module.sv:1866.10-1866.40|Formal_Proof_Module.sv:1866.7-1868.10"
  cell $mux $procmux$4486
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l1222
    connect \Y $procmux$4486_Y
  end
  attribute \src "Formal_Proof_Module.sv:1866.10-1866.40|Formal_Proof_Module.sv:1866.7-1868.10"
  cell $mux $procmux$4490
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2812:Anyseq$7111
    connect \B $logic_and$Formal_Proof_Module.sv:1867$819_Y
    connect \S \when_Formal_Proof_Module_l1222
    connect \Y $procmux$4490_Y
  end
  attribute \src "Formal_Proof_Module.sv:1865.8-1865.38|Formal_Proof_Module.sv:1865.5-1869.8"
  cell $mux $procmux$4492
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2812:Anyseq$7113
    connect \B $procmux$4490_Y
    connect \S \when_Formal_Proof_Module_l1221
    connect \Y $0$formal$Formal_Proof_Module.sv:1866$3_CHECK[0:0]$738
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1825.8-1825.38|Formal_Proof_Module.sv:1825.5-1829.8"
  cell $mux $procmux$4518
    parameter \WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:1826$731_Y
    connect \B 1'1
    connect \S \insDecode_memActive
    connect \Y \dMemIOEval_valid
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1813.10-1813.40|Formal_Proof_Module.sv:1813.7-1817.10"
  cell $mux $procmux$4521
    parameter \WIDTH 1
    connect \A $eq$Formal_Proof_Module.sv:1814$717_Y
    connect \B $eq$Formal_Proof_Module.sv:1816$718_Y
    connect \S \insDecode_jump
    connect \Y $2\jumpEval_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1810.8-1810.22|Formal_Proof_Module.sv:1810.5-1818.8"
  cell $mux $procmux$4527
    parameter \WIDTH 1
    connect \A $2\jumpEval_valid[0:0]
    connect \B $eq$Formal_Proof_Module.sv:1811$716_Y
    connect \S \insDecode_trap
    connect \Y \jumpEval_valid
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1801.8-1801.26|Formal_Proof_Module.sv:1801.5-1805.8"
  cell $mux $procmux$4530
    parameter \WIDTH 1
    connect \A \when_Formal_Proof_Module_l1107
    connect \B \regEval_correctWrite
    connect \S \insDecode_regWrite
    connect \Y \regEval_valid
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1793.8-1793.38|Formal_Proof_Module.sv:1793.5-1797.8"
  cell $mux $procmux$4533
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l1113
    connect \Y \regEval_correctWrite
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4542_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 4'1111
    connect \Y $procmux$4542_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1716.9-1729.16"
  cell $pmux $procmux$4547
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $logic_and$Formal_Proof_Module.sv:1718$433_Y $logic_and$Formal_Proof_Module.sv:1721$451_Y $logic_and$Formal_Proof_Module.sv:1724$469_Y }
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4548_CMP }
    connect \Y $40\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1716.9-1729.16"
  cell $eq $procmux$4548_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 2'10
    connect \Y $procmux$4548_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4552_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 6'100011
    connect \Y $procmux$4552_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1694.9-1713.16"
  cell $pmux $procmux$4558
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $logic_and$Formal_Proof_Module.sv:1696$335_Y $logic_and$Formal_Proof_Module.sv:1699$355_Y $logic_and$Formal_Proof_Module.sv:1702$375_Y $logic_and$Formal_Proof_Module.sv:1705$395_Y $logic_and$Formal_Proof_Module.sv:1708$415_Y }
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4548_CMP $procmux$4560_CMP $procmux$4559_CMP }
    connect \Y $39\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1694.9-1713.16"
  cell $eq $procmux$4559_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 3'101
    connect \Y $procmux$4559_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1694.9-1713.16"
  cell $eq $procmux$4560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 3'100
    connect \Y $procmux$4560_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4565_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 2'11
    connect \Y $procmux$4565_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1669.9-1691.16"
  cell $mux $procmux$4572
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $logic_and$Formal_Proof_Module.sv:1671$227_Y
    connect \S $auto$opt_reduce.cc:134:opt_mux$6960
    connect \Y $38\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1669.9-1691.16"
  cell $eq $procmux$4573_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 3'111
    connect \Y $procmux$4573_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1669.9-1691.16"
  cell $eq $procmux$4574_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 3'110
    connect \Y $procmux$4574_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 7'1100011
    connect \Y $procmux$4580_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1659.14-1659.43|Formal_Proof_Module.sv:1659.11-1663.14"
  cell $mux $procmux$4589
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l649
    connect \Y $37\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 7'1100111
    connect \Y $procmux$4594_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1658.12-1658.41|Formal_Proof_Module.sv:1658.9-1666.12"
  cell $mux $procmux$4602
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $37\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l634
    connect \Y $36\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1651.12-1651.41|Formal_Proof_Module.sv:1651.9-1655.12"
  cell $mux $procmux$4614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l619
    connect \Y $35\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 7'1101111
    connect \Y $procmux$4617_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1639.18-1639.47|Formal_Proof_Module.sv:1639.15-1643.18"
  cell $mux $procmux$4628
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l580
    connect \Y $34\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1539.9-1648.16"
  cell $eq $procmux$4637_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [14:12]
    connect \B 2'11
    connect \Y $procmux$4637_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$4642_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 6'110011
    connect \Y $procmux$4642_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1638.16-1638.45|Formal_Proof_Module.sv:1638.13-1646.16"
  cell $mux $procmux$4652
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $34\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $33\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1628.18-1628.47|Formal_Proof_Module.sv:1628.15-1632.18"
  cell $mux $procmux$4676
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l558
    connect \Y $32\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1627.16-1627.45|Formal_Proof_Module.sv:1627.13-1635.16"
  cell $mux $procmux$4694
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $32\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $31\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1615.20-1615.49|Formal_Proof_Module.sv:1615.17-1619.20"
  cell $mux $procmux$4712
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l534
    connect \Y $30\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1606.13-1624.20"
  cell $eq $procmux$4715_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [31:25]
    connect \B 6'100000
    connect \Y $procmux$4715_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1608.20-1608.49|Formal_Proof_Module.sv:1608.17-1612.20"
  cell $mux $procmux$4733
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l521
    connect \Y $29\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1606.13-1624.20"
  cell $pmux $procmux$4752
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $29\insDecode_validExec[0:0] $30\insDecode_validExec[0:0] }
    connect \S { \when_Formal_Proof_Module_l285 $procmux$4715_CMP }
    connect \Y $28\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1596.18-1596.47|Formal_Proof_Module.sv:1596.15-1600.18"
  cell $mux $procmux$4772
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l498
    connect \Y $27\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1595.16-1595.45|Formal_Proof_Module.sv:1595.13-1603.16"
  cell $mux $procmux$4792
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $27\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $26\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1585.18-1585.47|Formal_Proof_Module.sv:1585.15-1589.18"
  cell $mux $procmux$4812
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l476
    connect \Y $25\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1584.16-1584.45|Formal_Proof_Module.sv:1584.13-1592.16"
  cell $mux $procmux$4833
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $25\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $24\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1574.18-1574.47|Formal_Proof_Module.sv:1574.15-1578.18"
  cell $mux $procmux$4854
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l454
    connect \Y $23\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1573.16-1573.45|Formal_Proof_Module.sv:1573.13-1581.16"
  cell $mux $procmux$4876
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $23\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $22\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1563.18-1563.47|Formal_Proof_Module.sv:1563.15-1567.18"
  cell $mux $procmux$4898
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l432
    connect \Y $21\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1562.16-1562.45|Formal_Proof_Module.sv:1562.13-1570.16"
  cell $mux $procmux$4921
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $21\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $20\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1550.20-1550.49|Formal_Proof_Module.sv:1550.17-1554.20"
  cell $mux $procmux$4944
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l408
    connect \Y $19\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1543.20-1543.49|Formal_Proof_Module.sv:1543.17-1547.20"
  cell $mux $procmux$4970
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l395
    connect \Y $18\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1541.13-1559.20"
  cell $pmux $procmux$4994
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $18\insDecode_validExec[0:0] $19\insDecode_validExec[0:0] }
    connect \S { \when_Formal_Proof_Module_l285 $procmux$4715_CMP }
    connect \Y $17\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1539.9-1648.16"
  cell $pmux $procmux$5010
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $33\insDecode_validExec[0:0]
    connect \B { $17\insDecode_validExec[0:0] $20\insDecode_validExec[0:0] $22\insDecode_validExec[0:0] $24\insDecode_validExec[0:0] $26\insDecode_validExec[0:0] $28\insDecode_validExec[0:0] $31\insDecode_validExec[0:0] }
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4548_CMP $procmux$4637_CMP $procmux$4560_CMP $procmux$4559_CMP $procmux$4574_CMP }
    connect \Y $16\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1532.12-1532.41|Formal_Proof_Module.sv:1532.9-1536.12"
  cell $mux $procmux$5030
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l374
    connect \Y $15\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$5033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 5'10111
    connect \Y $procmux$5033_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1525.12-1525.41|Formal_Proof_Module.sv:1525.9-1529.12"
  cell $mux $procmux$5045
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l357
    connect \Y $14\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$5048_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 6'110111
    connect \Y $procmux$5048_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1511.20-1511.49|Formal_Proof_Module.sv:1511.17-1515.20"
  cell $mux $procmux$5062
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l328
    connect \Y $13\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $eq $procmux$5076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 5'10011
    connect \Y $procmux$5076_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1504.20-1504.49|Formal_Proof_Module.sv:1504.17-1508.20"
  cell $mux $procmux$5091
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l315
    connect \Y $12\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1502.13-1520.20"
  cell $pmux $procmux$5118
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $12\insDecode_validExec[0:0] $13\insDecode_validExec[0:0] }
    connect \S { \when_Formal_Proof_Module_l285 $procmux$4715_CMP }
    connect \Y $11\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1492.18-1492.47|Formal_Proof_Module.sv:1492.15-1496.18"
  cell $mux $procmux$5146
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l292
    connect \Y $10\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1491.16-1491.45|Formal_Proof_Module.sv:1491.13-1499.16"
  cell $mux $procmux$5167
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $10\insDecode_validExec[0:0]
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $9\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1484.16-1484.45|Formal_Proof_Module.sv:1484.13-1488.16"
  cell $mux $procmux$5187
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l278
    connect \Y $8\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1477.16-1477.45|Formal_Proof_Module.sv:1477.13-1481.16"
  cell $mux $procmux$5208
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l265
    connect \Y $7\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1470.16-1470.45|Formal_Proof_Module.sv:1470.13-1474.16"
  cell $mux $procmux$5230
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l252
    connect \Y $6\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1463.16-1463.45|Formal_Proof_Module.sv:1463.13-1467.16"
  cell $mux $procmux$5253
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l239
    connect \Y $5\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1456.16-1456.45|Formal_Proof_Module.sv:1456.13-1460.16"
  cell $mux $procmux$5277
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l226
    connect \Y $4\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1449.16-1449.45|Formal_Proof_Module.sv:1449.13-1453.16"
  cell $mux $procmux$5302
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l213
    connect \Y $3\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1447.9-1522.16"
  cell $pmux $procmux$5320
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $11\insDecode_validExec[0:0]
    connect \B { $3\insDecode_validExec[0:0] $4\insDecode_validExec[0:0] $5\insDecode_validExec[0:0] $6\insDecode_validExec[0:0] $7\insDecode_validExec[0:0] $8\insDecode_validExec[0:0] $9\insDecode_validExec[0:0] }
    connect \S { \when_Formal_Proof_Module_l634 $procmux$4548_CMP $procmux$4637_CMP $procmux$4560_CMP $procmux$4574_CMP $procmux$4573_CMP $eq$Formal_Proof_Module.sv:1777$703_Y }
    connect \Y $2\insDecode_validExec[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1445.5-1744.12"
  cell $pmux $procmux$5331
    parameter \S_WIDTH 9
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $2\insDecode_validExec[0:0] $14\insDecode_validExec[0:0] $15\insDecode_validExec[0:0] $16\insDecode_validExec[0:0] $35\insDecode_validExec[0:0] $36\insDecode_validExec[0:0] $38\insDecode_validExec[0:0] $39\insDecode_validExec[0:0] $40\insDecode_validExec[0:0] }
    connect \S { $procmux$5076_CMP $procmux$5048_CMP $procmux$5033_CMP $procmux$4642_CMP $procmux$4617_CMP $procmux$4594_CMP $procmux$4580_CMP $procmux$4565_CMP $procmux$4552_CMP }
    connect \Y \insDecode_validExec
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1431.12-1431.42|Formal_Proof_Module.sv:1431.9-1435.12"
  cell $mux $procmux$5344
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B 6'101000
    connect \S \when_Formal_Proof_Module_l1061
    connect \Y $18\insDecode_insNr[7:0] [5:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1412.9-1425.16"
  cell $pmux $procmux$5352
    parameter \S_WIDTH 3
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B 18'100011100100100101
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4548_CMP }
    connect \Y $17\insDecode_insNr[7:0] [5:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1390.9-1409.16"
  cell $pmux $procmux$5363
    parameter \S_WIDTH 5
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B 30'011110011111100000100001100010
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4548_CMP $procmux$4560_CMP $procmux$4559_CMP }
    connect \Y $16\insDecode_insNr[7:0] [5:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1365.9-1387.16"
  cell $pmux $procmux$5377
    parameter \S_WIDTH 6
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 30'110001100111010110111110011101
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4560_CMP $procmux$4559_CMP $procmux$4574_CMP $procmux$4573_CMP }
    connect \Y $15\insDecode_insNr[7:0] [4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1358.12-1358.41|Formal_Proof_Module.sv:1358.9-1362.12"
  cell $mux $procmux$5393
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 5'10111
    connect \S \when_Formal_Proof_Module_l634
    connect \Y $14\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1346.16-1346.45|Formal_Proof_Module.sv:1346.13-1350.16"
  cell $mux $procmux$5406
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 5'10101
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $13\insDecode_insNr[7:0] [4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1339.16-1339.45|Formal_Proof_Module.sv:1339.13-1343.16"
  cell $mux $procmux$5429
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 5'10100
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $12\insDecode_insNr[7:0] [4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1326.13-1336.20"
  cell $pmux $procmux$5446
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 10'1001010011
    connect \S { \when_Formal_Proof_Module_l285 $procmux$4715_CMP }
    connect \Y $11\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1319.16-1319.45|Formal_Proof_Module.sv:1319.13-1323.16"
  cell $mux $procmux$5465
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 5'10001
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $10\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1312.16-1312.45|Formal_Proof_Module.sv:1312.13-1316.16"
  cell $mux $procmux$5484
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B 5'10000
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $9\insDecode_insNr[7:0] [4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1305.16-1305.45|Formal_Proof_Module.sv:1305.13-1309.16"
  cell $mux $procmux$5504
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1111
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $8\insDecode_insNr[7:0] [3:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1298.16-1298.45|Formal_Proof_Module.sv:1298.13-1302.16"
  cell $mux $procmux$5525
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1110
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $7\insDecode_insNr[7:0] [3:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1285.13-1295.20"
  cell $pmux $procmux$5547
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 8'11001101
    connect \S { \when_Formal_Proof_Module_l285 $procmux$4715_CMP }
    connect \Y $6\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1283.9-1352.16"
  cell $pmux $procmux$5563
    parameter \S_WIDTH 7
    parameter \WIDTH 5
    connect \A $13\insDecode_insNr[7:0] [4:0]
    connect \B { 1'0 $6\insDecode_insNr[7:0] 1'0 $7\insDecode_insNr[7:0] [3:0] 1'0 $8\insDecode_insNr[7:0] [3:0] $9\insDecode_insNr[7:0] [4:0] $10\insDecode_insNr[7:0] $11\insDecode_insNr[7:0] $12\insDecode_insNr[7:0] [4:0] }
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4548_CMP $procmux$4637_CMP $procmux$4560_CMP $procmux$4559_CMP $procmux$4574_CMP }
    connect \Y $5\insDecode_insNr[7:0] [4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1262.13-1272.20"
  cell $pmux $procmux$5585
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 8'10001001
    connect \S { \when_Formal_Proof_Module_l285 $procmux$4715_CMP }
    connect \Y $4\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1255.16-1255.45|Formal_Proof_Module.sv:1255.13-1259.16"
  cell $mux $procmux$5612
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'111
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $3\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1235.9-1274.16"
  cell $pmux $procmux$5630
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $4\insDecode_insNr[7:0]
    connect \B { 25'0001001000110100010101100 $3\insDecode_insNr[7:0] }
    connect \S { \when_Formal_Proof_Module_l634 $procmux$4548_CMP $procmux$4637_CMP $procmux$4560_CMP $procmux$4574_CMP $procmux$4573_CMP $eq$Formal_Proof_Module.sv:1777$703_Y }
    connect \Y $2\insDecode_insNr[7:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1233.5-1440.12"
  cell $pmux $procmux$5641
    parameter \S_WIDTH 11
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B { 2'00 $2\insDecode_insNr[7:0] 13'0010100010110 $5\insDecode_insNr[7:0] [4:0] 7'0101100 $14\insDecode_insNr[7:0] 1'0 $15\insDecode_insNr[7:0] [4:0] $16\insDecode_insNr[7:0] [5:0] $17\insDecode_insNr[7:0] [5:0] 6'100110 $18\insDecode_insNr[7:0] [5:0] }
    connect \S { $procmux$5076_CMP $procmux$5048_CMP $procmux$5033_CMP $procmux$4642_CMP $procmux$4617_CMP $procmux$4594_CMP $procmux$4580_CMP $procmux$4565_CMP $procmux$4552_CMP $procmux$5643_CMP $procmux$4542_CMP }
    connect \Y \insDecode_insNr
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1233.5-1440.12"
  cell $eq $procmux$5643_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi1_insn [6:0]
    connect \B 7'1110011
    connect \Y $procmux$5643_CMP
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1188.5-1229.12"
  cell $mux $procmux$5659
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \_zz_insDecode_validExec_37
    connect \S $auto$opt_reduce.cc:134:opt_mux$6962
    connect \Y \insDecode_memActive
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1115.9-1137.16"
  cell $pmux $procmux$5695
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $eq$Formal_Proof_Module.sv:1117$192_Y $ne$Formal_Proof_Module.sv:1120$193_Y $lt$Formal_Proof_Module.sv:1123$194_Y $le$Formal_Proof_Module.sv:1126$195_Y $lt$Formal_Proof_Module.sv:1129$196_Y $le$Formal_Proof_Module.sv:1132$197_Y }
    connect \S { \when_Formal_Proof_Module_l634 $eq$Formal_Proof_Module.sv:1777$703_Y $procmux$4560_CMP $procmux$4559_CMP $procmux$4574_CMP $procmux$4573_CMP }
    connect \Y $2\insDecode_jump[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1095.5-1184.12"
  cell $pmux $procmux$5705
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $2\insDecode_jump[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$6964 $procmux$4580_CMP }
    connect \Y \insDecode_jump
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:1048.9-1062.16"
  cell $mux $procmux$5731
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $logic_not$Formal_Proof_Module.sv:1047$190_Y
    connect \S $auto$opt_reduce.cc:134:opt_mux$6966
    connect \Y $16\insDecode_regWrite[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1022.12-1022.42|Formal_Proof_Module.sv:1022.9-1024.12"
  cell $mux $procmux$5760
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $logic_not$Formal_Proof_Module.sv:1018$184_Y
    connect \S \when_Formal_Proof_Module_l634
    connect \Y $14\insDecode_regWrite[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:1011.16-1011.46|Formal_Proof_Module.sv:1011.13-1013.16"
  cell $mux $procmux$5773
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $logic_not$Formal_Proof_Module.sv:1018$184_Y
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $10\insDecode_regWrite[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:995.13-1003.20"
  cell $mux $procmux$5813
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $logic_not$Formal_Proof_Module.sv:1018$184_Y
    connect \S $auto$opt_reduce.cc:134:opt_mux$6968
    connect \Y $11\insDecode_regWrite[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:962.9-1015.16"
  cell $mux $procmux$5930
    parameter \WIDTH 1
    connect \A $10\insDecode_regWrite[0:0]
    connect \B $11\insDecode_regWrite[0:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$7000
    connect \Y $5\insDecode_regWrite[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:923.9-952.16"
  cell $pmux $procmux$5997
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $11\insDecode_regWrite[0:0]
    connect \B { $logic_not$Formal_Proof_Module.sv:1018$184_Y $10\insDecode_regWrite[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$6974 $eq$Formal_Proof_Module.sv:1777$703_Y }
    connect \Y $2\insDecode_regWrite[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:920.5-1091.12"
  cell $pmux $procmux$6008
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $2\insDecode_regWrite[0:0] $5\insDecode_regWrite[0:0] $logic_not$Formal_Proof_Module.sv:1018$184_Y $14\insDecode_regWrite[0:0] $16\insDecode_regWrite[0:0] }
    connect \S { $procmux$5076_CMP $procmux$4642_CMP $auto$opt_reduce.cc:134:opt_mux$6976 $procmux$4594_CMP $procmux$4565_CMP }
    connect \Y \insDecode_regWrite
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:729.12-729.26|Formal_Proof_Module.sv:729.9-731.12"
  cell $mux $procmux$6334
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S \insDecode_trap
    connect \Y $11\insDecode_exception[4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:715.16-715.30|Formal_Proof_Module.sv:715.13-717.16"
  cell $mux $procmux$6354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \insDecode_trap
    connect \Y $10\insDecode_exception[4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:688.9-721.16"
  cell $mux $procmux$6446
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $10\insDecode_exception[4:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$6960
    connect \Y $4\insDecode_exception[4:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:668.5-739.12"
  cell $pmux $procmux$6481
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $10\insDecode_exception[4:0] 1'0 $4\insDecode_exception[4:0] $11\insDecode_exception[4:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$6964 $procmux$4580_CMP $auto$opt_reduce.cc:134:opt_mux$6962 }
    connect \Y \insDecode_exception
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:656.12-656.43|Formal_Proof_Module.sv:656.9-658.12"
  cell $mux $procmux$6489
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \when_Formal_Proof_Module_l1061
    connect \Y $18\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:641.9-651.16"
  cell $mux $procmux$6497
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$opt_reduce.cc:134:opt_mux$6978
    connect \Y $17\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:623.9-637.16"
  cell $mux $procmux$6508
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$opt_reduce.cc:134:opt_mux$6966
    connect \Y $16\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:597.9-619.16"
  cell $mux $procmux$6522
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $logic_and$Formal_Proof_Module.sv:599$140_Y
    connect \S $auto$opt_reduce.cc:134:opt_mux$6960
    connect \Y $15\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:592.12-592.42|Formal_Proof_Module.sv:592.9-594.12"
  cell $mux $procmux$6538
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $logic_not$Formal_Proof_Module.sv:591$136_Y
    connect \S \when_Formal_Proof_Module_l634
    connect \Y $14\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:581.16-581.46|Formal_Proof_Module.sv:581.13-583.16"
  cell $mux $procmux$6551
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \when_Formal_Proof_Module_l285
    connect \Y $10\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:565.13-573.20"
  cell $mux $procmux$6591
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$opt_reduce.cc:134:opt_mux$6968
    connect \Y $11\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:532.9-585.16"
  cell $mux $procmux$6708
    parameter \WIDTH 1
    connect \A $10\insDecode_trap[0:0]
    connect \B $11\insDecode_trap[0:0]
    connect \S $auto$opt_reduce.cc:134:opt_mux$7000
    connect \Y $5\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:496.9-525.16"
  cell $pmux $procmux$6775
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $11\insDecode_trap[0:0]
    connect \B { 1'0 $10\insDecode_trap[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$6974 $eq$Formal_Proof_Module.sv:1777$703_Y }
    connect \Y $2\insDecode_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:0.0-0.0|Formal_Proof_Module.sv:494.5-663.12"
  cell $pmux $procmux$6786
    parameter \S_WIDTH 9
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $2\insDecode_trap[0:0] $5\insDecode_trap[0:0] $logic_not$Formal_Proof_Module.sv:588$134_Y $14\insDecode_trap[0:0] $15\insDecode_trap[0:0] $16\insDecode_trap[0:0] $17\insDecode_trap[0:0] 1'0 $18\insDecode_trap[0:0] }
    connect \S { $procmux$5076_CMP $procmux$4642_CMP $procmux$4617_CMP $procmux$4594_CMP $procmux$4580_CMP $procmux$4565_CMP $procmux$4552_CMP $auto$opt_reduce.cc:134:opt_mux$6992 $procmux$4542_CMP }
    connect \Y \insDecode_trap
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:485.8-485.24|Formal_Proof_Module.sv:485.5-489.8"
  cell $mux $procmux$6799
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $logic_not$Formal_Proof_Module.sv:486$124_Y
    connect \S \checkpoint_ready
    connect \Y \stateEval_valid
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:456.8-456.36|Formal_Proof_Module.sv:456.5-460.8"
  cell $mux $procmux$6802
    parameter \WIDTH 1
    connect \A $logic_and$Formal_Proof_Module.sv:457$115_Y
    connect \B 1'0
    connect \S \reset
    connect \Y \checkpoint_check
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:444.10-444.38|Formal_Proof_Module.sv:444.7-448.10"
  cell $mux $procmux$6806
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_Formal_Proof_Module_l89
    connect \Y $2\checkpoint_ready[0:0]
  end
  attribute \full_case 1
  attribute \src "Formal_Proof_Module.sv:443.8-443.36|Formal_Proof_Module.sv:443.5-451.8"
  cell $mux $procmux$6811
    parameter \WIDTH 1
    connect \A $2\checkpoint_ready[0:0]
    connect \B 1'0
    connect \S \reset
    connect \Y \checkpoint_ready
  end
  attribute \src "Formal_Proof_Module.sv:0.0-0.0"
  cell $shiftx $shiftx$Formal_Proof_Module.sv:0$709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \state1_regs
    connect \B { 1'0 $add$Formal_Proof_Module.sv:0$708_Y }
    connect \Y $shiftx$Formal_Proof_Module.sv:0$709_Y
  end
  attribute \src "Formal_Proof_Module.sv:299.47-299.84"
  cell $sshl $sshl$Formal_Proof_Module.sv:299$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_insn [24:20]
    connect \Y \_zz_when_Formal_Proof_Module_l292
  end
  attribute \src "Formal_Proof_Module.sv:311.47-311.89"
  cell $sshl $sshl$Formal_Proof_Module.sv:311$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata [4:0]
    connect \Y \_zz_when_Formal_Proof_Module_l432
  end
  attribute \src "Formal_Proof_Module.sv:300.47-300.84"
  cell $sshr $sshr$Formal_Proof_Module.sv:300$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_insn [24:20]
    connect \Y \_zz_when_Formal_Proof_Module_l315
  end
  attribute \src "Formal_Proof_Module.sv:301.47-301.113"
  cell $sshr $sshr$Formal_Proof_Module.sv:301$46
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_insn [24:20]
    connect \Y \_zz_when_Formal_Proof_Module_l328
  end
  attribute \src "Formal_Proof_Module.sv:316.47-316.89"
  cell $sshr $sshr$Formal_Proof_Module.sv:316$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata [4:0]
    connect \Y \_zz_when_Formal_Proof_Module_l521
  end
  attribute \src "Formal_Proof_Module.sv:317.47-317.118"
  cell $sshr $sshr$Formal_Proof_Module.sv:317$53
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata [4:0]
    connect \Y \_zz_when_Formal_Proof_Module_l534
  end
  attribute \src "Formal_Proof_Module.sv:304.49-304.73"
  cell $sub $sub$Formal_Proof_Module.sv:304$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \state1_pc
    connect \B 3'100
    connect \Y \_zz_when_Formal_Proof_Module_l374_1
  end
  attribute \src "Formal_Proof_Module.sv:308.47-308.138"
  cell $sub $sub$Formal_Proof_Module.sv:308$50
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y \_zz_when_Formal_Proof_Module_l408
  end
  attribute \src "Formal_Proof_Module.sv:1749.169-1749.203"
  cell $xor $xor$Formal_Proof_Module.sv:1749$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
    connect \Y $xor$Formal_Proof_Module.sv:1749$502_Y
  end
  attribute \src "Formal_Proof_Module.sv:1767.210-1767.243"
  cell $xor $xor$Formal_Proof_Module.sv:1767$623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi1_rs1_rdata
    connect \B \rvfi1_rs2_rdata
    connect \Y $xor$Formal_Proof_Module.sv:1767$623_Y
  end
  connect $12\insDecode_insNr[7:0] [7:5] 3'000
  connect $13\insDecode_insNr[7:0] [7:5] 3'000
  connect $15\insDecode_insNr[7:0] [7:5] 3'000
  connect $16\insDecode_insNr[7:0] [7:6] 2'00
  connect $17\insDecode_insNr[7:0] [7:6] 2'00
  connect $18\insDecode_insNr[7:0] [7:6] 2'00
  connect $5\insDecode_insNr[7:0] [7:5] 3'000
  connect $7\insDecode_insNr[7:0] [7:4] 4'0000
  connect $8\insDecode_insNr[7:0] [7:4] 4'0000
  connect $9\insDecode_insNr[7:0] [7:5] 3'000
  connect \_zz_insDecode_jump \rvfi1_rs1_rdata
  connect \_zz_insDecode_jump_1 \rvfi1_rs2_rdata
  connect \_zz_insDecode_jump_2 \rvfi1_rs2_rdata
  connect \_zz_insDecode_jump_3 \rvfi1_rs1_rdata
  connect \_zz_insDecode_trap_10 \_zz_insDecode_trap_5
  connect \_zz_insDecode_trap_3 [0] \_zz_when_Formal_Proof_Module_l213 [0]
  connect \_zz_insDecode_trap_4 { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
  connect \_zz_insDecode_trap_6 \_zz_insDecode_trap_5
  connect \_zz_insDecode_trap_7 \_zz_insDecode_trap_5
  connect \_zz_insDecode_trap_8 \_zz_insDecode_trap_5
  connect \_zz_insDecode_trap_9 \_zz_insDecode_trap_5
  connect \_zz_insDecode_validExec { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_1 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_10 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_11 \_zz_insDecode_validExec_3
  connect \_zz_insDecode_validExec_12 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_13 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_14 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_15 \_zz_insDecode_validExec_3
  connect \_zz_insDecode_validExec_16 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_17 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_18 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_19 \_zz_insDecode_validExec_3
  connect \_zz_insDecode_validExec_2 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_20 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_21 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_22 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_23 \_zz_insDecode_validExec_3
  connect \_zz_insDecode_validExec_24 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_25 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_26 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_29 4'0000
  connect \_zz_insDecode_validExec_30 5'00000
  connect \_zz_insDecode_validExec_31 { \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7:0] }
  connect \_zz_insDecode_validExec_32 { \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7] \rvfi1_mem_rdata [7:0] }
  connect \_zz_insDecode_validExec_33 \rvfi1_mem_rdata [7:0]
  connect \_zz_insDecode_validExec_34 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_35 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_36 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_39 4'0011
  connect \_zz_insDecode_validExec_4 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_40 { \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15] \rvfi1_mem_rdata [15:0] }
  connect \_zz_insDecode_validExec_41 \rvfi1_mem_rdata [15:0]
  connect \_zz_insDecode_validExec_42 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_43 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_44 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_45 \_zz_insDecode_validExec_37
  connect \_zz_insDecode_validExec_46 \_zz_insDecode_validExec_38
  connect \_zz_insDecode_validExec_47 4'1111
  connect \_zz_insDecode_validExec_48 \rvfi1_mem_rdata
  connect \_zz_insDecode_validExec_49 \rvfi1_mem_rdata
  connect \_zz_insDecode_validExec_5 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_50 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_51 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_52 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_53 \_zz_insDecode_validExec_37
  connect \_zz_insDecode_validExec_54 \_zz_insDecode_validExec_38
  connect \_zz_insDecode_validExec_55 4'0001
  connect \_zz_insDecode_validExec_56 { 24'000000000000000000000000 \rvfi1_mem_rdata [7:0] }
  connect \_zz_insDecode_validExec_57 \rvfi1_mem_rdata [7:0]
  connect \_zz_insDecode_validExec_58 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_59 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_6 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_60 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_61 \_zz_insDecode_validExec_37
  connect \_zz_insDecode_validExec_62 \_zz_insDecode_validExec_38
  connect \_zz_insDecode_validExec_63 4'0011
  connect \_zz_insDecode_validExec_64 { 16'0000000000000000 \rvfi1_mem_rdata [15:0] }
  connect \_zz_insDecode_validExec_65 \rvfi1_mem_rdata [15:0]
  connect \_zz_insDecode_validExec_66 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_67 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_68 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_69 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_7 \_zz_insDecode_validExec_3
  connect \_zz_insDecode_validExec_70 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_71 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_72 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_73 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_74 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_8 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_insDecode_validExec_9 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_instruction_BImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] }
  connect \_zz_instruction_BImm_1 \rvfi1_insn [31]
  connect \_zz_instruction_IImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] }
  connect \_zz_instruction_IImm_1 \rvfi1_insn [31]
  connect \_zz_instruction_JImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [19:12] \rvfi1_insn [20] \rvfi1_insn [30:21] 1'0 }
  connect \_zz_instruction_JImm_1 { \rvfi1_insn [31] \rvfi1_insn [19:12] \rvfi1_insn [20] \rvfi1_insn [30:21] 1'0 }
  connect \_zz_instruction_SImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] }
  connect \_zz_instruction_SImm_1 \rvfi1_insn [31]
  connect \_zz_jumpEval_valid { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_jumpEval_valid_1 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_jumpEval_valid_2 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l213 [31:1] \_zz_insDecode_trap_3 [31:1]
  connect \_zz_when_Formal_Proof_Module_l226 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l226_1 { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
  connect \_zz_when_Formal_Proof_Module_l226_2 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l226_3 { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
  connect \_zz_when_Formal_Proof_Module_l328_1 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l395_1 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l395_2 \rvfi1_rs2_rdata
  connect \_zz_when_Formal_Proof_Module_l408_1 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l408_2 \rvfi1_rs2_rdata
  connect \_zz_when_Formal_Proof_Module_l454 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l454_1 \rvfi1_rs2_rdata
  connect \_zz_when_Formal_Proof_Module_l454_2 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l454_3 \rvfi1_rs2_rdata
  connect \_zz_when_Formal_Proof_Module_l476 1
  connect \_zz_when_Formal_Proof_Module_l476_1 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l476_2 \rvfi1_rs2_rdata
  connect \_zz_when_Formal_Proof_Module_l476_3 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l476_4 \rvfi1_rs2_rdata
  connect \_zz_when_Formal_Proof_Module_l534_1 \rvfi1_rs1_rdata
  connect \_zz_when_Formal_Proof_Module_l619 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l619_1 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l619_2 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l619_4 \_zz_insDecode_trap_1
  connect \_zz_when_Formal_Proof_Module_l649 5'00000
  connect \_zz_when_Formal_Proof_Module_l649_1 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l649_10 { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
  connect \_zz_when_Formal_Proof_Module_l649_11 1'0
  connect \_zz_when_Formal_Proof_Module_l649_2 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l649_3 { \csr1_mtvec [31:2] 2'00 }
  connect \_zz_when_Formal_Proof_Module_l649_4 \rvfi1_insn [11:7]
  connect \_zz_when_Formal_Proof_Module_l649_5 5'00000
  connect \_zz_when_Formal_Proof_Module_l649_6 \_zz_when_Formal_Proof_Module_l619_3
  connect \_zz_when_Formal_Proof_Module_l649_7 \_zz_when_Formal_Proof_Module_l619_3
  connect \_zz_when_Formal_Proof_Module_l649_8 \_zz_insDecode_trap_3 [31:1]
  connect \_zz_when_Formal_Proof_Module_l649_9 { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
  connect \ctrl_reset1 1'0
  connect \dbg_check \checkpoint_check
  connect \dbg_checkPoint \checkpoint_ready
  connect \dbg_exception { 3'000 \insDecode_exception }
  connect \dbg_insNr { 2'00 \insDecode_insNr }
  connect \dbg_pcMisalligned \stateEval_pcMisalligned
  connect \dbg_trap \insDecode_trap
  connect \dbg_zeroRegError \stateEval_zeroRegError
  connect \insDecode_loadAddressMisaligned 1'0
  connect \insDecode_storeAddressMisaligned 1'0
  connect \instruction_BImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [7] \rvfi1_insn [30:25] \rvfi1_insn [11:8] 1'0 }
  connect \instruction_IImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:20] }
  connect \instruction_JImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [19:12] \rvfi1_insn [20] \rvfi1_insn [30:21] 1'0 }
  connect \instruction_SImm { \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31] \rvfi1_insn [31:25] \rvfi1_insn [11:7] }
  connect \instruction_UImm { \rvfi1_insn [31:12] 12'000000000000 }
  connect \instruction_f12 \rvfi1_insn [31:20]
  connect \instruction_f3 \rvfi1_insn [14:12]
  connect \instruction_f7 \rvfi1_insn [31:25]
  connect \instruction_loadAddress { \_zz_insDecode_trap_3 [31:1] \_zz_when_Formal_Proof_Module_l213 [0] }
  connect \instruction_opcode \rvfi1_insn [6:0]
  connect \instruction_rd \rvfi1_insn [11:7]
  connect \instruction_rs1 \rvfi1_insn [19:15]
  connect \instruction_rs2 \rvfi1_insn [24:20]
  connect \instruction_shamt \rvfi1_insn [24:20]
  connect \when_Formal_Proof_Module_l425 \when_Formal_Proof_Module_l285
  connect \when_Formal_Proof_Module_l447 \when_Formal_Proof_Module_l285
  connect \when_Formal_Proof_Module_l469 \when_Formal_Proof_Module_l285
  connect \when_Formal_Proof_Module_l491 \when_Formal_Proof_Module_l285
  connect \when_Formal_Proof_Module_l551 \when_Formal_Proof_Module_l285
  connect \when_Formal_Proof_Module_l573 \when_Formal_Proof_Module_l285
end
attribute \keep 1
attribute \top 1
attribute \src "Formal_Proof_Module_Wrapper.sv:4.1-138.10"
module \Formal_Proof_Module_Wrapper
  attribute \src "Formal_Proof_Module_Wrapper.sv:5.16-5.21"
  wire input 1 \clock
  attribute \src "Formal_Proof_Module_Wrapper.sv:45.7-45.13"
  wire \fetch1
  attribute \src "Formal_Proof_Module_Wrapper.sv:49.16-49.23"
  wire width 32 \mcause1
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:13.25-13.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mem_addr
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:11.29-11.38"
  wire width 32 \mem_rdata
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:10.22-10.31"
  wire \mem_ready
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:17.25-17.33"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \mem_size
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:14.25-14.34"
  attribute \unused_bits "0"
  wire \mem_valid
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:15.25-15.34"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mem_wdata
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:16.25-16.34"
  attribute \unused_bits "0"
  wire \mem_write
  attribute \src "Formal_Proof_Module_Wrapper.sv:48.16-48.21"
  wire width 32 \mepc1
  attribute \src "Formal_Proof_Module_Wrapper.sv:50.16-50.22"
  wire width 32 \mtval1
  attribute \src "Formal_Proof_Module_Wrapper.sv:47.14-47.20"
  wire width 32 \mtvec1
  attribute \src "Formal_Proof_Module_Wrapper.sv:43.14-43.17"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \pc1
  attribute \src "Formal_Proof_Module_Wrapper.sv:44.23-44.28"
  wire width 1024 \regs1
  attribute \src "Formal_Proof_Module_Wrapper.sv:6.16-6.21"
  wire input 2 \reset
  attribute \src "Formal_Proof_Module_Wrapper.sv:42.7-42.13"
  wire \reset1
  attribute \src "Formal_Proof_Module_Wrapper.sv:24.21-24.31"
  wire \rvfi1_halt
  attribute \src "Formal_Proof_Module_Wrapper.sv:22.21-22.31"
  wire width 32 \rvfi1_insn
  attribute \src "Formal_Proof_Module_Wrapper.sv:25.21-25.31"
  wire \rvfi1_intr
  attribute \src "Formal_Proof_Module_Wrapper.sv:27.21-27.30"
  wire width 2 \rvfi1_ixl
  attribute \src "Formal_Proof_Module_Wrapper.sv:36.21-36.35"
  wire width 32 \rvfi1_mem_addr
  attribute \src "Formal_Proof_Module_Wrapper.sv:39.21-39.36"
  wire width 32 \rvfi1_mem_rdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:37.21-37.36"
  wire width 4 \rvfi1_mem_rmask
  attribute \src "Formal_Proof_Module_Wrapper.sv:40.21-40.36"
  wire width 32 \rvfi1_mem_wdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:38.21-38.36"
  wire width 4 \rvfi1_mem_wmask
  attribute \src "Formal_Proof_Module_Wrapper.sv:26.21-26.31"
  wire width 2 \rvfi1_mode
  attribute \src "Formal_Proof_Module_Wrapper.sv:21.21-21.32"
  wire width 64 \rvfi1_order
  attribute \src "Formal_Proof_Module_Wrapper.sv:34.21-34.35"
  wire width 32 \rvfi1_pc_rdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:35.21-35.35"
  wire width 32 \rvfi1_pc_wdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:32.21-32.34"
  wire width 5 \rvfi1_rd_addr
  attribute \src "Formal_Proof_Module_Wrapper.sv:33.21-33.35"
  wire width 32 \rvfi1_rd_wdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:28.21-28.35"
  wire width 5 \rvfi1_rs1_addr
  attribute \src "Formal_Proof_Module_Wrapper.sv:30.21-30.36"
  wire width 32 \rvfi1_rs1_rdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:29.21-29.35"
  wire width 5 \rvfi1_rs2_addr
  attribute \src "Formal_Proof_Module_Wrapper.sv:31.21-31.36"
  wire width 32 \rvfi1_rs2_rdata
  attribute \src "Formal_Proof_Module_Wrapper.sv:23.21-23.31"
  wire \rvfi1_trap
  attribute \src "Formal_Proof_Module_Wrapper.sv:20.21-20.32"
  wire \rvfi1_valid
  attribute \keep 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:8.18-8.22"
  attribute \unused_bits "0"
  wire \trap
  attribute \reg "mem_ready"
  attribute \src "Formal_Proof_Module_Wrapper.sv:0.0-0.0"
  cell $anyseq $anyseq$1748
    parameter \WIDTH 1
    connect \Y \mem_ready
  end
  attribute \reg "mem_rdata"
  attribute \src "Formal_Proof_Module_Wrapper.sv:0.0-0.0"
  cell $anyseq $anyseq$1749
    parameter \WIDTH 32
    connect \Y \mem_rdata
  end
  attribute \module_not_derived 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:52.22-87.3"
  cell \Formal_Proof_Module \pm
    connect \clk \clock
    connect \csr1_mcause \mcause1
    connect \csr1_mepc \mepc1
    connect \csr1_mtval \mtval1
    connect \csr1_mtvec \mtvec1
    connect \ctrl_reset1 \reset1
    connect \reset \reset
    connect \rvfi1_halt \rvfi1_halt
    connect \rvfi1_insn \rvfi1_insn
    connect \rvfi1_intr \rvfi1_intr
    connect \rvfi1_ixl \rvfi1_ixl
    connect \rvfi1_mem_addr \rvfi1_mem_addr
    connect \rvfi1_mem_rdata \rvfi1_mem_rdata
    connect \rvfi1_mem_rmask \rvfi1_mem_rmask
    connect \rvfi1_mem_wdata \rvfi1_mem_wdata
    connect \rvfi1_mem_wmask \rvfi1_mem_wmask
    connect \rvfi1_mode \rvfi1_mode
    connect \rvfi1_order \rvfi1_order
    connect \rvfi1_pc_rdata \rvfi1_pc_rdata
    connect \rvfi1_pc_wdata \rvfi1_pc_wdata
    connect \rvfi1_rd_addr \rvfi1_rd_addr
    connect \rvfi1_rd_wdata \rvfi1_rd_wdata
    connect \rvfi1_rs1_addr \rvfi1_rs1_addr
    connect \rvfi1_rs1_rdata \rvfi1_rs1_rdata
    connect \rvfi1_rs2_addr \rvfi1_rs2_addr
    connect \rvfi1_rs2_rdata \rvfi1_rs2_rdata
    connect \rvfi1_trap \rvfi1_trap
    connect \rvfi1_valid \rvfi1_valid
    connect \state1_fetch \fetch1
    connect \state1_pc \rvfi1_pc_wdata
    connect \state1_regs \regs1
  end
  attribute \module_not_derived 1
  attribute \src "Formal_Proof_Module_Wrapper.sv:90.14-136.3"
  cell \RiscV32Core \uut1
    connect \clk \clock
    connect \csr_mcause \mcause1
    connect \csr_mepc \mepc1
    connect \csr_mtval \mtval1
    connect \csr_mtvec \mtvec1
    connect \io_halt 1'0
    connect \io_haltErr 1'0
    connect \io_irqTimer 1'0
    connect \io_memIF_DMem_dataReady \mem_ready
    connect \io_memIF_DMem_readData \mem_rdata
    connect \io_memIF_IMem_instruction \mem_rdata
    connect \io_memIF_IMem_instructionReady \mem_ready
    connect \reset \reset1
    connect \rvfi_halt \rvfi1_halt
    connect \rvfi_insn \rvfi1_insn
    connect \rvfi_intr \rvfi1_intr
    connect \rvfi_ixl \rvfi1_ixl
    connect \rvfi_mem_addr \rvfi1_mem_addr
    connect \rvfi_mem_rdata \rvfi1_mem_rdata
    connect \rvfi_mem_rmask \rvfi1_mem_rmask
    connect \rvfi_mem_wdata \rvfi1_mem_wdata
    connect \rvfi_mem_wmask \rvfi1_mem_wmask
    connect \rvfi_mode \rvfi1_mode
    connect \rvfi_order \rvfi1_order
    connect \rvfi_pc_rdata \rvfi1_pc_rdata
    connect \rvfi_pc_wdata \rvfi1_pc_wdata
    connect \rvfi_rd_addr \rvfi1_rd_addr
    connect \rvfi_rd_wdata \rvfi1_rd_wdata
    connect \rvfi_rs1_addr \rvfi1_rs1_addr
    connect \rvfi_rs1_rdata \rvfi1_rs1_rdata
    connect \rvfi_rs2_addr \rvfi1_rs2_addr
    connect \rvfi_rs2_rdata \rvfi1_rs2_rdata
    connect \rvfi_trap \rvfi1_trap
    connect \rvfi_valid \rvfi1_valid
    connect \state_fetch \fetch1
    connect \state_pc \pc1
    connect \state_regs \regs1
  end
end
attribute \src "RiscV32Core.v:1321.1-1556.10"
module \RV32RegisterFileFPMI
  attribute \src "RiscV32Core.v:1472.3-1476.6"
  wire width 5 $0$memwr$\regFile$RiscV32Core.v:1474$1498_ADDR[4:0]$1502
  attribute \src "RiscV32Core.v:1472.3-1476.6"
  wire width 32 $0$memwr$\regFile$RiscV32Core.v:1474$1498_DATA[31:0]$1503
  attribute \src "RiscV32Core.v:1472.3-1476.6"
  wire width 32 $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504
  wire width 32 $auto$rtlil.cc:2812:Anyseq$7115
  wire width 5 $auto$rtlil.cc:2812:Anyseq$7117
  wire width 34 $auto$rtlil.cc:2812:Anyseq$7119
  wire width 34 $auto$rtlil.cc:2812:Anyseq$7121
  attribute \src "RiscV32Core.v:1519.44-1519.57"
  wire $ne$RiscV32Core.v:1519$1541_Y
  attribute \src "RiscV32Core.v:1431.23-1431.28"
  wire \_zz_1
  attribute \src "RiscV32Core.v:1368.23-1368.36"
  wire width 5 \_zz_io_regs_o
  attribute \src "RiscV32Core.v:1370.23-1370.38"
  wire width 5 \_zz_io_regs_o_1
  attribute \src "RiscV32Core.v:1388.23-1388.39"
  wire width 5 \_zz_io_regs_o_10
  attribute \src "RiscV32Core.v:1390.23-1390.39"
  wire width 5 \_zz_io_regs_o_11
  attribute \src "RiscV32Core.v:1392.23-1392.39"
  wire width 5 \_zz_io_regs_o_12
  attribute \src "RiscV32Core.v:1394.23-1394.39"
  wire width 5 \_zz_io_regs_o_13
  attribute \src "RiscV32Core.v:1396.23-1396.39"
  wire width 5 \_zz_io_regs_o_14
  attribute \src "RiscV32Core.v:1398.23-1398.39"
  wire width 5 \_zz_io_regs_o_15
  attribute \src "RiscV32Core.v:1400.23-1400.39"
  wire width 5 \_zz_io_regs_o_16
  attribute \src "RiscV32Core.v:1402.23-1402.39"
  wire width 5 \_zz_io_regs_o_17
  attribute \src "RiscV32Core.v:1404.23-1404.39"
  wire width 5 \_zz_io_regs_o_18
  attribute \src "RiscV32Core.v:1406.23-1406.39"
  wire width 5 \_zz_io_regs_o_19
  attribute \src "RiscV32Core.v:1372.23-1372.38"
  wire width 5 \_zz_io_regs_o_2
  attribute \src "RiscV32Core.v:1408.23-1408.39"
  wire width 5 \_zz_io_regs_o_20
  attribute \src "RiscV32Core.v:1410.23-1410.39"
  wire width 5 \_zz_io_regs_o_21
  attribute \src "RiscV32Core.v:1412.23-1412.39"
  wire width 5 \_zz_io_regs_o_22
  attribute \src "RiscV32Core.v:1414.23-1414.39"
  wire width 5 \_zz_io_regs_o_23
  attribute \src "RiscV32Core.v:1416.23-1416.39"
  wire width 5 \_zz_io_regs_o_24
  attribute \src "RiscV32Core.v:1418.23-1418.39"
  wire width 5 \_zz_io_regs_o_25
  attribute \src "RiscV32Core.v:1420.23-1420.39"
  wire width 5 \_zz_io_regs_o_26
  attribute \src "RiscV32Core.v:1422.23-1422.39"
  wire width 5 \_zz_io_regs_o_27
  attribute \src "RiscV32Core.v:1424.23-1424.39"
  wire width 5 \_zz_io_regs_o_28
  attribute \src "RiscV32Core.v:1426.23-1426.39"
  wire width 5 \_zz_io_regs_o_29
  attribute \src "RiscV32Core.v:1374.23-1374.38"
  wire width 5 \_zz_io_regs_o_3
  attribute \src "RiscV32Core.v:1428.23-1428.39"
  wire width 5 \_zz_io_regs_o_30
  attribute \src "RiscV32Core.v:1430.23-1430.39"
  wire width 5 \_zz_io_regs_o_31
  attribute \src "RiscV32Core.v:1376.23-1376.38"
  wire width 5 \_zz_io_regs_o_4
  attribute \src "RiscV32Core.v:1378.23-1378.38"
  wire width 5 \_zz_io_regs_o_5
  attribute \src "RiscV32Core.v:1380.23-1380.38"
  wire width 5 \_zz_io_regs_o_6
  attribute \src "RiscV32Core.v:1382.23-1382.38"
  wire width 5 \_zz_io_regs_o_7
  attribute \src "RiscV32Core.v:1384.23-1384.38"
  wire width 5 \_zz_io_regs_o_8
  attribute \src "RiscV32Core.v:1386.23-1386.38"
  wire width 5 \_zz_io_regs_o_9
  attribute \src "RiscV32Core.v:1333.23-1333.40"
  wire width 32 \_zz_regFile_port0
  attribute \src "RiscV32Core.v:1334.23-1334.40"
  wire width 32 \_zz_regFile_port1
  attribute \src "RiscV32Core.v:1342.23-1342.41"
  wire width 32 \_zz_regFile_port10
  attribute \src "RiscV32Core.v:1343.23-1343.41"
  wire width 32 \_zz_regFile_port11
  attribute \src "RiscV32Core.v:1344.23-1344.41"
  wire width 32 \_zz_regFile_port12
  attribute \src "RiscV32Core.v:1345.23-1345.41"
  wire width 32 \_zz_regFile_port13
  attribute \src "RiscV32Core.v:1346.23-1346.41"
  wire width 32 \_zz_regFile_port14
  attribute \src "RiscV32Core.v:1347.23-1347.41"
  wire width 32 \_zz_regFile_port15
  attribute \src "RiscV32Core.v:1348.23-1348.41"
  wire width 32 \_zz_regFile_port16
  attribute \src "RiscV32Core.v:1349.23-1349.41"
  wire width 32 \_zz_regFile_port17
  attribute \src "RiscV32Core.v:1350.23-1350.41"
  wire width 32 \_zz_regFile_port18
  attribute \src "RiscV32Core.v:1351.23-1351.41"
  wire width 32 \_zz_regFile_port19
  attribute \src "RiscV32Core.v:1352.23-1352.41"
  wire width 32 \_zz_regFile_port20
  attribute \src "RiscV32Core.v:1353.23-1353.41"
  wire width 32 \_zz_regFile_port21
  attribute \src "RiscV32Core.v:1354.23-1354.41"
  wire width 32 \_zz_regFile_port22
  attribute \src "RiscV32Core.v:1355.23-1355.41"
  wire width 32 \_zz_regFile_port23
  attribute \src "RiscV32Core.v:1356.23-1356.41"
  wire width 32 \_zz_regFile_port24
  attribute \src "RiscV32Core.v:1357.23-1357.41"
  wire width 32 \_zz_regFile_port25
  attribute \src "RiscV32Core.v:1358.23-1358.41"
  wire width 32 \_zz_regFile_port26
  attribute \src "RiscV32Core.v:1359.23-1359.41"
  wire width 32 \_zz_regFile_port27
  attribute \src "RiscV32Core.v:1360.23-1360.41"
  wire width 32 \_zz_regFile_port28
  attribute \src "RiscV32Core.v:1361.23-1361.41"
  wire width 32 \_zz_regFile_port29
  attribute \src "RiscV32Core.v:1335.23-1335.40"
  wire width 32 \_zz_regFile_port3
  attribute \src "RiscV32Core.v:1362.23-1362.41"
  wire width 32 \_zz_regFile_port30
  attribute \src "RiscV32Core.v:1363.23-1363.41"
  wire width 32 \_zz_regFile_port31
  attribute \src "RiscV32Core.v:1364.23-1364.41"
  wire width 32 \_zz_regFile_port32
  attribute \src "RiscV32Core.v:1365.23-1365.41"
  wire width 32 \_zz_regFile_port33
  attribute \src "RiscV32Core.v:1366.23-1366.41"
  wire width 32 \_zz_regFile_port34
  attribute \src "RiscV32Core.v:1336.23-1336.40"
  wire width 32 \_zz_regFile_port4
  attribute \src "RiscV32Core.v:1337.23-1337.40"
  wire width 32 \_zz_regFile_port5
  attribute \src "RiscV32Core.v:1338.23-1338.40"
  wire width 32 \_zz_regFile_port6
  attribute \src "RiscV32Core.v:1339.23-1339.40"
  wire width 32 \_zz_regFile_port7
  attribute \src "RiscV32Core.v:1340.23-1340.40"
  wire width 32 \_zz_regFile_port8
  attribute \src "RiscV32Core.v:1341.23-1341.40"
  wire width 32 \_zz_regFile_port9
  attribute \src "RiscV32Core.v:1330.23-1330.26"
  wire input 9 \clk
  attribute \src "RiscV32Core.v:1327.23-1327.28"
  wire width 5 input 6 \io_rd
  attribute \src "RiscV32Core.v:1328.23-1328.32"
  wire width 32 input 7 \io_rdData
  attribute \src "RiscV32Core.v:1329.23-1329.32"
  wire width 1024 output 8 \io_regs_o
  attribute \src "RiscV32Core.v:1322.23-1322.29"
  wire width 5 input 1 \io_rs1
  attribute \src "RiscV32Core.v:1324.23-1324.33"
  wire width 32 output 3 \io_rs1Data
  attribute \src "RiscV32Core.v:1323.23-1323.29"
  wire width 5 input 2 \io_rs2
  attribute \src "RiscV32Core.v:1325.23-1325.33"
  wire width 32 output 4 \io_rs2Data
  attribute \src "RiscV32Core.v:1326.23-1326.31"
  wire input 5 \io_wrEna
  attribute \src "RiscV32Core.v:1331.23-1331.28"
  wire input 10 \reset
  attribute \src "RiscV32Core.v:1432.23-1432.52"
  wire \when_RV32RegisterFileFPMI_l37
  cell $anyseq $auto$setundef.cc:501:execute$7114
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2812:Anyseq$7115
  end
  cell $anyseq $auto$setundef.cc:501:execute$7116
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:2812:Anyseq$7117
  end
  cell $anyseq $auto$setundef.cc:501:execute$7118
    parameter \WIDTH 34
    connect \Y $auto$rtlil.cc:2812:Anyseq$7119
  end
  cell $anyseq $auto$setundef.cc:501:execute$7120
    parameter \WIDTH 34
    connect \Y $auto$rtlil.cc:2812:Anyseq$7121
  end
  attribute \src "RiscV32Core.v:1519.43-1519.70"
  cell $logic_and $logic_and$RiscV32Core.v:1519$1542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$RiscV32Core.v:1519$1541_Y
    connect \B \io_wrEna
    connect \Y \when_RV32RegisterFileFPMI_l37
  end
  attribute \src "RiscV32Core.v:1519.44-1519.57"
  cell $reduce_bool $ne$RiscV32Core.v:1519$1541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_rd
    connect \Y $ne$RiscV32Core.v:1519$1541_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1512.8-1512.37|RiscV32Core.v:1512.5-1514.8"
  cell $mux $procmux$3905
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \when_RV32RegisterFileFPMI_l37
    connect \Y \_zz_1
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1473.8-1473.13|RiscV32Core.v:1473.5-1475.8"
  cell $mux $procmux$3908
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \_zz_1
    connect \Y $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1473.8-1473.13|RiscV32Core.v:1473.5-1475.8"
  cell $mux $procmux$3911
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2812:Anyseq$7115
    connect \B \io_rdData
    connect \S \_zz_1
    connect \Y $0$memwr$\regFile$RiscV32Core.v:1474$1498_DATA[31:0]$1503
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1473.8-1473.13|RiscV32Core.v:1473.5-1475.8"
  cell $mux $procmux$3914
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:2812:Anyseq$7117
    connect \B \io_rd
    connect \S \_zz_1
    connect \Y $0$memwr$\regFile$RiscV32Core.v:1474$1498_ADDR[4:0]$1502
  end
  attribute \ram_style "distributed"
  attribute \src "RiscV32Core.v:1433.46-1433.53"
  cell $mem \regFile
    parameter \ABITS 5
    parameter \INIT 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \MEMID "\\regFile"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 34'0000000000000000000000000000000000
    parameter \RD_CLK_POLARITY 34'0000000000000000000000000000000000
    parameter \RD_PORTS 34
    parameter \RD_TRANSPARENT 34'0000000000000000000000000000000000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR { \io_rs1 \io_rs2 160'0000000001000100001100100001010011000111010000100101010010110110001101011100111110000100011001010011101001010110110101111100011001110101101111100111011111011111 }
    connect \RD_CLK $auto$rtlil.cc:2812:Anyseq$7119
    connect \RD_DATA { \io_rs1Data \io_rs2Data \_zz_regFile_port3 \_zz_regFile_port4 \_zz_regFile_port5 \_zz_regFile_port6 \_zz_regFile_port7 \_zz_regFile_port8 \_zz_regFile_port9 \_zz_regFile_port10 \_zz_regFile_port11 \_zz_regFile_port12 \_zz_regFile_port13 \_zz_regFile_port14 \_zz_regFile_port15 \_zz_regFile_port16 \_zz_regFile_port17 \_zz_regFile_port18 \_zz_regFile_port19 \_zz_regFile_port20 \_zz_regFile_port21 \_zz_regFile_port22 \_zz_regFile_port23 \_zz_regFile_port24 \_zz_regFile_port25 \_zz_regFile_port26 \_zz_regFile_port27 \_zz_regFile_port28 \_zz_regFile_port29 \_zz_regFile_port30 \_zz_regFile_port31 \_zz_regFile_port32 \_zz_regFile_port33 \_zz_regFile_port34 }
    connect \RD_EN $auto$rtlil.cc:2812:Anyseq$7121
    connect \WR_ADDR $0$memwr$\regFile$RiscV32Core.v:1474$1498_ADDR[4:0]$1502
    connect \WR_CLK \clk
    connect \WR_DATA $0$memwr$\regFile$RiscV32Core.v:1474$1498_DATA[31:0]$1503
    connect \WR_EN { $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] }
  end
  connect $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [30:0] { $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] $0$memwr$\regFile$RiscV32Core.v:1474$1498_EN[31:0]$1504 [31] }
  connect \_zz_io_regs_o 5'00000
  connect \_zz_io_regs_o_1 5'00001
  connect \_zz_io_regs_o_10 5'01010
  connect \_zz_io_regs_o_11 5'01011
  connect \_zz_io_regs_o_12 5'01100
  connect \_zz_io_regs_o_13 5'01101
  connect \_zz_io_regs_o_14 5'01110
  connect \_zz_io_regs_o_15 5'01111
  connect \_zz_io_regs_o_16 5'10000
  connect \_zz_io_regs_o_17 5'10001
  connect \_zz_io_regs_o_18 5'10010
  connect \_zz_io_regs_o_19 5'10011
  connect \_zz_io_regs_o_2 5'00010
  connect \_zz_io_regs_o_20 5'10100
  connect \_zz_io_regs_o_21 5'10101
  connect \_zz_io_regs_o_22 5'10110
  connect \_zz_io_regs_o_23 5'10111
  connect \_zz_io_regs_o_24 5'11000
  connect \_zz_io_regs_o_25 5'11001
  connect \_zz_io_regs_o_26 5'11010
  connect \_zz_io_regs_o_27 5'11011
  connect \_zz_io_regs_o_28 5'11100
  connect \_zz_io_regs_o_29 5'11101
  connect \_zz_io_regs_o_3 5'00011
  connect \_zz_io_regs_o_30 5'11110
  connect \_zz_io_regs_o_31 5'11111
  connect \_zz_io_regs_o_4 5'00100
  connect \_zz_io_regs_o_5 5'00101
  connect \_zz_io_regs_o_6 5'00110
  connect \_zz_io_regs_o_7 5'00111
  connect \_zz_io_regs_o_8 5'01000
  connect \_zz_io_regs_o_9 5'01001
  connect \_zz_regFile_port0 \io_rs1Data
  connect \_zz_regFile_port1 \io_rs2Data
  connect \io_regs_o { \_zz_regFile_port34 \_zz_regFile_port33 \_zz_regFile_port32 \_zz_regFile_port31 \_zz_regFile_port30 \_zz_regFile_port29 \_zz_regFile_port28 \_zz_regFile_port27 \_zz_regFile_port26 \_zz_regFile_port25 \_zz_regFile_port24 \_zz_regFile_port23 \_zz_regFile_port22 \_zz_regFile_port21 \_zz_regFile_port20 \_zz_regFile_port19 \_zz_regFile_port18 \_zz_regFile_port17 \_zz_regFile_port16 \_zz_regFile_port15 \_zz_regFile_port14 \_zz_regFile_port13 \_zz_regFile_port12 \_zz_regFile_port11 \_zz_regFile_port10 \_zz_regFile_port9 \_zz_regFile_port8 \_zz_regFile_port7 \_zz_regFile_port6 \_zz_regFile_port5 \_zz_regFile_port4 \_zz_regFile_port3 }
end
attribute \src "RiscV32Core.v:86.1-1113.10"
module \RiscV32Core
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mcause[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_medeleg[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mepc[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mideleg[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mie[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 64 $0\CSRLogic_minstret[63:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mip[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  attribute \unused_bits "3"
  wire width 32 $0\CSRLogic_mstatus[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mtval[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\CSRLogic_mtvec[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_insn[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_mem_addr[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_mem_rdata[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 4 $0\_zz_rvfi_mem_rmask[3:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_mem_wdata[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 4 $0\_zz_rvfi_mem_wmask[3:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 64 $0\_zz_rvfi_order[63:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_pc_rdata[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 5 $0\_zz_rvfi_rd_addr[4:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_rd_wdata[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 5 $0\_zz_rvfi_rs1_addr[4:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_rs1_rdata[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 5 $0\_zz_rvfi_rs2_addr[4:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\_zz_rvfi_rs2_rdata[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire $0\_zz_rvfi_trap[0:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\instructionBuffer[31:0]
  attribute \src "RiscV32Core.v:834.3-1110.6"
  wire width 32 $0\programCounter[31:0]
  attribute \src "RiscV32Core.v:726.3-751.6"
  wire width 32 $2\extMemData[31:0]
  attribute \src "RiscV32Core.v:779.3-789.6"
  wire $2\rvfi_valid[0:0]
  attribute \src "RiscV32Core.v:1055.30-1055.67"
  wire width 64 $add$RiscV32Core.v:1055$1459_Y
  attribute \src "RiscV32Core.v:889.31-889.62"
  wire width 32 $and$RiscV32Core.v:889$1377_Y
  attribute \src "RiscV32Core.v:891.36-891.74"
  wire width 32 $and$RiscV32Core.v:891$1378_Y
  attribute \src "RiscV32Core.v:894.39-894.84"
  wire width 32 $and$RiscV32Core.v:894$1380_Y
  attribute \src "RiscV32Core.v:897.91-897.133"
  wire width 32 $and$RiscV32Core.v:897$1386_Y
  attribute \src "RiscV32Core.v:911.39-911.82"
  wire width 32 $and$RiscV32Core.v:911$1390_Y
  attribute \src "RiscV32Core.v:925.39-925.82"
  wire width 32 $and$RiscV32Core.v:925$1400_Y
  attribute \src "RiscV32Core.v:934.31-934.58"
  wire width 32 $and$RiscV32Core.v:934$1408_Y
  attribute \src "RiscV32Core.v:936.32-936.64"
  wire width 32 $and$RiscV32Core.v:936$1409_Y
  attribute \src "RiscV32Core.v:939.35-939.70"
  wire width 32 $and$RiscV32Core.v:939$1411_Y
  attribute \src "RiscV32Core.v:942.77-942.113"
  wire width 32 $and$RiscV32Core.v:942$1417_Y
  attribute \src "RiscV32Core.v:950.34-950.75"
  wire width 32 $and$RiscV32Core.v:950$1419_Y
  attribute \src "RiscV32Core.v:953.37-953.76"
  wire width 32 $and$RiscV32Core.v:953$1421_Y
  attribute \src "RiscV32Core.v:956.83-956.128"
  wire width 32 $and$RiscV32Core.v:956$1427_Y
  attribute \src "RiscV32Core.v:967.36-967.73"
  wire width 32 $and$RiscV32Core.v:967$1431_Y
  attribute \src "RiscV32Core.v:981.38-981.79"
  wire width 32 $and$RiscV32Core.v:981$1441_Y
  attribute \src "RiscV32Core.v:995.37-995.76"
  wire width 32 $and$RiscV32Core.v:995$1451_Y
  wire width 32 $auto$async2sync.cc:140:execute$7046
  wire width 32 $auto$async2sync.cc:140:execute$7048
  wire width 32 $auto$async2sync.cc:140:execute$7050
  wire width 32 $auto$async2sync.cc:140:execute$7052
  wire width 32 $auto$async2sync.cc:140:execute$7054
  wire width 32 $auto$async2sync.cc:140:execute$7056
  wire width 32 $auto$async2sync.cc:140:execute$7058
  wire width 32 $auto$async2sync.cc:140:execute$7060
  wire width 32 $auto$async2sync.cc:140:execute$7062
  wire width 32 $auto$async2sync.cc:140:execute$7064
  wire width 32 $auto$async2sync.cc:140:execute$7066
  wire width 32 $auto$async2sync.cc:140:execute$7068
  wire width 64 $auto$async2sync.cc:140:execute$7070
  wire width 64 $auto$async2sync.cc:140:execute$7072
  wire width 64 $auto$async2sync.cc:140:execute$7074
  wire width 32 $auto$async2sync.cc:140:execute$7076
  wire $auto$async2sync.cc:140:execute$7078
  wire width 5 $auto$async2sync.cc:140:execute$7080
  wire width 5 $auto$async2sync.cc:140:execute$7082
  wire width 32 $auto$async2sync.cc:140:execute$7084
  wire width 32 $auto$async2sync.cc:140:execute$7086
  wire width 5 $auto$async2sync.cc:140:execute$7088
  wire width 32 $auto$async2sync.cc:140:execute$7090
  wire width 32 $auto$async2sync.cc:140:execute$7092
  wire width 32 $auto$async2sync.cc:140:execute$7094
  wire width 4 $auto$async2sync.cc:140:execute$7096
  wire width 4 $auto$async2sync.cc:140:execute$7098
  wire width 32 $auto$async2sync.cc:140:execute$7100
  wire width 32 $auto$async2sync.cc:140:execute$7102
  wire $auto$async2sync.cc:140:execute$7104
  wire $auto$opt_dff.cc:276:combine_resets$7131
  wire $auto$opt_dff.cc:276:combine_resets$7134
  wire $auto$opt_dff.cc:276:combine_resets$7139
  wire $auto$rtlil.cc:2122:Not$7138
  attribute \src "RiscV32Core.v:598.36-598.65"
  wire $eq$RiscV32Core.v:598$1278_Y
  attribute \src "RiscV32Core.v:599.36-599.65"
  wire $eq$RiscV32Core.v:599$1281_Y
  attribute \src "RiscV32Core.v:723.26-723.50"
  wire $eq$RiscV32Core.v:723$1353_Y
  attribute \src "RiscV32Core.v:724.27-724.52"
  wire $eq$RiscV32Core.v:724$1355_Y
  attribute \src "RiscV32Core.v:725.29-725.56"
  wire $eq$RiscV32Core.v:725$1357_Y
  attribute \src "RiscV32Core.v:804.63-804.85"
  wire $eq$RiscV32Core.v:804$1370_Y
  attribute \src "RiscV32Core.v:634.25-634.59"
  wire $logic_and$RiscV32Core.v:634$1335_Y
  attribute \src "RiscV32Core.v:598.71-598.98"
  wire $ne$RiscV32Core.v:598$1279_Y
  attribute \src "RiscV32Core.v:897.92-897.107"
  wire width 32 $not$RiscV32Core.v:897$1385_Y
  attribute \src "RiscV32Core.v:956.84-956.106"
  wire width 32 $not$RiscV32Core.v:956$1426_Y
  attribute \src "RiscV32Core.v:894.38-894.128"
  wire width 32 $or$RiscV32Core.v:894$1382_Y
  attribute \src "RiscV32Core.v:897.40-897.134"
  wire width 32 $or$RiscV32Core.v:897$1387_Y
  attribute \src "RiscV32Core.v:911.38-911.124"
  wire width 32 $or$RiscV32Core.v:911$1392_Y
  attribute \src "RiscV32Core.v:914.40-914.130"
  wire width 32 $or$RiscV32Core.v:914$1397_Y
  attribute \src "RiscV32Core.v:925.38-925.124"
  wire width 32 $or$RiscV32Core.v:925$1402_Y
  attribute \src "RiscV32Core.v:928.40-928.130"
  wire width 32 $or$RiscV32Core.v:928$1407_Y
  attribute \src "RiscV32Core.v:939.34-939.108"
  wire width 32 $or$RiscV32Core.v:939$1413_Y
  attribute \src "RiscV32Core.v:942.36-942.114"
  wire width 32 $or$RiscV32Core.v:942$1418_Y
  attribute \src "RiscV32Core.v:953.36-953.123"
  wire width 32 $or$RiscV32Core.v:953$1423_Y
  attribute \src "RiscV32Core.v:956.38-956.129"
  wire width 32 $or$RiscV32Core.v:956$1428_Y
  attribute \src "RiscV32Core.v:967.35-967.118"
  wire width 32 $or$RiscV32Core.v:967$1433_Y
  attribute \src "RiscV32Core.v:970.37-970.124"
  wire width 32 $or$RiscV32Core.v:970$1438_Y
  attribute \src "RiscV32Core.v:981.37-981.120"
  wire width 32 $or$RiscV32Core.v:981$1443_Y
  attribute \src "RiscV32Core.v:984.39-984.126"
  wire width 32 $or$RiscV32Core.v:984$1448_Y
  attribute \src "RiscV32Core.v:995.36-995.116"
  wire width 32 $or$RiscV32Core.v:995$1453_Y
  attribute \src "RiscV32Core.v:998.38-998.122"
  wire width 32 $or$RiscV32Core.v:998$1458_Y
  wire width 24 $procmux$3995_Y
  wire width 24 $procmux$3998_Y
  wire width 24 $procmux$4001_Y
  wire width 24 $procmux$4003_Y
  wire $procmux$4004_CMP
  wire $procmux$4021_Y
  wire $procmux$4024_Y
  wire $procmux$4027_Y
  wire $procmux$4029_Y
  wire $procmux$4031_Y
  wire $procmux$4033_Y
  wire width 3 $procmux$4051_Y
  wire width 3 $procmux$4054_Y
  wire width 3 $procmux$4057_Y
  wire width 3 $procmux$4059_Y
  wire $procmux$4077_Y
  wire $procmux$4080_Y
  wire $procmux$4083_Y
  wire $procmux$4085_Y
  wire $procmux$4087_Y
  wire $procmux$4089_Y
  wire width 3 $procmux$4107_Y
  wire width 3 $procmux$4110_Y
  wire width 3 $procmux$4113_Y
  wire width 3 $procmux$4115_Y
  wire width 32 $procmux$4123_Y
  wire $procmux$4124_CMP
  wire $procmux$4125_CMP
  wire $procmux$4126_CMP
  wire $procmux$4127_CMP
  wire $procmux$4128_CMP
  wire $procmux$4129_CMP
  wire $procmux$4130_CMP
  wire $procmux$4131_CMP
  wire $procmux$4132_CMP
  wire $procmux$4133_CMP
  wire $procmux$4134_CMP
  wire $procmux$4135_CMP
  wire $procmux$4136_CMP
  wire $procmux$4144_Y
  wire width 32 $procmux$4152_Y
  wire width 32 $procmux$4155_Y
  wire width 32 $procmux$4160_Y
  wire width 32 $procmux$4163_Y
  wire width 4 $procmux$4168_Y
  wire width 4 $procmux$4171_Y
  wire width 4 $procmux$4176_Y
  wire width 4 $procmux$4179_Y
  wire width 32 $procmux$4184_Y
  wire width 32 $procmux$4190_Y
  wire width 32 $procmux$4193_Y
  wire width 5 $procmux$4197_Y
  wire width 32 $procmux$4201_Y
  wire width 32 $procmux$4205_Y
  wire width 5 $procmux$4209_Y
  wire width 5 $procmux$4213_Y
  wire $procmux$4217_Y
  wire $procmux$4219_Y
  wire width 32 $procmux$4224_Y
  wire width 64 $procmux$4229_Y
  wire width 32 $procmux$4241_Y
  wire width 32 $procmux$4244_Y
  wire width 32 $procmux$4247_Y
  wire width 32 $procmux$4249_Y
  wire width 32 $procmux$4251_Y
  wire width 32 $procmux$4253_Y
  wire width 32 $procmux$4264_Y
  wire width 32 $procmux$4267_Y
  wire width 32 $procmux$4270_Y
  wire width 32 $procmux$4272_Y
  wire width 32 $procmux$4274_Y
  wire width 32 $procmux$4276_Y
  wire width 32 $procmux$4288_Y
  wire width 32 $procmux$4291_Y
  wire width 32 $procmux$4294_Y
  wire width 32 $procmux$4296_Y
  wire width 32 $procmux$4298_Y
  wire width 32 $procmux$4311_Y
  wire width 32 $procmux$4314_Y
  wire width 32 $procmux$4317_Y
  wire width 32 $procmux$4319_Y
  wire width 32 $procmux$4333_Y
  wire width 32 $procmux$4336_Y
  wire width 32 $procmux$4339_Y
  wire width 32 $procmux$4341_Y
  wire width 32 $procmux$4356_Y
  wire width 32 $procmux$4359_Y
  wire width 32 $procmux$4362_Y
  wire width 32 $procmux$4364_Y
  wire width 32 $procmux$4380_Y
  wire width 32 $procmux$4383_Y
  wire width 32 $procmux$4386_Y
  wire width 32 $procmux$4388_Y
  wire $procmux$4410_CMP
  wire $procmux$4411_CMP
  wire $procmux$4412_CMP
  wire $procmux$4413_CMP
  wire $procmux$4417_CMP
  wire $procmux$4418_CMP
  wire $procmux$4419_CMP
  wire $procmux$4420_CMP
  wire $procmux$4422_CMP
  wire $procmux$4428_CMP
  wire $procmux$4429_CMP
  wire $procmux$4430_CMP
  wire $procmux$4431_CMP
  wire $procmux$4432_CMP
  wire $procmux$4435_CMP
  wire $procmux$4436_CMP
  wire $procmux$4439_CMP
  wire $procmux$4440_CMP
  wire $procmux$4441_CMP
  wire $procmux$4473_CMP
  wire $procmux$4474_CMP
  wire $procmux$4477_CMP
  wire $procmux$4478_CMP
  attribute \src "RiscV32Core.v:214.20-214.39"
  wire width 3 \CSRLogic_accessType
  attribute \src "RiscV32Core.v:213.23-213.36"
  wire width 12 \CSRLogic_addr
  attribute \src "RiscV32Core.v:215.23-215.35"
  wire \CSRLogic_ena
  attribute \src "RiscV32Core.v:226.23-226.39"
  wire width 32 \CSRLogic_marchid
  attribute \src "RiscV32Core.v:238.23-238.38"
  wire width 32 \CSRLogic_mcause
  attribute \src "RiscV32Core.v:243.23-243.38"
  wire width 64 \CSRLogic_mcycle
  attribute \src "RiscV32Core.v:233.23-233.39"
  wire width 32 \CSRLogic_medeleg
  attribute \src "RiscV32Core.v:237.23-237.36"
  wire width 32 \CSRLogic_mepc
  attribute \src "RiscV32Core.v:228.23-228.39"
  wire width 32 \CSRLogic_mhartid
  attribute \src "RiscV32Core.v:234.23-234.39"
  wire width 32 \CSRLogic_mideleg
  attribute \src "RiscV32Core.v:235.23-235.35"
  wire width 32 \CSRLogic_mie
  attribute \src "RiscV32Core.v:227.23-227.38"
  wire width 32 \CSRLogic_mimpid
  attribute \src "RiscV32Core.v:242.23-242.40"
  wire width 64 \CSRLogic_minstret
  attribute \src "RiscV32Core.v:240.23-240.35"
  wire width 32 \CSRLogic_mip
  attribute \src "RiscV32Core.v:231.23-231.36"
  wire width 32 \CSRLogic_misa
  attribute \src "RiscV32Core.v:229.23-229.39"
  wire width 32 \CSRLogic_mstatus
  attribute \src "RiscV32Core.v:241.23-241.38"
  wire width 32 \CSRLogic_mtinst
  attribute \src "RiscV32Core.v:239.23-239.37"
  wire width 32 \CSRLogic_mtval
  attribute \src "RiscV32Core.v:236.23-236.37"
  wire width 32 \CSRLogic_mtvec
  attribute \src "RiscV32Core.v:225.23-225.41"
  wire width 32 \CSRLogic_mvendorid
  attribute \src "RiscV32Core.v:218.23-218.40"
  wire \CSRLogic_newFetch
  attribute \src "RiscV32Core.v:217.23-217.36"
  wire width 32 \CSRLogic_rval
  attribute \src "RiscV32Core.v:216.23-216.36"
  wire width 32 \CSRLogic_wval
  attribute \src "RiscV32Core.v:338.15-338.20"
  wire width 32 \_zz_1
  attribute \src "RiscV32Core.v:346.15-346.20"
  wire width 32 \_zz_2
  attribute \src "RiscV32Core.v:353.15-353.20"
  wire width 32 \_zz_3
  attribute \src "RiscV32Core.v:360.15-360.20"
  wire width 32 \_zz_4
  attribute \src "RiscV32Core.v:367.15-367.20"
  wire width 32 \_zz_5
  attribute \src "RiscV32Core.v:374.15-374.20"
  wire width 32 \_zz_6
  attribute \src "RiscV32Core.v:270.23-270.42"
  wire width 32 \_zz_CSRLogic_mcause
  attribute \src "RiscV32Core.v:279.23-279.44"
  wire width 32 \_zz_CSRLogic_mcause_1
  attribute \src "RiscV32Core.v:280.23-280.44"
  wire width 32 \_zz_CSRLogic_mcause_2
  attribute \src "RiscV32Core.v:281.23-281.44"
  wire width 32 \_zz_CSRLogic_mcause_3
  attribute \src "RiscV32Core.v:282.23-282.44"
  wire width 32 \_zz_CSRLogic_mcause_4
  attribute \src "RiscV32Core.v:283.23-283.44"
  wire width 32 \_zz_CSRLogic_mcause_5
  attribute \src "RiscV32Core.v:284.23-284.44"
  wire width 32 \_zz_CSRLogic_mcause_6
  attribute \src "RiscV32Core.v:181.23-181.42"
  wire width 64 \_zz_CSRLogic_mcycle
  attribute \src "RiscV32Core.v:248.23-248.43"
  wire width 32 \_zz_CSRLogic_medeleg
  attribute \src "RiscV32Core.v:265.23-265.40"
  wire width 32 \_zz_CSRLogic_mepc
  attribute \src "RiscV32Core.v:266.23-266.42"
  wire width 32 \_zz_CSRLogic_mepc_1
  attribute \src "RiscV32Core.v:252.23-252.43"
  wire width 32 \_zz_CSRLogic_mideleg
  attribute \src "RiscV32Core.v:256.23-256.39"
  wire width 32 \_zz_CSRLogic_mie
  attribute \src "RiscV32Core.v:180.23-180.44"
  wire width 64 \_zz_CSRLogic_minstret
  attribute \src "RiscV32Core.v:232.23-232.40"
  wire width 32 \_zz_CSRLogic_misa
  attribute \src "RiscV32Core.v:230.23-230.43"
  wire width 32 \_zz_CSRLogic_mstatus
  attribute \src "RiscV32Core.v:244.23-244.45"
  wire width 32 \_zz_CSRLogic_mstatus_1
  attribute \src "RiscV32Core.v:274.23-274.41"
  wire width 32 \_zz_CSRLogic_mtval
  attribute \src "RiscV32Core.v:182.23-182.43"
  wire width 32 \_zz_CSRLogic_mtval_1
  attribute \src "RiscV32Core.v:183.23-183.43"
  wire width 32 \_zz_CSRLogic_mtval_2
  attribute \src "RiscV32Core.v:260.23-260.41"
  wire width 32 \_zz_CSRLogic_mtvec
  attribute \src "RiscV32Core.v:261.23-261.43"
  wire width 32 \_zz_CSRLogic_mtvec_1
  attribute \src "RiscV32Core.v:200.23-200.40"
  wire \_zz__zz_rdDataMux
  attribute \src "RiscV32Core.v:191.23-191.41"
  wire width 32 \_zz_branchMisalign
  attribute \src "RiscV32Core.v:186.23-186.39"
  wire width 32 \_zz_branchTarget
  attribute \src "RiscV32Core.v:278.23-278.36"
  wire width 32 \_zz_csrValMux
  attribute \src "RiscV32Core.v:192.23-192.37"
  wire width 32 \_zz_extMemData
  attribute \src "RiscV32Core.v:193.23-193.39"
  wire width 8 \_zz_extMemData_1
  attribute \src "RiscV32Core.v:194.23-194.39"
  wire width 32 \_zz_extMemData_2
  attribute \src "RiscV32Core.v:195.23-195.39"
  wire width 16 \_zz_extMemData_3
  attribute \src "RiscV32Core.v:196.23-196.39"
  wire width 32 \_zz_extMemData_4
  attribute \src "RiscV32Core.v:197.23-197.39"
  wire width 8 \_zz_extMemData_5
  attribute \src "RiscV32Core.v:198.23-198.39"
  wire width 32 \_zz_extMemData_6
  attribute \src "RiscV32Core.v:199.23-199.39"
  wire width 16 \_zz_extMemData_7
  attribute \src "RiscV32Core.v:285.23-285.49"
  wire width 4 \_zz_io_memIF_DMem_wrStrobe
  attribute \src "RiscV32Core.v:208.23-208.33"
  wire width 32 \_zz_io_opA
  attribute \src "RiscV32Core.v:209.23-209.33"
  wire width 32 \_zz_io_opB
  attribute \src "RiscV32Core.v:189.23-189.38"
  wire width 32 \_zz_jalMisalign
  attribute \src "RiscV32Core.v:184.23-184.36"
  wire width 32 \_zz_jalTarget
  attribute \src "RiscV32Core.v:190.23-190.39"
  wire width 32 \_zz_jalrMisalign
  attribute \src "RiscV32Core.v:185.23-185.37"
  wire width 32 \_zz_jalrTarget
  attribute \src "RiscV32Core.v:292.23-292.35"
  wire width 32 \_zz_pcValMux
  attribute \src "RiscV32Core.v:297.23-297.36"
  wire width 32 \_zz_rdDataMux
  attribute \src "RiscV32Core.v:299.23-299.36"
  wire width 32 \_zz_rvfi_insn
  attribute \src "RiscV32Core.v:301.23-301.36"
  wire \_zz_rvfi_intr
  attribute \src "RiscV32Core.v:303.23-303.35"
  wire width 2 \_zz_rvfi_ixl
  attribute \src "RiscV32Core.v:311.23-311.40"
  wire width 32 \_zz_rvfi_mem_addr
  attribute \src "RiscV32Core.v:314.23-314.41"
  wire width 32 \_zz_rvfi_mem_rdata
  attribute \src "RiscV32Core.v:312.23-312.41"
  wire width 4 \_zz_rvfi_mem_rmask
  attribute \src "RiscV32Core.v:315.23-315.41"
  wire width 32 \_zz_rvfi_mem_wdata
  attribute \src "RiscV32Core.v:313.23-313.41"
  wire width 4 \_zz_rvfi_mem_wmask
  attribute \src "RiscV32Core.v:302.23-302.36"
  wire width 2 \_zz_rvfi_mode
  attribute \src "RiscV32Core.v:298.23-298.37"
  wire width 64 \_zz_rvfi_order
  attribute \src "RiscV32Core.v:310.23-310.40"
  wire width 32 \_zz_rvfi_pc_rdata
  attribute \src "RiscV32Core.v:308.23-308.39"
  wire width 5 \_zz_rvfi_rd_addr
  attribute \src "RiscV32Core.v:309.23-309.40"
  wire width 32 \_zz_rvfi_rd_wdata
  attribute \src "RiscV32Core.v:304.23-304.40"
  wire width 5 \_zz_rvfi_rs1_addr
  attribute \src "RiscV32Core.v:306.23-306.41"
  wire width 32 \_zz_rvfi_rs1_rdata
  attribute \src "RiscV32Core.v:305.23-305.40"
  wire width 5 \_zz_rvfi_rs2_addr
  attribute \src "RiscV32Core.v:307.23-307.41"
  wire width 32 \_zz_rvfi_rs2_rdata
  attribute \src "RiscV32Core.v:300.23-300.36"
  wire \_zz_rvfi_trap
  attribute \src "RiscV32Core.v:187.23-187.37"
  wire width 32 \_zz_trapTarget
  attribute \src "RiscV32Core.v:188.23-188.39"
  wire width 32 \_zz_trapTarget_1
  attribute \src "RiscV32Core.v:316.23-316.48"
  wire \_zz_when_RiscV32Core_l638
  attribute \src "RiscV32Core.v:178.23-178.36"
  wire width 32 \alu_io_output
  attribute \src "RiscV32Core.v:179.23-179.41"
  wire \alu_io_output_bool
  attribute \src "RiscV32Core.v:295.23-295.37"
  wire \branchMisalign
  attribute \src "RiscV32Core.v:289.23-289.35"
  wire width 32 \branchTarget
  attribute \src "RiscV32Core.v:132.23-132.26"
  wire input 46 \clk
  attribute \src "RiscV32Core.v:204.23-204.32"
  wire width 32 \csrValMux
  attribute \src "RiscV32Core.v:130.23-130.33"
  wire width 32 output 44 \csr_mcause
  attribute \src "RiscV32Core.v:129.23-129.31"
  wire width 32 output 43 \csr_mepc
  attribute \src "RiscV32Core.v:131.23-131.32"
  wire width 32 output 45 \csr_mtval
  attribute \src "RiscV32Core.v:128.23-128.32"
  wire width 32 output 42 \csr_mtvec
  attribute \src "RiscV32Core.v:143.20-143.44"
  wire width 2 \ctrlLogic_io_aluCtrl_opA
  attribute \src "RiscV32Core.v:144.20-144.44"
  wire width 2 \ctrlLogic_io_aluCtrl_opB
  attribute \src "RiscV32Core.v:148.23-148.50"
  wire \ctrlLogic_io_csrCtrl_enable
  attribute \src "RiscV32Core.v:135.23-135.57"
  wire \ctrlLogic_io_csrCtrl_illegalAccess
  attribute \src "RiscV32Core.v:150.20-150.53"
  wire width 2 \ctrlLogic_io_csrCtrl_mcauseSelect
  attribute \src "RiscV32Core.v:149.23-149.52"
  wire \ctrlLogic_io_csrCtrl_newFetch
  attribute \src "RiscV32Core.v:147.20-147.52"
  wire \ctrlLogic_io_csrCtrl_writeSelect
  attribute \src "RiscV32Core.v:160.23-160.44"
  wire width 4 \ctrlLogic_io_dbgState
  attribute \src "RiscV32Core.v:142.23-142.52"
  wire \ctrlLogic_io_fetchCtrl_sample
  attribute \src "RiscV32Core.v:159.23-159.45"
  wire \ctrlLogic_io_fetchSync
  attribute \src "RiscV32Core.v:136.23-136.40"
  wire \ctrlLogic_io_halt
  attribute \src "RiscV32Core.v:158.23-158.42"
  wire \ctrlLogic_io_halted
  attribute \src "RiscV32Core.v:157.23-157.44"
  wire \ctrlLogic_io_irqEntry
  attribute \src "RiscV32Core.v:153.23-153.51"
  wire \ctrlLogic_io_memCtrl_dataEna
  attribute \src "RiscV32Core.v:151.23-151.52"
  wire \ctrlLogic_io_memCtrl_fetchEna
  attribute \src "RiscV32Core.v:152.23-152.57"
  wire \ctrlLogic_io_memCtrl_readWriteData
  attribute \src "RiscV32Core.v:154.20-154.53"
  wire width 2 \ctrlLogic_io_memCtrl_strobeSelect
  attribute \src "RiscV32Core.v:140.23-140.51"
  wire \ctrlLogic_io_pcCtrl_enablePC
  attribute \src "RiscV32Core.v:141.20-141.48"
  wire width 3 \ctrlLogic_io_pcCtrl_pcValSel
  attribute \src "RiscV32Core.v:146.20-146.51"
  wire width 3 \ctrlLogic_io_regCtrl_regDestSel
  attribute \src "RiscV32Core.v:145.23-145.53"
  wire \ctrlLogic_io_regCtrl_regFileWR
  attribute \src "RiscV32Core.v:155.23-155.45"
  wire \ctrlLogic_io_trapEntry
  attribute \src "RiscV32Core.v:156.23-156.44"
  wire \ctrlLogic_io_trapExit
  attribute \src "RiscV32Core.v:174.20-174.38"
  wire width 3 \decoder_io_csrType
  attribute \src "RiscV32Core.v:171.23-171.42"
  wire width 5 \decoder_io_csr_uimm
  attribute \src "RiscV32Core.v:172.23-172.45"
  wire \decoder_io_decodeValid
  attribute \src "RiscV32Core.v:169.23-169.44"
  wire width 12 \decoder_io_fields_csr
  attribute \src "RiscV32Core.v:164.23-164.45"
  wire width 5 \decoder_io_fields_dest
  attribute \src "RiscV32Core.v:167.23-167.48"
  wire width 12 \decoder_io_fields_funct12
  attribute \src "RiscV32Core.v:165.23-165.47"
  wire width 3 \decoder_io_fields_funct3
  attribute \src "RiscV32Core.v:166.23-166.47"
  wire width 7 \decoder_io_fields_funct7
  attribute \src "RiscV32Core.v:161.23-161.47"
  wire width 7 \decoder_io_fields_opcode
  attribute \src "RiscV32Core.v:168.23-168.46"
  wire width 5 \decoder_io_fields_shamt
  attribute \src "RiscV32Core.v:162.23-162.45"
  wire width 5 \decoder_io_fields_src1
  attribute \src "RiscV32Core.v:163.23-163.45"
  wire width 5 \decoder_io_fields_src2
  attribute \src "RiscV32Core.v:170.23-170.43"
  wire width 32 \decoder_io_immediate
  attribute \src "RiscV32Core.v:173.20-173.39"
  wire width 5 \decoder_io_instType
  attribute \src "RiscV32Core.v:296.23-296.33"
  wire width 32 \extMemData
  attribute \src "RiscV32Core.v:286.23-286.29"
  wire width 32 \incrPC
  attribute \src "RiscV32Core.v:207.23-207.40"
  wire width 32 \instructionBuffer
  attribute \src "RiscV32Core.v:102.23-102.34"
  wire width 4 output 16 \io_dbgState
  attribute \src "RiscV32Core.v:99.23-99.35"
  wire output 13 \io_fetchSync
  attribute \src "RiscV32Core.v:100.23-100.30"
  wire input 14 \io_halt
  attribute \src "RiscV32Core.v:101.23-101.33"
  wire input 15 \io_haltErr
  attribute \src "RiscV32Core.v:98.23-98.32"
  wire output 12 \io_halted
  attribute \src "RiscV32Core.v:103.23-103.34"
  wire input 17 \io_irqTimer
  attribute \src "RiscV32Core.v:91.23-91.44"
  wire width 32 output 5 \io_memIF_DMem_address
  attribute \src "RiscV32Core.v:97.23-97.46"
  wire input 11 \io_memIF_DMem_dataReady
  attribute \src "RiscV32Core.v:95.23-95.43"
  wire output 9 \io_memIF_DMem_enable
  attribute \src "RiscV32Core.v:92.23-92.45"
  wire width 32 input 6 \io_memIF_DMem_readData
  attribute \src "RiscV32Core.v:94.23-94.46"
  wire output 8 \io_memIF_DMem_readWrite
  attribute \src "RiscV32Core.v:96.23-96.45"
  wire width 4 output 10 \io_memIF_DMem_wrStrobe
  attribute \src "RiscV32Core.v:93.23-93.46"
  wire width 32 output 7 \io_memIF_DMem_writeData
  attribute \src "RiscV32Core.v:88.23-88.44"
  wire width 32 output 2 \io_memIF_IMem_address
  attribute \src "RiscV32Core.v:89.23-89.48"
  wire output 3 \io_memIF_IMem_fetchEnable
  attribute \src "RiscV32Core.v:87.23-87.48"
  wire width 32 input 1 \io_memIF_IMem_instruction
  attribute \src "RiscV32Core.v:90.23-90.53"
  wire input 4 \io_memIF_IMem_instructionReady
  attribute \src "RiscV32Core.v:206.23-206.33"
  wire \irqPending
  attribute \src "RiscV32Core.v:293.23-293.34"
  wire \jalMisalign
  attribute \src "RiscV32Core.v:287.23-287.32"
  wire width 32 \jalTarget
  attribute \src "RiscV32Core.v:294.23-294.35"
  wire \jalrMisalign
  attribute \src "RiscV32Core.v:288.23-288.33"
  wire width 32 \jalrTarget
  attribute \src "RiscV32Core.v:291.23-291.33"
  wire width 32 \mretTarget
  attribute \src "RiscV32Core.v:212.23-212.33"
  wire \muldivBusy
  attribute \src "RiscV32Core.v:211.23-211.34"
  wire \muldivReady
  attribute \src "RiscV32Core.v:210.23-210.35"
  wire width 32 \muldivResult
  attribute \src "RiscV32Core.v:202.23-202.31"
  wire width 32 \pcValMux
  attribute \src "RiscV32Core.v:201.23-201.37"
  wire width 32 \programCounter
  attribute \src "RiscV32Core.v:203.23-203.32"
  wire width 32 \rdDataMux
  attribute \src "RiscV32Core.v:139.23-139.33"
  wire width 5 \regs_io_rd
  attribute \src "RiscV32Core.v:177.23-177.37"
  wire width 1024 \regs_io_regs_o
  attribute \src "RiscV32Core.v:137.23-137.34"
  wire width 5 \regs_io_rs1
  attribute \src "RiscV32Core.v:175.23-175.38"
  wire width 32 \regs_io_rs1Data
  attribute \src "RiscV32Core.v:138.23-138.34"
  wire width 5 \regs_io_rs2
  attribute \src "RiscV32Core.v:176.23-176.38"
  wire width 32 \regs_io_rs2Data
  attribute \src "RiscV32Core.v:133.23-133.28"
  wire input 47 \reset
  attribute \src "RiscV32Core.v:124.23-124.32"
  wire output 38 \rvfi_halt
  attribute \src "RiscV32Core.v:105.23-105.32"
  wire width 32 output 19 \rvfi_insn
  attribute \src "RiscV32Core.v:107.23-107.32"
  wire output 21 \rvfi_intr
  attribute \src "RiscV32Core.v:109.23-109.31"
  wire width 2 output 23 \rvfi_ixl
  attribute \src "RiscV32Core.v:118.23-118.36"
  wire width 32 output 32 \rvfi_mem_addr
  attribute \src "RiscV32Core.v:121.23-121.37"
  wire width 32 output 35 \rvfi_mem_rdata
  attribute \src "RiscV32Core.v:119.23-119.37"
  wire width 4 output 33 \rvfi_mem_rmask
  attribute \src "RiscV32Core.v:122.23-122.37"
  wire width 32 output 36 \rvfi_mem_wdata
  attribute \src "RiscV32Core.v:120.23-120.37"
  wire width 4 output 34 \rvfi_mem_wmask
  attribute \src "RiscV32Core.v:108.23-108.32"
  wire width 2 output 22 \rvfi_mode
  attribute \src "RiscV32Core.v:104.23-104.33"
  wire width 64 output 18 \rvfi_order
  attribute \src "RiscV32Core.v:116.23-116.36"
  wire width 32 output 30 \rvfi_pc_rdata
  attribute \src "RiscV32Core.v:117.23-117.36"
  wire width 32 output 31 \rvfi_pc_wdata
  attribute \src "RiscV32Core.v:114.23-114.35"
  wire width 5 output 28 \rvfi_rd_addr
  attribute \src "RiscV32Core.v:115.23-115.36"
  wire width 32 output 29 \rvfi_rd_wdata
  attribute \src "RiscV32Core.v:110.23-110.36"
  wire width 5 output 24 \rvfi_rs1_addr
  attribute \src "RiscV32Core.v:112.23-112.37"
  wire width 32 output 26 \rvfi_rs1_rdata
  attribute \src "RiscV32Core.v:111.23-111.36"
  wire width 5 output 25 \rvfi_rs2_addr
  attribute \src "RiscV32Core.v:113.23-113.37"
  wire width 32 output 27 \rvfi_rs2_rdata
  attribute \src "RiscV32Core.v:106.23-106.32"
  wire output 20 \rvfi_trap
  attribute \src "RiscV32Core.v:123.23-123.33"
  wire output 37 \rvfi_valid
  attribute \src "RiscV32Core.v:127.23-127.34"
  wire output 41 \state_fetch
  attribute \src "RiscV32Core.v:125.23-125.31"
  wire width 32 output 39 \state_pc
  attribute \src "RiscV32Core.v:126.23-126.33"
  wire width 1024 output 40 \state_regs
  attribute \src "RiscV32Core.v:290.23-290.33"
  wire width 32 \trapTarget
  attribute \src "RiscV32Core.v:245.23-245.44"
  wire \when_RiscV32Core_l344
  attribute \src "RiscV32Core.v:249.23-249.46"
  wire \when_RiscV32Core_l344_1
  attribute \src "RiscV32Core.v:253.23-253.46"
  wire \when_RiscV32Core_l344_2
  attribute \src "RiscV32Core.v:257.23-257.46"
  wire \when_RiscV32Core_l344_3
  attribute \src "RiscV32Core.v:262.23-262.46"
  wire \when_RiscV32Core_l344_4
  attribute \src "RiscV32Core.v:267.23-267.46"
  wire \when_RiscV32Core_l344_5
  attribute \src "RiscV32Core.v:271.23-271.46"
  wire \when_RiscV32Core_l344_6
  attribute \src "RiscV32Core.v:275.23-275.46"
  wire \when_RiscV32Core_l344_7
  attribute \src "RiscV32Core.v:246.23-246.44"
  wire \when_RiscV32Core_l346
  attribute \src "RiscV32Core.v:250.23-250.46"
  wire \when_RiscV32Core_l346_1
  attribute \src "RiscV32Core.v:254.23-254.46"
  wire \when_RiscV32Core_l346_2
  attribute \src "RiscV32Core.v:258.23-258.46"
  wire \when_RiscV32Core_l346_3
  attribute \src "RiscV32Core.v:263.23-263.46"
  wire \when_RiscV32Core_l346_4
  attribute \src "RiscV32Core.v:268.23-268.46"
  wire \when_RiscV32Core_l346_5
  attribute \src "RiscV32Core.v:272.23-272.46"
  wire \when_RiscV32Core_l346_6
  attribute \src "RiscV32Core.v:276.23-276.46"
  wire \when_RiscV32Core_l346_7
  attribute \src "RiscV32Core.v:247.23-247.44"
  wire \when_RiscV32Core_l348
  attribute \src "RiscV32Core.v:251.23-251.46"
  wire \when_RiscV32Core_l348_1
  attribute \src "RiscV32Core.v:255.23-255.46"
  wire \when_RiscV32Core_l348_2
  attribute \src "RiscV32Core.v:259.23-259.46"
  wire \when_RiscV32Core_l348_3
  attribute \src "RiscV32Core.v:264.23-264.46"
  wire \when_RiscV32Core_l348_4
  attribute \src "RiscV32Core.v:269.23-269.46"
  wire \when_RiscV32Core_l348_5
  attribute \src "RiscV32Core.v:273.23-273.46"
  wire \when_RiscV32Core_l348_6
  attribute \src "RiscV32Core.v:277.23-277.46"
  wire \when_RiscV32Core_l348_7
  attribute \src "RiscV32Core.v:317.23-317.44"
  wire \when_RiscV32Core_l632
  attribute \src "RiscV32Core.v:319.23-319.44"
  wire \when_RiscV32Core_l649
  attribute \src "RiscV32Core.v:320.23-320.44"
  wire \when_RiscV32Core_l656
  attribute \src "RiscV32Core.v:321.23-321.44"
  wire \when_RiscV32Core_l659
  attribute \src "RiscV32Core.v:322.23-322.44"
  wire \when_RiscV32Core_l662
  attribute \src "RiscV32Core.v:323.23-323.44"
  wire \when_RiscV32Core_l667
  attribute \src "RiscV32Core.v:324.23-324.44"
  wire \when_RiscV32Core_l675
  attribute \src "RiscV32Core.v:325.23-325.44"
  wire \when_RiscV32Core_l686
  attribute \src "RiscV32Core.v:326.23-326.44"
  wire \when_RiscV32Core_l694
  attribute \src "RiscV32Core.v:327.23-327.44"
  wire \when_RiscV32Core_l702
  attribute \src "RiscV32Core.v:1055.30-1055.67"
  cell $add $add$RiscV32Core.v:1055$1459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \_zz_rvfi_order
    connect \B 1'1
    connect \Y $add$RiscV32Core.v:1055$1459_Y
  end
  attribute \src "RiscV32Core.v:376.35-376.75"
  cell $add $add$RiscV32Core.v:376$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CSRLogic_minstret
    connect \B 1'1
    connect \Y \_zz_CSRLogic_minstret
  end
  attribute \src "RiscV32Core.v:377.33-377.71"
  cell $add $add$RiscV32Core.v:377$1252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CSRLogic_mcycle
    connect \B 1'1
    connect \Y \_zz_CSRLogic_mcycle
  end
  attribute \src "RiscV32Core.v:381.28-381.66"
  cell $add $add$RiscV32Core.v:381$1256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \decoder_io_immediate
    connect \B \regs_io_rs1Data
    connect \Y \_zz_jalrTarget
  end
  attribute \src "RiscV32Core.v:382.30-382.67"
  cell $add $add$RiscV32Core.v:382$1257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \programCounter
    connect \B \decoder_io_immediate
    connect \Y \_zz_branchTarget
  end
  attribute \src "RiscV32Core.v:693.20-693.49"
  cell $add $add$RiscV32Core.v:693$1348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \programCounter
    connect \B 3'100
    connect \Y \incrPC
  end
  attribute \src "RiscV32Core.v:694.23-694.59"
  cell $add $add$RiscV32Core.v:694$1349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \_zz_CSRLogic_mtval_1
    connect \B \decoder_io_immediate
    connect \Y \jalTarget
  end
  attribute \src "RiscV32Core.v:613.34-613.62"
  cell $and $and$RiscV32Core.v:613$1305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_wval
    connect \B 32'11111111111111111111111111111100
    connect \Y \_zz_CSRLogic_mtvec_1
  end
  attribute \src "RiscV32Core.v:695.24-695.57"
  cell $and $and$RiscV32Core.v:695$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \_zz_jalrTarget
    connect \B 32'11111111111111111111111111111110
    connect \Y \jalrTarget
  end
  attribute \src "RiscV32Core.v:889.31-889.62"
  cell $and $and$RiscV32Core.v:889$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mstatus
    connect \B 13'1100010001000
    connect \Y $and$RiscV32Core.v:889$1377_Y
  end
  attribute \src "RiscV32Core.v:891.36-891.74"
  cell $and $and$RiscV32Core.v:891$1378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_wval
    connect \B 32'11111111111111111111111111111111
    connect \Y $and$RiscV32Core.v:891$1378_Y
  end
  attribute \src "RiscV32Core.v:894.39-894.84"
  cell $and $and$RiscV32Core.v:894$1380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mstatus
    connect \B 1'0
    connect \Y $and$RiscV32Core.v:894$1380_Y
  end
  attribute \src "RiscV32Core.v:911.39-911.82"
  cell $and $and$RiscV32Core.v:911$1390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_medeleg
    connect \B 1'0
    connect \Y $and$RiscV32Core.v:911$1390_Y
  end
  attribute \src "RiscV32Core.v:925.39-925.82"
  cell $and $and$RiscV32Core.v:925$1400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mideleg
    connect \B 1'0
    connect \Y $and$RiscV32Core.v:925$1400_Y
  end
  attribute \src "RiscV32Core.v:934.31-934.58"
  cell $and $and$RiscV32Core.v:934$1408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mie
    connect \B 12'100010001000
    connect \Y $and$RiscV32Core.v:934$1408_Y
  end
  attribute \src "RiscV32Core.v:936.32-936.64"
  cell $and $and$RiscV32Core.v:936$1409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_wval
    connect \B 12'100010001000
    connect \Y $and$RiscV32Core.v:936$1409_Y
  end
  attribute \src "RiscV32Core.v:939.35-939.70"
  cell $and $and$RiscV32Core.v:939$1411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mie
    connect \B 32'11111111111111111111011101110111
    connect \Y $and$RiscV32Core.v:939$1411_Y
  end
  attribute \src "RiscV32Core.v:942.77-942.113"
  cell $and $and$RiscV32Core.v:942$1417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A $not$RiscV32Core.v:897$1385_Y
    connect \B 12'100010001000
    connect \Y $and$RiscV32Core.v:942$1417_Y
  end
  attribute \src "RiscV32Core.v:950.34-950.75"
  cell $and $and$RiscV32Core.v:950$1419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \_zz_CSRLogic_mtvec_1
    connect \B 32'11111111111111111111111111111100
    connect \Y $and$RiscV32Core.v:950$1419_Y
  end
  attribute \src "RiscV32Core.v:953.37-953.76"
  cell $and $and$RiscV32Core.v:953$1421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mtvec
    connect \B 2'11
    connect \Y $and$RiscV32Core.v:953$1421_Y
  end
  attribute \src "RiscV32Core.v:956.83-956.128"
  cell $and $and$RiscV32Core.v:956$1427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $not$RiscV32Core.v:956$1426_Y
    connect \B 32'11111111111111111111111111111100
    connect \Y $and$RiscV32Core.v:956$1427_Y
  end
  attribute \src "RiscV32Core.v:967.36-967.73"
  cell $and $and$RiscV32Core.v:967$1431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mepc
    connect \B 2'11
    connect \Y $and$RiscV32Core.v:967$1431_Y
  end
  attribute \src "RiscV32Core.v:981.38-981.79"
  cell $and $and$RiscV32Core.v:981$1441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mcause
    connect \B 1'0
    connect \Y $and$RiscV32Core.v:981$1441_Y
  end
  attribute \src "RiscV32Core.v:984.86-984.125"
  cell $and $and$RiscV32Core.v:984$1447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $not$RiscV32Core.v:897$1385_Y
    connect \B 32'11111111111111111111111111111111
    connect \Y $and$RiscV32Core.v:897$1386_Y
  end
  attribute \src "RiscV32Core.v:995.37-995.76"
  cell $and $and$RiscV32Core.v:995$1451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_mtval
    connect \B 1'0
    connect \Y $and$RiscV32Core.v:995$1451_Y
  end
  cell $mux $auto$async2sync.cc:144:execute$7047
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7046
    connect \B 32'10000000000000000000000000000000
    connect \S \reset
    connect \Y \programCounter
  end
  cell $mux $auto$async2sync.cc:144:execute$7049
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7048
    connect \B 0
    connect \S \reset
    connect \Y \instructionBuffer
  end
  cell $mux $auto$async2sync.cc:144:execute$7051
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7050
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_rval
  end
  cell $mux $auto$async2sync.cc:144:execute$7053
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7052
    connect \B 6144
    connect \S \reset
    connect \Y \CSRLogic_mstatus
  end
  cell $mux $auto$async2sync.cc:144:execute$7055
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7054
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_medeleg
  end
  cell $mux $auto$async2sync.cc:144:execute$7057
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7056
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mideleg
  end
  cell $mux $auto$async2sync.cc:144:execute$7059
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7058
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mie
  end
  cell $mux $auto$async2sync.cc:144:execute$7061
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7060
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mtvec
  end
  cell $mux $auto$async2sync.cc:144:execute$7063
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7062
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mepc
  end
  cell $mux $auto$async2sync.cc:144:execute$7065
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7064
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mcause
  end
  cell $mux $auto$async2sync.cc:144:execute$7067
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7066
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mtval
  end
  cell $mux $auto$async2sync.cc:144:execute$7069
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7068
    connect \B 0
    connect \S \reset
    connect \Y \CSRLogic_mip
  end
  cell $mux $auto$async2sync.cc:144:execute$7071
    parameter \WIDTH 64
    connect \A $auto$async2sync.cc:140:execute$7070
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \S \reset
    connect \Y \CSRLogic_minstret
  end
  cell $mux $auto$async2sync.cc:144:execute$7073
    parameter \WIDTH 64
    connect \A $auto$async2sync.cc:140:execute$7072
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \S \reset
    connect \Y \CSRLogic_mcycle
  end
  cell $mux $auto$async2sync.cc:144:execute$7075
    parameter \WIDTH 64
    connect \A $auto$async2sync.cc:140:execute$7074
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \S \reset
    connect \Y \_zz_rvfi_order
  end
  cell $mux $auto$async2sync.cc:144:execute$7077
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7076
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_insn
  end
  cell $mux $auto$async2sync.cc:144:execute$7079
    parameter \WIDTH 1
    connect \A $auto$async2sync.cc:140:execute$7078
    connect \B 1'0
    connect \S \reset
    connect \Y \_zz_rvfi_trap
  end
  cell $mux $auto$async2sync.cc:144:execute$7081
    parameter \WIDTH 5
    connect \A $auto$async2sync.cc:140:execute$7080
    connect \B 5'00000
    connect \S \reset
    connect \Y \_zz_rvfi_rs1_addr
  end
  cell $mux $auto$async2sync.cc:144:execute$7083
    parameter \WIDTH 5
    connect \A $auto$async2sync.cc:140:execute$7082
    connect \B 5'00000
    connect \S \reset
    connect \Y \_zz_rvfi_rs2_addr
  end
  cell $mux $auto$async2sync.cc:144:execute$7085
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7084
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_rs1_rdata
  end
  cell $mux $auto$async2sync.cc:144:execute$7087
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7086
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_rs2_rdata
  end
  cell $mux $auto$async2sync.cc:144:execute$7089
    parameter \WIDTH 5
    connect \A $auto$async2sync.cc:140:execute$7088
    connect \B 5'00000
    connect \S \reset
    connect \Y \_zz_rvfi_rd_addr
  end
  cell $mux $auto$async2sync.cc:144:execute$7091
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7090
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_rd_wdata
  end
  cell $mux $auto$async2sync.cc:144:execute$7093
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7092
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_pc_rdata
  end
  cell $mux $auto$async2sync.cc:144:execute$7095
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7094
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_mem_addr
  end
  cell $mux $auto$async2sync.cc:144:execute$7097
    parameter \WIDTH 4
    connect \A $auto$async2sync.cc:140:execute$7096
    connect \B 4'0000
    connect \S \reset
    connect \Y \_zz_rvfi_mem_rmask
  end
  cell $mux $auto$async2sync.cc:144:execute$7099
    parameter \WIDTH 4
    connect \A $auto$async2sync.cc:140:execute$7098
    connect \B 4'0000
    connect \S \reset
    connect \Y \_zz_rvfi_mem_wmask
  end
  cell $mux $auto$async2sync.cc:144:execute$7101
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7100
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_mem_rdata
  end
  cell $mux $auto$async2sync.cc:144:execute$7103
    parameter \WIDTH 32
    connect \A $auto$async2sync.cc:140:execute$7102
    connect \B 0
    connect \S \reset
    connect \Y \_zz_rvfi_mem_wdata
  end
  cell $mux $auto$async2sync.cc:144:execute$7105
    parameter \WIDTH 1
    connect \A $auto$async2sync.cc:140:execute$7104
    connect \B 1'1
    connect \S \reset
    connect \Y \_zz_when_RiscV32Core_l638
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$7137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_csrCtrl_enable
    connect \Y $auto$rtlil.cc:2122:Not$7138
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$7132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \when_RiscV32Core_l632 \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$7131
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$7135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \ctrlLogic_io_irqEntry \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$7134
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$7140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2122:Not$7138 \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$7139
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $auto$opt_dff.cc:702:run$7133
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$4144_Y
    connect \Q $auto$async2sync.cc:140:execute$7104
    connect \SRST $auto$opt_dff.cc:276:combine_resets$7131
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $auto$opt_dff.cc:702:run$7136
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$4089_Y
    connect \Q $auto$async2sync.cc:140:execute$7052 [3]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$7134
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $auto$opt_dff.cc:702:run$7141
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$4123_Y
    connect \Q $auto$async2sync.cc:140:execute$7050
    connect \SRST $auto$opt_dff.cc:276:combine_resets$7139
  end
  attribute \src "RiscV32Core.v:597.35-597.64"
  cell $eq $eq$RiscV32Core.v:597$1277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_accessType
    connect \B 2'10
    connect \Y \when_RiscV32Core_l344
  end
  attribute \src "RiscV32Core.v:598.36-598.65"
  cell $eq $eq$RiscV32Core.v:598$1278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_accessType
    connect \B 2'11
    connect \Y $eq$RiscV32Core.v:598$1278_Y
  end
  attribute \src "RiscV32Core.v:599.36-599.65"
  cell $eq $eq$RiscV32Core.v:599$1281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_accessType
    connect \B 3'100
    connect \Y $eq$RiscV32Core.v:599$1281_Y
  end
  attribute \src "RiscV32Core.v:723.26-723.50"
  cell $logic_not $eq$RiscV32Core.v:723$1353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_jalMisalign
    connect \Y $eq$RiscV32Core.v:723$1353_Y
  end
  attribute \src "RiscV32Core.v:724.27-724.52"
  cell $logic_not $eq$RiscV32Core.v:724$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_jalrMisalign
    connect \Y $eq$RiscV32Core.v:724$1355_Y
  end
  attribute \src "RiscV32Core.v:725.29-725.56"
  cell $logic_not $eq$RiscV32Core.v:725$1357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_zz_branchMisalign
    connect \Y $eq$RiscV32Core.v:725$1357_Y
  end
  attribute \src "RiscV32Core.v:777.35-777.57"
  cell $eq $eq$RiscV32Core.v:777$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_dbgState
    connect \B 1'1
    connect \Y \when_RiscV32Core_l632
  end
  attribute \src "RiscV32Core.v:791.35-791.57"
  cell $eq $eq$RiscV32Core.v:791$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_dbgState
    connect \B 2'10
    connect \Y \when_RiscV32Core_l649
  end
  attribute \src "RiscV32Core.v:793.35-793.57"
  cell $eq $eq$RiscV32Core.v:793$1366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_dbgState
    connect \B 3'110
    connect \Y \when_RiscV32Core_l659
  end
  attribute \src "RiscV32Core.v:794.35-794.57"
  cell $eq $eq$RiscV32Core.v:794$1367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_dbgState
    connect \B 3'111
    connect \Y \when_RiscV32Core_l662
  end
  attribute \src "RiscV32Core.v:804.63-804.85"
  cell $eq $eq$RiscV32Core.v:804$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \io_dbgState
    connect \B 3'100
    connect \Y $eq$RiscV32Core.v:804$1370_Y
  end
  attribute \src "RiscV32Core.v:806.35-806.57"
  cell $eq $eq$RiscV32Core.v:806$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_dbgState
    connect \B 2'11
    connect \Y \when_RiscV32Core_l694
  end
  attribute \src "RiscV32Core.v:807.35-807.53"
  cell $logic_not $eq$RiscV32Core.v:807$1374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoder_io_fields_dest
    connect \Y \when_RiscV32Core_l702
  end
  attribute \src "RiscV32Core.v:598.35-598.99"
  cell $logic_and $logic_and$RiscV32Core.v:598$1280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:598$1278_Y
    connect \B $ne$RiscV32Core.v:598$1279_Y
    connect \Y \when_RiscV32Core_l346
  end
  attribute \src "RiscV32Core.v:599.35-599.99"
  cell $logic_and $logic_and$RiscV32Core.v:599$1283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$RiscV32Core.v:599$1281_Y
    connect \B $ne$RiscV32Core.v:598$1279_Y
    connect \Y \when_RiscV32Core_l348
  end
  attribute \src "RiscV32Core.v:634.25-634.59"
  cell $logic_and $logic_and$RiscV32Core.v:634$1335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_mip [7]
    connect \B \CSRLogic_mie [7]
    connect \Y $logic_and$RiscV32Core.v:634$1335_Y
  end
  attribute \src "RiscV32Core.v:634.24-634.83"
  cell $logic_and $logic_and$RiscV32Core.v:634$1336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$RiscV32Core.v:634$1335_Y
    connect \B \CSRLogic_mstatus [3]
    connect \Y \irqPending
  end
  attribute \src "RiscV32Core.v:804.35-804.86"
  cell $logic_and $logic_and$RiscV32Core.v:804$1371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_memIF_DMem_dataReady
    connect \B $eq$RiscV32Core.v:804$1370_Y
    connect \Y \when_RiscV32Core_l675
  end
  attribute \src "RiscV32Core.v:496.31-496.52"
  cell $logic_or $logic_or$RiscV32Core.v:496$1263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_halt
    connect \B \io_haltErr
    connect \Y \ctrlLogic_io_halt
  end
  attribute \src "RiscV32Core.v:385.29-385.47"
  cell $mod $mod$RiscV32Core.v:385$1259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \jalTarget
    connect \B 3'100
    connect \Y \_zz_jalMisalign
  end
  attribute \src "RiscV32Core.v:386.30-386.49"
  cell $mod $mod$RiscV32Core.v:386$1260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \jalrTarget
    connect \B 3'100
    connect \Y \_zz_jalrMisalign
  end
  attribute \src "RiscV32Core.v:387.32-387.53"
  cell $mod $mod$RiscV32Core.v:387$1261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \branchTarget
    connect \B 3'100
    connect \Y \_zz_branchMisalign
  end
  attribute \src "RiscV32Core.v:598.71-598.98"
  cell $reduce_bool $ne$RiscV32Core.v:598$1279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoder_io_csr_uimm
    connect \Y $ne$RiscV32Core.v:598$1279_Y
  end
  attribute \src "RiscV32Core.v:897.92-897.107"
  cell $not $not$RiscV32Core.v:897$1385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CSRLogic_wval
    connect \Y $not$RiscV32Core.v:897$1385_Y
  end
  attribute \src "RiscV32Core.v:956.84-956.106"
  cell $not $not$RiscV32Core.v:956$1426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \_zz_CSRLogic_mtvec_1
    connect \Y $not$RiscV32Core.v:956$1426_Y
  end
  attribute \src "RiscV32Core.v:894.38-894.128"
  cell $or $or$RiscV32Core.v:894$1382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:894$1380_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \Y $or$RiscV32Core.v:894$1382_Y
  end
  attribute \src "RiscV32Core.v:897.40-897.134"
  cell $or $or$RiscV32Core.v:897$1387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:894$1380_Y
    connect \B $and$RiscV32Core.v:897$1386_Y
    connect \Y $or$RiscV32Core.v:897$1387_Y
  end
  attribute \src "RiscV32Core.v:911.38-911.124"
  cell $or $or$RiscV32Core.v:911$1392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:911$1390_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \Y $or$RiscV32Core.v:911$1392_Y
  end
  attribute \src "RiscV32Core.v:914.40-914.130"
  cell $or $or$RiscV32Core.v:914$1397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:911$1390_Y
    connect \B $and$RiscV32Core.v:897$1386_Y
    connect \Y $or$RiscV32Core.v:914$1397_Y
  end
  attribute \src "RiscV32Core.v:925.38-925.124"
  cell $or $or$RiscV32Core.v:925$1402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:925$1400_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \Y $or$RiscV32Core.v:925$1402_Y
  end
  attribute \src "RiscV32Core.v:928.40-928.130"
  cell $or $or$RiscV32Core.v:928$1407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:925$1400_Y
    connect \B $and$RiscV32Core.v:897$1386_Y
    connect \Y $or$RiscV32Core.v:928$1407_Y
  end
  attribute \src "RiscV32Core.v:939.34-939.108"
  cell $or $or$RiscV32Core.v:939$1413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:939$1411_Y
    connect \B $and$RiscV32Core.v:936$1409_Y
    connect \Y $or$RiscV32Core.v:939$1413_Y
  end
  attribute \src "RiscV32Core.v:942.36-942.114"
  cell $or $or$RiscV32Core.v:942$1418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:939$1411_Y
    connect \B $and$RiscV32Core.v:942$1417_Y
    connect \Y $or$RiscV32Core.v:942$1418_Y
  end
  attribute \src "RiscV32Core.v:953.36-953.123"
  cell $or $or$RiscV32Core.v:953$1423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:953$1421_Y
    connect \B $and$RiscV32Core.v:950$1419_Y
    connect \Y $or$RiscV32Core.v:953$1423_Y
  end
  attribute \src "RiscV32Core.v:956.38-956.129"
  cell $or $or$RiscV32Core.v:956$1428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:953$1421_Y
    connect \B $and$RiscV32Core.v:956$1427_Y
    connect \Y $or$RiscV32Core.v:956$1428_Y
  end
  attribute \src "RiscV32Core.v:967.35-967.118"
  cell $or $or$RiscV32Core.v:967$1433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:967$1431_Y
    connect \B $and$RiscV32Core.v:950$1419_Y
    connect \Y $or$RiscV32Core.v:967$1433_Y
  end
  attribute \src "RiscV32Core.v:970.37-970.124"
  cell $or $or$RiscV32Core.v:970$1438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:967$1431_Y
    connect \B $and$RiscV32Core.v:956$1427_Y
    connect \Y $or$RiscV32Core.v:970$1438_Y
  end
  attribute \src "RiscV32Core.v:981.37-981.120"
  cell $or $or$RiscV32Core.v:981$1443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:981$1441_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \Y $or$RiscV32Core.v:981$1443_Y
  end
  attribute \src "RiscV32Core.v:984.39-984.126"
  cell $or $or$RiscV32Core.v:984$1448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:981$1441_Y
    connect \B $and$RiscV32Core.v:897$1386_Y
    connect \Y $or$RiscV32Core.v:984$1448_Y
  end
  attribute \src "RiscV32Core.v:995.36-995.116"
  cell $or $or$RiscV32Core.v:995$1453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:995$1451_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \Y $or$RiscV32Core.v:995$1453_Y
  end
  attribute \src "RiscV32Core.v:998.38-998.122"
  cell $or $or$RiscV32Core.v:998$1458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$RiscV32Core.v:995$1451_Y
    connect \B $and$RiscV32Core.v:897$1386_Y
    connect \Y $or$RiscV32Core.v:998$1458_Y
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6817
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 32'10000000000000000000000000000000
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\programCounter[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7046
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6818
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\instructionBuffer[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7048
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6820
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 31'0000000000000000000110000000000
    parameter \WIDTH 31
    connect \CLK \clk
    connect \D { $0\CSRLogic_mstatus[31:0] [31:4] $0\CSRLogic_mstatus[31:0] [2:0] }
    connect \Q { $auto$async2sync.cc:140:execute$7052 [31:4] $auto$async2sync.cc:140:execute$7052 [2:0] }
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6821
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_medeleg[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7054
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6822
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_mideleg[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7056
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6823
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_mie[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7058
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6824
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_mtvec[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7060
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6825
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_mepc[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7062
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6826
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_mcause[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7064
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6827
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\CSRLogic_mtval[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7066
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6828
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D { \CSRLogic_mip [31:8] $0\CSRLogic_mip[31:0] [7] \CSRLogic_mip [6:0] }
    connect \Q $auto$async2sync.cc:140:execute$7068
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6829
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $0\CSRLogic_minstret[63:0]
    connect \Q $auto$async2sync.cc:140:execute$7070
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6830
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D \_zz_CSRLogic_mcycle
    connect \Q $auto$async2sync.cc:140:execute$7072
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6831
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $0\_zz_rvfi_order[63:0]
    connect \Q $auto$async2sync.cc:140:execute$7074
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6832
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_insn[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7076
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6833
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\_zz_rvfi_trap[0:0]
    connect \Q $auto$async2sync.cc:140:execute$7078
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6834
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\_zz_rvfi_rs1_addr[4:0]
    connect \Q $auto$async2sync.cc:140:execute$7080
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6835
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\_zz_rvfi_rs2_addr[4:0]
    connect \Q $auto$async2sync.cc:140:execute$7082
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6836
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_rs1_rdata[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7084
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6837
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_rs2_rdata[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7086
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6838
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\_zz_rvfi_rd_addr[4:0]
    connect \Q $auto$async2sync.cc:140:execute$7088
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6839
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_rd_wdata[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7090
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6840
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_pc_rdata[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7092
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6841
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_mem_addr[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7094
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6842
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\_zz_rvfi_mem_rmask[3:0]
    connect \Q $auto$async2sync.cc:140:execute$7096
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6843
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\_zz_rvfi_mem_wmask[3:0]
    connect \Q $auto$async2sync.cc:140:execute$7098
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6844
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_mem_rdata[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7100
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:834.3-1110.6"
  cell $sdff $procdff$6845
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\_zz_rvfi_mem_wdata[31:0]
    connect \Q $auto$async2sync.cc:140:execute$7102
    connect \SRST \reset
  end
  attribute \src "RiscV32Core.v:896.20-896.41|RiscV32Core.v:896.17-898.20"
  cell $mux $procmux$3995
    parameter \WIDTH 24
    connect \A \CSRLogic_mstatus [31:8]
    connect \B $or$RiscV32Core.v:897$1387_Y [31:8]
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$3995_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:893.18-893.39|RiscV32Core.v:893.15-899.18"
  cell $mux $procmux$3998
    parameter \WIDTH 24
    connect \A $procmux$3995_Y
    connect \B $or$RiscV32Core.v:894$1382_Y [31:8]
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$3998_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:890.16-890.37|RiscV32Core.v:890.13-900.16"
  cell $mux $procmux$4001
    parameter \WIDTH 24
    connect \A $procmux$3998_Y
    connect \B $and$RiscV32Core.v:891$1378_Y [31:8]
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4001_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4003
    parameter \WIDTH 24
    connect \A \CSRLogic_mstatus [31:8]
    connect \B $procmux$4001_Y
    connect \S $procmux$4004_CMP
    connect \Y $procmux$4003_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1100000000
    connect \Y $procmux$4004_CMP
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4005
    parameter \WIDTH 24
    connect \A \CSRLogic_mstatus [31:8]
    connect \B $procmux$4003_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_mstatus[31:0] [31:8]
  end
  attribute \src "RiscV32Core.v:896.20-896.41|RiscV32Core.v:896.17-898.20"
  cell $mux $procmux$4021
    parameter \WIDTH 1
    connect \A \CSRLogic_mstatus [7]
    connect \B $or$RiscV32Core.v:897$1387_Y [7]
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4021_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:893.18-893.39|RiscV32Core.v:893.15-899.18"
  cell $mux $procmux$4024
    parameter \WIDTH 1
    connect \A $procmux$4021_Y
    connect \B $or$RiscV32Core.v:894$1382_Y [7]
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4024_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:890.16-890.37|RiscV32Core.v:890.13-900.16"
  cell $mux $procmux$4027
    parameter \WIDTH 1
    connect \A $procmux$4024_Y
    connect \B $and$RiscV32Core.v:891$1378_Y [7]
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4027_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4029
    parameter \WIDTH 1
    connect \A \CSRLogic_mstatus [7]
    connect \B $procmux$4027_Y
    connect \S $procmux$4004_CMP
    connect \Y $procmux$4029_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4031
    parameter \WIDTH 1
    connect \A \CSRLogic_mstatus [7]
    connect \B $procmux$4029_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $procmux$4031_Y
  end
  attribute \src "RiscV32Core.v:1036.10-1036.31|RiscV32Core.v:1036.7-1039.10"
  cell $mux $procmux$4033
    parameter \WIDTH 1
    connect \A $procmux$4031_Y
    connect \B 1'1
    connect \S \ctrlLogic_io_trapExit
    connect \Y $procmux$4033_Y
  end
  attribute \src "RiscV32Core.v:1040.10-1040.31|RiscV32Core.v:1040.7-1046.10"
  cell $mux $procmux$4035
    parameter \WIDTH 1
    connect \A $procmux$4033_Y
    connect \B \CSRLogic_mstatus [3]
    connect \S \ctrlLogic_io_irqEntry
    connect \Y $0\CSRLogic_mstatus[31:0] [7]
  end
  attribute \src "RiscV32Core.v:896.20-896.41|RiscV32Core.v:896.17-898.20"
  cell $mux $procmux$4051
    parameter \WIDTH 3
    connect \A \CSRLogic_mstatus [6:4]
    connect \B $or$RiscV32Core.v:897$1387_Y [6:4]
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4051_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:893.18-893.39|RiscV32Core.v:893.15-899.18"
  cell $mux $procmux$4054
    parameter \WIDTH 3
    connect \A $procmux$4051_Y
    connect \B $or$RiscV32Core.v:894$1382_Y [6:4]
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4054_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:890.16-890.37|RiscV32Core.v:890.13-900.16"
  cell $mux $procmux$4057
    parameter \WIDTH 3
    connect \A $procmux$4054_Y
    connect \B $and$RiscV32Core.v:891$1378_Y [6:4]
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4057_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4059
    parameter \WIDTH 3
    connect \A \CSRLogic_mstatus [6:4]
    connect \B $procmux$4057_Y
    connect \S $procmux$4004_CMP
    connect \Y $procmux$4059_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4061
    parameter \WIDTH 3
    connect \A \CSRLogic_mstatus [6:4]
    connect \B $procmux$4059_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_mstatus[31:0] [6:4]
  end
  attribute \src "RiscV32Core.v:896.20-896.41|RiscV32Core.v:896.17-898.20"
  cell $mux $procmux$4077
    parameter \WIDTH 1
    connect \A \CSRLogic_mstatus [3]
    connect \B $or$RiscV32Core.v:897$1387_Y [3]
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4077_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:893.18-893.39|RiscV32Core.v:893.15-899.18"
  cell $mux $procmux$4080
    parameter \WIDTH 1
    connect \A $procmux$4077_Y
    connect \B $or$RiscV32Core.v:894$1382_Y [3]
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4080_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:890.16-890.37|RiscV32Core.v:890.13-900.16"
  cell $mux $procmux$4083
    parameter \WIDTH 1
    connect \A $procmux$4080_Y
    connect \B $and$RiscV32Core.v:891$1378_Y [3]
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4083_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4085
    parameter \WIDTH 1
    connect \A \CSRLogic_mstatus [3]
    connect \B $procmux$4083_Y
    connect \S $procmux$4004_CMP
    connect \Y $procmux$4085_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4087
    parameter \WIDTH 1
    connect \A \CSRLogic_mstatus [3]
    connect \B $procmux$4085_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $procmux$4087_Y
  end
  attribute \src "RiscV32Core.v:1036.10-1036.31|RiscV32Core.v:1036.7-1039.10"
  cell $mux $procmux$4089
    parameter \WIDTH 1
    connect \A $procmux$4087_Y
    connect \B \CSRLogic_mstatus [7]
    connect \S \ctrlLogic_io_trapExit
    connect \Y $procmux$4089_Y
  end
  attribute \src "RiscV32Core.v:896.20-896.41|RiscV32Core.v:896.17-898.20"
  cell $mux $procmux$4107
    parameter \WIDTH 3
    connect \A \CSRLogic_mstatus [2:0]
    connect \B $or$RiscV32Core.v:897$1387_Y [2:0]
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4107_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:893.18-893.39|RiscV32Core.v:893.15-899.18"
  cell $mux $procmux$4110
    parameter \WIDTH 3
    connect \A $procmux$4107_Y
    connect \B $or$RiscV32Core.v:894$1382_Y [2:0]
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4110_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:890.16-890.37|RiscV32Core.v:890.13-900.16"
  cell $mux $procmux$4113
    parameter \WIDTH 3
    connect \A $procmux$4110_Y
    connect \B $and$RiscV32Core.v:891$1378_Y [2:0]
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4113_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4115
    parameter \WIDTH 3
    connect \A \CSRLogic_mstatus [2:0]
    connect \B $procmux$4113_Y
    connect \S $procmux$4004_CMP
    connect \Y $procmux$4115_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4117
    parameter \WIDTH 3
    connect \A \CSRLogic_mstatus [2:0]
    connect \B $procmux$4115_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_mstatus[31:0] [2:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1023.10-1023.21|RiscV32Core.v:1023.7-1027.10"
  cell $mux $procmux$4120
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \io_irqTimer
    connect \Y $0\CSRLogic_mip[31:0] [7]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $pmux $procmux$4123
    parameter \S_WIDTH 14
    parameter \WIDTH 32
    connect \A 0
    connect \B { $and$RiscV32Core.v:889$1377_Y 32'01000000000000000000000100000000 \CSRLogic_medeleg \CSRLogic_mideleg $and$RiscV32Core.v:934$1408_Y \CSRLogic_mtvec \CSRLogic_mepc \CSRLogic_mcause \CSRLogic_mtval \CSRLogic_mip \CSRLogic_mcycle [31:0] \CSRLogic_minstret [31:0] \CSRLogic_mcycle [63:32] \CSRLogic_minstret [63:32] }
    connect \S { $procmux$4004_CMP $procmux$4136_CMP $procmux$4135_CMP $procmux$4134_CMP $procmux$4133_CMP $procmux$4132_CMP $procmux$4131_CMP $procmux$4130_CMP $procmux$4129_CMP $procmux$4128_CMP $procmux$4127_CMP $procmux$4126_CMP $procmux$4125_CMP $procmux$4124_CMP }
    connect \Y $procmux$4123_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4124_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 12'101110000010
    connect \Y $procmux$4124_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4125_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 12'101110000000
    connect \Y $procmux$4125_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4126_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 12'101100000010
    connect \Y $procmux$4126_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4127_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 12'101100000000
    connect \Y $procmux$4127_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4128_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1101000100
    connect \Y $procmux$4128_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4129_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1101000011
    connect \Y $procmux$4129_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4130_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1101000010
    connect \Y $procmux$4130_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4131_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1101000001
    connect \Y $procmux$4131_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4132_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1100000101
    connect \Y $procmux$4132_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4133_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1100000100
    connect \Y $procmux$4133_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4134_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1100000011
    connect \Y $procmux$4134_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4135_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1100000010
    connect \Y $procmux$4135_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $eq $procmux$4136_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CSRLogic_addr
    connect \B 10'1100000001
    connect \Y $procmux$4136_CMP
  end
  attribute \src "RiscV32Core.v:1061.12-1061.33|RiscV32Core.v:1061.9-1063.12"
  cell $mux $procmux$4144
    parameter \WIDTH 1
    connect \A \_zz_when_RiscV32Core_l638
    connect \B 1'0
    connect \S \when_RiscV32Core_l649
    connect \Y $procmux$4144_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4152
    parameter \WIDTH 32
    connect \A \_zz_rvfi_mem_wdata
    connect \B 0
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4152_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1079.12-1079.35|RiscV32Core.v:1079.9-1085.12"
  cell $mux $procmux$4155
    parameter \WIDTH 32
    connect \A $procmux$4152_Y
    connect \B \io_memIF_DMem_writeData
    connect \S \ctrlLogic_io_memCtrl_readWriteData
    connect \Y $procmux$4155_Y
  end
  attribute \src "RiscV32Core.v:1077.10-1077.31|RiscV32Core.v:1077.7-1086.10"
  cell $mux $procmux$4157
    parameter \WIDTH 32
    connect \A $procmux$4152_Y
    connect \B $procmux$4155_Y
    connect \S \when_RiscV32Core_l675
    connect \Y $0\_zz_rvfi_mem_wdata[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4160
    parameter \WIDTH 32
    connect \A \_zz_rvfi_mem_rdata
    connect \B 0
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4160_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1079.12-1079.35|RiscV32Core.v:1079.9-1085.12"
  cell $mux $procmux$4163
    parameter \WIDTH 32
    connect \A \io_memIF_DMem_readData
    connect \B $procmux$4160_Y
    connect \S \ctrlLogic_io_memCtrl_readWriteData
    connect \Y $procmux$4163_Y
  end
  attribute \src "RiscV32Core.v:1077.10-1077.31|RiscV32Core.v:1077.7-1086.10"
  cell $mux $procmux$4165
    parameter \WIDTH 32
    connect \A $procmux$4160_Y
    connect \B $procmux$4163_Y
    connect \S \when_RiscV32Core_l675
    connect \Y $0\_zz_rvfi_mem_rdata[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4168
    parameter \WIDTH 4
    connect \A \_zz_rvfi_mem_wmask
    connect \B 4'0000
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4168_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1079.12-1079.35|RiscV32Core.v:1079.9-1085.12"
  cell $mux $procmux$4171
    parameter \WIDTH 4
    connect \A $procmux$4168_Y
    connect \B \io_memIF_DMem_wrStrobe
    connect \S \ctrlLogic_io_memCtrl_readWriteData
    connect \Y $procmux$4171_Y
  end
  attribute \src "RiscV32Core.v:1077.10-1077.31|RiscV32Core.v:1077.7-1086.10"
  cell $mux $procmux$4173
    parameter \WIDTH 4
    connect \A $procmux$4168_Y
    connect \B $procmux$4171_Y
    connect \S \when_RiscV32Core_l675
    connect \Y $0\_zz_rvfi_mem_wmask[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4176
    parameter \WIDTH 4
    connect \A \_zz_rvfi_mem_rmask
    connect \B 4'0000
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4176_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1079.12-1079.35|RiscV32Core.v:1079.9-1085.12"
  cell $mux $procmux$4179
    parameter \WIDTH 4
    connect \A \io_memIF_DMem_wrStrobe
    connect \B $procmux$4176_Y
    connect \S \ctrlLogic_io_memCtrl_readWriteData
    connect \Y $procmux$4179_Y
  end
  attribute \src "RiscV32Core.v:1077.10-1077.31|RiscV32Core.v:1077.7-1086.10"
  cell $mux $procmux$4181
    parameter \WIDTH 4
    connect \A $procmux$4176_Y
    connect \B $procmux$4179_Y
    connect \S \when_RiscV32Core_l675
    connect \Y $0\_zz_rvfi_mem_rmask[3:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4184
    parameter \WIDTH 32
    connect \A \_zz_rvfi_mem_addr
    connect \B 0
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4184_Y
  end
  attribute \src "RiscV32Core.v:1077.10-1077.31|RiscV32Core.v:1077.7-1086.10"
  cell $mux $procmux$4186
    parameter \WIDTH 32
    connect \A $procmux$4184_Y
    connect \B \io_memIF_DMem_address
    connect \S \when_RiscV32Core_l675
    connect \Y $0\_zz_rvfi_mem_addr[31:0]
  end
  attribute \src "RiscV32Core.v:1074.10-1074.31|RiscV32Core.v:1074.7-1076.10"
  cell $mux $procmux$4188
    parameter \WIDTH 32
    connect \A \_zz_rvfi_pc_rdata
    connect \B \rvfi_pc_wdata
    connect \S \when_RiscV32Core_l632
    connect \Y $0\_zz_rvfi_pc_rdata[31:0]
  end
  attribute \src "RiscV32Core.v:1087.10-1087.31|RiscV32Core.v:1087.7-1094.10"
  cell $mux $procmux$4190
    parameter \WIDTH 32
    connect \A \_zz_rvfi_rd_wdata
    connect \B 0
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4190_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1103.12-1103.33|RiscV32Core.v:1103.9-1107.12"
  cell $mux $procmux$4193
    parameter \WIDTH 32
    connect \A \rdDataMux
    connect \B 0
    connect \S \when_RiscV32Core_l702
    connect \Y $procmux$4193_Y
  end
  attribute \src "RiscV32Core.v:1101.10-1101.40|RiscV32Core.v:1101.7-1108.10"
  cell $mux $procmux$4195
    parameter \WIDTH 32
    connect \A $procmux$4190_Y
    connect \B $procmux$4193_Y
    connect \S \ctrlLogic_io_regCtrl_regFileWR
    connect \Y $0\_zz_rvfi_rd_wdata[31:0]
  end
  attribute \src "RiscV32Core.v:1087.10-1087.31|RiscV32Core.v:1087.7-1094.10"
  cell $mux $procmux$4197
    parameter \WIDTH 5
    connect \A \_zz_rvfi_rd_addr
    connect \B 5'00000
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4197_Y
  end
  attribute \src "RiscV32Core.v:1101.10-1101.40|RiscV32Core.v:1101.7-1108.10"
  cell $mux $procmux$4199
    parameter \WIDTH 5
    connect \A $procmux$4197_Y
    connect \B \decoder_io_fields_dest
    connect \S \ctrlLogic_io_regCtrl_regFileWR
    connect \Y $0\_zz_rvfi_rd_addr[4:0]
  end
  attribute \src "RiscV32Core.v:1087.10-1087.31|RiscV32Core.v:1087.7-1094.10"
  cell $mux $procmux$4201
    parameter \WIDTH 32
    connect \A \_zz_rvfi_rs2_rdata
    connect \B 0
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4201_Y
  end
  attribute \src "RiscV32Core.v:1095.10-1095.31|RiscV32Core.v:1095.7-1100.10"
  cell $mux $procmux$4203
    parameter \WIDTH 32
    connect \A $procmux$4201_Y
    connect \B \io_memIF_DMem_writeData
    connect \S \when_RiscV32Core_l694
    connect \Y $0\_zz_rvfi_rs2_rdata[31:0]
  end
  attribute \src "RiscV32Core.v:1087.10-1087.31|RiscV32Core.v:1087.7-1094.10"
  cell $mux $procmux$4205
    parameter \WIDTH 32
    connect \A \_zz_rvfi_rs1_rdata
    connect \B 0
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4205_Y
  end
  attribute \src "RiscV32Core.v:1095.10-1095.31|RiscV32Core.v:1095.7-1100.10"
  cell $mux $procmux$4207
    parameter \WIDTH 32
    connect \A $procmux$4205_Y
    connect \B \regs_io_rs1Data
    connect \S \when_RiscV32Core_l694
    connect \Y $0\_zz_rvfi_rs1_rdata[31:0]
  end
  attribute \src "RiscV32Core.v:1087.10-1087.31|RiscV32Core.v:1087.7-1094.10"
  cell $mux $procmux$4209
    parameter \WIDTH 5
    connect \A \_zz_rvfi_rs2_addr
    connect \B 5'00000
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4209_Y
  end
  attribute \src "RiscV32Core.v:1095.10-1095.31|RiscV32Core.v:1095.7-1100.10"
  cell $mux $procmux$4211
    parameter \WIDTH 5
    connect \A $procmux$4209_Y
    connect \B \decoder_io_fields_src2
    connect \S \when_RiscV32Core_l694
    connect \Y $0\_zz_rvfi_rs2_addr[4:0]
  end
  attribute \src "RiscV32Core.v:1087.10-1087.31|RiscV32Core.v:1087.7-1094.10"
  cell $mux $procmux$4213
    parameter \WIDTH 5
    connect \A \_zz_rvfi_rs1_addr
    connect \B 5'00000
    connect \S \when_RiscV32Core_l632
    connect \Y $procmux$4213_Y
  end
  attribute \src "RiscV32Core.v:1095.10-1095.31|RiscV32Core.v:1095.7-1100.10"
  cell $mux $procmux$4215
    parameter \WIDTH 5
    connect \A $procmux$4213_Y
    connect \B \decoder_io_fields_src1
    connect \S \when_RiscV32Core_l694
    connect \Y $0\_zz_rvfi_rs1_addr[4:0]
  end
  attribute \src "RiscV32Core.v:1065.10-1065.31|RiscV32Core.v:1065.7-1067.10"
  cell $mux $procmux$4217
    parameter \WIDTH 1
    connect \A \_zz_rvfi_trap
    connect \B 1'0
    connect \S \rvfi_valid
    connect \Y $procmux$4217_Y
  end
  attribute \src "RiscV32Core.v:1068.10-1068.31|RiscV32Core.v:1068.7-1070.10"
  cell $mux $procmux$4219
    parameter \WIDTH 1
    connect \A $procmux$4217_Y
    connect \B 1'1
    connect \S \when_RiscV32Core_l659
    connect \Y $procmux$4219_Y
  end
  attribute \src "RiscV32Core.v:1071.10-1071.31|RiscV32Core.v:1071.7-1073.10"
  cell $mux $procmux$4221
    parameter \WIDTH 1
    connect \A $procmux$4219_Y
    connect \B 1'1
    connect \S \when_RiscV32Core_l662
    connect \Y $0\_zz_rvfi_trap[0:0]
  end
  attribute \src "RiscV32Core.v:1057.12-1057.42|RiscV32Core.v:1057.9-1059.12"
  cell $mux $procmux$4224
    parameter \WIDTH 32
    connect \A \_zz_rvfi_insn
    connect \B \io_memIF_IMem_instruction
    connect \S \io_memIF_IMem_instructionReady
    connect \Y $procmux$4224_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4226
    parameter \WIDTH 32
    connect \A \_zz_rvfi_insn
    connect \B $procmux$4224_Y
    connect \S \when_RiscV32Core_l632
    connect \Y $0\_zz_rvfi_insn[31:0]
  end
  attribute \src "RiscV32Core.v:1053.12-1053.33|RiscV32Core.v:1053.9-1056.12"
  cell $mux $procmux$4229
    parameter \WIDTH 64
    connect \A $add$RiscV32Core.v:1055$1459_Y
    connect \B \_zz_rvfi_order
    connect \S \_zz_when_RiscV32Core_l638
    connect \Y $procmux$4229_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:1047.10-1047.31|RiscV32Core.v:1047.7-1064.10"
  cell $mux $procmux$4231
    parameter \WIDTH 64
    connect \A \_zz_rvfi_order
    connect \B $procmux$4229_Y
    connect \S \when_RiscV32Core_l632
    connect \Y $0\_zz_rvfi_order[63:0]
  end
  attribute \src "RiscV32Core.v:1028.10-1028.27|RiscV32Core.v:1028.7-1030.10"
  cell $mux $procmux$4233
    parameter \WIDTH 64
    connect \A \CSRLogic_minstret
    connect \B \_zz_CSRLogic_minstret
    connect \S \ctrlLogic_io_csrCtrl_newFetch
    connect \Y $0\CSRLogic_minstret[63:0]
  end
  attribute \src "RiscV32Core.v:997.20-997.43|RiscV32Core.v:997.17-999.20"
  cell $mux $procmux$4241
    parameter \WIDTH 32
    connect \A \CSRLogic_mtval
    connect \B $or$RiscV32Core.v:998$1458_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4241_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:994.18-994.41|RiscV32Core.v:994.15-1000.18"
  cell $mux $procmux$4244
    parameter \WIDTH 32
    connect \A $procmux$4241_Y
    connect \B $or$RiscV32Core.v:995$1453_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4244_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:991.16-991.39|RiscV32Core.v:991.13-1001.16"
  cell $mux $procmux$4247
    parameter \WIDTH 32
    connect \A $procmux$4244_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4247_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4249
    parameter \WIDTH 32
    connect \A \CSRLogic_mtval
    connect \B $procmux$4247_Y
    connect \S $procmux$4129_CMP
    connect \Y $procmux$4249_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4251
    parameter \WIDTH 32
    connect \A \CSRLogic_mtval
    connect \B $procmux$4249_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $procmux$4251_Y
  end
  attribute \src "RiscV32Core.v:1032.10-1032.32|RiscV32Core.v:1032.7-1035.10"
  cell $mux $procmux$4253
    parameter \WIDTH 32
    connect \A $procmux$4251_Y
    connect \B \_zz_CSRLogic_mtval_1
    connect \S \ctrlLogic_io_trapEntry
    connect \Y $procmux$4253_Y
  end
  attribute \src "RiscV32Core.v:1040.10-1040.31|RiscV32Core.v:1040.7-1046.10"
  cell $mux $procmux$4255
    parameter \WIDTH 32
    connect \A $procmux$4253_Y
    connect \B \_zz_CSRLogic_mtval_1
    connect \S \ctrlLogic_io_irqEntry
    connect \Y $0\CSRLogic_mtval[31:0]
  end
  attribute \src "RiscV32Core.v:983.20-983.43|RiscV32Core.v:983.17-985.20"
  cell $mux $procmux$4264
    parameter \WIDTH 32
    connect \A \CSRLogic_mcause
    connect \B $or$RiscV32Core.v:984$1448_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4264_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:980.18-980.41|RiscV32Core.v:980.15-986.18"
  cell $mux $procmux$4267
    parameter \WIDTH 32
    connect \A $procmux$4264_Y
    connect \B $or$RiscV32Core.v:981$1443_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4267_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:977.16-977.39|RiscV32Core.v:977.13-987.16"
  cell $mux $procmux$4270
    parameter \WIDTH 32
    connect \A $procmux$4267_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4270_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4272
    parameter \WIDTH 32
    connect \A \CSRLogic_mcause
    connect \B $procmux$4270_Y
    connect \S $procmux$4130_CMP
    connect \Y $procmux$4272_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4274
    parameter \WIDTH 32
    connect \A \CSRLogic_mcause
    connect \B $procmux$4272_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $procmux$4274_Y
  end
  attribute \src "RiscV32Core.v:1032.10-1032.32|RiscV32Core.v:1032.7-1035.10"
  cell $mux $procmux$4276
    parameter \WIDTH 32
    connect \A $procmux$4274_Y
    connect \B \_zz_CSRLogic_mcause_1
    connect \S \ctrlLogic_io_trapEntry
    connect \Y $procmux$4276_Y
  end
  attribute \src "RiscV32Core.v:1040.10-1040.31|RiscV32Core.v:1040.7-1046.10"
  cell $mux $procmux$4278
    parameter \WIDTH 32
    connect \A $procmux$4276_Y
    connect \B \_zz_CSRLogic_mcause_1
    connect \S \ctrlLogic_io_irqEntry
    connect \Y $0\CSRLogic_mcause[31:0]
  end
  attribute \src "RiscV32Core.v:969.20-969.43|RiscV32Core.v:969.17-971.20"
  cell $mux $procmux$4288
    parameter \WIDTH 32
    connect \A \CSRLogic_mepc
    connect \B $or$RiscV32Core.v:970$1438_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4288_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:966.18-966.41|RiscV32Core.v:966.15-972.18"
  cell $mux $procmux$4291
    parameter \WIDTH 32
    connect \A $procmux$4288_Y
    connect \B $or$RiscV32Core.v:967$1433_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4291_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:963.16-963.39|RiscV32Core.v:963.13-973.16"
  cell $mux $procmux$4294
    parameter \WIDTH 32
    connect \A $procmux$4291_Y
    connect \B $and$RiscV32Core.v:950$1419_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4294_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4296
    parameter \WIDTH 32
    connect \A \CSRLogic_mepc
    connect \B $procmux$4294_Y
    connect \S $procmux$4131_CMP
    connect \Y $procmux$4296_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4298
    parameter \WIDTH 32
    connect \A \CSRLogic_mepc
    connect \B $procmux$4296_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $procmux$4298_Y
  end
  attribute \src "RiscV32Core.v:1040.10-1040.31|RiscV32Core.v:1040.7-1046.10"
  cell $mux $procmux$4300
    parameter \WIDTH 32
    connect \A $procmux$4298_Y
    connect \B \programCounter
    connect \S \ctrlLogic_io_irqEntry
    connect \Y $0\CSRLogic_mepc[31:0]
  end
  attribute \src "RiscV32Core.v:955.20-955.43|RiscV32Core.v:955.17-957.20"
  cell $mux $procmux$4311
    parameter \WIDTH 32
    connect \A \CSRLogic_mtvec
    connect \B $or$RiscV32Core.v:956$1428_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4311_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:952.18-952.41|RiscV32Core.v:952.15-958.18"
  cell $mux $procmux$4314
    parameter \WIDTH 32
    connect \A $procmux$4311_Y
    connect \B $or$RiscV32Core.v:953$1423_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4314_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:949.16-949.39|RiscV32Core.v:949.13-959.16"
  cell $mux $procmux$4317
    parameter \WIDTH 32
    connect \A $procmux$4314_Y
    connect \B $and$RiscV32Core.v:950$1419_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4317_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4319
    parameter \WIDTH 32
    connect \A \CSRLogic_mtvec
    connect \B $procmux$4317_Y
    connect \S $procmux$4132_CMP
    connect \Y $procmux$4319_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4321
    parameter \WIDTH 32
    connect \A \CSRLogic_mtvec
    connect \B $procmux$4319_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_mtvec[31:0]
  end
  attribute \src "RiscV32Core.v:941.20-941.43|RiscV32Core.v:941.17-943.20"
  cell $mux $procmux$4333
    parameter \WIDTH 32
    connect \A \CSRLogic_mie
    connect \B $or$RiscV32Core.v:942$1418_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4333_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:938.18-938.41|RiscV32Core.v:938.15-944.18"
  cell $mux $procmux$4336
    parameter \WIDTH 32
    connect \A $procmux$4333_Y
    connect \B $or$RiscV32Core.v:939$1413_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4336_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:935.16-935.39|RiscV32Core.v:935.13-945.16"
  cell $mux $procmux$4339
    parameter \WIDTH 32
    connect \A $procmux$4336_Y
    connect \B $and$RiscV32Core.v:936$1409_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4339_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4341
    parameter \WIDTH 32
    connect \A \CSRLogic_mie
    connect \B $procmux$4339_Y
    connect \S $procmux$4133_CMP
    connect \Y $procmux$4341_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4343
    parameter \WIDTH 32
    connect \A \CSRLogic_mie
    connect \B $procmux$4341_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_mie[31:0]
  end
  attribute \src "RiscV32Core.v:927.20-927.43|RiscV32Core.v:927.17-929.20"
  cell $mux $procmux$4356
    parameter \WIDTH 32
    connect \A \CSRLogic_mideleg
    connect \B $or$RiscV32Core.v:928$1407_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4356_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:924.18-924.41|RiscV32Core.v:924.15-930.18"
  cell $mux $procmux$4359
    parameter \WIDTH 32
    connect \A $procmux$4356_Y
    connect \B $or$RiscV32Core.v:925$1402_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4359_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:921.16-921.39|RiscV32Core.v:921.13-931.16"
  cell $mux $procmux$4362
    parameter \WIDTH 32
    connect \A $procmux$4359_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4362_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4364
    parameter \WIDTH 32
    connect \A \CSRLogic_mideleg
    connect \B $procmux$4362_Y
    connect \S $procmux$4134_CMP
    connect \Y $procmux$4364_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4366
    parameter \WIDTH 32
    connect \A \CSRLogic_mideleg
    connect \B $procmux$4364_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_mideleg[31:0]
  end
  attribute \src "RiscV32Core.v:913.20-913.43|RiscV32Core.v:913.17-915.20"
  cell $mux $procmux$4380
    parameter \WIDTH 32
    connect \A \CSRLogic_medeleg
    connect \B $or$RiscV32Core.v:914$1397_Y
    connect \S \when_RiscV32Core_l348
    connect \Y $procmux$4380_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:910.18-910.41|RiscV32Core.v:910.15-916.18"
  cell $mux $procmux$4383
    parameter \WIDTH 32
    connect \A $procmux$4380_Y
    connect \B $or$RiscV32Core.v:911$1392_Y
    connect \S \when_RiscV32Core_l346
    connect \Y $procmux$4383_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:907.16-907.39|RiscV32Core.v:907.13-917.16"
  cell $mux $procmux$4386
    parameter \WIDTH 32
    connect \A $procmux$4383_Y
    connect \B $and$RiscV32Core.v:891$1378_Y
    connect \S \when_RiscV32Core_l344
    connect \Y $procmux$4386_Y
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:875.9-1021.16"
  cell $mux $procmux$4388
    parameter \WIDTH 32
    connect \A \CSRLogic_medeleg
    connect \B $procmux$4386_Y
    connect \S $procmux$4135_CMP
    connect \Y $procmux$4388_Y
  end
  attribute \src "RiscV32Core.v:874.10-874.22|RiscV32Core.v:874.7-1022.10"
  cell $mux $procmux$4390
    parameter \WIDTH 32
    connect \A \CSRLogic_medeleg
    connect \B $procmux$4388_Y
    connect \S \ctrlLogic_io_csrCtrl_enable
    connect \Y $0\CSRLogic_medeleg[31:0]
  end
  attribute \src "RiscV32Core.v:870.10-870.39|RiscV32Core.v:870.7-872.10"
  cell $mux $procmux$4392
    parameter \WIDTH 32
    connect \A \instructionBuffer
    connect \B \io_memIF_IMem_instruction
    connect \S \ctrlLogic_io_fetchCtrl_sample
    connect \Y $0\instructionBuffer[31:0]
  end
  attribute \src "RiscV32Core.v:867.10-867.38|RiscV32Core.v:867.7-869.10"
  cell $mux $procmux$4394
    parameter \WIDTH 32
    connect \A \programCounter
    connect \B \pcValMux
    connect \S \ctrlLogic_io_pcCtrl_enablePC
    connect \Y $0\programCounter[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:797.8-797.29|RiscV32Core.v:797.5-801.8"
  cell $mux $procmux$4397
    parameter \WIDTH 32
    connect \A \_zz_rvfi_pc_rdata
    connect \B \programCounter
    connect \S \when_RiscV32Core_l632
    connect \Y \rvfi_pc_wdata
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:781.10-781.31|RiscV32Core.v:781.7-785.10"
  cell $mux $procmux$4401
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \_zz_when_RiscV32Core_l638
    connect \Y $2\rvfi_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:780.8-780.29|RiscV32Core.v:780.5-788.8"
  cell $mux $procmux$4406
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\rvfi_valid[0:0]
    connect \S \when_RiscV32Core_l632
    connect \Y \rvfi_valid
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:754.5-770.12"
  cell $pmux $procmux$4409
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 0
    connect \B { \io_memIF_DMem_address 31'0000000000000000000000000000000 \_zz__zz_rdDataMux \extMemData \CSRLogic_rval }
    connect \S { $procmux$4413_CMP $procmux$4412_CMP $procmux$4411_CMP $procmux$4410_CMP }
    connect \Y \rdDataMux
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:754.5-770.12"
  cell $eq $procmux$4410_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_regCtrl_regDestSel
    connect \B 2'11
    connect \Y $procmux$4410_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:754.5-770.12"
  cell $eq $procmux$4411_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_regCtrl_regDestSel
    connect \B 2'10
    connect \Y $procmux$4411_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:754.5-770.12"
  cell $eq $procmux$4412_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_regCtrl_regDestSel
    connect \B 1'1
    connect \Y $procmux$4412_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:754.5-770.12"
  cell $logic_not $procmux$4413_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_regCtrl_regDestSel
    connect \Y $procmux$4413_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:729.9-745.16"
  cell $pmux $procmux$4416
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A \io_memIF_DMem_readData
    connect \B { \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7:0] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15:0] 24'000000000000000000000000 \io_memIF_DMem_readData [7:0] 16'0000000000000000 \io_memIF_DMem_readData [15:0] }
    connect \S { $procmux$4420_CMP $procmux$4419_CMP $procmux$4418_CMP $procmux$4417_CMP }
    connect \Y $2\extMemData[31:0]
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:729.9-745.16"
  cell $eq $procmux$4417_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \decoder_io_fields_funct3
    connect \B 3'101
    connect \Y $procmux$4417_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:729.9-745.16"
  cell $eq $procmux$4418_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \decoder_io_fields_funct3
    connect \B 3'100
    connect \Y $procmux$4418_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:729.9-745.16"
  cell $eq $procmux$4419_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_io_fields_funct3
    connect \B 1'1
    connect \Y $procmux$4419_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:729.9-745.16"
  cell $logic_not $procmux$4420_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \decoder_io_fields_funct3
    connect \Y $procmux$4420_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:727.5-750.12"
  cell $eq $procmux$4422_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \decoder_io_instType
    connect \B 3'101
    connect \Y $procmux$4422_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:727.5-750.12"
  cell $mux $procmux$4424
    parameter \WIDTH 32
    connect \A \io_memIF_DMem_readData
    connect \B $2\extMemData[31:0]
    connect \S $procmux$4422_CMP
    connect \Y \extMemData
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:700.5-719.12"
  cell $pmux $procmux$4427
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A \CSRLogic_mepc
    connect \B { \incrPC \jalTarget \jalrTarget \branchTarget \CSRLogic_mtvec [31:2] 2'00 }
    connect \S { $procmux$4432_CMP $procmux$4431_CMP $procmux$4430_CMP $procmux$4429_CMP $procmux$4428_CMP }
    connect \Y \pcValMux
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:700.5-719.12"
  cell $eq $procmux$4428_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_pcCtrl_pcValSel
    connect \B 3'100
    connect \Y $procmux$4428_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:700.5-719.12"
  cell $eq $procmux$4429_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_pcCtrl_pcValSel
    connect \B 2'11
    connect \Y $procmux$4429_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:700.5-719.12"
  cell $eq $procmux$4430_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_pcCtrl_pcValSel
    connect \B 2'10
    connect \Y $procmux$4430_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:700.5-719.12"
  cell $eq $procmux$4431_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_pcCtrl_pcValSel
    connect \B 1'1
    connect \Y $procmux$4431_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:700.5-719.12"
  cell $logic_not $procmux$4432_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_pcCtrl_pcValSel
    connect \Y $procmux$4432_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:679.5-689.12"
  cell $pmux $procmux$4434
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'1111
    connect \B 8'00010011
    connect \S { $procmux$4436_CMP $procmux$4435_CMP }
    connect \Y \io_memIF_DMem_wrStrobe
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:679.5-689.12"
  cell $eq $procmux$4435_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_memCtrl_strobeSelect
    connect \B 1'1
    connect \Y $procmux$4435_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:679.5-689.12"
  cell $logic_not $procmux$4436_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_memCtrl_strobeSelect
    connect \Y $procmux$4436_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:657.5-670.12"
  cell $pmux $procmux$4438
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'10000000000000000000000000000111
    connect \B 96'000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001011
    connect \S { $procmux$4441_CMP $procmux$4440_CMP $procmux$4439_CMP }
    connect \Y \_zz_CSRLogic_mcause_1
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:657.5-670.12"
  cell $eq $procmux$4439_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_csrCtrl_mcauseSelect
    connect \B 2'10
    connect \Y $procmux$4439_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:657.5-670.12"
  cell $eq $procmux$4440_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_csrCtrl_mcauseSelect
    connect \B 1'1
    connect \Y $procmux$4440_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:657.5-670.12"
  cell $logic_not $procmux$4441_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_csrCtrl_mcauseSelect
    connect \Y $procmux$4441_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:636.5-643.12"
  cell $mux $procmux$4443
    parameter \WIDTH 32
    connect \A \regs_io_rs1Data
    connect \B { 27'000000000000000000000000000 \decoder_io_csr_uimm }
    connect \S \ctrlLogic_io_csrCtrl_writeSelect
    connect \Y \CSRLogic_wval
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:518.5-528.12"
  cell $pmux $procmux$4472
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \io_memIF_DMem_writeData \decoder_io_immediate }
    connect \S { $procmux$4474_CMP $procmux$4473_CMP }
    connect \Y \_zz_io_opB
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:518.5-528.12"
  cell $eq $procmux$4473_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_aluCtrl_opB
    connect \B 1'1
    connect \Y $procmux$4473_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:518.5-528.12"
  cell $logic_not $procmux$4474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_aluCtrl_opB
    connect \Y $procmux$4474_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:504.5-514.12"
  cell $pmux $procmux$4476
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \regs_io_rs1Data \programCounter }
    connect \S { $procmux$4478_CMP $procmux$4477_CMP }
    connect \Y \_zz_io_opA
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:504.5-514.12"
  cell $eq $procmux$4477_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_aluCtrl_opA
    connect \B 1'1
    connect \Y $procmux$4477_CMP
  end
  attribute \full_case 1
  attribute \src "RiscV32Core.v:0.0-0.0|RiscV32Core.v:504.5-514.12"
  cell $logic_not $procmux$4478_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ctrlLogic_io_aluCtrl_opA
    connect \Y $procmux$4478_CMP
  end
  attribute \src "RiscV32Core.v:378.34-378.63"
  cell $sub $sub$RiscV32Core.v:378$1253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \programCounter
    connect \B 3'100
    connect \Y \_zz_CSRLogic_mtval_1
  end
  attribute \src "RiscV32Core.v:696.26-696.57"
  cell $sub $sub$RiscV32Core.v:696$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \_zz_branchTarget
    connect \B 3'100
    connect \Y \branchTarget
  end
  attribute \src "RiscV32Core.v:723.25-723.65"
  cell $mux $ternary$RiscV32Core.v:723$1354
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$RiscV32Core.v:723$1353_Y
    connect \Y \jalMisalign
  end
  attribute \src "RiscV32Core.v:724.26-724.67"
  cell $mux $ternary$RiscV32Core.v:724$1356
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$RiscV32Core.v:724$1355_Y
    connect \Y \jalrMisalign
  end
  attribute \src "RiscV32Core.v:725.28-725.71"
  cell $mux $ternary$RiscV32Core.v:725$1358
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$RiscV32Core.v:725$1357_Y
    connect \Y \branchMisalign
  end
  attribute \module_not_derived 1
  attribute \src "RiscV32Core.v:471.23-480.4"
  cell \ArithmeticLogicUnit \alu
    connect \io_opA \_zz_io_opA
    connect \io_opB \_zz_io_opB
    connect \io_operation_f3 \decoder_io_fields_funct3
    connect \io_operation_f7 \decoder_io_fields_funct7
    connect \io_operation_instr \decoder_io_instType
    connect \io_operation_shamt \decoder_io_fields_shamt
    connect \io_output \io_memIF_DMem_address
    connect \io_output_bool \_zz__zz_rdDataMux
  end
  attribute \module_not_derived 1
  attribute \src "RiscV32Core.v:397.15-441.4"
  cell \ControlUnit \ctrlLogic
    connect \clk \clk
    connect \io_aluCtrl_aluBranch \_zz__zz_rdDataMux
    connect \io_aluCtrl_opA \ctrlLogic_io_aluCtrl_opA
    connect \io_aluCtrl_opB \ctrlLogic_io_aluCtrl_opB
    connect \io_csrCtrl_enable \ctrlLogic_io_csrCtrl_enable
    connect \io_csrCtrl_illegalAccess \ctrlLogic_io_csrCtrl_illegalAccess
    connect \io_csrCtrl_mcauseSelect \ctrlLogic_io_csrCtrl_mcauseSelect
    connect \io_csrCtrl_newFetch \ctrlLogic_io_csrCtrl_newFetch
    connect \io_csrCtrl_writeSelect \ctrlLogic_io_csrCtrl_writeSelect
    connect \io_dbgState \io_dbgState
    connect \io_exceptions_misalignedBranchTarget \branchMisalign
    connect \io_exceptions_misalignedJumpLinkTarget \jalrMisalign
    connect \io_exceptions_misalignedJumpTarget \jalMisalign
    connect \io_fetchCtrl_sample \ctrlLogic_io_fetchCtrl_sample
    connect \io_fetchSync \ctrlLogic_io_fetchSync
    connect \io_halt \ctrlLogic_io_halt
    connect \io_halted \ctrlLogic_io_halted
    connect \io_instrFields_csr \CSRLogic_addr
    connect \io_instrFields_dest \decoder_io_fields_dest
    connect \io_instrFields_funct12 \decoder_io_fields_funct12
    connect \io_instrFields_funct3 \decoder_io_fields_funct3
    connect \io_instrFields_funct7 \decoder_io_fields_funct7
    connect \io_instrFields_opcode \decoder_io_fields_opcode
    connect \io_instrFields_shamt \decoder_io_fields_shamt
    connect \io_instrFields_src1 \decoder_io_fields_src1
    connect \io_instrFields_src2 \decoder_io_fields_src2
    connect \io_instrType \decoder_io_instType
    connect \io_irqEntry \ctrlLogic_io_irqEntry
    connect \io_irqPending \irqPending
    connect \io_memCtrl_dataEna \ctrlLogic_io_memCtrl_dataEna
    connect \io_memCtrl_dataRdy \io_memIF_DMem_dataReady
    connect \io_memCtrl_fetchEna \ctrlLogic_io_memCtrl_fetchEna
    connect \io_memCtrl_instrRdy \io_memIF_IMem_instructionReady
    connect \io_memCtrl_readWriteData \ctrlLogic_io_memCtrl_readWriteData
    connect \io_memCtrl_strobeSelect \ctrlLogic_io_memCtrl_strobeSelect
    connect \io_pcCtrl_enablePC \ctrlLogic_io_pcCtrl_enablePC
    connect \io_pcCtrl_pcValSel \ctrlLogic_io_pcCtrl_pcValSel
    connect \io_regCtrl_regDestSel \ctrlLogic_io_regCtrl_regDestSel
    connect \io_regCtrl_regFileWR \ctrlLogic_io_regCtrl_regFileWR
    connect \io_trapEntry \ctrlLogic_io_trapEntry
    connect \io_trapExit \ctrlLogic_io_trapExit
    connect \io_validDecode \decoder_io_decodeValid
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "RiscV32Core.v:442.14-458.4"
  cell \DecodeUnit \decoder
    connect \io_csrType \CSRLogic_accessType
    connect \io_csr_uimm \decoder_io_csr_uimm
    connect \io_decodeValid \decoder_io_decodeValid
    connect \io_fields_csr \CSRLogic_addr
    connect \io_fields_dest \decoder_io_fields_dest
    connect \io_fields_funct12 \decoder_io_fields_funct12
    connect \io_fields_funct3 \decoder_io_fields_funct3
    connect \io_fields_funct7 \decoder_io_fields_funct7
    connect \io_fields_opcode \decoder_io_fields_opcode
    connect \io_fields_shamt \decoder_io_fields_shamt
    connect \io_fields_src1 \decoder_io_fields_src1
    connect \io_fields_src2 \decoder_io_fields_src2
    connect \io_immediate \decoder_io_immediate
    connect \io_instType \decoder_io_instType
    connect \io_instruction \instructionBuffer
  end
  attribute \module_not_derived 1
  attribute \src "RiscV32Core.v:459.24-470.4"
  cell \RV32RegisterFileFPMI \regs
    connect \clk \clk
    connect \io_rd \decoder_io_fields_dest
    connect \io_rdData \rdDataMux
    connect \io_regs_o \regs_io_regs_o
    connect \io_rs1 \decoder_io_fields_src1
    connect \io_rs1Data \regs_io_rs1Data
    connect \io_rs2 \decoder_io_fields_src2
    connect \io_rs2Data \io_memIF_DMem_writeData
    connect \io_wrEna \ctrlLogic_io_regCtrl_regFileWR
    connect \reset \reset
  end
  connect { $0\CSRLogic_mip[31:0] [31:8] $0\CSRLogic_mip[31:0] [6:0] } { \CSRLogic_mip [31:8] \CSRLogic_mip [6:0] }
  connect \CSRLogic_ena \ctrlLogic_io_csrCtrl_enable
  connect \CSRLogic_marchid 0
  connect \CSRLogic_mhartid 0
  connect \CSRLogic_mimpid 0
  connect \CSRLogic_misa 1073742080
  connect \CSRLogic_mtinst 0
  connect \CSRLogic_mvendorid 0
  connect \CSRLogic_newFetch \ctrlLogic_io_csrCtrl_newFetch
  connect \_zz_1 6144
  connect \_zz_2 1073742080
  connect \_zz_3 0
  connect \_zz_4 0
  connect \_zz_5 0
  connect \_zz_6 32'10000000000000000000000000000000
  connect \_zz_CSRLogic_mcause 32'11111111111111111111111111111111
  connect \_zz_CSRLogic_mcause_2 0
  connect \_zz_CSRLogic_mcause_3 0
  connect \_zz_CSRLogic_mcause_4 0
  connect \_zz_CSRLogic_mcause_5 32'10000000000000000000000000000000
  connect \_zz_CSRLogic_mcause_6 \_zz_CSRLogic_mcause_1
  connect \_zz_CSRLogic_medeleg 32'11111111111111111111111111111111
  connect \_zz_CSRLogic_mepc 32'11111111111111111111111111111100
  connect \_zz_CSRLogic_mepc_1 \_zz_CSRLogic_mtvec_1
  connect \_zz_CSRLogic_mideleg 32'11111111111111111111111111111111
  connect \_zz_CSRLogic_mie 2184
  connect \_zz_CSRLogic_misa 1073742080
  connect \_zz_CSRLogic_mstatus 6144
  connect \_zz_CSRLogic_mstatus_1 32'11111111111111111111111111111111
  connect \_zz_CSRLogic_mtval 32'11111111111111111111111111111111
  connect \_zz_CSRLogic_mtval_2 \_zz_CSRLogic_mtval_1
  connect \_zz_CSRLogic_mtvec 32'11111111111111111111111111111100
  connect \_zz_csrValMux \CSRLogic_wval
  connect \_zz_extMemData { \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7] \io_memIF_DMem_readData [7:0] }
  connect \_zz_extMemData_1 \io_memIF_DMem_readData [7:0]
  connect \_zz_extMemData_2 { \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15] \io_memIF_DMem_readData [15:0] }
  connect \_zz_extMemData_3 \io_memIF_DMem_readData [15:0]
  connect \_zz_extMemData_4 { 24'000000000000000000000000 \io_memIF_DMem_readData [7:0] }
  connect \_zz_extMemData_5 \io_memIF_DMem_readData [7:0]
  connect \_zz_extMemData_6 { 16'0000000000000000 \io_memIF_DMem_readData [15:0] }
  connect \_zz_extMemData_7 \io_memIF_DMem_readData [15:0]
  connect \_zz_io_memIF_DMem_wrStrobe \io_memIF_DMem_wrStrobe
  connect \_zz_jalTarget \_zz_CSRLogic_mtval_1
  connect \_zz_pcValMux \pcValMux
  connect \_zz_rdDataMux \rdDataMux
  connect \_zz_rvfi_intr 1'0
  connect \_zz_rvfi_ixl 2'01
  connect \_zz_rvfi_mode 2'11
  connect \_zz_trapTarget { \CSRLogic_mtvec [31:2] 2'00 }
  connect \_zz_trapTarget_1 { \CSRLogic_mtvec [31:2] 2'00 }
  connect \alu_io_output \io_memIF_DMem_address
  connect \alu_io_output_bool \_zz__zz_rdDataMux
  connect \csrValMux \CSRLogic_wval
  connect \csr_mcause \CSRLogic_mcause
  connect \csr_mepc \CSRLogic_mepc
  connect \csr_mtval \CSRLogic_mtval
  connect \csr_mtvec \CSRLogic_mtvec
  connect \ctrlLogic_io_dbgState \io_dbgState
  connect \decoder_io_csrType \CSRLogic_accessType
  connect \decoder_io_fields_csr \CSRLogic_addr
  connect \io_fetchSync \ctrlLogic_io_fetchSync
  connect \io_halted \ctrlLogic_io_halted
  connect \io_memIF_DMem_enable \ctrlLogic_io_memCtrl_dataEna
  connect \io_memIF_DMem_readWrite \ctrlLogic_io_memCtrl_readWriteData
  connect \io_memIF_IMem_address \programCounter
  connect \io_memIF_IMem_fetchEnable \ctrlLogic_io_memCtrl_fetchEna
  connect \mretTarget \CSRLogic_mepc
  connect \muldivBusy 1'0
  connect \muldivReady 1'0
  connect \muldivResult 0
  connect \regs_io_rd \decoder_io_fields_dest
  connect \regs_io_rs1 \decoder_io_fields_src1
  connect \regs_io_rs2 \decoder_io_fields_src2
  connect \regs_io_rs2Data \io_memIF_DMem_writeData
  connect \rvfi_halt \ctrlLogic_io_halted
  connect \rvfi_insn \_zz_rvfi_insn
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \_zz_rvfi_mem_addr
  connect \rvfi_mem_rdata \_zz_rvfi_mem_rdata
  connect \rvfi_mem_rmask \_zz_rvfi_mem_rmask
  connect \rvfi_mem_wdata \_zz_rvfi_mem_wdata
  connect \rvfi_mem_wmask \_zz_rvfi_mem_wmask
  connect \rvfi_mode 2'11
  connect \rvfi_order \_zz_rvfi_order
  connect \rvfi_pc_rdata \_zz_rvfi_pc_rdata
  connect \rvfi_rd_addr \_zz_rvfi_rd_addr
  connect \rvfi_rd_wdata \_zz_rvfi_rd_wdata
  connect \rvfi_rs1_addr \_zz_rvfi_rs1_addr
  connect \rvfi_rs1_rdata \_zz_rvfi_rs1_rdata
  connect \rvfi_rs2_addr \_zz_rvfi_rs2_addr
  connect \rvfi_rs2_rdata \_zz_rvfi_rs2_rdata
  connect \rvfi_trap \_zz_rvfi_trap
  connect \state_fetch \when_RiscV32Core_l632
  connect \state_pc \programCounter
  connect \state_regs \regs_io_regs_o
  connect \trapTarget { \CSRLogic_mtvec [31:2] 2'00 }
  connect \when_RiscV32Core_l344_1 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l344_2 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l344_3 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l344_4 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l344_5 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l344_6 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l344_7 \when_RiscV32Core_l344
  connect \when_RiscV32Core_l346_1 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l346_2 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l346_3 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l346_4 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l346_5 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l346_6 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l346_7 \when_RiscV32Core_l346
  connect \when_RiscV32Core_l348_1 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l348_2 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l348_3 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l348_4 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l348_5 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l348_6 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l348_7 \when_RiscV32Core_l348
  connect \when_RiscV32Core_l656 \rvfi_valid
  connect \when_RiscV32Core_l667 \when_RiscV32Core_l632
  connect \when_RiscV32Core_l686 \when_RiscV32Core_l632
end
