<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='258' type='Optional&lt;int&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='260' u='w' c='_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1EjNS_8OptionalIiEE'/>
<offset>32</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='256'>// If the VGPR is a CSR, the stack slot used to save/restore it in the
    // prolog/epilog.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='619' u='m' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='663' u='m' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
