
---------- Begin Simulation Statistics ----------
final_tick                               371669078889500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43493                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899756                       # Number of bytes of host memory used
host_op_rate                                    97313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   229.92                       # Real time elapsed on the host
host_tick_rate                               34724592                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007984                       # Number of seconds simulated
sim_ticks                                  7984007000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        84848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        178389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       131349                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7039                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       150433                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70036                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       131349                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        61313                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          182484                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18270                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4550                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            720338                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           612961                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7207                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1533502                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       803912                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15739490                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.421562                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.640682                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11026387     70.06%     70.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       719474      4.57%     74.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       835864      5.31%     79.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       285506      1.81%     81.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       554325      3.52%     85.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260416      1.65%     86.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       328572      2.09%     89.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195444      1.24%     90.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1533502      9.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15739490                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.596799                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.596799                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11842447                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23461048                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           834769                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2530499                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13803                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        626654                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7696064                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1916                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376533                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   732                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              182484                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1123652                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14630211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2289                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10759766                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1160                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27606                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.011428                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1203120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        88306                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.673833                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15848509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.498503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.970795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12298155     77.60%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109091      0.69%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210805      1.33%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175722      1.11%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           189896      1.20%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148561      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           227306      1.43%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            86831      0.55%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2402142     15.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15848509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696867                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18489728                       # number of floating regfile writes
system.switch_cpus.idleCycles                  119483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9770                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138924                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.458482                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10237553                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376533                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          310389                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7712482                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446031                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23296096                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7861020                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        20155                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23289026                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4108596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13803                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4116910                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32434                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       552399                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       205705                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218039                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7951                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28944259                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23052590                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606470                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17553827                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.443675                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23109340                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22015238                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2047539                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626253                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626253                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55671      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3807999     16.34%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          651      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3672      0.02%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          791      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56747      0.24%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5004      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5178      0.02%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           73      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262534     22.58%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855551     16.54%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       905423      3.88%     59.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131700      0.57%     60.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6960861     29.86%     90.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246232      9.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23309182                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21784335                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42655676                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20737963                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21028777                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1028479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044123                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14171      1.38%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            703      0.07%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       119225     11.59%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       251358     24.44%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86402      8.40%     45.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14446      1.40%     47.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       485648     47.22%     94.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56162      5.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2497655                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     20843976                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2314627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3189009                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23291257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23309182                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4839                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       921395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4301                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       635120                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15848509                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.470749                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.393424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10378061     65.48%     65.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       714481      4.51%     69.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       738906      4.66%     74.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       647340      4.08%     78.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       900690      5.68%     84.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       715733      4.52%     88.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776142      4.90%     93.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480656      3.03%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       496500      3.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15848509                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.459744                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1123848                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   278                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21541                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       112676                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7712482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10748409                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15967992                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4494005                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         134566                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1117097                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2255867                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15246                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68484769                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23377972                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21378517                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2865297                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4883678                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13803                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7357858                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           935349                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762886                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22149471                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          112                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           16                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3800508                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           16                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37301356                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46466516                       # The number of ROB writes
system.switch_cpus.timesIdled                    1363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1320                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1320                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66121                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31069                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53779                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27420                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       271930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       271930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 271930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7975040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7975040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7975040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93541                       # Request fanout histogram
system.membus.reqLayer2.occupancy           318899000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          517649500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7984007000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1775                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          126236                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35650                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2287                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       259840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10548736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10808576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           86139                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1988544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           206936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006403                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079762                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 205611     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1325      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             206936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          168117000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177757000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3427999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          905                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        26348                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27253                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          905                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        26348                       # number of overall hits
system.l2.overall_hits::total                   27253                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1378                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        92158                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93542                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1378                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        92158                       # number of overall misses
system.l2.overall_misses::total                 93542                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    112957000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9400967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9513924500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    112957000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9400967500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9513924500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.603592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.777665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.603592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.777665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81971.698113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102009.239567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101707.516410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81971.698113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102009.239567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101707.516410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31069                       # number of writebacks
system.l2.writebacks::total                     31069                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        92158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93536                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        92158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93536                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     99177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8479397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8578574500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     99177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8479397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8578574500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.603592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.777665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.603592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.777665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71971.698113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92009.348076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91714.147494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71971.698113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92009.348076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91714.147494                       # average overall mshr miss latency
system.l2.replacements                          86137                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46316                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46316                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1774                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1774                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1774                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1774                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         8230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8230                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27420                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2714686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2714686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.769144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.769144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99003.865791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99003.865791                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2440486000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2440486000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.769144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.769144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89003.865791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89003.865791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    112957000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112957000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.603592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.603939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81971.698113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81852.898551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     99177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.603592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.603063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71971.698113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71971.698113                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        64738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6686281500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6686281500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.781331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.781342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103282.175847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103275.794693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        64738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6038911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6038911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.781331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781294                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93282.330316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93282.330316                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7813.862565                       # Cycle average of tags in use
system.l2.tags.total_refs                      219180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     86137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.544551                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.762662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.245127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.253055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    78.436576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7685.165146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.938131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6806                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1054549                       # Number of tag accesses
system.l2.tags.data_accesses                  1054549                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        88192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5898048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5986624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1988416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1988416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        92157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31069                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31069                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             32064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11046082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    738732819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             749826998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11046082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11062115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249049882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249049882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249049882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            32064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11046082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    738732819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            998876880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     92111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000236924250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1876                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1877                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              194088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31069                       # Number of write requests accepted
system.mem_ctrls.readBursts                     93535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31069                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1890                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2949446250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  467445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4702365000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31548.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50298.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22945                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 93535                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31069                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.511285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.561592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.396797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        75034     85.23%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7252      8.24%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3683      4.18%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1427      1.62%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          345      0.39%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      0.17%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      0.07%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88041                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.807672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.467750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.646614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1859     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.64%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1877                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.543710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.515741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1403     74.79%     74.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      2.24%     77.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              337     17.96%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74      3.94%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.96%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1876                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5983296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1986496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5986240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1988416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       749.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       248.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    749.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7983927000                       # Total gap between requests
system.mem_ctrls.avgGap                      64074.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        88192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5895104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1986496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11046082.499677168205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 738364082.095619440079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248809401.093961983919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        92157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31069                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42488250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4659876750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187877446000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30833.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50564.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6047103.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            326112360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            173306265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           350531160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           88050960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3571988790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         57842400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5197837935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.031235                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    121089000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7596407000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            302600340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            160809330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           316980300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73956960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3561951090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         65601120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5111905140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.268119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    143908750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7573587250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7983996000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1121087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1121095                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1121087                       # number of overall hits
system.cpu.icache.overall_hits::total         1121095                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2565                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2565                       # number of overall misses
system.cpu.icache.overall_misses::total          2567                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    139789998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139789998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    139789998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139789998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1123652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1123662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1123652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1123662                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002284                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002284                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54499.024561                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54456.563303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54499.024561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54456.563303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          448                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1775                       # number of writebacks
system.cpu.icache.writebacks::total              1775                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          280                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2285                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    125934998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125934998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    125934998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125934998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55113.784683                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55113.784683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55113.784683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55113.784683                       # average overall mshr miss latency
system.cpu.icache.replacements                   1775                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1121087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1121095                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2565                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2567                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    139789998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139789998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1123652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1123662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54499.024561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54456.563303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    125934998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125934998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55113.784683                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55113.784683                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              727432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.359595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2249611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2249611                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9174685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9174689                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9192074                       # number of overall hits
system.cpu.dcache.overall_hits::total         9192078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       174892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         174896                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       179183                       # number of overall misses
system.cpu.dcache.overall_misses::total        179187                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13963283832                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13963283832                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13963283832                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13963283832                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9349577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9349585                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9371257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9371265                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019121                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79839.465682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79837.639694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77927.503346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77925.763766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2034703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.423142                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    60.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46316                       # number of writebacks
system.cpu.dcache.writebacks::total             46316                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        57982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        57982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57982                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118508                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9722507832                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9722507832                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9862816832                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9862816832                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012504                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012646                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83162.328560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83162.328560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83224.903230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83224.903230                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117484                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6982381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6982385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       139218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        139222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11071291500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11071291500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7121599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7121607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79524.856700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79522.571864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        57960                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57960                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6866500500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6866500500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84502.455143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84502.455143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2891992332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2891992332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81067.229130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81067.229130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2856007332                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2856007332                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80107.913497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80107.913497                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17389                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17389                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4291                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4291                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.197924                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.197924                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    140309000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    140309000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073708                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073708                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87802.878598                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87802.878598                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669078889500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.021806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9018922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117484                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.767236                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.021803                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18861038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18861038                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371690872985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899892                       # Number of bytes of host memory used
host_op_rate                                   134543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   667.49                       # Real time elapsed on the host
host_tick_rate                               32650575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021794                       # Number of seconds simulated
sim_ticks                                 21794095500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       242796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        485605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104918                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1915                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120187                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84587                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104918                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20331                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136584                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15365                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989332                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1915                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4658497                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400556                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43388347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.554149                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.732279                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29357411     67.66%     67.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2045350      4.71%     72.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2477939      5.71%     78.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       787984      1.82%     79.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1690554      3.90%     83.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       778416      1.79%     85.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1000859      2.31%     87.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       591337      1.36%     89.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4658497     10.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43388347                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.452940                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.452940                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32062530                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307899                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2187122                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7454504                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17752                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1849578                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356671                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4387                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7100682                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136584                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250773                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40275050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409241                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35504                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003134                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3278684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99952                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.720591                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43571486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.604120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.049367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33140897     76.06%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           314827      0.72%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           642948      1.48%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           509438      1.17%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           534922      1.23%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           425271      0.98%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           653970      1.50%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           218727      0.50%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7130486     16.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43571486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107965956                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57515352                       # number of floating regfile writes
system.switch_cpus.idleCycles                   16705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1917                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111124                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.592336                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30954610                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7100682                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          833440                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366307                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254713                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118159                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23853928                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12047                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69407053                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10999311                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17752                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11023960                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        91065                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1725499                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          718                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412907                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499988                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          718                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86722455                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68757052                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606175                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52568947                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.577424                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68884929                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63932516                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035894                       # number of integer regfile writes
system.switch_cpus.ipc                       0.688260                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.688260                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712188     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7706      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143254      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430932     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007101     17.30%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2293680      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283453      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21564232     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6817363      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69419102                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67558201                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132287100                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64327771                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005680                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3136449                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045181                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2093      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       370514     11.81%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       789806     25.18%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269450      8.59%     45.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34314      1.09%     46.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1502897     47.92%     94.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       167375      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4874455                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53260421                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5799397                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69419102                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1384                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       807326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43571486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.593223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.460418                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27414724     62.92%     62.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2068341      4.75%     67.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2108427      4.84%     72.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1908792      4.38%     76.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2685999      6.16%     83.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2112824      4.85%     87.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2325614      5.34%     93.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1428389      3.28%     96.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1518376      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43571486                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.592613                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250773                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65795                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       286385                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366307                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31877720                       # number of misc regfile reads
system.switch_cpus.numCycles                 43588191                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12020311                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         615500                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3036773                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6760042                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         37285                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777990                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179550                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705456                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8431766                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12635719                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17752                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20064884                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532628                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118441                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482834                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11429397                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107362691                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848222                       # The number of ROB writes
system.switch_cpus.timesIdled                     276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            945                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             176597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89088                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153708                       # Transaction distribution
system.membus.trans_dist::ReadExReq             66212                       # Transaction distribution
system.membus.trans_dist::ReadExResp            66212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        176597                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       728414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       728414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 728414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21241408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21241408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21241408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            242809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  242809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              242809                       # Request fanout histogram
system.membus.reqLayer2.occupancy           884954000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1346514750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21794095500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          359578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29504832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29548224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          243697                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5701632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           577025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001638                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040436                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 576080     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    945      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             577025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          461690000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499486500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            511993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          204                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        90316                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90520                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          204                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        90316                       # number of overall hits
system.l2.overall_hits::total                   90520                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          135                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       242673                       # number of demand (read+write) misses
system.l2.demand_misses::total                 242808                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          135                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       242673                       # number of overall misses
system.l2.overall_misses::total                242808                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  24888200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24899416500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  24888200000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24899416500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.398230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.728772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.728436                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.398230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.728772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.728436                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83085.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102558.587070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102547.759958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83085.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102558.587070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102547.759958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89088                       # number of writebacks
system.l2.writebacks::total                     89088                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       242673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            242808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       242673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           242808                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9866500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  22461460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22471326500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9866500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  22461460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22471326500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.398230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.728772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.728436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.398230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.728772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.728436                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73085.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92558.545862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92547.718774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73085.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92558.545862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92547.718774                       # average overall mshr miss latency
system.l2.replacements                         243697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       128022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           128022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       128022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       128022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        26116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26116                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        66212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               66212                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6615534000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6615534000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.717139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.717139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99914.426388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99914.426388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        66212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          66212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5953414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5953414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.717139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.717139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89914.426388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89914.426388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.398230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.398230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83085.185185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83085.185185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.398230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.398230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73085.185185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73085.185185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        64200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       176461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          176461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18272666000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18272666000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.733235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103550.733590                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103550.733590                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       176461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       176461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16508046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16508046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.733235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.733235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93550.676920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93550.676920                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      687459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    251889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.729214                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.720109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.653997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8152.625895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          519                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2910329                       # Number of tag accesses
system.l2.tags.data_accesses                  2910329                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21794095500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     15531136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5701632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       242674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              242809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       396438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    712630446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             713026884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       396438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           396438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      261613610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            261613610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      261613610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       396438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    712630446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            974640494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    242490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091452250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              514550                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83850                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      242809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89088                       # Number of write requests accepted
system.mem_ctrls.readBursts                    242809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5398                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7862810000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1213125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12412028750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32407.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51157.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30340                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                242809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.165361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.624646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.758012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       200094     84.98%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20139      8.55%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9372      3.98%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4292      1.82%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1007      0.43%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          385      0.16%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          104      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.196162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.054656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.618478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            12      0.22%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            57      1.06%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           243      4.53%      5.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           546     10.17%     16.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           826     15.39%     31.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           965     17.98%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           867     16.15%     65.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51           592     11.03%     76.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           421      7.84%     84.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           327      6.09%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63           243      4.53%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67           101      1.88%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71            54      1.01%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75            38      0.71%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79            31      0.58%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83            15      0.28%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             9      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             5      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             3      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            4      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.566360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3865     71.99%     71.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              115      2.14%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1134     21.12%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              211      3.93%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.76%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15528000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5702144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15539776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5701632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       712.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       261.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    713.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    261.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21793719500                       # Total gap between requests
system.mem_ctrls.avgGap                      65664.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     15519360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5702144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 396437.649821255472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 712090116.334490656853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 261637102.581293195486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       242674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4297500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12407731250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 530538480750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51129.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5955218.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            881861400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            468728040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           911385300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          239723280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1720377360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9771740850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        140098080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14133914310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.520344                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    284246750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    727740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20782108750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            799308720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            424842660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           820957200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          225373500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1720377360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9776699280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135922560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13903481280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.947158                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    273578250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    727740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20792777250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29778091500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371509                       # number of overall hits
system.cpu.icache.overall_hits::total         4371517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2916                       # number of overall misses
system.cpu.icache.overall_misses::total          2918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    154351498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154351498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    154351498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154351498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4374425                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4374435                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4374425                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4374435                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52932.612483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52896.332419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52932.612483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52896.332419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          448                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2114                       # number of writebacks
system.cpu.icache.writebacks::total              2114                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2624                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2624                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2624                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2624                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    139842498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139842498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    139842498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139842498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53293.634909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53293.634909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53293.634909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53293.634909                       # average overall mshr miss latency
system.cpu.icache.replacements                   2114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    154351498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154351498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4374425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4374435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52932.612483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52896.332419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    139842498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139842498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53293.634909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53293.634909                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.037758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4374143                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2626                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1665.705636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8751496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8751496                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37018590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37018594                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37076868                       # number of overall hits
system.cpu.dcache.overall_hits::total        37076872                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       664684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         664688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       679920                       # number of overall misses
system.cpu.dcache.overall_misses::total        679924                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51585705396                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51585705396                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51585705396                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51585705396                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37683274                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37683282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37756788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37756796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77609.368355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77608.901313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75870.257377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75869.811032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7695487                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          438                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            126236                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.961113                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       174338                       # number of writebacks
system.cpu.dcache.writebacks::total            174338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       218630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       218630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       218630                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       218630                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451497                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35746560396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35746560396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36220498396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36220498396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80139.535563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80139.535563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80223.120854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80223.120854                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28163944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28163948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       536613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        536617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41568392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41568392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28700557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28700565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77464.377494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77463.800066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       218539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       218539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25858465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25858465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81297.009501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81297.009501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10017313396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10017313396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78216.874983                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78216.874983                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9888095396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9888095396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77262.817596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77262.817596                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58278                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58278                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15236                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15236                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73514                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73514                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.207253                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.207253                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    473938000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    473938000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074040                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074040                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87072.937718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87072.937718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371690872985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.081847                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37528373                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.119504                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.081844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75965091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75965091                       # Number of data accesses

---------- End Simulation Statistics   ----------
