{"_extra": {"langs": [{"language": "C++", "percent": 74.6}, {"language": "Verilog", "percent": 23.1}, {"language": "CMake", "percent": 1.3}, {"language": "Tcl", "percent": 0.7}, {"language": "C", "percent": 0.1}, {"language": "Other", "percent": 0.2}], "stars": "77", "forks": "25", "master_zip": "https://gitee.com/oscc-project/iEDA/repository/blazearchive/master.zip", "license_url": "https://gitee.com"}, "_source": "https://gitee.com/oscc-project/iEDA", "package_manager": "gitee", "project_url": "https://gitee.com/oscc-project/iEDA", "name": "oscc-project:iEDA", "license": "", "summary": "从 Netlist 到 GDS 的开源芯片设计 EDA 平台", "language": "C++", "releases": []}
