Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  3 19:04:15 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_control_sets_placed.rpt
| Design       : lab2
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           27 |
| Yes          | No                    | No                     |              73 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             179 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                  Enable Signal                                 |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                | datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0 |                1 |              1 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                | datapath/video_inst/Inst_vga/Column_Counter/dc_bias_reg[3]         |                1 |              1 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                | datapath/video_inst/Inst_vga/Row_Counter/encoded0_in[0]            |                1 |              1 |
|  clk_IBUF_BUFG                                                  | datapath/WRADDR_S[4]_i_1_n_0                                                   | datapath/audio_codec/audio_inout/SR[0]                             |                1 |              2 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0 |                                                                    |                3 |              4 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | datapath/audio_codec/initialize_audio/twi_controller/E[0]                      | datapath/audio_codec/audio_inout/SR[0]                             |                2 |              4 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | reset_n_IBUF                                                                   | datapath/audio_codec/initialize_audio/data_i[5]_i_1_n_0            |                1 |              4 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0               |                1 |              5 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0                |                1 |              5 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0                 |                1 |              5 |
|  clk_IBUF_BUFG                                                  |                                                                                | datapath/audio_codec/audio_inout/Cnt_Bclk[4]_i_1_n_0               |                1 |              5 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/audio_inout/BCLK_Fall_int                                 | datapath/audio_codec/audio_inout/SR[0]                             |                2 |              5 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | reset_n_IBUF                                                                   |                                                                    |                3 |              6 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0                 |                4 |              6 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     |                                                                                | datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt0_1 |                3 |              7 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_2_n_0         | datapath/audio_codec/initialize_audio/twi_controller/sclCnt0_0     |                3 |              7 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | datapath/audio_codec/initialize_audio/twi_controller/state_reg[2][0]           | datapath/audio_codec/audio_inout/SR[0]                             |                3 |              7 |
|  clk_IBUF_BUFG                                                  | control/E[0]                                                                   | control/SR[0]                                                      |                2 |              8 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0       |                                                                    |                2 |              8 |
|  clk_IBUF_BUFG                                                  | datapath/trigger_volt                                                          | datapath/p_0_in_1                                                  |                5 |              9 |
|  clk_IBUF_BUFG                                                  | datapath/trigger_time_reg[9]_i_1_n_0                                           | datapath/p_0_in_1                                                  |                4 |              9 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/Row_Counter/processQ03_out                        | datapath/video_inst/Inst_vga/Row_Counter/processQ[9]_i_1__0_n_0    |                7 |             10 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/Column_Counter/processQ03_out                     | datapath/video_inst/Inst_vga/Column_Counter/processQ[9]_i_1_n_0    |                5 |             10 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                | datapath/video_inst/Inst_vga/Column_Counter/SR[0]                  |                4 |             12 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/audio_inout/D_R_O_int[23]_i_1_n_0                         | datapath/audio_codec/audio_inout/SR[0]                             |                4 |             18 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/ready_sig_reg_0[0]                                        |                                                                    |                3 |             18 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     | datapath/audio_codec/initialize_audio/initWord[30]_i_1_n_0                     |                                                                    |                5 |             18 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     |                                                                                |                                                                    |                9 |             18 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/audio_inout/D_L_O_int                                     | datapath/audio_codec/audio_inout/SR[0]                             |                4 |             18 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/audio_inout/Data_Out_int[31]_i_1_n_0                      |                                                                    |                5 |             19 |
|  clk_IBUF_BUFG                                                  |                                                                                |                                                                    |                7 |             19 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                |                                                                    |                5 |             19 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                |                                                                    |                7 |             22 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2     |                                                                                | datapath/audio_codec/initialize_audio/delaycnt0                    |                9 |             32 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/audio_inout/p_17_in                                       | datapath/audio_codec/audio_inout/Data_In_int[31]_i_1_n_0           |                5 |             32 |
|  clk_IBUF_BUFG                                                  | datapath/audio_codec/E[0]                                                      | datapath/audio_codec/audio_inout/SR[0]                             |                5 |             36 |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


