INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/aludecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/eqcmp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/mux21.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/prd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/prm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/prw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/shift2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/Pipeline.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Pipeline/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Pipeline/Pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
