Example for creating a complex data type constant in SystemVerilog at compile time rather than use scripts in other languages.
For further description refer to this book

Ehgu Proposal: An experiment towards an efficient HW design ecosystem
by Thrivikraman Murali

https://www.amazon.com/dp/B07TZGPKC8/ref=rdr_kindle_ext_tmb

If you would like designs, models like these contact@valsid.in


