{"Onat Menzilcioglu": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Edward H. Frank": [0, ["Exploiting Parallelism in a Switch-Level Simulation Machine", ["Edward H. Frank"], "https://dl.acm.org/citation.cfm?id=17381", 7, "isca", 1986]], "K. Skala": [0, ["REYSM, A High Performance, Low Power Multi-Microprocessor Bus", ["Jean-Daniel Nicoud", "K. Skala"], "https://dl.acm.org/citation.cfm?id=17375", 6, "isca", 1986]], "Anant Agarwal": [0, ["ATUM: A New Technique for Capturing Address Traces Using Microcode", ["Anant Agarwal", "Richard L. Sites", "Mark Horowitz"], "https://dl.acm.org/citation.cfm?id=17370", 9, "isca", 1986]], "Toshio Kondo": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8, "isca", 1986]], "Richard L. Sites": [0, ["ATUM: A New Technique for Capturing Address Traces Using Microcode", ["Anant Agarwal", "Richard L. Sites", "Mark Horowitz"], "https://dl.acm.org/citation.cfm?id=17370", 9, "isca", 1986]], "John L. Hennessy": [0, ["Reducing the Cost of Branches", ["Scott McFarling", "John L. Hennessy"], "https://dl.acm.org/citation.cfm?id=17402", 8, "isca", 1986]], "Ken Sarocky": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Akira Hattori": [0, ["Evaluation of the FACOM ALPHA Lisp Machine", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "https://dl.acm.org/citation.cfm?id=17377", 7, "isca", 1986]], "Kazuaki Rokusawa": [0, ["The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D", ["Noriyoshi Ito", "Masatoshi Sato", "Eiji Kuno", "Kazuaki Rokusawa"], "https://dl.acm.org/citation.cfm?id=17373", 8, "isca", 1986]], "Garth A. Gibson": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "David A. Patterson": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986], ["Evaluation of the SPUR Lisp Architecture", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "https://dl.acm.org/citation.cfm?id=17379", 9, "isca", 1986]], "K. Kawakami": [0, ["A Salable Dataflow Structure Store", ["K. Kawakami", "John R. Gurd"], "https://dl.acm.org/citation.cfm?id=17385", 8, "isca", 1986]], "Roberto Bisiani": [0, ["A Hardware Accelerator for Speech Recognition Algorithms", ["Thomas S. Anantharaman", "Roberto Bisiani"], "https://dl.acm.org/citation.cfm?id=17382", 8, "isca", 1986]], "H. Nagai": [0, ["A New String Search Hardware Architecture for VLSI", ["K. Takahashi", "H. Yamada", "H. Nagai", "K. Matsumi"], "https://dl.acm.org/citation.cfm?id=17359", 8, "isca", 1986]], "Marco Annaratone": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "H. Yamada": [0, ["A New String Search Hardware Architecture for VLSI", ["K. Takahashi", "H. Yamada", "H. Nagai", "K. Matsumi"], "https://dl.acm.org/citation.cfm?id=17359", 8, "isca", 1986]], "Shreekant S. Thakkar": [0, ["An Instruction Fetch Unit for a Graph Reduction Machine", ["Shreekant S. Thakkar", "William E. Hostmann"], "https://dl.acm.org/citation.cfm?id=17366", 10, "isca", 1986]], "Thomas L. Anderson": [0, ["Concert: Design of a Multiprocessor Development System", ["Robert H. Halstead Jr.", "Thomas L. Anderson", "Randy B. Osborne", "Thomas L. Sterling"], "https://dl.acm.org/citation.cfm?id=17361", 9, "isca", 1986]], "K. Matsumi": [0, ["A New String Search Hardware Architecture for VLSI", ["K. Takahashi", "H. Yamada", "H. Nagai", "K. Matsumi"], "https://dl.acm.org/citation.cfm?id=17359", 8, "isca", 1986]], "Edward S. Davidson": [0, ["Highly Concurrent Scalar Processing", ["Peter Y.-T. Hsu", "Edward S. Davidson"], "https://dl.acm.org/citation.cfm?id=17401", 10, "isca", 1986]], "Jon A. Webb": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Wen-mei W. Hwu": [0, ["HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://dl.acm.org/citation.cfm?id=17391", 10, "isca", 1986]], "James E. Smith": [0, ["Optimal Pipelining in Supercomputers", ["Steven R. Kunkel", "James E. Smith"], "https://dl.acm.org/citation.cfm?id=17403", 8, "isca", 1986]], "Rakesh Agrawal": [0, ["Software Implementation of a Recursive Fault Tolerance Algorithm on a Network of Computers", ["Prathima Agrawal", "Rakesh Agrawal"], "https://dl.acm.org/citation.cfm?id=17364", 8, "isca", 1986]], "Shinji Yuasa": [0, ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "https://dl.acm.org/citation.cfm?id=17389", 10, "isca", 1986]], "Anoop Gupta": [0, ["Parallel Algorithms and Architectures for Rule-Based Systems", ["Anoop Gupta", "Charles Forgy", "Allen Newell", "Robert G. Wedig"], "https://dl.acm.org/citation.cfm?id=17360", 10, "isca", 1986]], "Yoshiharu Shigei": [0, ["AT2=O(N log4 N), T=O(log N) Fast Fourier Transform in a Light Connected 3-Dimensional VLSI", ["Makoto Hasegawa", "Yoshiharu Shigei"], "https://dl.acm.org/citation.cfm?id=17386", 9, "isca", 1986]], "Jose M. Llaberia": [0, ["Computing Size-Independent Matrix Problems on Systolic Array Processors", ["Juan J. Navarro", "Jose M. Llaberia", "Mateo Valero"], "https://dl.acm.org/citation.cfm?id=17388", 8, "isca", 1986]], "Andre Seznec": [0, ["An Efficient Routing Control Unit for the SIGMA Network E(4)", ["Andre Seznec"], "https://dl.acm.org/citation.cfm?id=17374", 11, "isca", 1986]], "Emmanuel A. Arnould": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Gert Slavenburg": [0, ["Software-Controlled Caches in the VMP Multiprocessor", ["David R. Cheriton", "Gert Slavenburg", "Patrick D. Boyle"], "https://dl.acm.org/citation.cfm?id=17399", 9, "isca", 1986]], "James R. Goodman": [0, ["On the Use of Registers vs. Cache to Minimize Memory Traffic", ["James R. Goodman", "Wei-Chung Hsu"], "https://dl.acm.org/citation.cfm?id=17400", 9, "isca", 1986]], "Juan J. Navarro": [0, ["Computing Size-Independent Matrix Problems on Systolic Array Processors", ["Juan J. Navarro", "Jose M. Llaberia", "Mateo Valero"], "https://dl.acm.org/citation.cfm?id=17388", 8, "isca", 1986]], "Satoshi Sekiguchi": [0, ["Evaluation of a Prototype Data Flow Processor of the SIGMA-1 for Scientific Computations", ["Toshio Shimada", "Kei Hiraki", "Kenji Nishida", "Satoshi Sekiguchi"], "https://dl.acm.org/citation.cfm?id=17383", 9, "isca", 1986]], "Kei Hiraki": [0, ["Evaluation of a Prototype Data Flow Processor of the SIGMA-1 for Scientific Computations", ["Toshio Shimada", "Kei Hiraki", "Kenji Nishida", "Satoshi Sekiguchi"], "https://dl.acm.org/citation.cfm?id=17383", 9, "isca", 1986]], "Takayoshi Nakashima": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8, "isca", 1986]], "Prathima Agrawal": [0, ["Software Implementation of a Recursive Fault Tolerance Algorithm on a Network of Computers", ["Prathima Agrawal", "Rakesh Agrawal"], "https://dl.acm.org/citation.cfm?id=17364", 8, "isca", 1986]], "R. Jarocki": [0, ["Modular Architecture for High Performance Implementation of FFT Algorithm", ["Krzysztof Sapiecha", "R. Jarocki"], "https://dl.acm.org/citation.cfm?id=17387", 10, "isca", 1986]], "Noriyoshi Ito": [0, ["The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D", ["Noriyoshi Ito", "Masatoshi Sato", "Eiji Kuno", "Kazuaki Rokusawa"], "https://dl.acm.org/citation.cfm?id=17373", 8, "isca", 1986]], "Monica S. Lam": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Alvin M. Despain": [0, ["Multiprocessor Cache Synchronization: Issues, Innovations, Evolution", ["Philip Bitar", "Alvin M. Despain"], "https://dl.acm.org/citation.cfm?id=17405", 10, "isca", 1986]], "Andrew R. Pleszkun": [0, ["An Architecture for Efficient Lisp List Access", ["Andrew R. Pleszkun", "Matthew Thazhuthaveetil"], "https://dl.acm.org/citation.cfm?id=17378", 8, "isca", 1986]], "Patrick D. Boyle": [0, ["Software-Controlled Caches in the VMP Multiprocessor", ["David R. Cheriton", "Gert Slavenburg", "Patrick D. Boyle"], "https://dl.acm.org/citation.cfm?id=17399", 9, "isca", 1986]], "James R. Larus": [0, ["Evaluation of the SPUR Lisp Architecture", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "https://dl.acm.org/citation.cfm?id=17379", 9, "isca", 1986]], "Chris C. Kirkham": [0, ["Stored Data Structures on the Manchester Dataflow Machine", ["John Sargeant", "Chris C. Kirkham"], "https://dl.acm.org/citation.cfm?id=17384", 8, "isca", 1986]], "Makoto Amamiya": [0, ["Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine", ["Makoto Amamiya", "Masaru Takesue", "Ryuzo Hasegawa", "Hirohide Mikami"], "https://dl.acm.org/citation.cfm?id=17358", 10, "isca", 1986]], "Mark Horowitz": [0, ["ATUM: A New Technique for Capturing Address Traces Using Microcode", ["Anant Agarwal", "Richard L. Sites", "Mark Horowitz"], "https://dl.acm.org/citation.cfm?id=17370", 9, "isca", 1986]], "Eiji Kuno": [0, ["The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D", ["Noriyoshi Ito", "Masatoshi Sato", "Eiji Kuno", "Kazuaki Rokusawa"], "https://dl.acm.org/citation.cfm?id=17373", 8, "isca", 1986]], "Takahiro Takechi": [0, ["On Design of Rotary Array Communication and Wavefront-Driven Algorithms for Solving Large-Scale Band-Limited Matrix Equations", ["Kenji Onaga", "Takahiro Takechi"], "https://dl.acm.org/citation.cfm?id=17392", 8, "isca", 1986]], "David A. Wood": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "John Sargeant": [0, ["Stored Data Structures on the Manchester Dataflow Machine", ["John Sargeant", "Chris C. Kirkham"], "https://dl.acm.org/citation.cfm?id=17384", 8, "isca", 1986]], "Masaru Takesue": [0, ["Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine", ["Makoto Amamiya", "Masaru Takesue", "Ryuzo Hasegawa", "Hirohide Mikami"], "https://dl.acm.org/citation.cfm?id=17358", 10, "isca", 1986]], "Yasuro Shobatake": [0, ["A Unification Processor Based on a Uniformly Structured Cellular Hardware", ["Yasuro Shobatake", "Hideo Aiso"], "https://dl.acm.org/citation.cfm?id=17372", 9, "isca", 1986]], "Benjamin G. Zorn": [0, ["Evaluation of the SPUR Lisp Architecture", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "https://dl.acm.org/citation.cfm?id=17379", 9, "isca", 1986]], "Mohammad Malkawi": [0, ["Performance Measurement of Paging Behavior in Multiprogramming Systems", ["Mohammad Malkawi", "Janak H. Patel"], "https://dl.acm.org/citation.cfm?id=17369", 8, "isca", 1986]], "Michael J. Wise": [0, ["Experimenting With EPILOG: Some Results and Preliminary Conclusions", ["Michael J. Wise"], "https://dl.acm.org/citation.cfm?id=17371", 10, "isca", 1986]], "Peter Y.-T. Hsu": [0, ["Highly Concurrent Scalar Processing", ["Peter Y.-T. Hsu", "Edward S. Davidson"], "https://dl.acm.org/citation.cfm?id=17401", 10, "isca", 1986]], "Hirohide Mikami": [0, ["Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine", ["Makoto Amamiya", "Masaru Takesue", "Ryuzo Hasegawa", "Hirohide Mikami"], "https://dl.acm.org/citation.cfm?id=17358", 10, "isca", 1986]], "Kenji Onaga": [0, ["On Design of Rotary Array Communication and Wavefront-Driven Algorithms for Solving Large-Scale Band-Limited Matrix Equations", ["Kenji Onaga", "Takahiro Takechi"], "https://dl.acm.org/citation.cfm?id=17392", 8, "isca", 1986]], "Krzysztof Sapiecha": [0, ["Modular Architecture for High Performance Implementation of FFT Algorithm", ["Krzysztof Sapiecha", "R. Jarocki"], "https://dl.acm.org/citation.cfm?id=17387", 10, "isca", 1986]], "Haruo Yokota": [0, ["A Model and an Architecture for a Relational Knowledge Base", ["Haruo Yokota", "Hidenori Itoh"], "https://dl.acm.org/citation.cfm?id=17357", 8, "isca", 1986]], "Toshio Shimada": [0, ["Evaluation of a Prototype Data Flow Processor of the SIGMA-1 for Scientific Computations", ["Toshio Shimada", "Kei Hiraki", "Kenji Nishida", "Satoshi Sekiguchi"], "https://dl.acm.org/citation.cfm?id=17383", 9, "isca", 1986]], "David T. Harper III": [0, ["Performance Evaluation of Vector Accesses in Parallel Memories Using a Skewed Storage Scheme", ["David T. Harper III", "J. Robert Jump"], "https://dl.acm.org/citation.cfm?id=17394", 5, "isca", 1986]], "Hiroshi Hagiwara": [0, ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "https://dl.acm.org/citation.cfm?id=17389", 10, "isca", 1986]], "Alan Jay Smith": [0, ["A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus", ["Paul Sweazey", "Alan Jay Smith"], "https://dl.acm.org/citation.cfm?id=17404", 10, "isca", 1986]], "Kyungsook Y. Lee": [0.9993803650140762, ["The Extra Stage Gamma Network", ["Kyungsook Y. Lee", "Wael Hegazy"], "https://dl.acm.org/citation.cfm?id=17376", 8, "isca", 1986]], "Scott A. Ritchie": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "Kousuke Sakoda": [0, ["Microprogrammable Processor for Object-Oriented Architecture", ["Tohru Nojiri", "Shumpei Kawasaki", "Kousuke Sakoda"], "https://dl.acm.org/citation.cfm?id=17365", 8, "isca", 1986]], "Hidenori Itoh": [0, ["A Model and an Architecture for a Relational Knowledge Base", ["Haruo Yokota", "Hidenori Itoh"], "https://dl.acm.org/citation.cfm?id=17357", 8, "isca", 1986]], "Edward F. Gehringer": [0, ["Fast Object-Oriented Procedure Calls: Lessons from the Intel 432", ["Edward F. Gehringer", "Robert P. Colwell"], "https://dl.acm.org/citation.cfm?id=17367", 10, "isca", 1986]], "Thomas H. Payne": [0, ["Graph Allocation in Static Dataflow Systems", ["Yang-Chang Hong", "Thomas H. Payne", "Le Baron O. Ferguson"], "https://dl.acm.org/citation.cfm?id=17363", 10, "isca", 1986]], "Robert H. Halstead Jr.": [0, ["Concert: Design of a Multiprocessor Development System", ["Robert H. Halstead Jr.", "Thomas L. Anderson", "Randy B. Osborne", "Thomas L. Sterling"], "https://dl.acm.org/citation.cfm?id=17361", 9, "isca", 1986]], "David R. Cheriton": [0, ["Software-Controlled Caches in the VMP Multiprocessor", ["David R. Cheriton", "Gert Slavenburg", "Patrick D. Boyle"], "https://dl.acm.org/citation.cfm?id=17399", 9, "isca", 1986]], "H. T. Kung": [0.5, ["Memory Requirements for Balanced Computer Architectures", ["H. T. Kung"], "https://dl.acm.org/citation.cfm?id=17362", 6, "isca", 1986], ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Mark D. Hill": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "Thomas R. Gross": [0, ["Warp Architecture and Implementation", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11, "isca", 1986]], "Yoshihiro Kitamura": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8, "isca", 1986]], "Shinji Tomita": [0, ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "https://dl.acm.org/citation.cfm?id=17389", 10, "isca", 1986]], "Shumpei Kawasaki": [0, ["Microprogrammable Processor for Object-Oriented Architecture", ["Tohru Nojiri", "Shumpei Kawasaki", "Kousuke Sakoda"], "https://dl.acm.org/citation.cfm?id=17365", 8, "isca", 1986]], "Yang-Chang Hong": [0.15550291165709496, ["Graph Allocation in Static Dataflow Systems", ["Yang-Chang Hong", "Thomas H. Payne", "Le Baron O. Ferguson"], "https://dl.acm.org/citation.cfm?id=17363", 10, "isca", 1986]], "George S. Taylor": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986], ["Evaluation of the SPUR Lisp Architecture", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "https://dl.acm.org/citation.cfm?id=17379", 9, "isca", 1986]], "Le Baron O. Ferguson": [0, ["Graph Allocation in Static Dataflow Systems", ["Yang-Chang Hong", "Thomas H. Payne", "Le Baron O. Ferguson"], "https://dl.acm.org/citation.cfm?id=17363", 10, "isca", 1986]], "Randy H. Katz": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "Faye A. Briggs": [0, ["Memory Access Buffering in Multiprocessors", ["Michel Dubois", "Christoph Scheurich", "Faye A. Briggs"], "https://dl.acm.org/citation.cfm?id=17406", 9, "isca", 1986]], "Wei-Chung Hsu": [0, ["On the Use of Registers vs. Cache to Minimize Memory Traffic", ["James R. Goodman", "Wei-Chung Hsu"], "https://dl.acm.org/citation.cfm?id=17400", 9, "isca", 1986]], "Philip S. Yu": [0.05248582921922207, ["On Coupling Many Small Systems for Transaction Processing", ["Daniel M. Dias", "Balakrishna R. Iyer", "Philip S. Yu"], "https://dl.acm.org/citation.cfm?id=17368", 7, "isca", 1986]], "Balakrishna R. Iyer": [0, ["On Coupling Many Small Systems for Transaction Processing", ["Daniel M. Dias", "Balakrishna R. Iyer", "Philip S. Yu"], "https://dl.acm.org/citation.cfm?id=17368", 7, "isca", 1986]], "Allan L. Fisher": [0, ["Scan Line Array Processors for Image Computation", ["Allan L. Fisher"], "https://dl.acm.org/citation.cfm?id=17396", 8, "isca", 1986]], "Daniel M. Dias": [0, ["On Coupling Many Small Systems for Transaction Processing", ["Daniel M. Dias", "Balakrishna R. Iyer", "Philip S. Yu"], "https://dl.acm.org/citation.cfm?id=17368", 7, "isca", 1986]], "Toshiyuki Nakata": [0, ["A Functional Level Simulation Engine of MAN-YO: A Special Purpose Parallel Machine for Logic Design Automation", ["Toshiyuki Nakata", "Nobuhiko Koike"], "https://dl.acm.org/citation.cfm?id=17380", 7, "isca", 1986], ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "https://dl.acm.org/citation.cfm?id=17389", 10, "isca", 1986]], "Takashi Kimura": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8, "isca", 1986]], "Charles Forgy": [0, ["Parallel Algorithms and Architectures for Rule-Based Systems", ["Anoop Gupta", "Charles Forgy", "Allen Newell", "Robert G. Wedig"], "https://dl.acm.org/citation.cfm?id=17360", 10, "isca", 1986]], "William E. Hostmann": [0, ["An Instruction Fetch Unit for a Graph Reduction Machine", ["Shreekant S. Thakkar", "William E. Hostmann"], "https://dl.acm.org/citation.cfm?id=17366", 10, "isca", 1986]], "Yale N. Patt": [0, ["HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://dl.acm.org/citation.cfm?id=17391", 10, "isca", 1986]], "Nobuhiko Koike": [0, ["A Functional Level Simulation Engine of MAN-YO: A Special Purpose Parallel Machine for Logic Design Automation", ["Toshiyuki Nakata", "Nobuhiko Koike"], "https://dl.acm.org/citation.cfm?id=17380", 7, "isca", 1986]], "Paul N. Hilfinger": [0, ["Evaluation of the SPUR Lisp Architecture", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "https://dl.acm.org/citation.cfm?id=17379", 9, "isca", 1986]], "Masatoshi Sato": [0, ["The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D", ["Noriyoshi Ito", "Masatoshi Sato", "Eiji Kuno", "Kazuaki Rokusawa"], "https://dl.acm.org/citation.cfm?id=17373", 8, "isca", 1986]], "Yoshi Sugiyama": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8, "isca", 1986]], "Leonard M. Napolitano Jr.": [0, ["A Computer Architecture for Dynamic Finite Element Analysis", ["Leonard M. Napolitano Jr."], "https://dl.acm.org/citation.cfm?id=17393", 8, "isca", 1986]], "Philip Bitar": [0, ["Multiprocessor Cache Synchronization: Issues, Innovations, Evolution", ["Philip Bitar", "Alvin M. Despain"], "https://dl.acm.org/citation.cfm?id=17405", 10, "isca", 1986]], "Robert P. Colwell": [0, ["Fast Object-Oriented Procedure Calls: Lessons from the Intel 432", ["Edward F. Gehringer", "Robert P. Colwell"], "https://dl.acm.org/citation.cfm?id=17367", 10, "isca", 1986]], "Janak H. Patel": [0, ["Performance Measurement of Paging Behavior in Multiprogramming Systems", ["Mohammad Malkawi", "Janak H. Patel"], "https://dl.acm.org/citation.cfm?id=17369", 8, "isca", 1986]], "Makoto Hasegawa": [0, ["AT2=O(N log4 N), T=O(log N) Fast Fourier Transform in a Light Connected 3-Dimensional VLSI", ["Makoto Hasegawa", "Yoshiharu Shigei"], "https://dl.acm.org/citation.cfm?id=17386", 9, "isca", 1986]], "Masashi Niwa": [0, ["Evaluation of the FACOM ALPHA Lisp Machine", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "https://dl.acm.org/citation.cfm?id=17377", 7, "isca", 1986]], "J. Robert Jump": [0, ["Performance Evaluation of Vector Accesses in Parallel Memories Using a Skewed Storage Scheme", ["David T. Harper III", "J. Robert Jump"], "https://dl.acm.org/citation.cfm?id=17394", 5, "isca", 1986]], "Hideo Aiso": [0, ["A Unification Processor Based on a Uniformly Structured Cellular Hardware", ["Yasuro Shobatake", "Hideo Aiso"], "https://dl.acm.org/citation.cfm?id=17372", 9, "isca", 1986]], "Randy B. Osborne": [0, ["Concert: Design of a Multiprocessor Development System", ["Robert H. Halstead Jr.", "Thomas L. Anderson", "Randy B. Osborne", "Thomas L. Sterling"], "https://dl.acm.org/citation.cfm?id=17361", 9, "isca", 1986]], "John R. Gurd": [0, ["A Salable Dataflow Structure Store", ["K. Kawakami", "John R. Gurd"], "https://dl.acm.org/citation.cfm?id=17385", 8, "isca", 1986]], "Robert G. Wedig": [0, ["Parallel Algorithms and Architectures for Rule-Based Systems", ["Anoop Gupta", "Charles Forgy", "Allen Newell", "Robert G. Wedig"], "https://dl.acm.org/citation.cfm?id=17360", 10, "isca", 1986]], "Allen Newell": [0, ["Parallel Algorithms and Architectures for Rule-Based Systems", ["Anoop Gupta", "Charles Forgy", "Allen Newell", "Robert G. Wedig"], "https://dl.acm.org/citation.cfm?id=17360", 10, "isca", 1986]], "Scott McFarling": [0, ["Reducing the Cost of Branches", ["Scott McFarling", "John L. Hennessy"], "https://dl.acm.org/citation.cfm?id=17402", 8, "isca", 1986]], "Mateo Valero": [0, ["Computing Size-Independent Matrix Problems on Systolic Array Processors", ["Juan J. Navarro", "Jose M. Llaberia", "Mateo Valero"], "https://dl.acm.org/citation.cfm?id=17388", 8, "isca", 1986]], "Ryuzo Hasegawa": [0, ["Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine", ["Makoto Amamiya", "Masaru Takesue", "Ryuzo Hasegawa", "Hirohide Mikami"], "https://dl.acm.org/citation.cfm?id=17358", 10, "isca", 1986]], "Thomas L. Sterling": [0, ["Concert: Design of a Multiprocessor Development System", ["Robert H. Halstead Jr.", "Thomas L. Anderson", "Randy B. Osborne", "Thomas L. Sterling"], "https://dl.acm.org/citation.cfm?id=17361", 9, "isca", 1986]], "Masaharu Hirayama": [0, ["VLSI Oriented Asynchronous Architecture", ["Masaharu Hirayama"], "https://dl.acm.org/citation.cfm?id=17390", 7, "isca", 1986]], "Michel Dubois": [0, ["Memory Access Buffering in Multiprocessors", ["Michel Dubois", "Christoph Scheurich", "Faye A. Briggs"], "https://dl.acm.org/citation.cfm?id=17406", 9, "isca", 1986]], "Paul Sweazey": [0, ["A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus", ["Paul Sweazey", "Alan Jay Smith"], "https://dl.acm.org/citation.cfm?id=17404", 10, "isca", 1986]], "Matthew Thazhuthaveetil": [0, ["An Architecture for Efficient Lisp List Access", ["Andrew R. Pleszkun", "Matthew Thazhuthaveetil"], "https://dl.acm.org/citation.cfm?id=17378", 8, "isca", 1986]], "Jean-Daniel Nicoud": [0, ["REYSM, A High Performance, Low Power Multi-Microprocessor Bus", ["Jean-Daniel Nicoud", "K. Skala"], "https://dl.acm.org/citation.cfm?id=17375", 6, "isca", 1986]], "Thomas S. Anantharaman": [0, ["A Hardware Accelerator for Speech Recognition Algorithms", ["Thomas S. Anantharaman", "Roberto Bisiani"], "https://dl.acm.org/citation.cfm?id=17382", 8, "isca", 1986]], "Tohru Nojiri": [0, ["Microprogrammable Processor for Object-Oriented Architecture", ["Tohru Nojiri", "Shumpei Kawasaki", "Kousuke Sakoda"], "https://dl.acm.org/citation.cfm?id=17365", 8, "isca", 1986]], "K. Takahashi": [0, ["A New String Search Hardware Architecture for VLSI", ["K. Takahashi", "H. Yamada", "H. Nagai", "K. Matsumi"], "https://dl.acm.org/citation.cfm?id=17359", 8, "isca", 1986]], "Kenji Nishida": [0, ["Evaluation of a Prototype Data Flow Processor of the SIGMA-1 for Scientific Computations", ["Toshio Shimada", "Kei Hiraki", "Kenji Nishida", "Satoshi Sekiguchi"], "https://dl.acm.org/citation.cfm?id=17383", 9, "isca", 1986]], "Toshio Tsuchiya": [0, ["Pseudo MIMD Array Processor - AAP2", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8, "isca", 1986]], "Steven R. Kunkel": [0, ["Optimal Pipelining in Supercomputers", ["Steven R. Kunkel", "James E. Smith"], "https://dl.acm.org/citation.cfm?id=17403", 8, "isca", 1986]], "Wael Hegazy": [0, ["The Extra Stage Gamma Network", ["Kyungsook Y. Lee", "Wael Hegazy"], "https://dl.acm.org/citation.cfm?id=17376", 8, "isca", 1986]], "Christoph Scheurich": [0, ["Memory Access Buffering in Multiprocessors", ["Michel Dubois", "Christoph Scheurich", "Faye A. Briggs"], "https://dl.acm.org/citation.cfm?id=17406", 9, "isca", 1986]], "Joan M. Pendleton": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "Mitsuhiro Kishimoto": [0, ["Evaluation of the FACOM ALPHA Lisp Machine", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "https://dl.acm.org/citation.cfm?id=17377", 7, "isca", 1986]], "Susan J. Eggers": [0, ["An In-Cache Address Translation Mechanism", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8, "isca", 1986]], "Kiyoshi Shibayama": [0, ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "https://dl.acm.org/citation.cfm?id=17389", 10, "isca", 1986]], "Hiromu Hayashi": [0, ["Evaluation of the FACOM ALPHA Lisp Machine", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "https://dl.acm.org/citation.cfm?id=17377", 7, "isca", 1986]], "Masanobu Yuhara": [0, ["Evaluation of the FACOM ALPHA Lisp Machine", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "https://dl.acm.org/citation.cfm?id=17377", 7, "isca", 1986]]}