// Seed: 575408483
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output wand id_2,
    inout wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11,
    input wand id_12
);
  assign id_2 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    output logic id_5,
    input wand id_6,
    inout uwire id_7,
    input uwire id_8,
    output uwire id_9,
    output logic id_10,
    output supply0 id_11,
    input tri id_12
);
  logic id_14;
  ;
  wire id_15;
  always @(1 or posedge 1) id_5 <= 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_7,
      id_2,
      id_2,
      id_7,
      id_4,
      id_4,
      id_12,
      id_1,
      id_7,
      id_7
  );
  assign id_5 = 1'b0;
  generate
    always id_10 = #1 -1;
  endgenerate
  assign id_7 = id_6;
endmodule
