{"Source Block": ["oh/elink/hdl/etx_protocol.v@43:53@HdlIdDef", "   input          tx_wr_wait;  // to the emesh interfaces\n\n   //############\n   //# Local regs & wires\n   //############\n   reg           etx_cycle;    //Cycle 0 or 1\n   reg [7:0]     tx_frame_par;\n   reg [127:0]   tx_data_reg;  //sample transaction on one clock cycle\n   reg \t\t rd_wait_sync;\n   reg \t\t wr_wait_sync;\n   reg \t\t etx_rd_wait;\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@46:56", "   //# Local regs & wires\n   //############\n   reg           etx_cycle;    //Cycle 0 or 1\n   reg [7:0]     tx_frame_par;\n   reg [127:0]   tx_data_reg;  //sample transaction on one clock cycle\n   reg \t\t rd_wait_sync;\n   reg \t\t wr_wait_sync;\n   reg \t\t etx_rd_wait;\n   reg \t\t etx_wr_wait;\n\n   wire \t etx_write;\n"], ["oh/elink/hdl/etx_protocol.v@45:55", "   //############\n   //# Local regs & wires\n   //############\n   reg           etx_cycle;    //Cycle 0 or 1\n   reg [7:0]     tx_frame_par;\n   reg [127:0]   tx_data_reg;  //sample transaction on one clock cycle\n   reg \t\t rd_wait_sync;\n   reg \t\t wr_wait_sync;\n   reg \t\t etx_rd_wait;\n   reg \t\t etx_wr_wait;\n\n"], ["oh/elink/hdl/etx_protocol.v@47:57", "   //############\n   reg           etx_cycle;    //Cycle 0 or 1\n   reg [7:0]     tx_frame_par;\n   reg [127:0]   tx_data_reg;  //sample transaction on one clock cycle\n   reg \t\t rd_wait_sync;\n   reg \t\t wr_wait_sync;\n   reg \t\t etx_rd_wait;\n   reg \t\t etx_wr_wait;\n\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n"]], "Diff Content": {"Delete": [[48, "   reg           etx_cycle;    //Cycle 0 or 1\n"]], "Add": [[48, "   reg           etx_sample;   //hold for second cycle\n"]]}}