Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 14 19:01:34 2021
| Host         : DESKTOP-AUBSA4O running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 63
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-16 | Warning  | Large setup violation         | 5          |
| TIMING-18 | Warning  | Missing input or output delay | 54         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/DMA/acquisition_start_ex_0/U0/FSM_onehot_state_reg[1]/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/FSM_onehot_state_reg[2]/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/bSoftware_waitForTrig_old_reg/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/bTrig_start_reg/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/ext_trig_buffered_reg/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/start_sig_reg/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/start_sig_reg_lopt_replica/CLR, design_1_i/DMA/acquisition_start_ex_0/U0/FSM_onehot_state_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/DMA/multiplexer_2to1_0/U0/data_out[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[0]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[10]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[11]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[12]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[13]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[14]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[15]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[1]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[2]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[3]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[4]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[5]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[6]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[7]/CLR, design_1_i/DMA/multiplexer_2to1_0/U0/data_out_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/DMA/multiplexer_2to1_1/U0/data_out[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[0]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[10]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[11]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[12]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[13]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[14]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[15]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[1]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[2]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[3]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[4]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[5]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[6]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[7]/CLR, design_1_i/DMA/multiplexer_2to1_1/U0/data_out_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/DMA/util_vector_logic_0/Res[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[1]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[2]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[3]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[4]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[5]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[6]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[7]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_reg/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_reg_lopt_replica/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[10]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[11]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[12]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[13]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[14]/CLR, design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[15]/CLR (the first 15 of 68 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C (clocked by clk_out2_design_1_clk_wiz_0_0) and design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/D (clocked by clk_out2_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[14] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[15] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[14] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[15] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ext_trig relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on IO7 relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led_o[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led_o[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led_o[7] relative to clock(s) adc_clk_p_i
Related violations: <none>


