read_verilog ../top.v
proc
write_edif -attrprop result.out
