set_property SRC_FILE_INFO {cfile:D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/constrs_1/new/mainconst.xdc rfile:../../../gate_level_Modeling.srcs/constrs_1/new/mainconst.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG14     [get_ports "O1"] ;# Bank  44 VCCO - VCC3V3   - IO_L10P_AD2P_44
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "O1"] ;# Bank  44 VCCO - VCC3V3   - IO_L10P_AD2P_44
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13     [get_ports "I3"] ;# Bank  44 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_44
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "I3"] ;# Bank  44 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_44
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL13     [get_ports "I2"] ;# Bank  44 VCCO - VCC3V3   - IO_L4P_AD8P_44
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "I2"] ;# Bank  44 VCCO - VCC3V3   - IO_L4P_AD8P_44
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP12     [get_ports "I1"] ;# Bank  44 VCCO - VCC3V3   - IO_L3N_AD9N_44
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "I1"] ;# Bank  44 VCCO - VCC3V3   - IO_L3N_AD9N_44
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN12     [get_ports "I0"] ;# Bank  44 VCCO - VCC3V3   - IO_L3P_AD9P_44
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "I0"] ;# Bank  44 VCCO - VCC3V3   - IO_L3P_AD9P_44
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN13     [get_ports "S0"] ;# Bank  44 VCCO - VCC3V3   - IO_L2N_AD10N_44
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "S0"] ;# Bank  44 VCCO - VCC3V3   - IO_L2N_AD10N_44
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM14     [get_ports "S1"] ;# Bank  44 VCCO - VCC3V3   - IO_L2P_AD10P_44
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "S"] ;# Bank  44 VCCO - VCC3V3   - IO_L2P_AD10P_44
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE14     [get_ports "c_in"] ;# Bank  44 VCCO - VCC3V3   - IO_L12N_AD0N_44
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "c_in"] ;# Bank  44 VCCO - VCC3V3   - IO_L12N_AD0N_44
