// Seed: 2925953389
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  assign id_1[1] = id_0;
  reg id_2;
  always @(1) begin
    id_2 <= id_2;
  end
endmodule
