0.7
2020.2
Nov 18 2020
09:47:47
D:/PROJECT/counter/counter.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1691589461,verilog,,,,counter;glbl,,,,,,,,
D:/PROJECT/counter/counter.srcs/sim_1/new/tb.vhd,1691589202,vhdl,,,,tb,,,,,,,,
