module modn_counter(
input clk,rst,
output reg [3:0]q);
parameter n=10;
always@(posedge clk)
begin
if(rst)
begin
q<=4'b0;
end
else if(q==n-1)
begin
q<=4'b0;
end
else
begin
q<=q+1;
end
end
endmodule
