<stg><name>subconv_3x3_16_strid</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="34">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="2">
<condition id="53">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="9">
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="6">
<condition id="39">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="6" to="7">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="5">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="7" to="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="8" to="6">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="9" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
.loopexit:1  %co_cast7 = zext i6 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast7"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="6">
<![CDATA[
.loopexit:2  %co_cast7_cast = zext i6 %co to i9

]]></Node>
<StgValue><ssdm name="co_cast7_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.loopexit:3  %tmp_114 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
.loopexit:4  %p_shl2_cast = zext i8 %tmp_114 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:5  %tmp_115 = sub i9 %p_shl2_cast, %co_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:6  %tmp_144_cast = sext i9 %tmp_115 to i10

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.loopexit:7  %tmp_116 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:8  %p_shl_cast = zext i9 %tmp_116 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.loopexit:9  %tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="7">
<![CDATA[
.loopexit:10  %p_shl1_cast = zext i7 %tmp_117 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:11  %tmp_118 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:12  %exitcond8 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:14  %co_5 = add i6 %co, 1

]]></Node>
<StgValue><ssdm name="co_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:15  br i1 %exitcond8, label %4, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.preheader:0  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast7

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader70:0  %h = phi i4 [ %h_5, %3 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="4">
<![CDATA[
.preheader70:1  %h_cast6_cast = zext i4 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70:2  %tmp_119 = add i10 %h_cast6_cast, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader70:3  %tmp_36 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_119, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="13">
<![CDATA[
.preheader70:4  %p_shl3_cast = zext i13 %tmp_36 to i14

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader70:5  %tmp_37 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_119, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="11">
<![CDATA[
.preheader70:6  %p_shl4_cast = zext i11 %tmp_37 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader70:7  %tmp_120 = add i14 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader70:8  %exitcond9 = icmp eq i4 %h, -7

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:9  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:10  br i1 %exitcond9, label %.loopexit.loopexit, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader69.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:1  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader69:0  %w = phi i4 [ %w_5, %2 ], [ 1, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="4">
<![CDATA[
.preheader69:1  %w_cast5_cast = zext i4 %w to i14

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader69:2  %tmp_121 = add i14 %tmp_120, %w_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="14">
<![CDATA[
.preheader69:3  %tmp_152_cast = zext i14 %tmp_121 to i32

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader69:5  %exitcond1 = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:6  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:7  br i1 %exitcond1, label %3, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader68.preheader:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:1  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_5 = add i4 %h, 1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_5, %.preheader68.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="2">
<![CDATA[
.preheader68:2  %m_cast4_cast = zext i2 %m to i10

]]></Node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:3  %tmp_122 = add i10 %m_cast4_cast, %tmp_144_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:4  %tmp_38 = shl i10 %tmp_122, 2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:5  %tmp_123 = sub i10 %tmp_38, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:6  %exitcond2 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:7  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:8  %m_5 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:9  br i1 %exitcond2, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i5

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_6 = add i5 %tmp, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %tmp_124 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %p_shl6_cast = zext i9 %tmp_124 to i10

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_125 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader:6  %p_shl7_cast = zext i6 %tmp_125 to i10

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %tmp_126 = add i10 %p_shl7_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="6">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %w_5 = add i4 %w, 1

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_09_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_5, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast3_cast = zext i2 %n to i10

]]></Node>
<StgValue><ssdm name="n_cast3_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %tmp_127 = add i10 %tmp_123, %n_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="10">
<![CDATA[
.preheader:4  %tmp_159_cast = zext i10 %tmp_127 to i32

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_159_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_5 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp2 = xor i2 %n, -2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="2">
<![CDATA[
:1  %tmp2_cast = sext i2 %tmp2 to i5

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_8 = add i5 %tmp_s, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="5">
<![CDATA[
:3  %tmp_8_cast_cast = zext i5 %tmp_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_8_cast_cast"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_128 = add i10 %tmp_126, %tmp_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_160_cast = zext i10 %tmp_128 to i32

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %ShuffleConvs_1_Downs = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_31, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %ShuffleConvs_1_Downs_49 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_49"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %ShuffleConvs_1_Downs_50 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_45, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_50"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %ShuffleConvs_1_Downs_51 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_41, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_51"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %ShuffleConvs_1_Downs_52 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_34, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_52"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %ShuffleConvs_1_Downs_53 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_35, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_53"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %ShuffleConvs_1_Downs_54 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_47, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_54"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %ShuffleConvs_1_Downs_55 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_37, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_55"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %ShuffleConvs_1_Downs_56 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_39, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_56"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %ShuffleConvs_1_Downs_57 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_44, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_57"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %ShuffleConvs_1_Downs_58 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_58"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %ShuffleConvs_1_Downs_59 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_59"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %ShuffleConvs_1_Downs_60 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_60"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %ShuffleConvs_1_Downs_61 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_61"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %ShuffleConvs_1_Downs_62 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_62"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %ShuffleConvs_1_Downs_63 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_46, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_63"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %ShuffleConvs_1_Downs_64 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_64"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %ShuffleConvs_1_Downs_65 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_65"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %ShuffleConvs_1_Downs_66 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_66"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %ShuffleConvs_1_Downs_67 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_67"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %ShuffleConvs_1_Downs_68 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_68"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %ShuffleConvs_1_Downs_69 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_24, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_69"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %ShuffleConvs_1_Downs_70 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_70"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %ShuffleConvs_1_Downs_71 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_36, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_71"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %ShuffleConvs_1_Downs_72 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_72"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %ShuffleConvs_1_Downs_73 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_73"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %ShuffleConvs_1_Downs_74 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_30, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_74"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %ShuffleConvs_1_Downs_75 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_29, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_75"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %ShuffleConvs_1_Downs_76 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_26, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_76"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %ShuffleConvs_1_Downs_77 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_25, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_77"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %ShuffleConvs_1_Downs_78 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_28, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_78"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %ShuffleConvs_1_Downs_79 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_27, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_79"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %ShuffleConvs_1_Downs_80 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_43, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_80"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %ShuffleConvs_1_Downs_81 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_81"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %ShuffleConvs_1_Downs_82 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_82"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %ShuffleConvs_1_Downs_83 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_83"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %ShuffleConvs_1_Downs_84 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_32, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_84"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %ShuffleConvs_1_Downs_85 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_85"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %ShuffleConvs_1_Downs_86 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_86"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %ShuffleConvs_1_Downs_87 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_87"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %ShuffleConvs_1_Downs_88 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_33, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_88"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %ShuffleConvs_1_Downs_89 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_40, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_89"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %ShuffleConvs_1_Downs_90 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_90"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %ShuffleConvs_1_Downs_91 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_91"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %ShuffleConvs_1_Downs_92 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_92"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %ShuffleConvs_1_Downs_93 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_42, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_93"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %ShuffleConvs_1_Downs_94 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_38, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_94"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %ShuffleConvs_1_Downs_95 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_95"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="9">
<![CDATA[
:54  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="9">
<![CDATA[
:55  %ShuffleConvs_1_Downs_96 = load i8* %ShuffleConvs_1_Downs_54, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_96"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
:56  %ShuffleConvs_1_Downs_97 = load i8* %ShuffleConvs_1_Downs_63, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_97"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="9">
<![CDATA[
:57  %ShuffleConvs_1_Downs_98 = load i8* %ShuffleConvs_1_Downs_53, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_98"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
:58  %ShuffleConvs_1_Downs_99 = load i8* %ShuffleConvs_1_Downs_69, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_99"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="9">
<![CDATA[
:59  %ShuffleConvs_1_Downs_100 = load i8* %ShuffleConvs_1_Downs_82, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_100"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="9">
<![CDATA[
:60  %ShuffleConvs_1_Downs_101 = load i8* %ShuffleConvs_1_Downs_87, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_101"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
:61  %ShuffleConvs_1_Downs_102 = load i8* %ShuffleConvs_1_Downs_83, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_102"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9">
<![CDATA[
:62  %ShuffleConvs_1_Downs_103 = load i8* %ShuffleConvs_1_Downs_65, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_103"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="9">
<![CDATA[
:63  %ShuffleConvs_1_Downs_104 = load i8* %ShuffleConvs_1_Downs_67, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_104"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
:64  %ShuffleConvs_1_Downs_105 = load i8* %ShuffleConvs_1_Downs_85, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_105"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="9">
<![CDATA[
:65  %ShuffleConvs_1_Downs_106 = load i8* %ShuffleConvs_1_Downs_50, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_106"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
:66  %ShuffleConvs_1_Downs_107 = load i8* %ShuffleConvs_1_Downs_57, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_107"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
:67  %ShuffleConvs_1_Downs_108 = load i8* %ShuffleConvs_1_Downs_80, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_108"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="9">
<![CDATA[
:68  %ShuffleConvs_1_Downs_109 = load i8* %ShuffleConvs_1_Downs_93, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_109"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
:69  %ShuffleConvs_1_Downs_110 = load i8* %ShuffleConvs_1_Downs_51, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_110"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
:70  %ShuffleConvs_1_Downs_111 = load i8* %ShuffleConvs_1_Downs_89, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_111"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="9">
<![CDATA[
:71  %ShuffleConvs_1_Downs_112 = load i8* %ShuffleConvs_1_Downs_56, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_112"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="9">
<![CDATA[
:72  %ShuffleConvs_1_Downs_113 = load i8* %ShuffleConvs_1_Downs_94, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_113"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="9">
<![CDATA[
:73  %ShuffleConvs_1_Downs_114 = load i8* %ShuffleConvs_1_Downs_55, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_114"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="9">
<![CDATA[
:74  %ShuffleConvs_1_Downs_115 = load i8* %ShuffleConvs_1_Downs_71, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_115"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="9">
<![CDATA[
:75  %ShuffleConvs_1_Downs_116 = load i8* %ShuffleConvs_1_Downs_52, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_116"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
:76  %ShuffleConvs_1_Downs_117 = load i8* %ShuffleConvs_1_Downs_88, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_117"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="9">
<![CDATA[
:77  %ShuffleConvs_1_Downs_118 = load i8* %ShuffleConvs_1_Downs_84, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_118"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="9">
<![CDATA[
:78  %ShuffleConvs_1_Downs_119 = load i8* %ShuffleConvs_1_Downs, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_119"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="9">
<![CDATA[
:79  %ShuffleConvs_1_Downs_120 = load i8* %ShuffleConvs_1_Downs_74, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_120"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="9">
<![CDATA[
:80  %ShuffleConvs_1_Downs_121 = load i8* %ShuffleConvs_1_Downs_75, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_121"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
:81  %ShuffleConvs_1_Downs_122 = load i8* %ShuffleConvs_1_Downs_78, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_122"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="9">
<![CDATA[
:82  %ShuffleConvs_1_Downs_123 = load i8* %ShuffleConvs_1_Downs_79, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_123"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="9">
<![CDATA[
:83  %ShuffleConvs_1_Downs_124 = load i8* %ShuffleConvs_1_Downs_76, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_124"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="9">
<![CDATA[
:84  %ShuffleConvs_1_Downs_125 = load i8* %ShuffleConvs_1_Downs_77, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_125"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="9">
<![CDATA[
:85  %ShuffleConvs_1_Downs_126 = load i8* %ShuffleConvs_1_Downs_70, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_126"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="9">
<![CDATA[
:86  %ShuffleConvs_1_Downs_127 = load i8* %ShuffleConvs_1_Downs_90, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_127"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="9">
<![CDATA[
:87  %ShuffleConvs_1_Downs_128 = load i8* %ShuffleConvs_1_Downs_92, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_128"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="9">
<![CDATA[
:88  %ShuffleConvs_1_Downs_129 = load i8* %ShuffleConvs_1_Downs_72, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_129"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9">
<![CDATA[
:89  %ShuffleConvs_1_Downs_130 = load i8* %ShuffleConvs_1_Downs_73, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_130"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="9">
<![CDATA[
:90  %ShuffleConvs_1_Downs_131 = load i8* %ShuffleConvs_1_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_131"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="9">
<![CDATA[
:91  %ShuffleConvs_1_Downs_132 = load i8* %ShuffleConvs_1_Downs_91, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_132"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:92  %ShuffleConvs_1_Downs_133 = load i8* %ShuffleConvs_1_Downs_59, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_133"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="9">
<![CDATA[
:93  %ShuffleConvs_1_Downs_134 = load i8* %ShuffleConvs_1_Downs_49, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_134"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="9">
<![CDATA[
:94  %ShuffleConvs_1_Downs_135 = load i8* %ShuffleConvs_1_Downs_81, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_135"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="9">
<![CDATA[
:95  %ShuffleConvs_1_Downs_136 = load i8* %ShuffleConvs_1_Downs_62, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_136"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="9">
<![CDATA[
:96  %ShuffleConvs_1_Downs_137 = load i8* %ShuffleConvs_1_Downs_64, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_137"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="9">
<![CDATA[
:97  %ShuffleConvs_1_Downs_138 = load i8* %ShuffleConvs_1_Downs_61, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_138"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9">
<![CDATA[
:98  %ShuffleConvs_1_Downs_139 = load i8* %ShuffleConvs_1_Downs_68, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_139"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="9">
<![CDATA[
:99  %ShuffleConvs_1_Downs_140 = load i8* %ShuffleConvs_1_Downs_66, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_140"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="9">
<![CDATA[
:100  %ShuffleConvs_1_Downs_141 = load i8* %ShuffleConvs_1_Downs_60, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_141"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="9">
<![CDATA[
:101  %ShuffleConvs_1_Downs_142 = load i8* %ShuffleConvs_1_Downs_58, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_142"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="9">
<![CDATA[
:102  %ShuffleConvs_1_Downs_143 = load i8* %ShuffleConvs_1_Downs_86, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_143"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="9">
<![CDATA[
:54  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="9">
<![CDATA[
:55  %ShuffleConvs_1_Downs_96 = load i8* %ShuffleConvs_1_Downs_54, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_96"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
:56  %ShuffleConvs_1_Downs_97 = load i8* %ShuffleConvs_1_Downs_63, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_97"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="9">
<![CDATA[
:57  %ShuffleConvs_1_Downs_98 = load i8* %ShuffleConvs_1_Downs_53, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_98"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
:58  %ShuffleConvs_1_Downs_99 = load i8* %ShuffleConvs_1_Downs_69, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_99"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="9">
<![CDATA[
:59  %ShuffleConvs_1_Downs_100 = load i8* %ShuffleConvs_1_Downs_82, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_100"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="9">
<![CDATA[
:60  %ShuffleConvs_1_Downs_101 = load i8* %ShuffleConvs_1_Downs_87, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_101"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
:61  %ShuffleConvs_1_Downs_102 = load i8* %ShuffleConvs_1_Downs_83, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_102"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9">
<![CDATA[
:62  %ShuffleConvs_1_Downs_103 = load i8* %ShuffleConvs_1_Downs_65, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_103"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="9">
<![CDATA[
:63  %ShuffleConvs_1_Downs_104 = load i8* %ShuffleConvs_1_Downs_67, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_104"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
:64  %ShuffleConvs_1_Downs_105 = load i8* %ShuffleConvs_1_Downs_85, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_105"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="9">
<![CDATA[
:65  %ShuffleConvs_1_Downs_106 = load i8* %ShuffleConvs_1_Downs_50, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_106"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
:66  %ShuffleConvs_1_Downs_107 = load i8* %ShuffleConvs_1_Downs_57, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_107"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
:67  %ShuffleConvs_1_Downs_108 = load i8* %ShuffleConvs_1_Downs_80, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_108"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="9">
<![CDATA[
:68  %ShuffleConvs_1_Downs_109 = load i8* %ShuffleConvs_1_Downs_93, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_109"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
:69  %ShuffleConvs_1_Downs_110 = load i8* %ShuffleConvs_1_Downs_51, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_110"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
:70  %ShuffleConvs_1_Downs_111 = load i8* %ShuffleConvs_1_Downs_89, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_111"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="9">
<![CDATA[
:71  %ShuffleConvs_1_Downs_112 = load i8* %ShuffleConvs_1_Downs_56, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_112"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="9">
<![CDATA[
:72  %ShuffleConvs_1_Downs_113 = load i8* %ShuffleConvs_1_Downs_94, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_113"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="9">
<![CDATA[
:73  %ShuffleConvs_1_Downs_114 = load i8* %ShuffleConvs_1_Downs_55, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_114"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="9">
<![CDATA[
:74  %ShuffleConvs_1_Downs_115 = load i8* %ShuffleConvs_1_Downs_71, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_115"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="9">
<![CDATA[
:75  %ShuffleConvs_1_Downs_116 = load i8* %ShuffleConvs_1_Downs_52, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_116"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
:76  %ShuffleConvs_1_Downs_117 = load i8* %ShuffleConvs_1_Downs_88, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_117"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="9">
<![CDATA[
:77  %ShuffleConvs_1_Downs_118 = load i8* %ShuffleConvs_1_Downs_84, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_118"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="9">
<![CDATA[
:78  %ShuffleConvs_1_Downs_119 = load i8* %ShuffleConvs_1_Downs, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_119"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="9">
<![CDATA[
:79  %ShuffleConvs_1_Downs_120 = load i8* %ShuffleConvs_1_Downs_74, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_120"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="9">
<![CDATA[
:80  %ShuffleConvs_1_Downs_121 = load i8* %ShuffleConvs_1_Downs_75, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_121"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
:81  %ShuffleConvs_1_Downs_122 = load i8* %ShuffleConvs_1_Downs_78, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_122"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="9">
<![CDATA[
:82  %ShuffleConvs_1_Downs_123 = load i8* %ShuffleConvs_1_Downs_79, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_123"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="9">
<![CDATA[
:83  %ShuffleConvs_1_Downs_124 = load i8* %ShuffleConvs_1_Downs_76, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_124"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="9">
<![CDATA[
:84  %ShuffleConvs_1_Downs_125 = load i8* %ShuffleConvs_1_Downs_77, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_125"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="9">
<![CDATA[
:85  %ShuffleConvs_1_Downs_126 = load i8* %ShuffleConvs_1_Downs_70, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_126"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="9">
<![CDATA[
:86  %ShuffleConvs_1_Downs_127 = load i8* %ShuffleConvs_1_Downs_90, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_127"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="9">
<![CDATA[
:87  %ShuffleConvs_1_Downs_128 = load i8* %ShuffleConvs_1_Downs_92, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_128"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="9">
<![CDATA[
:88  %ShuffleConvs_1_Downs_129 = load i8* %ShuffleConvs_1_Downs_72, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_129"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9">
<![CDATA[
:89  %ShuffleConvs_1_Downs_130 = load i8* %ShuffleConvs_1_Downs_73, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_130"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="9">
<![CDATA[
:90  %ShuffleConvs_1_Downs_131 = load i8* %ShuffleConvs_1_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_131"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="9">
<![CDATA[
:91  %ShuffleConvs_1_Downs_132 = load i8* %ShuffleConvs_1_Downs_91, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_132"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:92  %ShuffleConvs_1_Downs_133 = load i8* %ShuffleConvs_1_Downs_59, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_133"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="9">
<![CDATA[
:93  %ShuffleConvs_1_Downs_134 = load i8* %ShuffleConvs_1_Downs_49, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_134"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="9">
<![CDATA[
:94  %ShuffleConvs_1_Downs_135 = load i8* %ShuffleConvs_1_Downs_81, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_135"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="9">
<![CDATA[
:95  %ShuffleConvs_1_Downs_136 = load i8* %ShuffleConvs_1_Downs_62, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_136"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="9">
<![CDATA[
:96  %ShuffleConvs_1_Downs_137 = load i8* %ShuffleConvs_1_Downs_64, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_137"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="9">
<![CDATA[
:97  %ShuffleConvs_1_Downs_138 = load i8* %ShuffleConvs_1_Downs_61, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_138"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9">
<![CDATA[
:98  %ShuffleConvs_1_Downs_139 = load i8* %ShuffleConvs_1_Downs_68, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_139"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="9">
<![CDATA[
:99  %ShuffleConvs_1_Downs_140 = load i8* %ShuffleConvs_1_Downs_66, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_140"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="9">
<![CDATA[
:100  %ShuffleConvs_1_Downs_141 = load i8* %ShuffleConvs_1_Downs_60, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_141"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="9">
<![CDATA[
:101  %ShuffleConvs_1_Downs_142 = load i8* %ShuffleConvs_1_Downs_58, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_142"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="9">
<![CDATA[
:102  %ShuffleConvs_1_Downs_143 = load i8* %ShuffleConvs_1_Downs_86, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_143"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="6">
<![CDATA[
:103  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.48i8.i6(i8 %ShuffleConvs_1_Downs_96, i8 %ShuffleConvs_1_Downs_97, i8 %ShuffleConvs_1_Downs_98, i8 %ShuffleConvs_1_Downs_99, i8 %ShuffleConvs_1_Downs_100, i8 %ShuffleConvs_1_Downs_101, i8 %ShuffleConvs_1_Downs_102, i8 %ShuffleConvs_1_Downs_103, i8 %ShuffleConvs_1_Downs_104, i8 %ShuffleConvs_1_Downs_105, i8 %ShuffleConvs_1_Downs_106, i8 %ShuffleConvs_1_Downs_107, i8 %ShuffleConvs_1_Downs_108, i8 %ShuffleConvs_1_Downs_109, i8 %ShuffleConvs_1_Downs_110, i8 %ShuffleConvs_1_Downs_111, i8 %ShuffleConvs_1_Downs_112, i8 %ShuffleConvs_1_Downs_113, i8 %ShuffleConvs_1_Downs_114, i8 %ShuffleConvs_1_Downs_115, i8 %ShuffleConvs_1_Downs_116, i8 %ShuffleConvs_1_Downs_117, i8 %ShuffleConvs_1_Downs_118, i8 %ShuffleConvs_1_Downs_119, i8 %ShuffleConvs_1_Downs_120, i8 %ShuffleConvs_1_Downs_121, i8 %ShuffleConvs_1_Downs_122, i8 %ShuffleConvs_1_Downs_123, i8 %ShuffleConvs_1_Downs_124, i8 %ShuffleConvs_1_Downs_125, i8 %ShuffleConvs_1_Downs_126, i8 %ShuffleConvs_1_Downs_127, i8 %ShuffleConvs_1_Downs_128, i8 %ShuffleConvs_1_Downs_129, i8 %ShuffleConvs_1_Downs_130, i8 %ShuffleConvs_1_Downs_131, i8 %ShuffleConvs_1_Downs_132, i8 %ShuffleConvs_1_Downs_133, i8 %ShuffleConvs_1_Downs_134, i8 %ShuffleConvs_1_Downs_135, i8 %ShuffleConvs_1_Downs_136, i8 %ShuffleConvs_1_Downs_137, i8 %ShuffleConvs_1_Downs_138, i8 %ShuffleConvs_1_Downs_139, i8 %ShuffleConvs_1_Downs_140, i8 %ShuffleConvs_1_Downs_141, i8 %ShuffleConvs_1_Downs_142, i8 %ShuffleConvs_1_Downs_143, i6 %co)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="241" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104  %tmp_9 = mul i8 %tmp_4, %weight_V_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:105  %sum_V = add i8 %p_09_1, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:106  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="244" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="6">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:2  store i8 %result_V, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
