src/platform.o src/platform.o: ../src/platform.c \
 C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h \
 C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_cache.h \
 C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 ../src/platform_config.h

C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters.h:

C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h:

C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_cache.h:

C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h:

../src/platform_config.h:
