INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/ip/BLK_IMG/sim/BLK_IMG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BLK_IMG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/ip/BLK_OUT/sim/BLK_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BLK_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/imports/StdLib/Arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module CGEN
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/imports/StdLib/Arithmetic_Header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arithmetic_Header
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/imports/StdLib/MSI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC
INFO: [VRFC 10-311] analyzing module PRI_ENC
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-311] analyzing module MUX_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/imports/StdLib/MSI_Header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSI_Header
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/new/Required.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module MAC_Normalize
INFO: [VRFC 10-311] analyzing module CONV
INFO: [VRFC 10-311] analyzing module CONV128
INFO: [VRFC 10-311] analyzing module CTLIN
INFO: [VRFC 10-311] analyzing module CTLO
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/imports/StdLib/SSI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-311] analyzing module NAND
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module TRI
INFO: [VRFC 10-311] analyzing module REDUCTION_AND
INFO: [VRFC 10-311] analyzing module REDUCTION_OR
INFO: [VRFC 10-311] analyzing module BITWISE_NOT
INFO: [VRFC 10-311] analyzing module REDUCTION_NAND
INFO: [VRFC 10-311] analyzing module REDUCTION_NOR
INFO: [VRFC 10-311] analyzing module REDUCTION_XOR
INFO: [VRFC 10-311] analyzing module REDUCTION_XNOR
INFO: [VRFC 10-311] analyzing module BITWISE_TRI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sources_1/imports/StdLib/SSI_Header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSI_Header
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sim_1/new/MULTB_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akare/Desktop/lojiklab/project/exp8/exp8.srcs/sim_1/new/TOP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TB
