Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-06 08:55:28	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	678	12	2	false	0	0		0	
2019-04-06 08:55:32	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2140	199	2	false	0	0		0	
2019-04-06 08:55:37	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	522	9	4	false	0	0		0	
2019-04-06 08:55:41	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1816	229	1	false	0	0		0	
2019-04-06 08:55:45	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	768	9	2	false	0	0		0	
2019-04-06 08:55:49	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2032	90	2	false	0	0		0	
2019-04-06 08:55:53	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3514	145	1	false	0	0		0	
2019-04-06 08:55:58	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	630	12	2	false	0	0		0	
2019-04-06 08:56:02	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3318	271	8	false	0	0		0	
2019-04-06 08:56:06	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3246	230	8	false	0	0		0	
2019-04-06 08:56:10	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2256	45	1	false	0	0		0	
2019-04-06 08:56:15	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2330	48	1	false	0	0		0	
2019-04-06 08:56:19	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2678	132	2	false	0	0		0	
2019-04-06 08:56:23	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1642	59	1	false	0	0		0	
2019-04-06 08:56:28	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3452	136	1	false	0	0		0	
2019-04-06 08:56:32	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1386	65	1	false	0	0		0	
2019-04-06 08:56:37	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2882	134	1	false	0	0		0	
2019-04-06 08:56:41	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1740	65	1	false	0	0		0	
2019-04-06 08:56:45	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	6428	122	2	false	0	0		0	
2019-04-06 08:56:50	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1302	14	1	false	0	0		0	
2019-04-06 08:56:54	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2004	92	1	false	0	0		0	
2019-04-06 08:57:01	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	678	12	2	false	0	0		0	
2019-04-06 08:57:05	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2140	199	2	false	0	0		0	
2019-04-06 08:57:10	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	522	9	4	false	0	0		0	
2019-04-06 08:57:15	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1816	229	1	false	0	0		0	
2019-04-06 08:57:19	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	768	9	2	false	0	0		0	
2019-04-06 08:57:24	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2032	90	2	false	0	0		0	
2019-04-06 08:57:28	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3514	145	1	false	0	0		0	
2019-04-06 08:57:33	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	630	12	2	false	0	0		0	
2019-04-06 08:57:38	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3318	271	8	false	0	0		0	
2019-04-06 08:57:42	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3246	230	8	false	0	0		0	
2019-04-06 08:57:47	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2256	45	1	false	0	0		0	
2019-04-06 08:57:52	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2330	48	1	false	0	0		0	
2019-04-06 08:57:57	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2678	132	2	false	0	0		0	
2019-04-06 08:58:01	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1642	59	1	false	0	0		0	
2019-04-06 08:58:06	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3452	136	1	false	0	0		0	
2019-04-06 08:58:11	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1386	65	1	false	0	0		0	
2019-04-06 08:58:16	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2882	134	1	false	0	0		0	
2019-04-06 08:58:21	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1740	65	1	false	0	0		0	
2019-04-06 08:58:25	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	6428	122	2	false	0	0		0	
2019-04-06 08:58:30	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1302	14	1	false	0	0		0	
2019-04-06 08:58:34	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2004	92	1	false	0	0		0	
2019-04-06 08:58:42	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	682	12	2	false	0	0		0	
2019-04-06 08:58:47	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2082	199	2	false	0	0		0	
2019-04-06 08:58:51	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	522	9	4	false	0	0		0	
2019-04-06 08:58:56	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1774	229	1	false	0	0		0	
2019-04-06 08:59:01	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	784	9	2	false	0	0		0	
2019-04-06 08:59:05	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1980	90	2	false	0	0		0	
2019-04-06 08:59:10	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3444	145	1	false	0	0		0	
2019-04-06 08:59:15	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	634	12	2	false	0	0		0	
2019-04-06 08:59:20	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3278	271	8	false	0	0		0	
2019-04-06 08:59:25	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3206	230	8	false	0	0		0	
2019-04-06 08:59:30	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2228	45	1	false	0	0		0	
2019-04-06 08:59:34	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2300	48	1	false	0	0		0	
2019-04-06 08:59:39	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2630	132	2	false	0	0		0	
2019-04-06 08:59:44	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1636	59	1	false	0	0		0	
2019-04-06 08:59:50	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3392	136	1	false	0	0		0	
2019-04-06 08:59:55	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1378	65	1	false	0	0		0	
2019-04-06 09:00:00	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2832	134	1	false	0	0		0	
2019-04-06 09:00:04	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1732	65	1	false	0	0		0	
2019-04-06 09:00:09	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	6392	122	2	false	0	0		0	
2019-04-06 09:00:14	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1322	14	1	false	0	0		0	
2019-04-06 09:00:19	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1952	92	1	false	0	0		0	
2019-04-06 09:00:24	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	682	12	2	false	0	0		0	
2019-04-06 09:00:28	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2076	193	2	false	0	0		0	
2019-04-06 09:00:31	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	522	9	4	false	0	0		0	
2019-04-06 09:00:34	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1768	223	1	false	0	0		0	
2019-04-06 09:00:37	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	784	9	2	false	0	0		0	
2019-04-06 09:00:40	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1974	84	2	false	0	0		0	
2019-04-06 09:00:43	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3438	139	1	false	0	0		0	
2019-04-06 09:00:46	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	634	12	2	false	0	0		0	
2019-04-06 09:00:50	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3272	265	8	false	0	0		0	
2019-04-06 09:00:53	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3200	224	8	false	0	0		0	
2019-04-06 09:00:56	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2224	41	1	false	0	0		0	
2019-04-06 09:00:59	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2296	44	1	false	0	0		0	
2019-04-06 09:01:03	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2624	126	2	false	0	0		0	
2019-04-06 09:01:06	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1636	59	1	false	0	0		0	
2019-04-06 09:01:09	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3386	130	1	false	0	0		0	
2019-04-06 09:01:13	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1378	65	1	false	0	0		0	
2019-04-06 09:01:16	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2826	128	1	false	0	0		0	
2019-04-06 09:01:19	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1732	65	1	false	0	0		0	
2019-04-06 09:01:23	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	6392	122	2	false	0	0		0	
2019-04-06 09:01:26	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1322	14	1	false	0	0		0	
2019-04-06 09:01:29	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1946	86	1	false	0	0		0	
2019-04-06 09:01:35	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	682	12	2	false	0	0		0	
2019-04-06 09:01:38	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2060	193	2	false	0	0		0	
2019-04-06 09:01:41	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	510	9	4	false	0	0		0	
2019-04-06 09:01:44	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1728	223	1	false	0	0		0	
2019-04-06 09:01:46	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	772	9	2	false	0	0		0	
2019-04-06 09:01:49	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1958	84	2	false	0	0		0	
2019-04-06 09:01:52	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3432	139	1	false	0	0		0	
2019-04-06 09:01:55	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	634	12	2	false	0	0		0	
2019-04-06 09:01:58	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3236	265	8	false	0	0		0	
2019-04-06 09:02:01	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3164	224	8	false	0	0		0	
2019-04-06 09:02:04	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2018	41	1	false	0	0		0	
2019-04-06 09:02:07	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2090	44	1	false	0	0		0	
2019-04-06 09:02:10	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2596	126	2	false	0	0		0	
2019-04-06 09:02:13	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1636	59	1	false	0	0		0	
2019-04-06 09:02:16	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3372	130	1	false	0	0		0	
2019-04-06 09:02:19	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1364	65	1	false	0	0		0	
2019-04-06 09:02:22	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2810	128	1	false	0	0		0	
2019-04-06 09:02:25	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1732	65	1	false	0	0		0	
2019-04-06 09:02:28	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	6316	122	2	false	0	0		0	
2019-04-06 09:02:31	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1296	14	1	false	0	0		0	
2019-04-06 09:02:34	34	34.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515655	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1932	86	1	false	0	0		0	
