

================================================================
== Synthesis Summary Report of 'apply_watermark'
================================================================
+ General Information: 
    * Date:           Wed May  3 22:20:16 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        HLS_project_apply_watermark
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+-----------+-------------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |    |           |             |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   | DSP|     FF    |     LUT     | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+-----------+-------------+-----+
    |+ apply_watermark*                      |     -|  0.00|    31731|  3.173e+05|         -|    31643|      -|  dataflow|  15 (5%)|   -|  8683 (8%)|  12015 (22%)|    -|
    | + entry_proc                           |     -|  3.67|        0|      0.000|         -|        0|      -|        no|        -|   -|    3 (~0%)|     29 (~0%)|    -|
    | + load_input                           |     -|  0.00|    31642|  3.164e+05|         -|    31642|      -|        no|        -|   -|  763 (~0%)|     871 (1%)|    -|
    |  + load_input_Pipeline_image_traverse  |     -|  0.00|    31571|  3.157e+05|         -|    31571|      -|        no|        -|   -|  630 (~0%)|    338 (~0%)|    -|
    |   o image_traverse                     |     -|  7.30|    31569|  3.157e+05|         3|        1|  31568|       yes|        -|   -|          -|            -|    -|
    | + compute_watermark                    |     -|  0.17|    31588|  3.159e+05|         -|    31588|      -|        no|  15 (5%)|   -|  3334 (3%)|    5171 (9%)|    -|
    |  o VITIS_LOOP_107_1                    |     -|  7.30|    31586|  3.159e+05|        20|        1|  31568|       yes|        -|   -|          -|            -|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    |   + saturatedAdd                       |    II|  4.14|        0|      0.000|         -|        1|      -|       yes|        -|   -|          -|    119 (~0%)|    -|
    | + store_result                         |     -|  0.00|    31642|  3.164e+05|         -|    31642|      -|        no|        -|   -|  665 (~0%)|     632 (1%)|    -|
    |  + store_result_Pipeline_mem_wr        |     -|  0.00|    31571|  3.157e+05|         -|    31571|      -|        no|        -|   -|  533 (~0%)|     94 (~0%)|    -|
    |   o mem_wr                             |     -|  7.30|    31569|  3.157e+05|         3|        1|  31568|       yes|        -|   -|          -|            -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | TYPE*    |
| output   | out       | TYPE*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem0   | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem1   | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+----------------+-----------+--------+-------+------------------------------------------------------------------------------+
| HW Interface | Loop           | Direction | Length | Width | Location                                                                     |
+--------------+----------------+-----------+--------+-------+------------------------------------------------------------------------------+
| m_axi_gmem0  | image_traverse | read      | 31568  | 512   | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5  |
| m_axi_gmem1  | mem_wr         | write     | 31568  | 512   | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5 |
+--------------+----------------+-----------+--------+-------+------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
| HW Interface | Variable | Loop           | Problem                                                                                                  | Resolution | Location                                                                     |
+--------------+----------+----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
| m_axi_gmem0  | input    | image_traverse | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5  |
| m_axi_gmem1  | out      | mem_wr         | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5 |
+--------------+----------+----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                              | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + apply_watermark                                 | 0   |        |             |     |        |         |
|  + load_input                                     | 0   |        |             |     |        |         |
|   + load_input_Pipeline_image_traverse            | 0   |        |             |     |        |         |
|     add_ln78_fu_136_p2                            | -   |        | add_ln78    | add | fabric | 0       |
|     x_1_fu_162_p2                                 | -   |        | x_1         | add | fabric | 0       |
|     y_1_fu_179_p2                                 | -   |        | y_1         | add | fabric | 0       |
|     x_3_fu_193_p2                                 | -   |        | x_3         | add | fabric | 0       |
|  + compute_watermark                              | 0   |        |             |     |        |         |
|    idx_3_fu_474_p2                                | -   |        | idx_3       | add | fabric | 0       |
|    tmp_x_2_fu_649_p2                              | -   |        | tmp_x_2     | add | fabric | 0       |
|    tmp_y_1_fu_655_p2                              | -   |        | tmp_y_1     | add | fabric | 0       |
|    tmp_x_4_fu_692_p2                              | -   |        | tmp_x_4     | add | fabric | 0       |
|    tmp_x_5_fu_703_p2                              | -   |        | tmp_x_5     | add | fabric | 0       |
|    tmp_y_3_fu_708_p2                              | -   |        | tmp_y_3     | add | fabric | 0       |
|    tmp_x_7_fu_743_p2                              | -   |        | tmp_x_7     | add | fabric | 0       |
|    tmp_x_8_fu_754_p2                              | -   |        | tmp_x_8     | add | fabric | 0       |
|    tmp_y_5_fu_759_p2                              | -   |        | tmp_y_5     | add | fabric | 0       |
|    tmp_x_10_fu_794_p2                             | -   |        | tmp_x_10    | add | fabric | 0       |
|    tmp_x_11_fu_805_p2                             | -   |        | tmp_x_11    | add | fabric | 0       |
|    tmp_y_7_fu_810_p2                              | -   |        | tmp_y_7     | add | fabric | 0       |
|    tmp_x_13_fu_845_p2                             | -   |        | tmp_x_13    | add | fabric | 0       |
|    tmp_x_14_fu_856_p2                             | -   |        | tmp_x_14    | add | fabric | 0       |
|    tmp_y_9_fu_861_p2                              | -   |        | tmp_y_9     | add | fabric | 0       |
|    tmp_x_16_fu_896_p2                             | -   |        | tmp_x_16    | add | fabric | 0       |
|    tmp_x_17_fu_907_p2                             | -   |        | tmp_x_17    | add | fabric | 0       |
|    tmp_y_11_fu_912_p2                             | -   |        | tmp_y_11    | add | fabric | 0       |
|    tmp_x_19_fu_947_p2                             | -   |        | tmp_x_19    | add | fabric | 0       |
|    tmp_x_20_fu_958_p2                             | -   |        | tmp_x_20    | add | fabric | 0       |
|    tmp_y_13_fu_963_p2                             | -   |        | tmp_y_13    | add | fabric | 0       |
|    tmp_x_22_fu_998_p2                             | -   |        | tmp_x_22    | add | fabric | 0       |
|    tmp_x_23_fu_1009_p2                            | -   |        | tmp_x_23    | add | fabric | 0       |
|    tmp_y_15_fu_1014_p2                            | -   |        | tmp_y_15    | add | fabric | 0       |
|    tmp_x_25_fu_1049_p2                            | -   |        | tmp_x_25    | add | fabric | 0       |
|    tmp_x_26_fu_1060_p2                            | -   |        | tmp_x_26    | add | fabric | 0       |
|    tmp_y_17_fu_1065_p2                            | -   |        | tmp_y_17    | add | fabric | 0       |
|    tmp_x_28_fu_1100_p2                            | -   |        | tmp_x_28    | add | fabric | 0       |
|    tmp_x_29_fu_1111_p2                            | -   |        | tmp_x_29    | add | fabric | 0       |
|    tmp_y_19_fu_1116_p2                            | -   |        | tmp_y_19    | add | fabric | 0       |
|    tmp_x_31_fu_1151_p2                            | -   |        | tmp_x_31    | add | fabric | 0       |
|    tmp_x_32_fu_1162_p2                            | -   |        | tmp_x_32    | add | fabric | 0       |
|    tmp_y_21_fu_1167_p2                            | -   |        | tmp_y_21    | add | fabric | 0       |
|    tmp_x_34_fu_1202_p2                            | -   |        | tmp_x_34    | add | fabric | 0       |
|    tmp_x_35_fu_1213_p2                            | -   |        | tmp_x_35    | add | fabric | 0       |
|    tmp_y_23_fu_1218_p2                            | -   |        | tmp_y_23    | add | fabric | 0       |
|    tmp_x_37_fu_1253_p2                            | -   |        | tmp_x_37    | add | fabric | 0       |
|    tmp_x_38_fu_1264_p2                            | -   |        | tmp_x_38    | add | fabric | 0       |
|    tmp_y_25_fu_1269_p2                            | -   |        | tmp_y_25    | add | fabric | 0       |
|    tmp_x_40_fu_1304_p2                            | -   |        | tmp_x_40    | add | fabric | 0       |
|    tmp_x_41_fu_1315_p2                            | -   |        | tmp_x_41    | add | fabric | 0       |
|    tmp_y_27_fu_1320_p2                            | -   |        | tmp_y_27    | add | fabric | 0       |
|    tmp_x_43_fu_1355_p2                            | -   |        | tmp_x_43    | add | fabric | 0       |
|    tmp_x_44_fu_1366_p2                            | -   |        | tmp_x_44    | add | fabric | 0       |
|    tmp_y_29_fu_1371_p2                            | -   |        | tmp_y_29    | add | fabric | 0       |
|    tmp_x_46_fu_1406_p2                            | -   |        | tmp_x_46    | add | fabric | 0       |
|    tmp_y_31_fu_1417_p2                            | -   |        | tmp_y_31    | add | fabric | 0       |
|    tmp_x_fu_1430_p2                               | -   |        | tmp_x       | add | fabric | 0       |
|   + saturatedAdd (tmp_data_1_saturatedAdd_fu_348) | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_data_2_saturatedAdd_fu_355) | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_16_i_saturatedAdd_fu_362)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_17_i_saturatedAdd_fu_369)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_18_i_saturatedAdd_fu_376)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_19_i_saturatedAdd_fu_383)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_20_i_saturatedAdd_fu_390)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_21_i_saturatedAdd_fu_397)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_22_i_saturatedAdd_fu_404)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_23_i_saturatedAdd_fu_411)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_24_i_saturatedAdd_fu_418)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_25_i_saturatedAdd_fu_425)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_26_i_saturatedAdd_fu_432)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_27_i_saturatedAdd_fu_439)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_28_i_saturatedAdd_fu_446)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|   + saturatedAdd (tmp_29_i_saturatedAdd_fu_453)   | 0   |        |             |     |        |         |
|     redOutput_fu_122_p2                           | -   |        | redOutput   | add | fabric | 0       |
|     add_ln195_1_fu_128_p2                         | -   |        | add_ln195_1 | add | fabric | 0       |
|     greenOutput_fu_150_p2                         | -   |        | greenOutput | add | fabric | 0       |
|     add_ln202_1_fu_156_p2                         | -   |        | add_ln202_1 | add | fabric | 0       |
|     blueOutput_fu_186_p2                          | -   |        | blueOutput  | add | fabric | 0       |
|     add_ln209_1_fu_192_p2                         | -   |        | add_ln209_1 | add | fabric | 0       |
|  + store_result                                   | 0   |        |             |     |        |         |
|   + store_result_Pipeline_mem_wr                  | 0   |        |             |     |        |         |
|     add_ln139_fu_98_p2                            | -   |        | add_ln139   | add | fabric | 0       |
+---------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------+------+------+--------+------------+---------+------+---------+
| Name                 | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------------+------+------+--------+------------+---------+------+---------+
| + apply_watermark    | 15   | 0    |        |            |         |      |         |
|   output_r_c_U       | -    | -    |        | output_r_c | fifo    | srl  | 0       |
|  + compute_watermark | 15   | 0    |        |            |         |      |         |
|    watermark_U       | 15   | -    |        | watermark  | rom_np  | auto | 1       |
+----------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------+
| Type           | Options                                          | Location                                                                                              |
+----------------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------+
| loop_tripcount | min = 31568 max = 31568                          | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:79 in load_input               |
| loop_tripcount | min = 31568 max = 31568                          | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:109 in compute_watermark       |
| loop_tripcount | min = c_size max = c_size                        | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:116 in compute_watermark       |
| unroll         |                                                  | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:117 in compute_watermark       |
| loop_tripcount | min = 31568 max = 31568                          | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:140 in store_result            |
| interface      | m_axi port = input bundle = gmem0 depth = 31568  | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:154 in apply_watermark         |
| interface      | m_axi port = output bundle = gmem1 depth = 31568 | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:155 in apply_watermark         |
| interface      | s_axilite register port=return                   | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:157 in apply_watermark, return |
| dataflow       |                                                  | Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168 in apply_watermark         |
+----------------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------+


