{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671046444567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671046444567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 14:34:04 2022 " "Processing started: Wed Dec 14 14:34:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671046444567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046444567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RC_receiver_students -c RC_receiver_students " "Command: quartus_map --read_settings_files=on --write_settings_files=off RC_receiver_students -c RC_receiver_students" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046444567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671046444949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671046444949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_mem_init.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sim_mem_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sim_mem_init " "Found design unit 1: sim_mem_init" {  } { { "sim_mem_init.vhd" "" { Text "D:/Repos/Homework_5/sim_mem_init.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671046452970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sim_mem_init-body " "Found design unit 2: sim_mem_init-body" {  } { { "sim_mem_init.vhd" "" { Text "D:/Repos/Homework_5/sim_mem_init.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671046452970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_receiver_students.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_receiver_students.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC_receiver_students-behavior " "Found design unit 1: RC_receiver_students-behavior" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671046452972 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC_receiver_students " "Found entity 1: RC_receiver_students" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671046452972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7_seg-behavior " "Found design unit 1: hex_to_7_seg-behavior" {  } { { "hex_to_7_seg.vhd" "" { Text "D:/Repos/Homework_5/hex_to_7_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671046452973 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7_seg " "Found entity 1: hex_to_7_seg" {  } { { "hex_to_7_seg.vhd" "" { Text "D:/Repos/Homework_5/hex_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671046452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RC_receiver_students " "Elaborating entity \"RC_receiver_students\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671046452994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checking_data RC_receiver_students.vhd(53) " "Verilog HDL or VHDL warning at RC_receiver_students.vhd(53): object \"checking_data\" assigned a value but never read" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671046452995 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_counter\[0\] RC_receiver_students.vhd(247) " "HDL error at RC_receiver_students.vhd(247): can't infer register for \"data_counter\[0\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 247 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452998 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[0\] RC_receiver_students.vhd(245) " "Inferred latch for \"data_counter\[0\]\" at RC_receiver_students.vhd(245)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_counter\[1\] RC_receiver_students.vhd(247) " "HDL error at RC_receiver_students.vhd(247): can't infer register for \"data_counter\[1\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 247 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[1\] RC_receiver_students.vhd(245) " "Inferred latch for \"data_counter\[1\]\" at RC_receiver_students.vhd(245)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_counter\[2\] RC_receiver_students.vhd(247) " "HDL error at RC_receiver_students.vhd(247): can't infer register for \"data_counter\[2\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 247 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[2\] RC_receiver_students.vhd(245) " "Inferred latch for \"data_counter\[2\]\" at RC_receiver_students.vhd(245)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_counter\[3\] RC_receiver_students.vhd(247) " "HDL error at RC_receiver_students.vhd(247): can't infer register for \"data_counter\[3\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 247 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[3\] RC_receiver_students.vhd(245) " "Inferred latch for \"data_counter\[3\]\" at RC_receiver_students.vhd(245)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_counter\[4\] RC_receiver_students.vhd(247) " "HDL error at RC_receiver_students.vhd(247): can't infer register for \"data_counter\[4\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 247 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[4\] RC_receiver_students.vhd(245) " "Inferred latch for \"data_counter\[4\]\" at RC_receiver_students.vhd(245)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[0\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[0\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[0\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[0\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[1\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[1\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[1\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[1\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[2\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[2\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[2\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[2\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[3\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[3\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[3\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[3\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[4\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[4\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046452999 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[4\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[4\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[5\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[5\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[5\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[5\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[6\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[6\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[6\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[6\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[7\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[7\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[7\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[7\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[8\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[8\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[8\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[8\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[9\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[9\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[9\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[9\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[10\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[10\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[10\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[10\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[11\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[11\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[11\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[11\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[12\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[12\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[12\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[12\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_counter\[13\] RC_receiver_students.vhd(226) " "HDL error at RC_receiver_students.vhd(226): can't infer register for \"clock_counter\[13\]\" because its behavior does not match any supported register model" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 226 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_counter\[13\] RC_receiver_students.vhd(220) " "Inferred latch for \"clock_counter\[13\]\" at RC_receiver_students.vhd(220)" {  } { { "RC_receiver_students.vhd" "" { Text "D:/Repos/Homework_5/RC_receiver_students.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453000 "|RC_receiver_students"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671046453003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671046453081 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 14 14:34:13 2022 " "Processing ended: Wed Dec 14 14:34:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671046453081 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671046453081 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671046453081 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453081 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671046453679 ""}
