
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
Failed to create the layout directory: 'C:\Users\lesli\AppData\Roaming/Xilinx/PlanAhead\14.7\layouts\application'
source D:/workplace/verilog/E8-R_CPU/pa.fromNetlist.tcl
# create_project -name R_CPU -dir "D:/workplace/verilog/E8-R_CPU/planAhead_run_4" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/workplace/verilog/E8-R_CPU/R_CPU_Unit.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/workplace/verilog/E8-R_CPU} {ipcore_dir} }
# add_files [list {ipcore_dir/RAM_B.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "R_CPU_Unit_IC.ucf" [current_fileset -constrset]
Adding file 'D:/workplace/verilog/E8-R_CPU/R_CPU_Unit_IC.ucf' to fileset 'constrs_1'
# add_files [list {R_CPU_Unit_IC.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_CPU_Unit.ngc ...
WARNING:NetListWriters:298 - No output is written to R_CPU_Unit.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file R_CPU_Unit.edif ...
ngc2edif: Total memory usage is 85072 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_CPU_Unit.ngc ...
WARNING:NetListWriters:298 - No output is written to R_CPU_Unit.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file R_CPU_Unit.edif ...
ngc2edif: Total memory usage is 84060 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-17344-UIJQ/ngc2edif/R_CPU_Unit.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-17344-UIJQ/ngc2edif/R_CPU_Unit.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 84004 kilobytes

Reading core file 'D:/workplace/verilog/E8-R_CPU/ipcore_dir/RAM_B.ngc' for (cell view 'RAM_B', library 'R_CPU_Unit_lib', file 'R_CPU_Unit.ngc')
Parsing EDIF File [./planAhead_run_4/R_CPU.data/cache/RAM_B_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/R_CPU.data/cache/RAM_B_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing UCF File [D:/workplace/verilog/E8-R_CPU/ipcore_dir/RAM_B.ncf]
Finished Parsing UCF File [D:/workplace/verilog/E8-R_CPU/ipcore_dir/RAM_B.ncf]
Parsing UCF File [D:/workplace/verilog/E8-R_CPU/R_CPU_Unit_IC.ucf]
Finished Parsing UCF File [D:/workplace/verilog/E8-R_CPU/R_CPU_Unit_IC.ucf]
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 513.984 ; gain = 79.387
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
