{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710999138059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710999138060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 12:32:17 2024 " "Processing started: Thu Mar 21 12:32:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710999138060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999138060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999138060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710999138256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710999138256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2 " "Found entity 1: LAB2" {  } { { "LAB2.v" "" { Text "C:/TKS/LAB2/LAB2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999144653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_else.v 1 1 " "Found 1 design units, including 1 entities, in source file if_else.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_else " "Found entity 1: if_else" {  } { { "if_else.v" "" { Text "C:/TKS/LAB2/if_else.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999144654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 2 2 " "Found 2 design units, including 2 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Adder.v" "" { Text "C:/TKS/LAB2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144654 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_adder " "Found entity 2: testbench_adder" {  } { { "Adder.v" "" { Text "C:/TKS/LAB2/Adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999144654 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Full_Adder.vhd " "Can't analyze file -- file Full_Adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710999144656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.v" "" { Text "C:/TKS/LAB2/Full_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144657 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_4_bit " "Found entity 2: add_4_bit" {  } { { "Full_Adder.v" "" { Text "C:/TKS/LAB2/Full_Adder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144657 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_bench_add_4 " "Found entity 3: test_bench_add_4" {  } { { "Full_Adder.v" "" { Text "C:/TKS/LAB2/Full_Adder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999144657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mojority.v " "Can't analyze file -- file mojority.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710999144659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "majority.v 1 1 " "Found 1 design units, including 1 entities, in source file majority.v" { { "Info" "ISGN_ENTITY_NAME" "1 majority " "Found entity 1: majority" {  } { { "majority.v" "" { Text "C:/TKS/LAB2/majority.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710999144660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999144660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w Adder.v(5) " "Verilog HDL Implicit Net warning at Adder.v(5): created implicit net for \"w\"" {  } { { "Adder.v" "" { Text "C:/TKS/LAB2/Adder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710999144660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "majority " "Elaborating entity \"majority\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710999144682 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt majority.v(12) " "Verilog HDL Always Construct warning at majority.v(12): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "majority.v" "" { Text "C:/TKS/LAB2/majority.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1710999144683 "|majority"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 majority.v(12) " "Verilog HDL assignment warning at majority.v(12): truncated value with size 32 to match size of target (1)" {  } { { "majority.v" "" { Text "C:/TKS/LAB2/majority.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710999144683 "|majority"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt majority.v(13) " "Verilog HDL Always Construct warning at majority.v(13): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "majority.v" "" { Text "C:/TKS/LAB2/majority.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1710999144683 "|majority"}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "majority.v(15) " "Verilog HDL unsupported feature error at majority.v(15): Procedural Continuous Assignment to register is not supported" {  } { { "majority.v" "" { Text "C:/TKS/LAB2/majority.v" 15 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1710999144683 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt majority.v(8) " "Verilog HDL Always Construct warning at majority.v(8): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "majority.v" "" { Text "C:/TKS/LAB2/majority.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710999144683 "|majority"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710999144683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710999144716 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 12:32:24 2024 " "Processing ended: Thu Mar 21 12:32:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710999144716 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710999144716 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710999144716 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999144716 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710999145329 ""}
