<profile>

<section name = "Vivado HLS Report for 'my_ip_hls'" level="0">
<item name = "Date">Fri Feb 15 17:22:32 2019
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">my_ip_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 0.00, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 112</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 120</column>
<column name="Register">-, -, 130, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="MasterOut_V_data_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="MasterOut_V_data_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="MasterOut_V_last_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="MasterOut_V_last_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="MasterOut_V_strb_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="MasterOut_V_strb_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 8, 1, 1</column>
<column name="tmp_nbreadreq_fu_42_p5">and, 0, 0, 8, 1, 0</column>
<column name="MasterOut_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="MasterOut_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="MasterOut_V_strb_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MasterOut_TDATA_blk_n">9, 2, 1, 2</column>
<column name="MasterOut_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="MasterOut_V_data_V_1_state">15, 3, 2, 6</column>
<column name="MasterOut_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="MasterOut_V_last_V_1_state">15, 3, 2, 6</column>
<column name="MasterOut_V_strb_V_1_data_out">9, 2, 4, 8</column>
<column name="MasterOut_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="slaveIn_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MasterOut_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="MasterOut_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="MasterOut_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="MasterOut_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="MasterOut_V_data_V_1_state">2, 0, 2, 0</column>
<column name="MasterOut_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="MasterOut_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="MasterOut_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="MasterOut_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="MasterOut_V_last_V_1_state">2, 0, 2, 0</column>
<column name="MasterOut_V_strb_V_1_payload_A">4, 0, 4, 0</column>
<column name="MasterOut_V_strb_V_1_payload_B">4, 0, 4, 0</column>
<column name="MasterOut_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="MasterOut_V_strb_V_1_sel_wr">1, 0, 1, 0</column>
<column name="MasterOut_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_reg_pp0_iter1_tmp_reg_89">1, 0, 1, 0</column>
<column name="tmp_data_V_reg_93">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_103">1, 0, 1, 0</column>
<column name="tmp_reg_89">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_98">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, my_ip_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, my_ip_hls, return value</column>
<column name="slaveIn_TDATA">in, 32, axis, slaveIn_V_data_V, pointer</column>
<column name="slaveIn_TVALID">in, 1, axis, slaveIn_V_last_V, pointer</column>
<column name="slaveIn_TREADY">out, 1, axis, slaveIn_V_last_V, pointer</column>
<column name="slaveIn_TLAST">in, 1, axis, slaveIn_V_last_V, pointer</column>
<column name="slaveIn_TSTRB">in, 4, axis, slaveIn_V_strb_V, pointer</column>
<column name="MasterOut_TDATA">out, 32, axis, MasterOut_V_data_V, pointer</column>
<column name="MasterOut_TVALID">out, 1, axis, MasterOut_V_last_V, pointer</column>
<column name="MasterOut_TREADY">in, 1, axis, MasterOut_V_last_V, pointer</column>
<column name="MasterOut_TLAST">out, 1, axis, MasterOut_V_last_V, pointer</column>
<column name="MasterOut_TSTRB">out, 4, axis, MasterOut_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
