15:28:05.645 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
15:28:21.461 INFO  - Restoring global repository preferences: 
		 C:\edk_user_repository\MyProcessorIPLib 
23:10:29.731 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
23:10:32.731 INFO  - The hardware specification for project 'microblaze_hw_platform' is different from F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
23:10:33.260 INFO  - Copied contents of F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml into \microblaze_hw_platform\system.xml. 
23:10:33.291 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
23:10:33.294 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
23:10:33.492 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
23:10:36.573 INFO  - Restoring global repository preferences: 
		 C:\edk_user_repository\MyProcessorIPLib 
23:10:38.065 INFO  - Updating hardware inferred compiler options for br0101. 
23:10:38.092 INFO  - Clearing existing target manager status. 
23:39:43.503 ERROR - Unexpected error while fetching XMD's response:  java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)

23:39:43.503 ERROR - Zero sized response read from XMD. This indicates a communication error or a programming error. 
19:01:59.668 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
19:02:02.326 INFO  - The hardware specification for project 'microblaze_hw_platform' is different from F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
19:02:02.826 INFO  - Copied contents of F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml into \microblaze_hw_platform\system.xml. 
19:02:02.858 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
19:02:02.858 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
19:02:03.045 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
19:02:39.305 INFO  - Restoring global repository preferences: 
		 C:\edk_user_repository\MyProcessorIPLib 
19:02:40.789 INFO  - Updating hardware inferred compiler options for br0101. 
19:02:40.805 INFO  - Clearing existing target manager status. 
19:10:49.007 ERROR - Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
19:28:29.813 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
19:28:35.031 INFO  - Updating .bit and .bmm files from XPS's export folder. 
19:28:49.877 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
19:28:49.877 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
20:14:40.255 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
20:14:45.518 INFO  - Updating .bit and .bmm files from XPS's export folder. 
20:15:18.759 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
20:15:18.765 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
