// Seed: 2241725640
`timescale 1ps / 1ps
module module_0 (
    input tri1 id_0,
    output id_1,
    input id_2,
    input id_3
);
  supply0 id_4;
  assign id_4[1] = 1 ? id_4[1] : 1;
  tri0 id_5;
  assign id_1 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_5 = id_0;
  logic id_9;
  assign id_5[1] = 1'b0;
  logic id_10;
  logic id_11;
  logic id_12 = id_7;
  logic id_13;
  event id_14;
endmodule
