Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 14 11:38:16 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7211 |         1512 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             561 |          149 |
| Yes          | No                    | No                     |             883 |          282 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                 Enable Signal                                                                |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                             |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                        |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state140                                                                                                      |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state95                                                                                                       |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/srem_9s_10ns_10_13_seq_1_U6/fn1_srem_9s_10ns_10_13_seq_1_div_U/fn1_srem_9s_10ns_10_13_seq_1_div_u_0/r_stage_reg[0]_0                                                                                                  |                1 |              8 |         8.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_16s_17ns_8_20_seq_1_U10/fn1_srem_16s_17ns_8_20_seq_1_div_U/fn1_srem_16s_17ns_8_20_seq_1_div_u_0/E[0]               |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/srem_15s_12ns_15_19_seq_1_U9/fn1_srem_15s_12ns_15_19_seq_1_div_U/fn1_srem_15s_12ns_15_19_seq_1_div_u_0/r_stage_reg_n_0_[0]                                                                                            |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/udiv_25s_10ns_25_29_seq_1_U8/fn1_udiv_25s_10ns_25_29_seq_1_div_U/fn1_udiv_25s_10ns_25_29_seq_1_div_u_0/r_stage_reg_n_0_[0]                                                                                            |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_10s_17ns_9_14_seq_1_U7/fn1_srem_10s_17ns_9_14_seq_1_div_U/fn1_srem_10s_17ns_9_14_seq_1_div_u_0/E[0]                |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state96                                                                                                       |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_25s_10ns_25_29_seq_1_U8/fn1_udiv_25s_10ns_25_29_seq_1_div_U/start0                                                 |                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9s_10ns_10_13_seq_1_U6/fn1_srem_9s_10ns_10_13_seq_1_div_U/fn1_srem_9s_10ns_10_13_seq_1_div_u_0/r_stage_reg[9]_0[0] |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state15                                                                                                       |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[1]                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_15s_12ns_15_19_seq_1_U9/fn1_srem_15s_12ns_15_19_seq_1_div_U/start0                                                 |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                        |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state159                                                                                                      |                                                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_15s_12ns_15_19_seq_1_U9/fn1_srem_15s_12ns_15_19_seq_1_div_U/fn1_srem_15s_12ns_15_19_seq_1_div_u_0/E[0]             |                                                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/ap_CS_fsm_state82                                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state178                                                                                                      |                                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/udiv_32s_32s_32_36_seq_1_U11/fn1_udiv_32s_32s_32_36_seq_1_div_U/fn1_udiv_32s_32s_32_36_seq_1_div_u_0/dividend_tmp[31]_i_1_n_0                                                                                         |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_25s_10ns_25_29_seq_1_U8/fn1_udiv_25s_10ns_25_29_seq_1_div_U/fn1_udiv_25s_10ns_25_29_seq_1_div_u_0/E[0]             |                                                                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state179                                                                                                      |                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state125                                                                                                      |                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9s_10ns_10_13_seq_1_U6/fn1_srem_9s_10ns_10_13_seq_1_div_U/E[0]                                                     |                                                                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                              |                7 |             27 |         3.86 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                           |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32s_32s_32_36_seq_1_U11/fn1_udiv_32s_32s_32_36_seq_1_div_U/fn1_udiv_32s_32s_32_36_seq_1_div_u_0/E[0]               |                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state112                                                                                                      |                                                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_16s_17ns_8_20_seq_1_U10/fn1_srem_16s_17ns_8_20_seq_1_div_U/start0                                                  |                                                                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32s_32s_32_36_seq_1_U11/fn1_udiv_32s_32s_32_36_seq_1_div_U/start0                                                  |                                                                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1630                                                                                                                |                                                                                                                                                                                                                                            |               10 |             38 |         3.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state131                                                                                                      |                                                                                                                                                                                                                                            |               11 |             43 |         3.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1750                                                                                                                |                                                                                                                                                                                                                                            |               16 |             43 |         2.69 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                          |                9 |             51 |         5.67 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[3]                                                                   |               20 |             51 |         2.55 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               11 |             51 |         4.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state139                                                                                                      |                                                                                                                                                                                                                                            |               27 |             64 |         2.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state118                                                                                                      |                                                                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21                                                                                                       |                                                                                                                                                                                                                                            |               25 |             64 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state80                                                                                                       |                                                                                                                                                                                                                                            |               27 |             64 |         2.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1690                                                                                                                |                                                                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1820                                                                                                                |                                                                                                                                                                                                                                            |               28 |             64 |         2.29 |
|  ap_clk      |                                                                                                                                              | ap_rst                                                                                                                                                                                                                                     |               68 |            256 |         3.76 |
|  ap_clk      |                                                                                                                                              |                                                                                                                                                                                                                                            |             1512 |           7350 |         4.86 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


