===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1293 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2295 ( 15.6%)    0.2295 ( 20.3%)  FIR Parser
    0.9648 ( 65.4%)    0.6182 ( 54.7%)  'firrtl.circuit' Pipeline
    0.1178 (  8.0%)    0.0647 (  5.7%)    'firrtl.module' Pipeline
    0.1033 (  7.0%)    0.0563 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0144 (  1.0%)    0.0084 (  0.7%)      LowerCHIRRTLPass
    0.0164 (  1.1%)    0.0164 (  1.5%)    InferWidths
    0.0476 (  3.2%)    0.0476 (  4.2%)    InferResets
    0.0019 (  0.1%)    0.0019 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0019 (  0.1%)    0.0019 (  0.2%)    PrefixModules
    0.0576 (  3.9%)    0.0576 (  5.1%)    LowerFIRRTLTypes
    0.5515 ( 37.4%)    0.2819 ( 25.0%)    'firrtl.module' Pipeline
    0.0799 (  5.4%)    0.0413 (  3.7%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      RemoveResets
    0.4698 ( 31.8%)    0.2425 ( 21.5%)      Canonicalizer
    0.0190 (  1.3%)    0.0190 (  1.7%)    Inliner
    0.0270 (  1.8%)    0.0270 (  2.4%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0881 (  6.0%)    0.0881 (  7.8%)    'firrtl.module' Pipeline
    0.0880 (  6.0%)    0.0880 (  7.8%)      Canonicalizer
    0.0076 (  0.5%)    0.0076 (  0.7%)    CreateSiFiveMetadata
    0.0025 (  0.2%)    0.0025 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0855 (  5.8%)    0.0855 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1222 (  8.3%)    0.1222 ( 10.8%)  'hw.module' Pipeline
    0.0138 (  0.9%)    0.0138 (  1.2%)    HWCleanup
    0.0286 (  1.9%)    0.0286 (  2.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0646 (  4.4%)    0.0646 (  5.7%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0143 (  1.0%)    0.0143 (  1.3%)    PrettifyVerilog
    0.0728 (  4.9%)    0.0728 (  6.4%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.4760 (100.0%)    1.1293 (100.0%)  Total

{
  totalTime: 1.147,
  maxMemory: 70074368
}
