Running: D:\PROGRAM\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe --nodebug --prj mips.prj -o mips.exe mips_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\const.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\CTR.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\D2E.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\D_CMP.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\D_EXT.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\D_NPC.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\D_RF.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\E2M.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\E_ALU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\E_MDU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\F2D.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\F_IFU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\M2W.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\mips.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\mips_tb.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\M_CHK.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\M_DM.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_1debug\src\STL.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CTR
Compiling module STL
Compiling module IFU
Compiling module F2D
Compiling module RF
Compiling module CMP
Compiling module EXT
Compiling module NPC
Compiling module D2E
Compiling module ALU
Compiling module MDU
Compiling module E2M
Compiling module DM
Compiling module CHK
Compiling module M2W
Compiling module mips
Compiling module mips_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 32104 KB
Fuse CPU Usage: 468 ms
