#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f0f4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f0f680 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1f1a030 .functor NOT 1, L_0x1f445c0, C4<0>, C4<0>, C4<0>;
L_0x1f44350 .functor XOR 1, L_0x1f441f0, L_0x1f442b0, C4<0>, C4<0>;
L_0x1f444b0 .functor XOR 1, L_0x1f44350, L_0x1f44410, C4<0>, C4<0>;
v0x1f40b90_0 .net *"_ivl_10", 0 0, L_0x1f44410;  1 drivers
v0x1f40c90_0 .net *"_ivl_12", 0 0, L_0x1f444b0;  1 drivers
v0x1f40d70_0 .net *"_ivl_2", 0 0, L_0x1f43930;  1 drivers
v0x1f40e30_0 .net *"_ivl_4", 0 0, L_0x1f441f0;  1 drivers
v0x1f40f10_0 .net *"_ivl_6", 0 0, L_0x1f442b0;  1 drivers
v0x1f41040_0 .net *"_ivl_8", 0 0, L_0x1f44350;  1 drivers
v0x1f41120_0 .net "a", 0 0, v0x1f3e5a0_0;  1 drivers
v0x1f411c0_0 .net "b", 0 0, v0x1f3e640_0;  1 drivers
v0x1f41260_0 .net "c", 0 0, v0x1f3e6e0_0;  1 drivers
v0x1f41300_0 .var "clk", 0 0;
v0x1f413a0_0 .net "d", 0 0, v0x1f3e850_0;  1 drivers
v0x1f41440_0 .net "out_dut", 0 0, L_0x1f44090;  1 drivers
v0x1f414e0_0 .net "out_ref", 0 0, L_0x1f424b0;  1 drivers
v0x1f41580_0 .var/2u "stats1", 159 0;
v0x1f41620_0 .var/2u "strobe", 0 0;
v0x1f416c0_0 .net "tb_match", 0 0, L_0x1f445c0;  1 drivers
v0x1f41780_0 .net "tb_mismatch", 0 0, L_0x1f1a030;  1 drivers
v0x1f41950_0 .net "wavedrom_enable", 0 0, v0x1f3e940_0;  1 drivers
v0x1f419f0_0 .net "wavedrom_title", 511 0, v0x1f3e9e0_0;  1 drivers
L_0x1f43930 .concat [ 1 0 0 0], L_0x1f424b0;
L_0x1f441f0 .concat [ 1 0 0 0], L_0x1f424b0;
L_0x1f442b0 .concat [ 1 0 0 0], L_0x1f44090;
L_0x1f44410 .concat [ 1 0 0 0], L_0x1f424b0;
L_0x1f445c0 .cmp/eeq 1, L_0x1f43930, L_0x1f444b0;
S_0x1f0f810 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1f0f680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f0ff90 .functor NOT 1, v0x1f3e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1a8f0 .functor NOT 1, v0x1f3e640_0, C4<0>, C4<0>, C4<0>;
L_0x1f41c00 .functor AND 1, L_0x1f0ff90, L_0x1f1a8f0, C4<1>, C4<1>;
L_0x1f41ca0 .functor NOT 1, v0x1f3e850_0, C4<0>, C4<0>, C4<0>;
L_0x1f41dd0 .functor NOT 1, v0x1f3e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f41ed0 .functor AND 1, L_0x1f41ca0, L_0x1f41dd0, C4<1>, C4<1>;
L_0x1f41fb0 .functor OR 1, L_0x1f41c00, L_0x1f41ed0, C4<0>, C4<0>;
L_0x1f42070 .functor AND 1, v0x1f3e5a0_0, v0x1f3e6e0_0, C4<1>, C4<1>;
L_0x1f42130 .functor AND 1, L_0x1f42070, v0x1f3e850_0, C4<1>, C4<1>;
L_0x1f421f0 .functor OR 1, L_0x1f41fb0, L_0x1f42130, C4<0>, C4<0>;
L_0x1f42360 .functor AND 1, v0x1f3e640_0, v0x1f3e6e0_0, C4<1>, C4<1>;
L_0x1f423d0 .functor AND 1, L_0x1f42360, v0x1f3e850_0, C4<1>, C4<1>;
L_0x1f424b0 .functor OR 1, L_0x1f421f0, L_0x1f423d0, C4<0>, C4<0>;
v0x1f1a2a0_0 .net *"_ivl_0", 0 0, L_0x1f0ff90;  1 drivers
v0x1f1a340_0 .net *"_ivl_10", 0 0, L_0x1f41ed0;  1 drivers
v0x1f3cd90_0 .net *"_ivl_12", 0 0, L_0x1f41fb0;  1 drivers
v0x1f3ce50_0 .net *"_ivl_14", 0 0, L_0x1f42070;  1 drivers
v0x1f3cf30_0 .net *"_ivl_16", 0 0, L_0x1f42130;  1 drivers
v0x1f3d060_0 .net *"_ivl_18", 0 0, L_0x1f421f0;  1 drivers
v0x1f3d140_0 .net *"_ivl_2", 0 0, L_0x1f1a8f0;  1 drivers
v0x1f3d220_0 .net *"_ivl_20", 0 0, L_0x1f42360;  1 drivers
v0x1f3d300_0 .net *"_ivl_22", 0 0, L_0x1f423d0;  1 drivers
v0x1f3d3e0_0 .net *"_ivl_4", 0 0, L_0x1f41c00;  1 drivers
v0x1f3d4c0_0 .net *"_ivl_6", 0 0, L_0x1f41ca0;  1 drivers
v0x1f3d5a0_0 .net *"_ivl_8", 0 0, L_0x1f41dd0;  1 drivers
v0x1f3d680_0 .net "a", 0 0, v0x1f3e5a0_0;  alias, 1 drivers
v0x1f3d740_0 .net "b", 0 0, v0x1f3e640_0;  alias, 1 drivers
v0x1f3d800_0 .net "c", 0 0, v0x1f3e6e0_0;  alias, 1 drivers
v0x1f3d8c0_0 .net "d", 0 0, v0x1f3e850_0;  alias, 1 drivers
v0x1f3d980_0 .net "out", 0 0, L_0x1f424b0;  alias, 1 drivers
S_0x1f3dae0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1f0f680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f3e5a0_0 .var "a", 0 0;
v0x1f3e640_0 .var "b", 0 0;
v0x1f3e6e0_0 .var "c", 0 0;
v0x1f3e7b0_0 .net "clk", 0 0, v0x1f41300_0;  1 drivers
v0x1f3e850_0 .var "d", 0 0;
v0x1f3e940_0 .var "wavedrom_enable", 0 0;
v0x1f3e9e0_0 .var "wavedrom_title", 511 0;
S_0x1f3dd80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1f3dae0;
 .timescale -12 -12;
v0x1f3dfe0_0 .var/2s "count", 31 0;
E_0x1f0a440/0 .event negedge, v0x1f3e7b0_0;
E_0x1f0a440/1 .event posedge, v0x1f3e7b0_0;
E_0x1f0a440 .event/or E_0x1f0a440/0, E_0x1f0a440/1;
E_0x1f0a690 .event negedge, v0x1f3e7b0_0;
E_0x1ef49f0 .event posedge, v0x1f3e7b0_0;
S_0x1f3e0e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f3dae0;
 .timescale -12 -12;
v0x1f3e2e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f3e3c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f3dae0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f3eb40 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f0f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f42610 .functor NOT 1, v0x1f3e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f42680 .functor NOT 1, v0x1f3e640_0, C4<0>, C4<0>, C4<0>;
L_0x1f42710 .functor AND 1, L_0x1f42610, L_0x1f42680, C4<1>, C4<1>;
L_0x1f42820 .functor AND 1, L_0x1f42710, v0x1f3e6e0_0, C4<1>, C4<1>;
L_0x1f42910 .functor AND 1, L_0x1f42820, v0x1f3e850_0, C4<1>, C4<1>;
L_0x1f429d0 .functor NOT 1, v0x1f3e640_0, C4<0>, C4<0>, C4<0>;
L_0x1f42a80 .functor AND 1, v0x1f3e5a0_0, L_0x1f429d0, C4<1>, C4<1>;
L_0x1f42b40 .functor NOT 1, v0x1f3e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f42d10 .functor AND 1, L_0x1f42a80, L_0x1f42b40, C4<1>, C4<1>;
L_0x1f42e20 .functor AND 1, L_0x1f42d10, v0x1f3e850_0, C4<1>, C4<1>;
L_0x1f43050 .functor OR 1, L_0x1f42910, L_0x1f42e20, C4<0>, C4<0>;
L_0x1f43110 .functor AND 1, v0x1f3e5a0_0, v0x1f3e640_0, C4<1>, C4<1>;
L_0x1f43410 .functor NOT 1, v0x1f3e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f43480 .functor AND 1, L_0x1f43110, L_0x1f43410, C4<1>, C4<1>;
L_0x1f433a0 .functor AND 1, L_0x1f43480, v0x1f3e850_0, C4<1>, C4<1>;
L_0x1f43660 .functor OR 1, L_0x1f43050, L_0x1f433a0, C4<0>, C4<0>;
L_0x1f43800 .functor AND 1, v0x1f3e5a0_0, v0x1f3e640_0, C4<1>, C4<1>;
L_0x1f43870 .functor AND 1, L_0x1f43800, v0x1f3e6e0_0, C4<1>, C4<1>;
L_0x1f439d0 .functor NOT 1, v0x1f3e850_0, C4<0>, C4<0>, C4<0>;
L_0x1f43a40 .functor AND 1, L_0x1f43870, L_0x1f439d0, C4<1>, C4<1>;
L_0x1f43c00 .functor OR 1, L_0x1f43660, L_0x1f43a40, C4<0>, C4<0>;
L_0x1f43d10 .functor AND 1, v0x1f3e5a0_0, v0x1f3e640_0, C4<1>, C4<1>;
L_0x1f43e40 .functor AND 1, L_0x1f43d10, v0x1f3e6e0_0, C4<1>, C4<1>;
L_0x1f43f00 .functor AND 1, L_0x1f43e40, v0x1f3e850_0, C4<1>, C4<1>;
L_0x1f44090 .functor OR 1, L_0x1f43c00, L_0x1f43f00, C4<0>, C4<0>;
v0x1f3ee30_0 .net *"_ivl_0", 0 0, L_0x1f42610;  1 drivers
v0x1f3ef10_0 .net *"_ivl_10", 0 0, L_0x1f429d0;  1 drivers
v0x1f3eff0_0 .net *"_ivl_12", 0 0, L_0x1f42a80;  1 drivers
v0x1f3f0e0_0 .net *"_ivl_14", 0 0, L_0x1f42b40;  1 drivers
v0x1f3f1c0_0 .net *"_ivl_16", 0 0, L_0x1f42d10;  1 drivers
v0x1f3f2f0_0 .net *"_ivl_18", 0 0, L_0x1f42e20;  1 drivers
v0x1f3f3d0_0 .net *"_ivl_2", 0 0, L_0x1f42680;  1 drivers
v0x1f3f4b0_0 .net *"_ivl_20", 0 0, L_0x1f43050;  1 drivers
v0x1f3f590_0 .net *"_ivl_22", 0 0, L_0x1f43110;  1 drivers
v0x1f3f670_0 .net *"_ivl_24", 0 0, L_0x1f43410;  1 drivers
v0x1f3f750_0 .net *"_ivl_26", 0 0, L_0x1f43480;  1 drivers
v0x1f3f830_0 .net *"_ivl_28", 0 0, L_0x1f433a0;  1 drivers
v0x1f3f910_0 .net *"_ivl_30", 0 0, L_0x1f43660;  1 drivers
v0x1f3f9f0_0 .net *"_ivl_32", 0 0, L_0x1f43800;  1 drivers
v0x1f3fad0_0 .net *"_ivl_34", 0 0, L_0x1f43870;  1 drivers
v0x1f3fbb0_0 .net *"_ivl_36", 0 0, L_0x1f439d0;  1 drivers
v0x1f3fc90_0 .net *"_ivl_38", 0 0, L_0x1f43a40;  1 drivers
v0x1f3fe80_0 .net *"_ivl_4", 0 0, L_0x1f42710;  1 drivers
v0x1f3ff60_0 .net *"_ivl_40", 0 0, L_0x1f43c00;  1 drivers
v0x1f40040_0 .net *"_ivl_42", 0 0, L_0x1f43d10;  1 drivers
v0x1f40120_0 .net *"_ivl_44", 0 0, L_0x1f43e40;  1 drivers
v0x1f40200_0 .net *"_ivl_46", 0 0, L_0x1f43f00;  1 drivers
v0x1f402e0_0 .net *"_ivl_6", 0 0, L_0x1f42820;  1 drivers
v0x1f403c0_0 .net *"_ivl_8", 0 0, L_0x1f42910;  1 drivers
v0x1f404a0_0 .net "a", 0 0, v0x1f3e5a0_0;  alias, 1 drivers
v0x1f40540_0 .net "b", 0 0, v0x1f3e640_0;  alias, 1 drivers
v0x1f40630_0 .net "c", 0 0, v0x1f3e6e0_0;  alias, 1 drivers
v0x1f40720_0 .net "d", 0 0, v0x1f3e850_0;  alias, 1 drivers
v0x1f40810_0 .net "out", 0 0, L_0x1f44090;  alias, 1 drivers
S_0x1f40970 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1f0f680;
 .timescale -12 -12;
E_0x1f0a1e0 .event anyedge, v0x1f41620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f41620_0;
    %nor/r;
    %assign/vec4 v0x1f41620_0, 0;
    %wait E_0x1f0a1e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f3dae0;
T_3 ;
    %fork t_1, S_0x1f3dd80;
    %jmp t_0;
    .scope S_0x1f3dd80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f3dfe0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f3e850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3e640_0, 0;
    %assign/vec4 v0x1f3e5a0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ef49f0;
    %load/vec4 v0x1f3dfe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1f3dfe0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f3e850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3e640_0, 0;
    %assign/vec4 v0x1f3e5a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f0a690;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f3e3c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f0a440;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f3e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3e640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3e6e0_0, 0;
    %assign/vec4 v0x1f3e850_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1f3dae0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1f0f680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f41300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f41620_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f0f680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f41300_0;
    %inv;
    %store/vec4 v0x1f41300_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f0f680;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f3e7b0_0, v0x1f41780_0, v0x1f41120_0, v0x1f411c0_0, v0x1f41260_0, v0x1f413a0_0, v0x1f414e0_0, v0x1f41440_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f0f680;
T_7 ;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f0f680;
T_8 ;
    %wait E_0x1f0a440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f41580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f41580_0, 4, 32;
    %load/vec4 v0x1f416c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f41580_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f41580_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f41580_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f414e0_0;
    %load/vec4 v0x1f414e0_0;
    %load/vec4 v0x1f41440_0;
    %xor;
    %load/vec4 v0x1f414e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f41580_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f41580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f41580_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response11/top_module.sv";
