{
    "area": {"type": ["float"]},
    "auxiliary_pad_cell": [true, false],
    "base_name": {"type": ["string"]},
    "bus_naming_style": {"type": ["string"]},
    "cell_footprint": {"type": ["string"]},
    "cell_leakage_power": {"type": ["float"]},
    "clock_gating_integrated_cell": {"type": ["string"]},
    "contention_condition": {"type": ["string"]},
    "dont_fault": ["sa0", "sa1", "sa01"],
    "dont_touch": [true, false],
    "dont_use": [true, false],
    "driver_type": {"type": ["string"]},
    "edif_name": {"type": ["string"]},
    "em_temp_degradation_factor": {"type": ["float"]},
    "fpga_domain_style": {"type": ["string"]},
    "geometry_print": {"type": ["string"]},
    "handle_negative_constraint": [true, false],
    "interface_timing": [true, false],
    "io_type": {"type": ["string"]},
    "is_clock_gating_cell": [true, false],
    "map_only": [true, false],
    "pad_cell": [true, false],
    "pad_type": {"type": ["string"]},
    "power_cell_type": {"type": ["string"]},
    "preferred": [true, false],
    "scaling_factors": {"type": ["string"]},
    "single_bit_degenerate": {"type": ["string"]},
    "slew_type": {"type": ["string"]},
    "timing_model_type": {"type": ["string"]},
    "use_for_size_only": [true, false],
    "vhdl_name": {"type": ["string"]}
}
