//! Power Management Controller.

use utralib::{
    utra::pmc::{
        CKGR_MOR,
        CKGR_MOR_KEY,
        CKGR_MOR_MOSCRCEN,
        CKGR_PLLAR_PLLACOUNT,
        CKGR_UCKR,
        CKGR_UCKR_BIASEN,
        CKGR_UCKR_UPLLCOUNT,
        CKGR_UCKR_UPLLEN,
        PMC_MCKR_CSS,
        PMC_PCR,
        PMC_PCR_EN,
        PMC_PCR_PID,
        PMC_SCDR_LCDCK,
        PMC_SCER_ISCCK,
        PMC_SCER_LCDCK,
        PMC_SR_LOCKU,
    },
    *,
};

/// Peripheral ID in the AT91 system.
#[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
#[repr(u8)]
pub enum PeripheralId {
    Fiq = 0, /* FIQ Interrupt ID */

    #[doc(hidden)]
    Reserved1 = 1, /* Reserved */

    Arm = 2,       /* Performance Monitor Unit */
    Pit = 3,       /* Periodic Interval Timer Interrupt */
    Wdt = 4,       /* Watchdog Timer Interrupt */
    Gmac = 5,      /* Ethernet MAC */
    Xdmac0 = 6,    /* DMA Controller 0 */
    Xdmac1 = 7,    /* DMA Controller 1 */
    Icm = 8,       /* Integrity Check Monitor */
    Aes = 9,       /* Advanced Encryption Standard */
    Aesb = 10,     /* AES bridge */
    Tdes = 11,     /* Triple Data Encryption Standard */
    Sha = 12,      /* SHA Signature */
    Mpddrc = 13,   /* MPDDR Controller */
    Matrix1 = 14,  /* H32MX, 32-bit AHB Matrix */
    Matrix0 = 15,  /* H64MX, 64-bit AHB Matrix */
    Secumod = 16,  /* Secure Module */
    Hsmc = 17,     /* Multi-bit ECC interrupt */
    Pioa = 18,     /* Parallel I/O Controller A */
    Flexcom0 = 19, /* FLEXCOM0 */
    Flexcom1 = 20, /* FLEXCOM1 */
    Flexcom2 = 21, /* FLEXCOM2 */
    Flexcom3 = 22, /* FLEXCOM3 */
    Flexcom4 = 23, /* FLEXCOM4 */
    Uart0 = 24,    /* UART0 */
    Uart1 = 25,    /* UART1 */
    Uart2 = 26,    /* UART2 */
    Uart3 = 27,    /* UART3 */
    Uart4 = 28,    /* UART4 */
    Twi0 = 29,     /* Two-wire Interface 0 */
    Twi1 = 30,     /* Two-wire Interface 1 */
    Sdmmc0 = 31,   /* Secure Data Memory Card Controller 0 */
    Sdmmc1 = 32,   /* Secure Data Memory Card Controller 1 */
    Spi0 = 33,     /* Serial Peripheral Interface 0 */
    Spi1 = 34,     /* Serial Peripheral Interface 1 */
    Tc0 = 35,      /* Timer Counter 0 (ch. 0,1,2) */
    Tc1 = 36,      /* Timer Counter 1 (ch. 3,4,5) */

    #[doc(hidden)]
    Reserved37 = 37, /* Reserved */

    Pwm = 38, /* Pulse Width Modulation Controller0 (ch. 0,1,2,3) */

    #[doc(hidden)]
    Reserved39 = 39, /* Reserved */

    Adc = 40,         /* Touch Screen ADC Controller */
    Uhphs = 41,       /* USB Host High Speed */
    Udphs = 42,       /* USB Device High Speed */
    Ssc0 = 43,        /* Serial Synchronous Controller 0 */
    Ssc1 = 44,        /* Serial Synchronous Controller 1 */
    Lcdc = 45,        /* LCD Controller */
    Isi = 46,         /* Image Sensor Interface */
    Trng = 47,        /* True Random Number Generator */
    Pdmic = 48,       /* Pulse Density Modulation Interface Controller */
    Irq = 49,         /* IRQ Interrupt ID */
    Sfc = 50,         /* Fuse Controller */
    Securam = 51,     /* Secure RAM */
    Qspi0 = 52,       /* QSPI0 */
    Qspi1 = 53,       /* QSPI1 */
    I2sc0 = 54,       /* Inter-IC Sound Controller 0 */
    I2sc1 = 55,       /* Inter-IC Sound Controller 1 */
    Can0Int0 = 56,    /* MCAN 0 Interrupt0 */
    Can1Int0 = 57,    /* MCAN 1 Interrupt0 */
    Ptc = 58,         /* Peripheral Touch Controller */
    Classd = 59,      /* Audio Class D Amplifier */
    Sfr = 60,         /* Special Function Register */
    Saic = 61,        /* Secured Advanced Interrupt Controller */
    Aic = 62,         /* Advanced Interrupt Controller */
    L2cc = 63,        /* L2 Cache Controller */
    Can0Int1 = 64,    /* MCAN 0 Interrupt1 */
    Can1Int1 = 65,    /* MCAN 1 Interrupt1 */
    GmacQ1 = 66,      /* GMAC Queue 1 Interrupt */
    GmacQ2 = 67,      /* GMAC Queue 2 Interrupt */
    Piob = 68,        /* Parallel I/O Controller B */
    Pioc = 69,        /* Parallel I/O Controller C */
    Piod = 70,        /* Parallel I/O Controller D */
    Sdmmc0Timer = 71, /* Secure Data Memory Card Controller 0 */
    Sdmmc1Timer = 72, /* Secure Data Memory Card Controller 1 */

    #[doc(hidden)]
    Reserved73 = 73, /* Reserved */

    Sys = 74,    /* System Controller Interrupt */
    Acc = 75,    /* Analog Comparator */
    Rxlp = 76,   /* UART Low-Power */
    Sfrbu = 77,  /* Special Function Register BackUp */
    Chipid = 78, /* Chip ID */
}

impl TryFrom<u8> for PeripheralId {
    type Error = ();

    fn try_from(value: u8) -> Result<Self, Self::Error> {
        use PeripheralId::*;
        match value {
            0 => Ok(Fiq),
            1 => Ok(Reserved1),
            2 => Ok(Arm),
            3 => Ok(Pit),
            4 => Ok(Wdt),
            5 => Ok(Gmac),
            6 => Ok(Xdmac0),
            7 => Ok(Xdmac1),
            8 => Ok(Icm),
            9 => Ok(Aes),
            10 => Ok(Aesb),
            11 => Ok(Tdes),
            12 => Ok(Sha),
            13 => Ok(Mpddrc),
            14 => Ok(Matrix0),
            15 => Ok(Matrix1),
            16 => Ok(Secumod),
            17 => Ok(Hsmc),
            18 => Ok(Pioa),
            19 => Ok(Flexcom0),
            20 => Ok(Flexcom1),
            21 => Ok(Flexcom2),
            22 => Ok(Flexcom3),
            23 => Ok(Flexcom4),
            24 => Ok(Uart0),
            25 => Ok(Uart1),
            26 => Ok(Uart2),
            27 => Ok(Uart3),
            28 => Ok(Uart4),
            29 => Ok(Twi0),
            30 => Ok(Twi1),
            31 => Ok(Sdmmc0),
            32 => Ok(Sdmmc1),
            33 => Ok(Spi0),
            34 => Ok(Spi1),
            35 => Ok(Tc0),
            36 => Ok(Tc1),
            37 => Ok(Reserved37),
            38 => Ok(Pwm),
            39 => Ok(Reserved39),
            40 => Ok(Adc),
            41 => Ok(Uhphs),
            42 => Ok(Udphs),
            43 => Ok(Ssc0),
            44 => Ok(Ssc1),
            45 => Ok(Lcdc),
            46 => Ok(Isi),
            47 => Ok(Trng),
            48 => Ok(Pdmic),
            49 => Ok(Irq),
            50 => Ok(Sfc),
            51 => Ok(Securam),
            52 => Ok(Qspi0),
            53 => Ok(Qspi1),
            54 => Ok(I2sc0),
            55 => Ok(I2sc1),
            56 => Ok(Can0Int0),
            57 => Ok(Can1Int0),
            58 => Ok(Ptc),
            59 => Ok(Classd),
            60 => Ok(Sfr),
            61 => Ok(Saic),
            62 => Ok(Aic),
            63 => Ok(L2cc),
            64 => Ok(Can0Int0),
            65 => Ok(Can1Int1),
            66 => Ok(GmacQ1),
            67 => Ok(GmacQ2),
            68 => Ok(Piob),
            69 => Ok(Pioc),
            70 => Ok(Piod),
            71 => Ok(Sdmmc0Timer),
            72 => Ok(Sdmmc1Timer),
            73 => Ok(Reserved73),
            74 => Ok(Sys),
            75 => Ok(Acc),
            76 => Ok(Rxlp),
            77 => Ok(Sfrbu),
            78 => Ok(Chipid),

            _ => Err(()),
        }
    }
}

/// Master Clock Register, Clock Source Selection.
#[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
#[repr(u32)]
pub enum MckrCss {
    SlowClk = 0,
    MainClk,
    PllAClk,
    UPllClk,
}

const PMC_PCR_PID_MASK: u32 = 0x3F;
const PMC_PCR_DIV_SET: u32 = 0x3_u32 << 16;
const PMC_PCR_EN_SET: u32 = 0x1 << 28;
const PMC_PCR_CMD_SET: u32 = 0x1 << 12;

pub struct Pmc {
    base_addr: u32,
}

impl Default for Pmc {
    fn default() -> Pmc {
        Self::new()
    }
}

impl Pmc {
    #[inline]
    pub fn new() -> Self {
        Self {
            base_addr: HW_PMC_BASE as u32,
        }
    }

    /// Creates PMC instance with a different base address. Used with virtual memory
    #[inline]
    pub fn with_alt_base_addr(base_addr: u32) -> Self {
        Self { base_addr }
    }

    /// Turns on the peripheral's clock source.
    #[inline]
    pub fn enable_peripheral_clock(&mut self, pid: PeripheralId) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wfo(PMC_PCR_PID, pid as u32 & PMC_PCR_PID_MASK);

        let mut val = pmc_csr.r(PMC_PCR);
        val &= !PMC_PCR_DIV_SET;
        val |= PMC_PCR_CMD_SET | PMC_PCR_EN_SET;

        pmc_csr.wo(PMC_PCR, val);
    }

    /// Disables the peripheral's clock source.
    #[inline]
    pub fn disable_peripheral_clock(&mut self, pid: PeripheralId) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wfo(PMC_PCR_PID, pid as u32 & PMC_PCR_PID_MASK);

        let mut val = pmc_csr.r(PMC_PCR);
        val &= !PMC_PCR_EN_SET;
        val |= PMC_PCR_CMD_SET;

        pmc_csr.wo(PMC_PCR, val);
    }

    #[inline]
    pub fn is_peripheral_clock_enabled(&mut self, pid: PeripheralId) -> bool {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wfo(PMC_PCR_PID, pid as u32 & PMC_PCR_PID_MASK);
        pmc_csr.rf(PMC_PCR_EN) != 0
    }

    #[inline]
    pub fn enable_system_clock_isc(&mut self) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wfo(PMC_SCER_ISCCK, 1);
    }

    #[inline]
    pub fn enable_system_clock_lcdc(&mut self) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wfo(PMC_SCER_LCDCK, 1);
    }

    #[inline]
    pub fn disable_system_clock_lcdc(&mut self) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wfo(PMC_SCDR_LCDCK, 1);
    }

    #[inline]
    pub fn disable_rc_oscillator(&mut self) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        let mut mor = pmc_csr.r(CKGR_MOR);
        mor &= !pmc_csr.ms(CKGR_MOR_MOSCRCEN, 1);
        mor |= pmc_csr.ms(CKGR_MOR_KEY, 0x37);
        pmc_csr.wo(CKGR_MOR, mor);
    }

    #[inline]
    pub fn set_plla_period(&mut self, pllacount: u32) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.rmwf(CKGR_PLLAR_PLLACOUNT, pllacount);
    }

    #[inline]
    pub fn enable_utmi_clock(&mut self) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wo(
            CKGR_UCKR,
            pmc_csr.ms(CKGR_UCKR_UPLLCOUNT, 1)
                | pmc_csr.ms(CKGR_UCKR_UPLLEN, 1)
                | pmc_csr.ms(CKGR_UCKR_BIASEN, 1),
        )
    }

    #[inline]
    pub fn is_utmi_clock_ready(&self) -> bool {
        let pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.rf(PMC_SR_LOCKU) != 0
    }

    #[inline]
    pub fn disable_utmi_clock(&mut self) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.wo(CKGR_UCKR, pmc_csr.ms(CKGR_UCKR_UPLLCOUNT, 8))
    }

    #[inline]
    pub fn select_master_clock_source(&mut self, source: MckrCss) {
        let mut pmc_csr = CSR::new(self.base_addr as *mut u32);
        pmc_csr.rmwf(PMC_MCKR_CSS, source as u32);
    }
}
