<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — floorplan stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (13)
<br/><span class="tag"><a href="optim.html">optim</a></span> (11)
<br/><span class="tag"><a href="base.html">base</a></span> (8)
<br/><span class="tag"><a href="area.html">area</a></span> (7)
<br/><span class="tag"><a href="new.html">new</a></span> (7)
</div>
<h2><span class="ttl">Stem</span> floorplan$ (<a href="../words.html">all stems</a>)</h2>
<h3>59 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LourencoMH.html">DATE-2015-LourencoMH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Layout-aware sizing of analog ICs using floorplan &amp; routing estimates for parasitic extraction (<abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="Ricardo Martins">RM</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PaganoVRCSS.html">DATE-2015-PaganoVRCSS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Thermal-aware floorplanning for partially-reconfigurable FPGA-based systems (<abbr title="Davide Pagano">DP</abbr>, <abbr title="Mikel Vuka">MV</abbr>, <abbr title="Marco Rabozzi">MR</abbr>, <abbr title="Riccardo Cattaneo">RC</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LiuCW.html">DAC-2014-LiuCW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs (<abbr title="Wen-Hao Liu">WHL</abbr>, <abbr title="Min-Sheng Chang">MSC</abbr>, <abbr title="Ting-Chi Wang">TCW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-NandakumarM.html">DAC-2014-NandakumarM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs (<abbr title="Vivek S. Nandakumar">VSN</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-UnutulmazDF.html">DATE-2013-UnutulmazDF</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Area optimization on fixed analog floorplans using convex area functions (<abbr title="Ahmet Unutulmaz">AU</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 1843–1848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-KungHSS.html">DAC-2011-KungHSS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Thermal signature: a simple yet accurate thermal index for floorplan optimization (<abbr title="Jaeha Kung">JK</abbr>, <abbr title="Inhak Han">IH</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-XueJZZ.html">DATE-2011-XueJZZ</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Floorplanning exploration and performance evaluation of a new Network-on-Chip (<abbr title="Licheng Xue">LX</abbr>, <abbr title="Weixing Ji">WJ</abbr>, <abbr title="Qi Zuo">QZ</abbr>, <abbr title="Yang Zhang">YZ</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2011-HerasMSV.html">ICDAR-2011-HerasMSV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/segmentation.html" title="segmentation">#segmentation</a></span></dt><dd>Wall Patch-Based Segmentation in Architectural Floorplans (<abbr title="Lluís-Pere de las Heras">LPdlH</abbr>, <abbr title="Joan Mas">JM</abbr>, <abbr title="Gemma Sánchez">GS</abbr>, <abbr title="Ernest Valveny">EV</abbr>), pp. 1270–1274.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GhoshS.html">DATE-2010-GhoshS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective (<abbr title="Pavel Ghosh">PG</abbr>, <abbr title="Arunabha Sen">AS</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiSC.html">DATE-2010-LiSC</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Exploiting local logic structures to optimize multi-core SoC floorplanning (<abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Sampada Sonalkar">SS</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 1291–1296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-SenguptaS.html">DAC-2008-SenguptaS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Application-driven floorplan-aware voltage island design (<abbr title="Dipanjan Sengupta">DS</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 155–160.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MogalB.html">DATE-2007-MogalB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Microarchitecture floorplanning for sub-threshold leakage reduction (<abbr title="Hushrav Mogal">HM</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 1238–1243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-MoffittNMP.html">DAC-2006-MoffittNMP</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Constraint-driven floorplan repair (<abbr title="Michael D. Moffitt">MDM</abbr>, <abbr title="Aaron N. Ng">ANN</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Martha E. Pollack">MEP</abbr>), pp. 1103–1108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ShamYC.html">DAC-2006-ShamYC</a></dt><dd>Optimal cell flipping in placement and floorplanning (<abbr title="Chiu-Wing Sham">CWS</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>, <abbr title="Chris C. N. Chu">CCNC</abbr>), pp. 1109–1114.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HealyVEBLLL.html">DATE-2006-HealyVEBLLL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Microarchitectural floorplanning under performance and thermal tradeoff (<abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Mario Vittes">MV</abbr>, <abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Chinnakrishnan S. Ballapuram">CSB</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Gabriel H. Loh">GHL</abbr>), pp. 1288–1293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-WongL.html">DATE-2006-WongL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>3D floorplanning with thermal vias (<abbr title="Eric Wong">EW</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-NookalaCLS.html">DAC-2005-NookalaCLS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Microarchitecture-aware floorplanning using a statistical design of experiments approach (<abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Ying Chen">YC</abbr>, <abbr title="David J. Lilja">DJL</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-PasrichaDBB.html">DAC-2005-PasrichaDBB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Floorplan-aware automated synthesis of bus-based communication architectures (<abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Mohamed Ben-Romdhane">MBR</abbr>), pp. 565–570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-EkpanyapongMWLL.html">DAC-2004-EkpanyapongMWLL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Profile-guided microarchitectural floorplanning for deep submicron processor design (<abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Jacob R. Minz">JRM</abbr>, <abbr title="Thaisiri Watewai">TW</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-LongSLH.html">DAC-2004-LongSLH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects (<abbr title="Changbo Long">CL</abbr>, <abbr title="Lucanus J. Simonson">LJS</abbr>, <abbr title="Weiping Liao">WL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-Auletta.html">DATE-DF-2004-Auletta</a></dt><dd>Expert System Perimeter Block Placement Floorplanning (<abbr title="Richard Auletta">RA</abbr>), pp. 140–143.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BrandtnerW.html">DATE-v1-2004-BrandtnerW</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SubCALM: A Program for Hierarchical Substrate Coupling Simulation on Floorplan Level (<abbr title="Thomas Brandtner">TB</abbr>, <abbr title="Robert Weigel">RW</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-HsiehH.html">DATE-v2-2004-HsiehH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>A New Effective Congestion Model in Floorplan Design (<abbr title="Yi-Lin Hsieh">YLH</abbr>, <abbr title="Tsai-Ming Hsieh">TMH</abbr>), pp. 1204–1209.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LeeCHY.html">DAC-2003-LeeCHY</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multilevel floorplanning/placement for large-scale modules using B*-trees (<abbr title="Hsun-Cheng Lee">HCL</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Jer-Ming Hsu">JMH</abbr>, <abbr title="Hannah Honghua Yang">HHY</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LaiYC.html">DATE-2003-LaiYC</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees (<abbr title="Steve T. W. Lai">STWL</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>, <abbr title="Chris C. N. Chu">CCNC</abbr>), pp. 10856–10861.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LinC.html">DAC-2002-LinC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/orthogonal.html" title="orthogonal">#orthogonal</a></span></dt><dd>TCG-S: orthogonal coupling of P*-admissible representations for general floorplans (<abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 842–847.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-TangW.html">DAC-2002-TangW</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Floorplanning with alignment and performance constraints (<abbr title="Xiaoping Tang">XT</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 848–853.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ChuY.html">DATE-2002-ChuY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design (<abbr title="Chris C. N. Chu">CCNC</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), p. 1101.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LeeLFCH.html">DATE-2002-LeeLFCH</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>A New Formulation for SOC Floorplan Area Minimization Problem (<abbr title="Chih-Hung Lee">CHL</abbr>, <abbr title="Yu-Chung Lin">YCL</abbr>, <abbr title="Wen-Yu Fu">WYF</abbr>, <abbr title="Chung-Chiao Chang">CCC</abbr>, <abbr title="Tsai-Ming Hsieh">TMH</abbr>), p. 1100.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-WongSY.html">DATE-2002-WongSY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Congestion Estimation with Buffer Planning in Floorplan Design (<abbr title="Wai-Chiu Wong">WCW</abbr>, <abbr title="Chiu-Wing Sham">CWS</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LinC.html">DAC-2001-LinC</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans (<abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-MaHDCCG.html">DAC-2001-MaHDCCG</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List (<abbr title="Yuchun Ma">YM</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Sheqin Dong">SD</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Jun Gu">JG</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LaiW.html">DATE-2001-LaiW</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Slicing tree is a complete floorplan representation (<abbr title="Minghorng Lai">ML</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 228–232.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ChangCWW.html">DAC-2000-ChangCWW</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>B*-Trees: a new representation for non-slicing floorplans (<abbr title="Yun-Chih Chang">YCC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Guang-Ming Wu">GMW</abbr>, <abbr title="Shu-Wei Wu">SWW</abbr>), pp. 458–463.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ChenK.html">DAC-2000-ChenK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Floorplan sizing by linear programming approximation (<abbr title="Pinghong Chen">PC</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 468–471.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GuoCY.html">DAC-1999-GuoCY</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>An O-Tree Representation of Non-Slicing Floorplan and Its Applications (<abbr title="Pei-Ning Guo">PNG</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SuWL.html">DAC-1999-SuWL</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning (<abbr title="Hsiao-Pin Su">HPS</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-YimBK.html">DAC-1999-YimBK</a></dt><dd>A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Seong-Ok Bae">SOB</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 766–771.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-EisenmannJ.html">DAC-1998-EisenmannJ</a></dt><dd>Generic Global Placement and Floorplanning (<abbr title="Hans Eisenmann">HE</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-SalekLP.html">DAC-1998-SalekLP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together (<abbr title="Amir H. Salek">AHS</abbr>, <abbr title="Jinan Lou">JL</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 128–134.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-He.html">STOC-1997-He</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Floorplans of Planar Graphs (<abbr title="Xin He">XH</abbr>), pp. 426–435.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenH.html">DAC-1996-ChenH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Approximation Algorithms for Floorplan Area Minimization (<abbr title="Danny Z. Chen">DZC</abbr>, <abbr title="Xiaobo Hu">XH</abbr>), pp. 483–486.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-Lee.html">DAC-1993-Lee</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules (<abbr title="Tsu-chang Lee">TcL</abbr>), pp. 525–530.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Sur-KolayB.html">DAC-1992-Sur-KolayB</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span></dt><dd>Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning (<abbr title="Susmita Sur-Kolay">SSK</abbr>, <abbr title="Bhargab B. Bhattacharya">BBB</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-WangW.html">DAC-1992-WangW</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Graph Theoretic Technique to Speed up Floorplan Area Optimization (<abbr title="Ting-Chi Wang">TCW</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 62–68.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-WengP.html">DAC-1991-WengP</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>3D Scheduling: High-Level Synthesis with Floorplanning (<abbr title="Jen-Pin Weng">JPW</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-BrasenB.html">DAC-1990-BrasenB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing (<abbr title="Daniel R. Brasen">DRB</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 107–110.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SutanthavibulSR.html">DAC-1990-SutanthavibulSR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Analytical Approach to Floorplan Design and Optimization (<abbr title="Suphachai Sutanthavibul">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>, <abbr title="J. Ben Rosen">JBR</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-WangW.html">DAC-1990-WangW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Optimal Algorithm for Floorplan Area Optimization (<abbr title="Ting-Chi Wang">TCW</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 180–186.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-GabbeS.html">DAC-1989-GabbeS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Note on Clustering Modules for Floorplanning (<abbr title="John D. Gabbe">JDG</abbr>, <abbr title="P. A. Subrahmanyam">PAS</abbr>), pp. 594–597.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-JabriS.html">DAC-1989-JabriS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>PIAF: A Knowledge-based/Algorithm Top-Down Floorplanning System (<abbr title="Marwan A. Jabri">MAJ</abbr>, <abbr title="David J. Skellern">DJS</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-PrasitjutrakulK.html">DAC-1989-PrasitjutrakulK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Path-Delay Constrained Floorplanning: A Mathematical Programming Approach for Initial Placement (<abbr title="Somchai Prasitjutrakul">SP</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-SastryP.html">DAC-1989-SastryP</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An Investigation into Statistical Properties of Partitioning and Floorplanning Problems (<abbr title="Sarma Sastry">SS</abbr>, <abbr title="Jen-I Pi">JIP</abbr>), pp. 382–387.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-WongS.html">DAC-1989-WongS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Floorplan Area Optimization (<abbr title="D. F. Wong">DFW</abbr>, <abbr title="P. S. Sakhamuri">PSS</abbr>), pp. 586–589.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-KoukaS.html">DAC-1987-KoukaS</a> <span class="tag"><a href="../tag/data%20analysis.html" title="data analysis">#data analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An Application of Exploratory Data Analysis Techniques to Floorplan Design (<abbr title="E. F. M. Kouka">EFMK</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 654–658.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WatanabeA.html">DAC-1986-WatanabeA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Flute — a floorplanning agent for full custom VLSI design (<abbr title="Hiroyuki Watanabe">HW</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>), pp. 601–607.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WongL.html">DAC-1986-WongL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A new algorithm for floorplan design (<abbr title="D. F. Wong">DFW</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 101–107.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Leblond.html">DAC-1983-Leblond</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CAF: A computer-assisted floorplanning tool (<abbr title="André Leblond">AL</abbr>), pp. 747–753.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Otten.html">DAC-1982-Otten</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Automatic floorplan design (<abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 261–267.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>