Version 3.2 HI-TECH Software Intermediate Code
"41 GLCD.h
[v _GLCD_buffer_clr `(v ~T0 @X0 0 ef ]
"32
[v _GLCD_write_buf2 `(v ~T0 @X0 0 ef1`ui ]
"40
[v _GLCD_sendbuf `(v ~T0 @X0 0 ef1`uc ]
"161 EVSE.h
[v _SubMenu `uc ~T0 @X0 0 e ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.37\include\string.h
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"168 EVSE.h
[v _MenuConfig `CFuc ~T0 @X0 -> 0 `x e ]
"163
[v _LCDpos `uc ~T0 @X0 0 e ]
"169
[v _MenuMode `CFuc ~T0 @X0 -> 0 `x e ]
"170
[v _MenuLoadBl `CFuc ~T0 @X0 -> 0 `x e ]
"171
[v _MenuMains `CFuc ~T0 @X0 -> 0 `x e ]
"172
[v _MenuMax `CFuc ~T0 @X0 -> 0 `x e ]
"173
[v _MenuMin `CFuc ~T0 @X0 -> 0 `x e ]
"175
[v _MenuLock `CFuc ~T0 @X0 -> 0 `x e ]
"174
[v _MenuCable `CFuc ~T0 @X0 -> 0 `x e ]
"176
[v _MenuCal `CFuc ~T0 @X0 -> 0 `x e ]
"177
[v _MenuAccess `CFuc ~T0 @X0 -> 0 `x e ]
"178
[v _MenuRCmon `CFuc ~T0 @X0 -> 0 `x e ]
"160
[v _LCDNav `uc ~T0 @X0 0 e ]
"162
[v _ScrollTimer `ul ~T0 @X0 0 e ]
"153
[v _Timer `ul ~T0 @X0 0 e ]
"155
[v _LCDTimer `uc ~T0 @X0 0 e ]
"181
[v _read_settings `(v ~T0 @X0 0 ef ]
"142
[v _Error `uc ~T0 @X0 0 e ]
"7343 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[s S442 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S442 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"7353
[s S443 :1 `uc 1 ]
[n S443 . LA0 ]
"7356
[s S444 :1 `uc 1 :1 `uc 1 ]
[n S444 . . LA1 ]
"7360
[s S445 :2 `uc 1 :1 `uc 1 ]
[n S445 . . LA2 ]
"7364
[s S446 :3 `uc 1 :1 `uc 1 ]
[n S446 . . LA3 ]
"7368
[s S447 :4 `uc 1 :1 `uc 1 ]
[n S447 . . LA4 ]
"7372
[s S448 :5 `uc 1 :1 `uc 1 ]
[n S448 . . LA5 ]
"7376
[s S449 :6 `uc 1 :1 `uc 1 ]
[n S449 . . LA6 ]
"7380
[s S450 :7 `uc 1 :1 `uc 1 ]
[n S450 . . LA7 ]
"7342
[u S441 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 `S448 1 `S449 1 `S450 1 ]
[n S441 . . . . . . . . . . ]
"7385
[v _LATAbits `VS441 ~T0 @X0 0 e@3977 ]
"156 EVSE.h
[v _BacklightTimer `uc ~T0 @X0 0 e ]
"35 GLCD.h
[v _GLCD_print2 `(v ~T0 @X0 0 ef2`uc`*CFuc ]
"165 EVSE.h
[v _TestState `uc ~T0 @X0 0 e ]
"126
[v _Mode `uc ~T0 @X0 0 e ]
"138
[v _Irms `d ~T0 @X0 -> 0 `x e ]
"141
[v _State `uc ~T0 @X0 0 e ]
"39 GLCD.h
[v _glcd_clrln `(v ~T0 @X0 0 ef2`uc`uc ]
"166 EVSE.h
[v _Access_bit `uc ~T0 @X0 0 e ]
"131
[v _Access `uc ~T0 @X0 0 e ]
"164
[v _ChargeDelay `uc ~T0 @X0 0 e ]
"147
[v _Balanced `i ~T0 @X0 -> 0 `x e ]
"122
[v _MaxMains `ui ~T0 @X0 0 e ]
"132
[v _RCmon `uc ~T0 @X0 0 e ]
"6564 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[s S412 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"6574
[s S413 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S413 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"6584
[s S414 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S414 . AN12 AN10 AN8 AN9 AN11 AN13 TX2 RX2 ]
"6594
[s S415 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S415 . FLT0 C12IN3M P1B C12IN2M T5G T1G CK2 DT2 ]
"6604
[s S416 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S416 . SRI C12IN3N CTED1 C12IN2N P1D CCP3 PGC PGD ]
"6614
[s S417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . CCP4 P1C SDA2 CTED2 . T3CKI ]
"6622
[s S418 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S418 . SS2 SCL2 SDI2 P2A . P3A ]
"6630
[s S419 :1 `uc 1 ]
[n S419 . NOT_SS2 ]
"6633
[s S420 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S420 . nSS2 SCK2 . SDO2 . P2B ]
"6641
[s S421 :3 `uc 1 :1 `uc 1 ]
[n S421 . . CCP2_PA2 ]
"6563
[u S411 `S412 1 `S413 1 `S414 1 `S415 1 `S416 1 `S417 1 `S418 1 `S419 1 `S420 1 `S421 1 ]
[n S411 . . . . . . . . . . . ]
"6646
[v _PORTBbits `VS411 ~T0 @X0 0 e@3969 ]
"125 EVSE.h
[v _ICal `d ~T0 @X0 0 e ]
"129
[v _Config `uc ~T0 @X0 0 e ]
"130
[v _LoadBl `uc ~T0 @X0 0 e ]
"123
[v _MaxCurrent `ui ~T0 @X0 0 e ]
"124
[v _MinCurrent `ui ~T0 @X0 0 e ]
"127
[v _Lock `uc ~T0 @X0 0 e ]
"128
[v _CableLimit `ui ~T0 @X0 0 e ]
"182
[v _write_settings `(v ~T0 @X0 0 ef ]
"180
[v _delay `(v ~T0 @X0 0 ef1`ui ]
"159
[v _OldButtonState `uc ~T0 @X0 0 e ]
"7607 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[s S462 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S462 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"7617
[s S463 :1 `uc 1 ]
[n S463 . LC0 ]
"7620
[s S464 :1 `uc 1 :1 `uc 1 ]
[n S464 . . LC1 ]
"7624
[s S465 :2 `uc 1 :1 `uc 1 ]
[n S465 . . LC2 ]
"7628
[s S466 :3 `uc 1 :1 `uc 1 ]
[n S466 . . LC3 ]
"7632
[s S467 :4 `uc 1 :1 `uc 1 ]
[n S467 . . LC4 ]
"7636
[s S468 :5 `uc 1 :1 `uc 1 ]
[n S468 . . LC5 ]
"7640
[s S469 :6 `uc 1 :1 `uc 1 ]
[n S469 . . LC6 ]
"7644
[s S470 :7 `uc 1 :1 `uc 1 ]
[n S470 . . LC7 ]
"7606
[u S461 `S462 1 `S463 1 `S464 1 `S465 1 `S466 1 `S467 1 `S468 1 `S469 1 `S470 1 ]
[n S461 . . . . . . . . . . ]
"7649
[v _LATCbits `VS461 ~T0 @X0 0 e@3979 ]
"8846
[s S508 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S508 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"8855
[s S509 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S509 . . SSPIF TXIF RCIF ]
"8845
[u S507 `S508 1 `S509 1 ]
[n S507 . . . ]
"8862
[v _PIR1bits `VS507 ~T0 @X0 0 e@3998 ]
"15033
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"119 EVSE.h
[v _GLCDbuf `uc ~T0 @X0 -> 0 `x e ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f26k22.h: 49: extern volatile unsigned char ANSELA @ 0xF38;
"51 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[; ;pic18f26k22.h: 51: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18f26k22.h: 54: typedef union {
[; ;pic18f26k22.h: 55: struct {
[; ;pic18f26k22.h: 56: unsigned ANSA0 :1;
[; ;pic18f26k22.h: 57: unsigned ANSA1 :1;
[; ;pic18f26k22.h: 58: unsigned ANSA2 :1;
[; ;pic18f26k22.h: 59: unsigned ANSA3 :1;
[; ;pic18f26k22.h: 60: unsigned :1;
[; ;pic18f26k22.h: 61: unsigned ANSA5 :1;
[; ;pic18f26k22.h: 62: };
[; ;pic18f26k22.h: 63: } ANSELAbits_t;
[; ;pic18f26k22.h: 64: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18f26k22.h: 93: extern volatile unsigned char ANSELB @ 0xF39;
"95
[; ;pic18f26k22.h: 95: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18f26k22.h: 98: typedef union {
[; ;pic18f26k22.h: 99: struct {
[; ;pic18f26k22.h: 100: unsigned ANSB0 :1;
[; ;pic18f26k22.h: 101: unsigned ANSB1 :1;
[; ;pic18f26k22.h: 102: unsigned ANSB2 :1;
[; ;pic18f26k22.h: 103: unsigned ANSB3 :1;
[; ;pic18f26k22.h: 104: unsigned ANSB4 :1;
[; ;pic18f26k22.h: 105: unsigned ANSB5 :1;
[; ;pic18f26k22.h: 106: };
[; ;pic18f26k22.h: 107: } ANSELBbits_t;
[; ;pic18f26k22.h: 108: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18f26k22.h: 142: extern volatile unsigned char ANSELC @ 0xF3A;
"144
[; ;pic18f26k22.h: 144: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18f26k22.h: 147: typedef union {
[; ;pic18f26k22.h: 148: struct {
[; ;pic18f26k22.h: 149: unsigned :2;
[; ;pic18f26k22.h: 150: unsigned ANSC2 :1;
[; ;pic18f26k22.h: 151: unsigned ANSC3 :1;
[; ;pic18f26k22.h: 152: unsigned ANSC4 :1;
[; ;pic18f26k22.h: 153: unsigned ANSC5 :1;
[; ;pic18f26k22.h: 154: unsigned ANSC6 :1;
[; ;pic18f26k22.h: 155: unsigned ANSC7 :1;
[; ;pic18f26k22.h: 156: };
[; ;pic18f26k22.h: 157: } ANSELCbits_t;
[; ;pic18f26k22.h: 158: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18f26k22.h: 192: extern volatile unsigned char PMD2 @ 0xF3D;
"194
[; ;pic18f26k22.h: 194: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18f26k22.h: 197: typedef union {
[; ;pic18f26k22.h: 198: struct {
[; ;pic18f26k22.h: 199: unsigned ADCMD :1;
[; ;pic18f26k22.h: 200: unsigned CMP1MD :1;
[; ;pic18f26k22.h: 201: unsigned CMP2MD :1;
[; ;pic18f26k22.h: 202: unsigned CTMUMD :1;
[; ;pic18f26k22.h: 203: };
[; ;pic18f26k22.h: 204: } PMD2bits_t;
[; ;pic18f26k22.h: 205: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18f26k22.h: 229: extern volatile unsigned char PMD1 @ 0xF3E;
"231
[; ;pic18f26k22.h: 231: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18f26k22.h: 234: typedef union {
[; ;pic18f26k22.h: 235: struct {
[; ;pic18f26k22.h: 236: unsigned CCP1MD :1;
[; ;pic18f26k22.h: 237: unsigned CCP2MD :1;
[; ;pic18f26k22.h: 238: unsigned CCP3MD :1;
[; ;pic18f26k22.h: 239: unsigned CCP4MD :1;
[; ;pic18f26k22.h: 240: unsigned CCP5MD :1;
[; ;pic18f26k22.h: 241: unsigned :1;
[; ;pic18f26k22.h: 242: unsigned MSSP1MD :1;
[; ;pic18f26k22.h: 243: unsigned MSSP2MD :1;
[; ;pic18f26k22.h: 244: };
[; ;pic18f26k22.h: 245: struct {
[; ;pic18f26k22.h: 246: unsigned EMBMD :1;
[; ;pic18f26k22.h: 247: };
[; ;pic18f26k22.h: 248: } PMD1bits_t;
[; ;pic18f26k22.h: 249: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18f26k22.h: 293: extern volatile unsigned char PMD0 @ 0xF3F;
"295
[; ;pic18f26k22.h: 295: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18f26k22.h: 298: typedef union {
[; ;pic18f26k22.h: 299: struct {
[; ;pic18f26k22.h: 300: unsigned TMR1MD :1;
[; ;pic18f26k22.h: 301: unsigned TMR2MD :1;
[; ;pic18f26k22.h: 302: unsigned TMR3MD :1;
[; ;pic18f26k22.h: 303: unsigned TMR4MD :1;
[; ;pic18f26k22.h: 304: unsigned TMR5MD :1;
[; ;pic18f26k22.h: 305: unsigned TMR6MD :1;
[; ;pic18f26k22.h: 306: unsigned UART1MD :1;
[; ;pic18f26k22.h: 307: unsigned UART2MD :1;
[; ;pic18f26k22.h: 308: };
[; ;pic18f26k22.h: 309: struct {
[; ;pic18f26k22.h: 310: unsigned :1;
[; ;pic18f26k22.h: 311: unsigned SPI1MD :1;
[; ;pic18f26k22.h: 312: };
[; ;pic18f26k22.h: 313: struct {
[; ;pic18f26k22.h: 314: unsigned :2;
[; ;pic18f26k22.h: 315: unsigned SPI2MD :1;
[; ;pic18f26k22.h: 316: };
[; ;pic18f26k22.h: 317: } PMD0bits_t;
[; ;pic18f26k22.h: 318: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18f26k22.h: 372: extern volatile unsigned char VREFCON2 @ 0xF40;
"374
[; ;pic18f26k22.h: 374: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18f26k22.h: 377: extern volatile unsigned char DACCON1 @ 0xF40;
"379
[; ;pic18f26k22.h: 379: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18f26k22.h: 382: typedef union {
[; ;pic18f26k22.h: 383: struct {
[; ;pic18f26k22.h: 384: unsigned DACR :5;
[; ;pic18f26k22.h: 385: };
[; ;pic18f26k22.h: 386: struct {
[; ;pic18f26k22.h: 387: unsigned DACR0 :1;
[; ;pic18f26k22.h: 388: unsigned DACR1 :1;
[; ;pic18f26k22.h: 389: unsigned DACR2 :1;
[; ;pic18f26k22.h: 390: unsigned DACR3 :1;
[; ;pic18f26k22.h: 391: unsigned DACR4 :1;
[; ;pic18f26k22.h: 392: };
[; ;pic18f26k22.h: 393: } VREFCON2bits_t;
[; ;pic18f26k22.h: 394: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18f26k22.h: 427: typedef union {
[; ;pic18f26k22.h: 428: struct {
[; ;pic18f26k22.h: 429: unsigned DACR :5;
[; ;pic18f26k22.h: 430: };
[; ;pic18f26k22.h: 431: struct {
[; ;pic18f26k22.h: 432: unsigned DACR0 :1;
[; ;pic18f26k22.h: 433: unsigned DACR1 :1;
[; ;pic18f26k22.h: 434: unsigned DACR2 :1;
[; ;pic18f26k22.h: 435: unsigned DACR3 :1;
[; ;pic18f26k22.h: 436: unsigned DACR4 :1;
[; ;pic18f26k22.h: 437: };
[; ;pic18f26k22.h: 438: } DACCON1bits_t;
[; ;pic18f26k22.h: 439: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18f26k22.h: 473: extern volatile unsigned char VREFCON1 @ 0xF41;
"475
[; ;pic18f26k22.h: 475: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18f26k22.h: 478: extern volatile unsigned char DACCON0 @ 0xF41;
"480
[; ;pic18f26k22.h: 480: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18f26k22.h: 483: typedef union {
[; ;pic18f26k22.h: 484: struct {
[; ;pic18f26k22.h: 485: unsigned DACNSS :1;
[; ;pic18f26k22.h: 486: unsigned :1;
[; ;pic18f26k22.h: 487: unsigned DACPSS :2;
[; ;pic18f26k22.h: 488: unsigned :1;
[; ;pic18f26k22.h: 489: unsigned DACOE :1;
[; ;pic18f26k22.h: 490: unsigned DACLPS :1;
[; ;pic18f26k22.h: 491: unsigned DACEN :1;
[; ;pic18f26k22.h: 492: };
[; ;pic18f26k22.h: 493: struct {
[; ;pic18f26k22.h: 494: unsigned :2;
[; ;pic18f26k22.h: 495: unsigned DACPSS0 :1;
[; ;pic18f26k22.h: 496: unsigned DACPSS1 :1;
[; ;pic18f26k22.h: 497: };
[; ;pic18f26k22.h: 498: } VREFCON1bits_t;
[; ;pic18f26k22.h: 499: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18f26k22.h: 537: typedef union {
[; ;pic18f26k22.h: 538: struct {
[; ;pic18f26k22.h: 539: unsigned DACNSS :1;
[; ;pic18f26k22.h: 540: unsigned :1;
[; ;pic18f26k22.h: 541: unsigned DACPSS :2;
[; ;pic18f26k22.h: 542: unsigned :1;
[; ;pic18f26k22.h: 543: unsigned DACOE :1;
[; ;pic18f26k22.h: 544: unsigned DACLPS :1;
[; ;pic18f26k22.h: 545: unsigned DACEN :1;
[; ;pic18f26k22.h: 546: };
[; ;pic18f26k22.h: 547: struct {
[; ;pic18f26k22.h: 548: unsigned :2;
[; ;pic18f26k22.h: 549: unsigned DACPSS0 :1;
[; ;pic18f26k22.h: 550: unsigned DACPSS1 :1;
[; ;pic18f26k22.h: 551: };
[; ;pic18f26k22.h: 552: } DACCON0bits_t;
[; ;pic18f26k22.h: 553: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18f26k22.h: 592: extern volatile unsigned char VREFCON0 @ 0xF42;
"594
[; ;pic18f26k22.h: 594: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18f26k22.h: 597: extern volatile unsigned char FVRCON @ 0xF42;
"599
[; ;pic18f26k22.h: 599: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18f26k22.h: 602: typedef union {
[; ;pic18f26k22.h: 603: struct {
[; ;pic18f26k22.h: 604: unsigned :4;
[; ;pic18f26k22.h: 605: unsigned FVRS :2;
[; ;pic18f26k22.h: 606: unsigned FVRST :1;
[; ;pic18f26k22.h: 607: unsigned FVREN :1;
[; ;pic18f26k22.h: 608: };
[; ;pic18f26k22.h: 609: struct {
[; ;pic18f26k22.h: 610: unsigned :4;
[; ;pic18f26k22.h: 611: unsigned FVRS0 :1;
[; ;pic18f26k22.h: 612: unsigned FVRS1 :1;
[; ;pic18f26k22.h: 613: };
[; ;pic18f26k22.h: 614: } VREFCON0bits_t;
[; ;pic18f26k22.h: 615: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18f26k22.h: 643: typedef union {
[; ;pic18f26k22.h: 644: struct {
[; ;pic18f26k22.h: 645: unsigned :4;
[; ;pic18f26k22.h: 646: unsigned FVRS :2;
[; ;pic18f26k22.h: 647: unsigned FVRST :1;
[; ;pic18f26k22.h: 648: unsigned FVREN :1;
[; ;pic18f26k22.h: 649: };
[; ;pic18f26k22.h: 650: struct {
[; ;pic18f26k22.h: 651: unsigned :4;
[; ;pic18f26k22.h: 652: unsigned FVRS0 :1;
[; ;pic18f26k22.h: 653: unsigned FVRS1 :1;
[; ;pic18f26k22.h: 654: };
[; ;pic18f26k22.h: 655: } FVRCONbits_t;
[; ;pic18f26k22.h: 656: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18f26k22.h: 685: extern volatile unsigned char CTMUICON @ 0xF43;
"687
[; ;pic18f26k22.h: 687: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18f26k22.h: 690: extern volatile unsigned char CTMUICONH @ 0xF43;
"692
[; ;pic18f26k22.h: 692: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18f26k22.h: 695: typedef union {
[; ;pic18f26k22.h: 696: struct {
[; ;pic18f26k22.h: 697: unsigned IRNG :2;
[; ;pic18f26k22.h: 698: unsigned ITRIM :6;
[; ;pic18f26k22.h: 699: };
[; ;pic18f26k22.h: 700: struct {
[; ;pic18f26k22.h: 701: unsigned IRNG0 :1;
[; ;pic18f26k22.h: 702: unsigned IRNG1 :1;
[; ;pic18f26k22.h: 703: unsigned ITRIM0 :1;
[; ;pic18f26k22.h: 704: unsigned ITRIM1 :1;
[; ;pic18f26k22.h: 705: unsigned ITRIM2 :1;
[; ;pic18f26k22.h: 706: unsigned ITRIM3 :1;
[; ;pic18f26k22.h: 707: unsigned ITRIM4 :1;
[; ;pic18f26k22.h: 708: unsigned ITRIM5 :1;
[; ;pic18f26k22.h: 709: };
[; ;pic18f26k22.h: 710: } CTMUICONbits_t;
[; ;pic18f26k22.h: 711: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18f26k22.h: 764: typedef union {
[; ;pic18f26k22.h: 765: struct {
[; ;pic18f26k22.h: 766: unsigned IRNG :2;
[; ;pic18f26k22.h: 767: unsigned ITRIM :6;
[; ;pic18f26k22.h: 768: };
[; ;pic18f26k22.h: 769: struct {
[; ;pic18f26k22.h: 770: unsigned IRNG0 :1;
[; ;pic18f26k22.h: 771: unsigned IRNG1 :1;
[; ;pic18f26k22.h: 772: unsigned ITRIM0 :1;
[; ;pic18f26k22.h: 773: unsigned ITRIM1 :1;
[; ;pic18f26k22.h: 774: unsigned ITRIM2 :1;
[; ;pic18f26k22.h: 775: unsigned ITRIM3 :1;
[; ;pic18f26k22.h: 776: unsigned ITRIM4 :1;
[; ;pic18f26k22.h: 777: unsigned ITRIM5 :1;
[; ;pic18f26k22.h: 778: };
[; ;pic18f26k22.h: 779: } CTMUICONHbits_t;
[; ;pic18f26k22.h: 780: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18f26k22.h: 834: extern volatile unsigned char CTMUCONL @ 0xF44;
"836
[; ;pic18f26k22.h: 836: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18f26k22.h: 839: extern volatile unsigned char CTMUCON1 @ 0xF44;
"841
[; ;pic18f26k22.h: 841: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18f26k22.h: 844: typedef union {
[; ;pic18f26k22.h: 845: struct {
[; ;pic18f26k22.h: 846: unsigned EDG1STAT :1;
[; ;pic18f26k22.h: 847: unsigned EDG2STAT :1;
[; ;pic18f26k22.h: 848: unsigned EDG1SEL :2;
[; ;pic18f26k22.h: 849: unsigned EDG1POL :1;
[; ;pic18f26k22.h: 850: unsigned EDG2SEL :2;
[; ;pic18f26k22.h: 851: unsigned EDG2POL :1;
[; ;pic18f26k22.h: 852: };
[; ;pic18f26k22.h: 853: struct {
[; ;pic18f26k22.h: 854: unsigned :2;
[; ;pic18f26k22.h: 855: unsigned EDG1SEL0 :1;
[; ;pic18f26k22.h: 856: unsigned EDG1SEL1 :1;
[; ;pic18f26k22.h: 857: unsigned :1;
[; ;pic18f26k22.h: 858: unsigned EDG2SEL0 :1;
[; ;pic18f26k22.h: 859: unsigned EDG2SEL1 :1;
[; ;pic18f26k22.h: 860: };
[; ;pic18f26k22.h: 861: } CTMUCONLbits_t;
[; ;pic18f26k22.h: 862: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18f26k22.h: 915: typedef union {
[; ;pic18f26k22.h: 916: struct {
[; ;pic18f26k22.h: 917: unsigned EDG1STAT :1;
[; ;pic18f26k22.h: 918: unsigned EDG2STAT :1;
[; ;pic18f26k22.h: 919: unsigned EDG1SEL :2;
[; ;pic18f26k22.h: 920: unsigned EDG1POL :1;
[; ;pic18f26k22.h: 921: unsigned EDG2SEL :2;
[; ;pic18f26k22.h: 922: unsigned EDG2POL :1;
[; ;pic18f26k22.h: 923: };
[; ;pic18f26k22.h: 924: struct {
[; ;pic18f26k22.h: 925: unsigned :2;
[; ;pic18f26k22.h: 926: unsigned EDG1SEL0 :1;
[; ;pic18f26k22.h: 927: unsigned EDG1SEL1 :1;
[; ;pic18f26k22.h: 928: unsigned :1;
[; ;pic18f26k22.h: 929: unsigned EDG2SEL0 :1;
[; ;pic18f26k22.h: 930: unsigned EDG2SEL1 :1;
[; ;pic18f26k22.h: 931: };
[; ;pic18f26k22.h: 932: } CTMUCON1bits_t;
[; ;pic18f26k22.h: 933: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18f26k22.h: 987: extern volatile unsigned char CTMUCONH @ 0xF45;
"989
[; ;pic18f26k22.h: 989: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18f26k22.h: 992: extern volatile unsigned char CTMUCON0 @ 0xF45;
"994
[; ;pic18f26k22.h: 994: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18f26k22.h: 997: typedef union {
[; ;pic18f26k22.h: 998: struct {
[; ;pic18f26k22.h: 999: unsigned CTTRIG :1;
[; ;pic18f26k22.h: 1000: unsigned IDISSEN :1;
[; ;pic18f26k22.h: 1001: unsigned EDGSEQEN :1;
[; ;pic18f26k22.h: 1002: unsigned EDGEN :1;
[; ;pic18f26k22.h: 1003: unsigned TGEN :1;
[; ;pic18f26k22.h: 1004: unsigned CTMUSIDL :1;
[; ;pic18f26k22.h: 1005: unsigned :1;
[; ;pic18f26k22.h: 1006: unsigned CTMUEN :1;
[; ;pic18f26k22.h: 1007: };
[; ;pic18f26k22.h: 1008: } CTMUCONHbits_t;
[; ;pic18f26k22.h: 1009: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18f26k22.h: 1047: typedef union {
[; ;pic18f26k22.h: 1048: struct {
[; ;pic18f26k22.h: 1049: unsigned CTTRIG :1;
[; ;pic18f26k22.h: 1050: unsigned IDISSEN :1;
[; ;pic18f26k22.h: 1051: unsigned EDGSEQEN :1;
[; ;pic18f26k22.h: 1052: unsigned EDGEN :1;
[; ;pic18f26k22.h: 1053: unsigned TGEN :1;
[; ;pic18f26k22.h: 1054: unsigned CTMUSIDL :1;
[; ;pic18f26k22.h: 1055: unsigned :1;
[; ;pic18f26k22.h: 1056: unsigned CTMUEN :1;
[; ;pic18f26k22.h: 1057: };
[; ;pic18f26k22.h: 1058: } CTMUCON0bits_t;
[; ;pic18f26k22.h: 1059: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18f26k22.h: 1098: extern volatile unsigned char SRCON1 @ 0xF46;
"1100
[; ;pic18f26k22.h: 1100: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18f26k22.h: 1103: typedef union {
[; ;pic18f26k22.h: 1104: struct {
[; ;pic18f26k22.h: 1105: unsigned SRRC1E :1;
[; ;pic18f26k22.h: 1106: unsigned SRRC2E :1;
[; ;pic18f26k22.h: 1107: unsigned SRRCKE :1;
[; ;pic18f26k22.h: 1108: unsigned SRRPE :1;
[; ;pic18f26k22.h: 1109: unsigned SRSC1E :1;
[; ;pic18f26k22.h: 1110: unsigned SRSC2E :1;
[; ;pic18f26k22.h: 1111: unsigned SRSCKE :1;
[; ;pic18f26k22.h: 1112: unsigned SRSPE :1;
[; ;pic18f26k22.h: 1113: };
[; ;pic18f26k22.h: 1114: } SRCON1bits_t;
[; ;pic18f26k22.h: 1115: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18f26k22.h: 1159: extern volatile unsigned char SRCON0 @ 0xF47;
"1161
[; ;pic18f26k22.h: 1161: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18f26k22.h: 1164: typedef union {
[; ;pic18f26k22.h: 1165: struct {
[; ;pic18f26k22.h: 1166: unsigned SRPR :1;
[; ;pic18f26k22.h: 1167: unsigned SRPS :1;
[; ;pic18f26k22.h: 1168: unsigned SRNQEN :1;
[; ;pic18f26k22.h: 1169: unsigned SRQEN :1;
[; ;pic18f26k22.h: 1170: unsigned SRCLK :3;
[; ;pic18f26k22.h: 1171: unsigned SRLEN :1;
[; ;pic18f26k22.h: 1172: };
[; ;pic18f26k22.h: 1173: struct {
[; ;pic18f26k22.h: 1174: unsigned :4;
[; ;pic18f26k22.h: 1175: unsigned SRCLK0 :1;
[; ;pic18f26k22.h: 1176: unsigned SRCLK1 :1;
[; ;pic18f26k22.h: 1177: unsigned SRCLK2 :1;
[; ;pic18f26k22.h: 1178: };
[; ;pic18f26k22.h: 1179: } SRCON0bits_t;
[; ;pic18f26k22.h: 1180: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18f26k22.h: 1229: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1231
[; ;pic18f26k22.h: 1231: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18f26k22.h: 1234: typedef union {
[; ;pic18f26k22.h: 1235: struct {
[; ;pic18f26k22.h: 1236: unsigned C4TSEL :2;
[; ;pic18f26k22.h: 1237: unsigned C5TSEL :2;
[; ;pic18f26k22.h: 1238: };
[; ;pic18f26k22.h: 1239: struct {
[; ;pic18f26k22.h: 1240: unsigned C4TSEL0 :1;
[; ;pic18f26k22.h: 1241: unsigned C4TSEL1 :1;
[; ;pic18f26k22.h: 1242: unsigned C5TSEL0 :1;
[; ;pic18f26k22.h: 1243: unsigned C5TSEL1 :1;
[; ;pic18f26k22.h: 1244: };
[; ;pic18f26k22.h: 1245: } CCPTMRS1bits_t;
[; ;pic18f26k22.h: 1246: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18f26k22.h: 1280: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1282
[; ;pic18f26k22.h: 1282: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18f26k22.h: 1285: typedef union {
[; ;pic18f26k22.h: 1286: struct {
[; ;pic18f26k22.h: 1287: unsigned C1TSEL :2;
[; ;pic18f26k22.h: 1288: unsigned :1;
[; ;pic18f26k22.h: 1289: unsigned C2TSEL :2;
[; ;pic18f26k22.h: 1290: unsigned :1;
[; ;pic18f26k22.h: 1291: unsigned C3TSEL :2;
[; ;pic18f26k22.h: 1292: };
[; ;pic18f26k22.h: 1293: struct {
[; ;pic18f26k22.h: 1294: unsigned C1TSEL0 :1;
[; ;pic18f26k22.h: 1295: unsigned C1TSEL1 :1;
[; ;pic18f26k22.h: 1296: unsigned :1;
[; ;pic18f26k22.h: 1297: unsigned C2TSEL0 :1;
[; ;pic18f26k22.h: 1298: unsigned C2TSEL1 :1;
[; ;pic18f26k22.h: 1299: unsigned :1;
[; ;pic18f26k22.h: 1300: unsigned C3TSEL0 :1;
[; ;pic18f26k22.h: 1301: unsigned C3TSEL1 :1;
[; ;pic18f26k22.h: 1302: };
[; ;pic18f26k22.h: 1303: } CCPTMRS0bits_t;
[; ;pic18f26k22.h: 1304: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18f26k22.h: 1353: extern volatile unsigned char T6CON @ 0xF4A;
"1355
[; ;pic18f26k22.h: 1355: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18f26k22.h: 1358: typedef union {
[; ;pic18f26k22.h: 1359: struct {
[; ;pic18f26k22.h: 1360: unsigned T6CKPS :2;
[; ;pic18f26k22.h: 1361: unsigned TMR6ON :1;
[; ;pic18f26k22.h: 1362: unsigned T6OUTPS :4;
[; ;pic18f26k22.h: 1363: };
[; ;pic18f26k22.h: 1364: struct {
[; ;pic18f26k22.h: 1365: unsigned T6CKPS0 :1;
[; ;pic18f26k22.h: 1366: unsigned T6CKPS1 :1;
[; ;pic18f26k22.h: 1367: unsigned :1;
[; ;pic18f26k22.h: 1368: unsigned T6OUTPS0 :1;
[; ;pic18f26k22.h: 1369: unsigned T6OUTPS1 :1;
[; ;pic18f26k22.h: 1370: unsigned T6OUTPS2 :1;
[; ;pic18f26k22.h: 1371: unsigned T6OUTPS3 :1;
[; ;pic18f26k22.h: 1372: };
[; ;pic18f26k22.h: 1373: } T6CONbits_t;
[; ;pic18f26k22.h: 1374: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18f26k22.h: 1423: extern volatile unsigned char PR6 @ 0xF4B;
"1425
[; ;pic18f26k22.h: 1425: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18f26k22.h: 1428: typedef union {
[; ;pic18f26k22.h: 1429: struct {
[; ;pic18f26k22.h: 1430: unsigned PR6 :8;
[; ;pic18f26k22.h: 1431: };
[; ;pic18f26k22.h: 1432: } PR6bits_t;
[; ;pic18f26k22.h: 1433: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18f26k22.h: 1442: extern volatile unsigned char TMR6 @ 0xF4C;
"1444
[; ;pic18f26k22.h: 1444: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18f26k22.h: 1447: typedef union {
[; ;pic18f26k22.h: 1448: struct {
[; ;pic18f26k22.h: 1449: unsigned TMR6 :8;
[; ;pic18f26k22.h: 1450: };
[; ;pic18f26k22.h: 1451: } TMR6bits_t;
[; ;pic18f26k22.h: 1452: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18f26k22.h: 1461: extern volatile unsigned char T5GCON @ 0xF4D;
"1463
[; ;pic18f26k22.h: 1463: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18f26k22.h: 1466: typedef union {
[; ;pic18f26k22.h: 1467: struct {
[; ;pic18f26k22.h: 1468: unsigned :3;
[; ;pic18f26k22.h: 1469: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f26k22.h: 1470: };
[; ;pic18f26k22.h: 1471: struct {
[; ;pic18f26k22.h: 1472: unsigned T5GSS :2;
[; ;pic18f26k22.h: 1473: unsigned T5GVAL :1;
[; ;pic18f26k22.h: 1474: unsigned T5GGO_nDONE :1;
[; ;pic18f26k22.h: 1475: unsigned T5GSPM :1;
[; ;pic18f26k22.h: 1476: unsigned T5GTM :1;
[; ;pic18f26k22.h: 1477: unsigned T5GPOL :1;
[; ;pic18f26k22.h: 1478: unsigned TMR5GE :1;
[; ;pic18f26k22.h: 1479: };
[; ;pic18f26k22.h: 1480: struct {
[; ;pic18f26k22.h: 1481: unsigned T5GSS0 :1;
[; ;pic18f26k22.h: 1482: unsigned T5GSS1 :1;
[; ;pic18f26k22.h: 1483: unsigned :1;
[; ;pic18f26k22.h: 1484: unsigned T5GGO :1;
[; ;pic18f26k22.h: 1485: };
[; ;pic18f26k22.h: 1486: struct {
[; ;pic18f26k22.h: 1487: unsigned :3;
[; ;pic18f26k22.h: 1488: unsigned T5G_DONE :1;
[; ;pic18f26k22.h: 1489: };
[; ;pic18f26k22.h: 1490: } T5GCONbits_t;
[; ;pic18f26k22.h: 1491: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18f26k22.h: 1555: extern volatile unsigned char T5CON @ 0xF4E;
"1557
[; ;pic18f26k22.h: 1557: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18f26k22.h: 1560: typedef union {
[; ;pic18f26k22.h: 1561: struct {
[; ;pic18f26k22.h: 1562: unsigned :2;
[; ;pic18f26k22.h: 1563: unsigned NOT_T5SYNC :1;
[; ;pic18f26k22.h: 1564: };
[; ;pic18f26k22.h: 1565: struct {
[; ;pic18f26k22.h: 1566: unsigned TMR5ON :1;
[; ;pic18f26k22.h: 1567: unsigned T5RD16 :1;
[; ;pic18f26k22.h: 1568: unsigned nT5SYNC :1;
[; ;pic18f26k22.h: 1569: unsigned T5SOSCEN :1;
[; ;pic18f26k22.h: 1570: unsigned T5CKPS :2;
[; ;pic18f26k22.h: 1571: unsigned TMR5CS :2;
[; ;pic18f26k22.h: 1572: };
[; ;pic18f26k22.h: 1573: struct {
[; ;pic18f26k22.h: 1574: unsigned :2;
[; ;pic18f26k22.h: 1575: unsigned T5SYNC :1;
[; ;pic18f26k22.h: 1576: unsigned :1;
[; ;pic18f26k22.h: 1577: unsigned T5CKPS0 :1;
[; ;pic18f26k22.h: 1578: unsigned T5CKPS1 :1;
[; ;pic18f26k22.h: 1579: unsigned TMR5CS0 :1;
[; ;pic18f26k22.h: 1580: unsigned TMR5CS1 :1;
[; ;pic18f26k22.h: 1581: };
[; ;pic18f26k22.h: 1582: struct {
[; ;pic18f26k22.h: 1583: unsigned :1;
[; ;pic18f26k22.h: 1584: unsigned RD165 :1;
[; ;pic18f26k22.h: 1585: };
[; ;pic18f26k22.h: 1586: struct {
[; ;pic18f26k22.h: 1587: unsigned :3;
[; ;pic18f26k22.h: 1588: unsigned SOSCEN5 :1;
[; ;pic18f26k22.h: 1589: };
[; ;pic18f26k22.h: 1590: } T5CONbits_t;
[; ;pic18f26k22.h: 1591: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18f26k22.h: 1665: extern volatile unsigned short TMR5 @ 0xF4F;
"1667
[; ;pic18f26k22.h: 1667: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18f26k22.h: 1671: extern volatile unsigned char TMR5L @ 0xF4F;
"1673
[; ;pic18f26k22.h: 1673: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18f26k22.h: 1676: typedef union {
[; ;pic18f26k22.h: 1677: struct {
[; ;pic18f26k22.h: 1678: unsigned TMR5L :8;
[; ;pic18f26k22.h: 1679: };
[; ;pic18f26k22.h: 1680: } TMR5Lbits_t;
[; ;pic18f26k22.h: 1681: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18f26k22.h: 1690: extern volatile unsigned char TMR5H @ 0xF50;
"1692
[; ;pic18f26k22.h: 1692: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18f26k22.h: 1695: typedef union {
[; ;pic18f26k22.h: 1696: struct {
[; ;pic18f26k22.h: 1697: unsigned TMR5H :8;
[; ;pic18f26k22.h: 1698: };
[; ;pic18f26k22.h: 1699: } TMR5Hbits_t;
[; ;pic18f26k22.h: 1700: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18f26k22.h: 1709: extern volatile unsigned char T4CON @ 0xF51;
"1711
[; ;pic18f26k22.h: 1711: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18f26k22.h: 1714: typedef union {
[; ;pic18f26k22.h: 1715: struct {
[; ;pic18f26k22.h: 1716: unsigned T4CKPS :2;
[; ;pic18f26k22.h: 1717: unsigned TMR4ON :1;
[; ;pic18f26k22.h: 1718: unsigned T4OUTPS :4;
[; ;pic18f26k22.h: 1719: };
[; ;pic18f26k22.h: 1720: struct {
[; ;pic18f26k22.h: 1721: unsigned T4CKPS0 :1;
[; ;pic18f26k22.h: 1722: unsigned T4CKPS1 :1;
[; ;pic18f26k22.h: 1723: unsigned :1;
[; ;pic18f26k22.h: 1724: unsigned T4OUTPS0 :1;
[; ;pic18f26k22.h: 1725: unsigned T4OUTPS1 :1;
[; ;pic18f26k22.h: 1726: unsigned T4OUTPS2 :1;
[; ;pic18f26k22.h: 1727: unsigned T4OUTPS3 :1;
[; ;pic18f26k22.h: 1728: };
[; ;pic18f26k22.h: 1729: } T4CONbits_t;
[; ;pic18f26k22.h: 1730: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18f26k22.h: 1779: extern volatile unsigned char PR4 @ 0xF52;
"1781
[; ;pic18f26k22.h: 1781: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18f26k22.h: 1784: typedef union {
[; ;pic18f26k22.h: 1785: struct {
[; ;pic18f26k22.h: 1786: unsigned PR4 :8;
[; ;pic18f26k22.h: 1787: };
[; ;pic18f26k22.h: 1788: } PR4bits_t;
[; ;pic18f26k22.h: 1789: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18f26k22.h: 1798: extern volatile unsigned char TMR4 @ 0xF53;
"1800
[; ;pic18f26k22.h: 1800: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18f26k22.h: 1803: typedef union {
[; ;pic18f26k22.h: 1804: struct {
[; ;pic18f26k22.h: 1805: unsigned TMR4 :8;
[; ;pic18f26k22.h: 1806: };
[; ;pic18f26k22.h: 1807: } TMR4bits_t;
[; ;pic18f26k22.h: 1808: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18f26k22.h: 1817: extern volatile unsigned char CCP5CON @ 0xF54;
"1819
[; ;pic18f26k22.h: 1819: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18f26k22.h: 1822: typedef union {
[; ;pic18f26k22.h: 1823: struct {
[; ;pic18f26k22.h: 1824: unsigned CCP5M :4;
[; ;pic18f26k22.h: 1825: unsigned DC5B :2;
[; ;pic18f26k22.h: 1826: };
[; ;pic18f26k22.h: 1827: struct {
[; ;pic18f26k22.h: 1828: unsigned CCP5M0 :1;
[; ;pic18f26k22.h: 1829: unsigned CCP5M1 :1;
[; ;pic18f26k22.h: 1830: unsigned CCP5M2 :1;
[; ;pic18f26k22.h: 1831: unsigned CCP5M3 :1;
[; ;pic18f26k22.h: 1832: unsigned DC5B0 :1;
[; ;pic18f26k22.h: 1833: unsigned DC5B1 :1;
[; ;pic18f26k22.h: 1834: };
[; ;pic18f26k22.h: 1835: } CCP5CONbits_t;
[; ;pic18f26k22.h: 1836: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18f26k22.h: 1880: extern volatile unsigned short CCPR5 @ 0xF55;
"1882
[; ;pic18f26k22.h: 1882: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18f26k22.h: 1886: extern volatile unsigned char CCPR5L @ 0xF55;
"1888
[; ;pic18f26k22.h: 1888: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18f26k22.h: 1891: typedef union {
[; ;pic18f26k22.h: 1892: struct {
[; ;pic18f26k22.h: 1893: unsigned CCPR5L :8;
[; ;pic18f26k22.h: 1894: };
[; ;pic18f26k22.h: 1895: } CCPR5Lbits_t;
[; ;pic18f26k22.h: 1896: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18f26k22.h: 1905: extern volatile unsigned char CCPR5H @ 0xF56;
"1907
[; ;pic18f26k22.h: 1907: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18f26k22.h: 1910: typedef union {
[; ;pic18f26k22.h: 1911: struct {
[; ;pic18f26k22.h: 1912: unsigned CCPR5H :8;
[; ;pic18f26k22.h: 1913: };
[; ;pic18f26k22.h: 1914: } CCPR5Hbits_t;
[; ;pic18f26k22.h: 1915: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18f26k22.h: 1924: extern volatile unsigned char CCP4CON @ 0xF57;
"1926
[; ;pic18f26k22.h: 1926: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18f26k22.h: 1929: typedef union {
[; ;pic18f26k22.h: 1930: struct {
[; ;pic18f26k22.h: 1931: unsigned CCP4M :4;
[; ;pic18f26k22.h: 1932: unsigned DC4B :2;
[; ;pic18f26k22.h: 1933: };
[; ;pic18f26k22.h: 1934: struct {
[; ;pic18f26k22.h: 1935: unsigned CCP4M0 :1;
[; ;pic18f26k22.h: 1936: unsigned CCP4M1 :1;
[; ;pic18f26k22.h: 1937: unsigned CCP4M2 :1;
[; ;pic18f26k22.h: 1938: unsigned CCP4M3 :1;
[; ;pic18f26k22.h: 1939: unsigned DC4B0 :1;
[; ;pic18f26k22.h: 1940: unsigned DC4B1 :1;
[; ;pic18f26k22.h: 1941: };
[; ;pic18f26k22.h: 1942: } CCP4CONbits_t;
[; ;pic18f26k22.h: 1943: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18f26k22.h: 1987: extern volatile unsigned short CCPR4 @ 0xF58;
"1989
[; ;pic18f26k22.h: 1989: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18f26k22.h: 1993: extern volatile unsigned char CCPR4L @ 0xF58;
"1995
[; ;pic18f26k22.h: 1995: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18f26k22.h: 1998: typedef union {
[; ;pic18f26k22.h: 1999: struct {
[; ;pic18f26k22.h: 2000: unsigned CCPR4L :8;
[; ;pic18f26k22.h: 2001: };
[; ;pic18f26k22.h: 2002: } CCPR4Lbits_t;
[; ;pic18f26k22.h: 2003: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18f26k22.h: 2012: extern volatile unsigned char CCPR4H @ 0xF59;
"2014
[; ;pic18f26k22.h: 2014: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18f26k22.h: 2017: typedef union {
[; ;pic18f26k22.h: 2018: struct {
[; ;pic18f26k22.h: 2019: unsigned CCPR4H :8;
[; ;pic18f26k22.h: 2020: };
[; ;pic18f26k22.h: 2021: } CCPR4Hbits_t;
[; ;pic18f26k22.h: 2022: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18f26k22.h: 2031: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2033
[; ;pic18f26k22.h: 2033: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18f26k22.h: 2036: typedef union {
[; ;pic18f26k22.h: 2037: struct {
[; ;pic18f26k22.h: 2038: unsigned STR3A :1;
[; ;pic18f26k22.h: 2039: unsigned STR3B :1;
[; ;pic18f26k22.h: 2040: unsigned STR3C :1;
[; ;pic18f26k22.h: 2041: unsigned STR3D :1;
[; ;pic18f26k22.h: 2042: unsigned STR3SYNC :1;
[; ;pic18f26k22.h: 2043: };
[; ;pic18f26k22.h: 2044: struct {
[; ;pic18f26k22.h: 2045: unsigned STRA3 :1;
[; ;pic18f26k22.h: 2046: };
[; ;pic18f26k22.h: 2047: struct {
[; ;pic18f26k22.h: 2048: unsigned :1;
[; ;pic18f26k22.h: 2049: unsigned STRB3 :1;
[; ;pic18f26k22.h: 2050: };
[; ;pic18f26k22.h: 2051: struct {
[; ;pic18f26k22.h: 2052: unsigned :2;
[; ;pic18f26k22.h: 2053: unsigned STRC3 :1;
[; ;pic18f26k22.h: 2054: };
[; ;pic18f26k22.h: 2055: struct {
[; ;pic18f26k22.h: 2056: unsigned :3;
[; ;pic18f26k22.h: 2057: unsigned STRD3 :1;
[; ;pic18f26k22.h: 2058: };
[; ;pic18f26k22.h: 2059: struct {
[; ;pic18f26k22.h: 2060: unsigned :4;
[; ;pic18f26k22.h: 2061: unsigned STRSYNC3 :1;
[; ;pic18f26k22.h: 2062: };
[; ;pic18f26k22.h: 2063: } PSTR3CONbits_t;
[; ;pic18f26k22.h: 2064: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18f26k22.h: 2118: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2120
[; ;pic18f26k22.h: 2120: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18f26k22.h: 2123: extern volatile unsigned char CCP3AS @ 0xF5B;
"2125
[; ;pic18f26k22.h: 2125: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18f26k22.h: 2128: typedef union {
[; ;pic18f26k22.h: 2129: struct {
[; ;pic18f26k22.h: 2130: unsigned P3SSBD :2;
[; ;pic18f26k22.h: 2131: unsigned P3SSAC :2;
[; ;pic18f26k22.h: 2132: unsigned CCP3AS :3;
[; ;pic18f26k22.h: 2133: unsigned CCP3ASE :1;
[; ;pic18f26k22.h: 2134: };
[; ;pic18f26k22.h: 2135: struct {
[; ;pic18f26k22.h: 2136: unsigned P3SSBD0 :1;
[; ;pic18f26k22.h: 2137: unsigned P3SSBD1 :1;
[; ;pic18f26k22.h: 2138: unsigned P3SSAC0 :1;
[; ;pic18f26k22.h: 2139: unsigned P3SSAC1 :1;
[; ;pic18f26k22.h: 2140: unsigned CCP3AS0 :1;
[; ;pic18f26k22.h: 2141: unsigned CCP3AS1 :1;
[; ;pic18f26k22.h: 2142: unsigned CCP3AS2 :1;
[; ;pic18f26k22.h: 2143: };
[; ;pic18f26k22.h: 2144: struct {
[; ;pic18f26k22.h: 2145: unsigned PSS3BD :2;
[; ;pic18f26k22.h: 2146: unsigned PSS3AC :2;
[; ;pic18f26k22.h: 2147: };
[; ;pic18f26k22.h: 2148: struct {
[; ;pic18f26k22.h: 2149: unsigned PSS3BD0 :1;
[; ;pic18f26k22.h: 2150: unsigned PSS3BD1 :1;
[; ;pic18f26k22.h: 2151: unsigned PSS3AC0 :1;
[; ;pic18f26k22.h: 2152: unsigned PSS3AC1 :1;
[; ;pic18f26k22.h: 2153: };
[; ;pic18f26k22.h: 2154: } ECCP3ASbits_t;
[; ;pic18f26k22.h: 2155: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18f26k22.h: 2243: typedef union {
[; ;pic18f26k22.h: 2244: struct {
[; ;pic18f26k22.h: 2245: unsigned P3SSBD :2;
[; ;pic18f26k22.h: 2246: unsigned P3SSAC :2;
[; ;pic18f26k22.h: 2247: unsigned CCP3AS :3;
[; ;pic18f26k22.h: 2248: unsigned CCP3ASE :1;
[; ;pic18f26k22.h: 2249: };
[; ;pic18f26k22.h: 2250: struct {
[; ;pic18f26k22.h: 2251: unsigned P3SSBD0 :1;
[; ;pic18f26k22.h: 2252: unsigned P3SSBD1 :1;
[; ;pic18f26k22.h: 2253: unsigned P3SSAC0 :1;
[; ;pic18f26k22.h: 2254: unsigned P3SSAC1 :1;
[; ;pic18f26k22.h: 2255: unsigned CCP3AS0 :1;
[; ;pic18f26k22.h: 2256: unsigned CCP3AS1 :1;
[; ;pic18f26k22.h: 2257: unsigned CCP3AS2 :1;
[; ;pic18f26k22.h: 2258: };
[; ;pic18f26k22.h: 2259: struct {
[; ;pic18f26k22.h: 2260: unsigned PSS3BD :2;
[; ;pic18f26k22.h: 2261: unsigned PSS3AC :2;
[; ;pic18f26k22.h: 2262: };
[; ;pic18f26k22.h: 2263: struct {
[; ;pic18f26k22.h: 2264: unsigned PSS3BD0 :1;
[; ;pic18f26k22.h: 2265: unsigned PSS3BD1 :1;
[; ;pic18f26k22.h: 2266: unsigned PSS3AC0 :1;
[; ;pic18f26k22.h: 2267: unsigned PSS3AC1 :1;
[; ;pic18f26k22.h: 2268: };
[; ;pic18f26k22.h: 2269: } CCP3ASbits_t;
[; ;pic18f26k22.h: 2270: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18f26k22.h: 2359: extern volatile unsigned char PWM3CON @ 0xF5C;
"2361
[; ;pic18f26k22.h: 2361: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18f26k22.h: 2364: typedef union {
[; ;pic18f26k22.h: 2365: struct {
[; ;pic18f26k22.h: 2366: unsigned P3DC :7;
[; ;pic18f26k22.h: 2367: unsigned P3RSEN :1;
[; ;pic18f26k22.h: 2368: };
[; ;pic18f26k22.h: 2369: struct {
[; ;pic18f26k22.h: 2370: unsigned P3DC0 :1;
[; ;pic18f26k22.h: 2371: unsigned P3DC1 :1;
[; ;pic18f26k22.h: 2372: unsigned P3DC2 :1;
[; ;pic18f26k22.h: 2373: unsigned P3DC3 :1;
[; ;pic18f26k22.h: 2374: unsigned P3DC4 :1;
[; ;pic18f26k22.h: 2375: unsigned P3DC5 :1;
[; ;pic18f26k22.h: 2376: unsigned P3DC6 :1;
[; ;pic18f26k22.h: 2377: };
[; ;pic18f26k22.h: 2378: } PWM3CONbits_t;
[; ;pic18f26k22.h: 2379: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18f26k22.h: 2428: extern volatile unsigned char CCP3CON @ 0xF5D;
"2430
[; ;pic18f26k22.h: 2430: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18f26k22.h: 2433: typedef union {
[; ;pic18f26k22.h: 2434: struct {
[; ;pic18f26k22.h: 2435: unsigned CCP3M :4;
[; ;pic18f26k22.h: 2436: unsigned DC3B :2;
[; ;pic18f26k22.h: 2437: unsigned P3M :2;
[; ;pic18f26k22.h: 2438: };
[; ;pic18f26k22.h: 2439: struct {
[; ;pic18f26k22.h: 2440: unsigned CCP3M0 :1;
[; ;pic18f26k22.h: 2441: unsigned CCP3M1 :1;
[; ;pic18f26k22.h: 2442: unsigned CCP3M2 :1;
[; ;pic18f26k22.h: 2443: unsigned CCP3M3 :1;
[; ;pic18f26k22.h: 2444: unsigned DC3B0 :1;
[; ;pic18f26k22.h: 2445: unsigned DC3B1 :1;
[; ;pic18f26k22.h: 2446: unsigned P3M0 :1;
[; ;pic18f26k22.h: 2447: unsigned P3M1 :1;
[; ;pic18f26k22.h: 2448: };
[; ;pic18f26k22.h: 2449: } CCP3CONbits_t;
[; ;pic18f26k22.h: 2450: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18f26k22.h: 2509: extern volatile unsigned short CCPR3 @ 0xF5E;
"2511
[; ;pic18f26k22.h: 2511: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18f26k22.h: 2515: extern volatile unsigned char CCPR3L @ 0xF5E;
"2517
[; ;pic18f26k22.h: 2517: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18f26k22.h: 2520: typedef union {
[; ;pic18f26k22.h: 2521: struct {
[; ;pic18f26k22.h: 2522: unsigned CCPR3L :8;
[; ;pic18f26k22.h: 2523: };
[; ;pic18f26k22.h: 2524: } CCPR3Lbits_t;
[; ;pic18f26k22.h: 2525: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18f26k22.h: 2534: extern volatile unsigned char CCPR3H @ 0xF5F;
"2536
[; ;pic18f26k22.h: 2536: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18f26k22.h: 2539: typedef union {
[; ;pic18f26k22.h: 2540: struct {
[; ;pic18f26k22.h: 2541: unsigned CCPR3H :8;
[; ;pic18f26k22.h: 2542: };
[; ;pic18f26k22.h: 2543: } CCPR3Hbits_t;
[; ;pic18f26k22.h: 2544: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18f26k22.h: 2553: extern volatile unsigned char SLRCON @ 0xF60;
"2555
[; ;pic18f26k22.h: 2555: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18f26k22.h: 2558: typedef union {
[; ;pic18f26k22.h: 2559: struct {
[; ;pic18f26k22.h: 2560: unsigned SLRA :1;
[; ;pic18f26k22.h: 2561: unsigned SLRB :1;
[; ;pic18f26k22.h: 2562: unsigned SLRC :1;
[; ;pic18f26k22.h: 2563: };
[; ;pic18f26k22.h: 2564: } SLRCONbits_t;
[; ;pic18f26k22.h: 2565: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18f26k22.h: 2584: extern volatile unsigned char WPUB @ 0xF61;
"2586
[; ;pic18f26k22.h: 2586: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18f26k22.h: 2589: typedef union {
[; ;pic18f26k22.h: 2590: struct {
[; ;pic18f26k22.h: 2591: unsigned WPUB0 :1;
[; ;pic18f26k22.h: 2592: unsigned WPUB1 :1;
[; ;pic18f26k22.h: 2593: unsigned WPUB2 :1;
[; ;pic18f26k22.h: 2594: unsigned WPUB3 :1;
[; ;pic18f26k22.h: 2595: unsigned WPUB4 :1;
[; ;pic18f26k22.h: 2596: unsigned WPUB5 :1;
[; ;pic18f26k22.h: 2597: unsigned WPUB6 :1;
[; ;pic18f26k22.h: 2598: unsigned WPUB7 :1;
[; ;pic18f26k22.h: 2599: };
[; ;pic18f26k22.h: 2600: } WPUBbits_t;
[; ;pic18f26k22.h: 2601: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18f26k22.h: 2645: extern volatile unsigned char IOCB @ 0xF62;
"2647
[; ;pic18f26k22.h: 2647: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18f26k22.h: 2650: typedef union {
[; ;pic18f26k22.h: 2651: struct {
[; ;pic18f26k22.h: 2652: unsigned :4;
[; ;pic18f26k22.h: 2653: unsigned IOCB4 :1;
[; ;pic18f26k22.h: 2654: unsigned IOCB5 :1;
[; ;pic18f26k22.h: 2655: unsigned IOCB6 :1;
[; ;pic18f26k22.h: 2656: unsigned IOCB7 :1;
[; ;pic18f26k22.h: 2657: };
[; ;pic18f26k22.h: 2658: } IOCBbits_t;
[; ;pic18f26k22.h: 2659: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18f26k22.h: 2683: extern volatile unsigned char PSTR2CON @ 0xF63;
"2685
[; ;pic18f26k22.h: 2685: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18f26k22.h: 2688: typedef union {
[; ;pic18f26k22.h: 2689: struct {
[; ;pic18f26k22.h: 2690: unsigned STR2A :1;
[; ;pic18f26k22.h: 2691: unsigned STR2B :1;
[; ;pic18f26k22.h: 2692: unsigned STR2C :1;
[; ;pic18f26k22.h: 2693: unsigned STR2D :1;
[; ;pic18f26k22.h: 2694: unsigned STR2SYNC :1;
[; ;pic18f26k22.h: 2695: };
[; ;pic18f26k22.h: 2696: struct {
[; ;pic18f26k22.h: 2697: unsigned P2DC02 :1;
[; ;pic18f26k22.h: 2698: };
[; ;pic18f26k22.h: 2699: struct {
[; ;pic18f26k22.h: 2700: unsigned P2DC0CON :1;
[; ;pic18f26k22.h: 2701: };
[; ;pic18f26k22.h: 2702: struct {
[; ;pic18f26k22.h: 2703: unsigned :1;
[; ;pic18f26k22.h: 2704: unsigned P2DC12 :1;
[; ;pic18f26k22.h: 2705: };
[; ;pic18f26k22.h: 2706: struct {
[; ;pic18f26k22.h: 2707: unsigned :1;
[; ;pic18f26k22.h: 2708: unsigned P2DC1CON :1;
[; ;pic18f26k22.h: 2709: };
[; ;pic18f26k22.h: 2710: struct {
[; ;pic18f26k22.h: 2711: unsigned :2;
[; ;pic18f26k22.h: 2712: unsigned P2DC22 :1;
[; ;pic18f26k22.h: 2713: };
[; ;pic18f26k22.h: 2714: struct {
[; ;pic18f26k22.h: 2715: unsigned :2;
[; ;pic18f26k22.h: 2716: unsigned P2DC2CON :1;
[; ;pic18f26k22.h: 2717: };
[; ;pic18f26k22.h: 2718: struct {
[; ;pic18f26k22.h: 2719: unsigned :3;
[; ;pic18f26k22.h: 2720: unsigned P2DC32 :1;
[; ;pic18f26k22.h: 2721: };
[; ;pic18f26k22.h: 2722: struct {
[; ;pic18f26k22.h: 2723: unsigned :3;
[; ;pic18f26k22.h: 2724: unsigned P2DC3CON :1;
[; ;pic18f26k22.h: 2725: };
[; ;pic18f26k22.h: 2726: struct {
[; ;pic18f26k22.h: 2727: unsigned :4;
[; ;pic18f26k22.h: 2728: unsigned P2DC42 :1;
[; ;pic18f26k22.h: 2729: };
[; ;pic18f26k22.h: 2730: struct {
[; ;pic18f26k22.h: 2731: unsigned :4;
[; ;pic18f26k22.h: 2732: unsigned P2DC4CON :1;
[; ;pic18f26k22.h: 2733: };
[; ;pic18f26k22.h: 2734: struct {
[; ;pic18f26k22.h: 2735: unsigned STRA2 :1;
[; ;pic18f26k22.h: 2736: };
[; ;pic18f26k22.h: 2737: struct {
[; ;pic18f26k22.h: 2738: unsigned :1;
[; ;pic18f26k22.h: 2739: unsigned STRB2 :1;
[; ;pic18f26k22.h: 2740: };
[; ;pic18f26k22.h: 2741: struct {
[; ;pic18f26k22.h: 2742: unsigned :2;
[; ;pic18f26k22.h: 2743: unsigned STRC2 :1;
[; ;pic18f26k22.h: 2744: };
[; ;pic18f26k22.h: 2745: struct {
[; ;pic18f26k22.h: 2746: unsigned :3;
[; ;pic18f26k22.h: 2747: unsigned STRD2 :1;
[; ;pic18f26k22.h: 2748: };
[; ;pic18f26k22.h: 2749: struct {
[; ;pic18f26k22.h: 2750: unsigned :4;
[; ;pic18f26k22.h: 2751: unsigned STRSYNC2 :1;
[; ;pic18f26k22.h: 2752: };
[; ;pic18f26k22.h: 2753: } PSTR2CONbits_t;
[; ;pic18f26k22.h: 2754: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18f26k22.h: 2858: extern volatile unsigned char ECCP2AS @ 0xF64;
"2860
[; ;pic18f26k22.h: 2860: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18f26k22.h: 2863: extern volatile unsigned char CCP2AS @ 0xF64;
"2865
[; ;pic18f26k22.h: 2865: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18f26k22.h: 2868: typedef union {
[; ;pic18f26k22.h: 2869: struct {
[; ;pic18f26k22.h: 2870: unsigned P2SSBD :2;
[; ;pic18f26k22.h: 2871: unsigned P2SSAC :2;
[; ;pic18f26k22.h: 2872: unsigned CCP2AS :3;
[; ;pic18f26k22.h: 2873: unsigned CCP2ASE :1;
[; ;pic18f26k22.h: 2874: };
[; ;pic18f26k22.h: 2875: struct {
[; ;pic18f26k22.h: 2876: unsigned P2SSBD0 :1;
[; ;pic18f26k22.h: 2877: unsigned P2SSBD1 :1;
[; ;pic18f26k22.h: 2878: unsigned P2SSAC0 :1;
[; ;pic18f26k22.h: 2879: unsigned P2SSAC1 :1;
[; ;pic18f26k22.h: 2880: unsigned CCP2AS0 :1;
[; ;pic18f26k22.h: 2881: unsigned CCP2AS1 :1;
[; ;pic18f26k22.h: 2882: unsigned CCP2AS2 :1;
[; ;pic18f26k22.h: 2883: };
[; ;pic18f26k22.h: 2884: struct {
[; ;pic18f26k22.h: 2885: unsigned PSS2BD :2;
[; ;pic18f26k22.h: 2886: unsigned PSS2AC :2;
[; ;pic18f26k22.h: 2887: };
[; ;pic18f26k22.h: 2888: struct {
[; ;pic18f26k22.h: 2889: unsigned PSS2BD0 :1;
[; ;pic18f26k22.h: 2890: unsigned PSS2BD1 :1;
[; ;pic18f26k22.h: 2891: unsigned PSS2AC0 :1;
[; ;pic18f26k22.h: 2892: unsigned PSS2AC1 :1;
[; ;pic18f26k22.h: 2893: };
[; ;pic18f26k22.h: 2894: } ECCP2ASbits_t;
[; ;pic18f26k22.h: 2895: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18f26k22.h: 2983: typedef union {
[; ;pic18f26k22.h: 2984: struct {
[; ;pic18f26k22.h: 2985: unsigned P2SSBD :2;
[; ;pic18f26k22.h: 2986: unsigned P2SSAC :2;
[; ;pic18f26k22.h: 2987: unsigned CCP2AS :3;
[; ;pic18f26k22.h: 2988: unsigned CCP2ASE :1;
[; ;pic18f26k22.h: 2989: };
[; ;pic18f26k22.h: 2990: struct {
[; ;pic18f26k22.h: 2991: unsigned P2SSBD0 :1;
[; ;pic18f26k22.h: 2992: unsigned P2SSBD1 :1;
[; ;pic18f26k22.h: 2993: unsigned P2SSAC0 :1;
[; ;pic18f26k22.h: 2994: unsigned P2SSAC1 :1;
[; ;pic18f26k22.h: 2995: unsigned CCP2AS0 :1;
[; ;pic18f26k22.h: 2996: unsigned CCP2AS1 :1;
[; ;pic18f26k22.h: 2997: unsigned CCP2AS2 :1;
[; ;pic18f26k22.h: 2998: };
[; ;pic18f26k22.h: 2999: struct {
[; ;pic18f26k22.h: 3000: unsigned PSS2BD :2;
[; ;pic18f26k22.h: 3001: unsigned PSS2AC :2;
[; ;pic18f26k22.h: 3002: };
[; ;pic18f26k22.h: 3003: struct {
[; ;pic18f26k22.h: 3004: unsigned PSS2BD0 :1;
[; ;pic18f26k22.h: 3005: unsigned PSS2BD1 :1;
[; ;pic18f26k22.h: 3006: unsigned PSS2AC0 :1;
[; ;pic18f26k22.h: 3007: unsigned PSS2AC1 :1;
[; ;pic18f26k22.h: 3008: };
[; ;pic18f26k22.h: 3009: } CCP2ASbits_t;
[; ;pic18f26k22.h: 3010: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18f26k22.h: 3099: extern volatile unsigned char PWM2CON @ 0xF65;
"3101
[; ;pic18f26k22.h: 3101: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18f26k22.h: 3104: typedef union {
[; ;pic18f26k22.h: 3105: struct {
[; ;pic18f26k22.h: 3106: unsigned P2DC :7;
[; ;pic18f26k22.h: 3107: unsigned P2RSEN :1;
[; ;pic18f26k22.h: 3108: };
[; ;pic18f26k22.h: 3109: struct {
[; ;pic18f26k22.h: 3110: unsigned P2DC0 :1;
[; ;pic18f26k22.h: 3111: unsigned P2DC1 :1;
[; ;pic18f26k22.h: 3112: unsigned P2DC2 :1;
[; ;pic18f26k22.h: 3113: unsigned P2DC3 :1;
[; ;pic18f26k22.h: 3114: unsigned P2DC4 :1;
[; ;pic18f26k22.h: 3115: unsigned P2DC5 :1;
[; ;pic18f26k22.h: 3116: unsigned P2DC6 :1;
[; ;pic18f26k22.h: 3117: };
[; ;pic18f26k22.h: 3118: } PWM2CONbits_t;
[; ;pic18f26k22.h: 3119: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18f26k22.h: 3168: extern volatile unsigned char CCP2CON @ 0xF66;
"3170
[; ;pic18f26k22.h: 3170: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18f26k22.h: 3173: typedef union {
[; ;pic18f26k22.h: 3174: struct {
[; ;pic18f26k22.h: 3175: unsigned CCP2M :4;
[; ;pic18f26k22.h: 3176: unsigned DC2B :2;
[; ;pic18f26k22.h: 3177: unsigned P2M :2;
[; ;pic18f26k22.h: 3178: };
[; ;pic18f26k22.h: 3179: struct {
[; ;pic18f26k22.h: 3180: unsigned CCP2M0 :1;
[; ;pic18f26k22.h: 3181: unsigned CCP2M1 :1;
[; ;pic18f26k22.h: 3182: unsigned CCP2M2 :1;
[; ;pic18f26k22.h: 3183: unsigned CCP2M3 :1;
[; ;pic18f26k22.h: 3184: unsigned DC2B0 :1;
[; ;pic18f26k22.h: 3185: unsigned DC2B1 :1;
[; ;pic18f26k22.h: 3186: unsigned P2M0 :1;
[; ;pic18f26k22.h: 3187: unsigned P2M1 :1;
[; ;pic18f26k22.h: 3188: };
[; ;pic18f26k22.h: 3189: } CCP2CONbits_t;
[; ;pic18f26k22.h: 3190: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18f26k22.h: 3249: extern volatile unsigned short CCPR2 @ 0xF67;
"3251
[; ;pic18f26k22.h: 3251: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18f26k22.h: 3255: extern volatile unsigned char CCPR2L @ 0xF67;
"3257
[; ;pic18f26k22.h: 3257: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18f26k22.h: 3260: typedef union {
[; ;pic18f26k22.h: 3261: struct {
[; ;pic18f26k22.h: 3262: unsigned CCPR2L :8;
[; ;pic18f26k22.h: 3263: };
[; ;pic18f26k22.h: 3264: } CCPR2Lbits_t;
[; ;pic18f26k22.h: 3265: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18f26k22.h: 3274: extern volatile unsigned char CCPR2H @ 0xF68;
"3276
[; ;pic18f26k22.h: 3276: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18f26k22.h: 3279: typedef union {
[; ;pic18f26k22.h: 3280: struct {
[; ;pic18f26k22.h: 3281: unsigned CCPR2H :8;
[; ;pic18f26k22.h: 3282: };
[; ;pic18f26k22.h: 3283: } CCPR2Hbits_t;
[; ;pic18f26k22.h: 3284: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18f26k22.h: 3293: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3295
[; ;pic18f26k22.h: 3295: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18f26k22.h: 3298: typedef union {
[; ;pic18f26k22.h: 3299: struct {
[; ;pic18f26k22.h: 3300: unsigned DHEN :1;
[; ;pic18f26k22.h: 3301: unsigned AHEN :1;
[; ;pic18f26k22.h: 3302: unsigned SBCDE :1;
[; ;pic18f26k22.h: 3303: unsigned SDAHT :1;
[; ;pic18f26k22.h: 3304: unsigned BOEN :1;
[; ;pic18f26k22.h: 3305: unsigned SCIE :1;
[; ;pic18f26k22.h: 3306: unsigned PCIE :1;
[; ;pic18f26k22.h: 3307: unsigned ACKTIM :1;
[; ;pic18f26k22.h: 3308: };
[; ;pic18f26k22.h: 3309: } SSP2CON3bits_t;
[; ;pic18f26k22.h: 3310: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18f26k22.h: 3354: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3356
[; ;pic18f26k22.h: 3356: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18f26k22.h: 3359: typedef union {
[; ;pic18f26k22.h: 3360: struct {
[; ;pic18f26k22.h: 3361: unsigned MSK0 :1;
[; ;pic18f26k22.h: 3362: unsigned MSK1 :1;
[; ;pic18f26k22.h: 3363: unsigned MSK2 :1;
[; ;pic18f26k22.h: 3364: unsigned MSK3 :1;
[; ;pic18f26k22.h: 3365: unsigned MSK4 :1;
[; ;pic18f26k22.h: 3366: unsigned MSK5 :1;
[; ;pic18f26k22.h: 3367: unsigned MSK6 :1;
[; ;pic18f26k22.h: 3368: unsigned MSK7 :1;
[; ;pic18f26k22.h: 3369: };
[; ;pic18f26k22.h: 3370: } SSP2MSKbits_t;
[; ;pic18f26k22.h: 3371: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18f26k22.h: 3415: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3417
[; ;pic18f26k22.h: 3417: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f26k22.h: 3420: typedef union {
[; ;pic18f26k22.h: 3421: struct {
[; ;pic18f26k22.h: 3422: unsigned SEN :1;
[; ;pic18f26k22.h: 3423: unsigned RSEN :1;
[; ;pic18f26k22.h: 3424: unsigned PEN :1;
[; ;pic18f26k22.h: 3425: unsigned RCEN :1;
[; ;pic18f26k22.h: 3426: unsigned ACKEN :1;
[; ;pic18f26k22.h: 3427: unsigned ACKDT :1;
[; ;pic18f26k22.h: 3428: unsigned ACKSTAT :1;
[; ;pic18f26k22.h: 3429: unsigned GCEN :1;
[; ;pic18f26k22.h: 3430: };
[; ;pic18f26k22.h: 3431: struct {
[; ;pic18f26k22.h: 3432: unsigned :5;
[; ;pic18f26k22.h: 3433: unsigned ACKDT2 :1;
[; ;pic18f26k22.h: 3434: };
[; ;pic18f26k22.h: 3435: struct {
[; ;pic18f26k22.h: 3436: unsigned :4;
[; ;pic18f26k22.h: 3437: unsigned ACKEN2 :1;
[; ;pic18f26k22.h: 3438: };
[; ;pic18f26k22.h: 3439: struct {
[; ;pic18f26k22.h: 3440: unsigned :6;
[; ;pic18f26k22.h: 3441: unsigned ACKSTAT2 :1;
[; ;pic18f26k22.h: 3442: };
[; ;pic18f26k22.h: 3443: struct {
[; ;pic18f26k22.h: 3444: unsigned :1;
[; ;pic18f26k22.h: 3445: unsigned ADMSK12 :1;
[; ;pic18f26k22.h: 3446: };
[; ;pic18f26k22.h: 3447: struct {
[; ;pic18f26k22.h: 3448: unsigned :2;
[; ;pic18f26k22.h: 3449: unsigned ADMSK22 :1;
[; ;pic18f26k22.h: 3450: };
[; ;pic18f26k22.h: 3451: struct {
[; ;pic18f26k22.h: 3452: unsigned :3;
[; ;pic18f26k22.h: 3453: unsigned ADMSK32 :1;
[; ;pic18f26k22.h: 3454: };
[; ;pic18f26k22.h: 3455: struct {
[; ;pic18f26k22.h: 3456: unsigned :4;
[; ;pic18f26k22.h: 3457: unsigned ADMSK42 :1;
[; ;pic18f26k22.h: 3458: };
[; ;pic18f26k22.h: 3459: struct {
[; ;pic18f26k22.h: 3460: unsigned :5;
[; ;pic18f26k22.h: 3461: unsigned ADMSK52 :1;
[; ;pic18f26k22.h: 3462: };
[; ;pic18f26k22.h: 3463: struct {
[; ;pic18f26k22.h: 3464: unsigned :7;
[; ;pic18f26k22.h: 3465: unsigned GCEN2 :1;
[; ;pic18f26k22.h: 3466: };
[; ;pic18f26k22.h: 3467: struct {
[; ;pic18f26k22.h: 3468: unsigned :2;
[; ;pic18f26k22.h: 3469: unsigned PEN2 :1;
[; ;pic18f26k22.h: 3470: };
[; ;pic18f26k22.h: 3471: struct {
[; ;pic18f26k22.h: 3472: unsigned :3;
[; ;pic18f26k22.h: 3473: unsigned RCEN2 :1;
[; ;pic18f26k22.h: 3474: };
[; ;pic18f26k22.h: 3475: struct {
[; ;pic18f26k22.h: 3476: unsigned :1;
[; ;pic18f26k22.h: 3477: unsigned RSEN2 :1;
[; ;pic18f26k22.h: 3478: };
[; ;pic18f26k22.h: 3479: struct {
[; ;pic18f26k22.h: 3480: unsigned SEN2 :1;
[; ;pic18f26k22.h: 3481: };
[; ;pic18f26k22.h: 3482: } SSP2CON2bits_t;
[; ;pic18f26k22.h: 3483: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f26k22.h: 3592: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3594
[; ;pic18f26k22.h: 3594: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f26k22.h: 3597: typedef union {
[; ;pic18f26k22.h: 3598: struct {
[; ;pic18f26k22.h: 3599: unsigned SSPM :4;
[; ;pic18f26k22.h: 3600: unsigned CKP :1;
[; ;pic18f26k22.h: 3601: unsigned SSPEN :1;
[; ;pic18f26k22.h: 3602: unsigned SSPOV :1;
[; ;pic18f26k22.h: 3603: unsigned WCOL :1;
[; ;pic18f26k22.h: 3604: };
[; ;pic18f26k22.h: 3605: struct {
[; ;pic18f26k22.h: 3606: unsigned SSPM0 :1;
[; ;pic18f26k22.h: 3607: unsigned SSPM1 :1;
[; ;pic18f26k22.h: 3608: unsigned SSPM2 :1;
[; ;pic18f26k22.h: 3609: unsigned SSPM3 :1;
[; ;pic18f26k22.h: 3610: };
[; ;pic18f26k22.h: 3611: struct {
[; ;pic18f26k22.h: 3612: unsigned :4;
[; ;pic18f26k22.h: 3613: unsigned CKP2 :1;
[; ;pic18f26k22.h: 3614: };
[; ;pic18f26k22.h: 3615: struct {
[; ;pic18f26k22.h: 3616: unsigned :5;
[; ;pic18f26k22.h: 3617: unsigned SSPEN2 :1;
[; ;pic18f26k22.h: 3618: };
[; ;pic18f26k22.h: 3619: struct {
[; ;pic18f26k22.h: 3620: unsigned SSPM02 :1;
[; ;pic18f26k22.h: 3621: };
[; ;pic18f26k22.h: 3622: struct {
[; ;pic18f26k22.h: 3623: unsigned :1;
[; ;pic18f26k22.h: 3624: unsigned SSPM12 :1;
[; ;pic18f26k22.h: 3625: };
[; ;pic18f26k22.h: 3626: struct {
[; ;pic18f26k22.h: 3627: unsigned :2;
[; ;pic18f26k22.h: 3628: unsigned SSPM22 :1;
[; ;pic18f26k22.h: 3629: };
[; ;pic18f26k22.h: 3630: struct {
[; ;pic18f26k22.h: 3631: unsigned :3;
[; ;pic18f26k22.h: 3632: unsigned SSPM32 :1;
[; ;pic18f26k22.h: 3633: };
[; ;pic18f26k22.h: 3634: struct {
[; ;pic18f26k22.h: 3635: unsigned :6;
[; ;pic18f26k22.h: 3636: unsigned SSPOV2 :1;
[; ;pic18f26k22.h: 3637: };
[; ;pic18f26k22.h: 3638: struct {
[; ;pic18f26k22.h: 3639: unsigned :7;
[; ;pic18f26k22.h: 3640: unsigned WCOL2 :1;
[; ;pic18f26k22.h: 3641: };
[; ;pic18f26k22.h: 3642: } SSP2CON1bits_t;
[; ;pic18f26k22.h: 3643: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f26k22.h: 3732: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3734
[; ;pic18f26k22.h: 3734: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f26k22.h: 3737: typedef union {
[; ;pic18f26k22.h: 3738: struct {
[; ;pic18f26k22.h: 3739: unsigned :2;
[; ;pic18f26k22.h: 3740: unsigned R_NOT_W :1;
[; ;pic18f26k22.h: 3741: };
[; ;pic18f26k22.h: 3742: struct {
[; ;pic18f26k22.h: 3743: unsigned :5;
[; ;pic18f26k22.h: 3744: unsigned D_NOT_A :1;
[; ;pic18f26k22.h: 3745: };
[; ;pic18f26k22.h: 3746: struct {
[; ;pic18f26k22.h: 3747: unsigned BF :1;
[; ;pic18f26k22.h: 3748: unsigned UA :1;
[; ;pic18f26k22.h: 3749: unsigned R_nW :1;
[; ;pic18f26k22.h: 3750: unsigned S :1;
[; ;pic18f26k22.h: 3751: unsigned P :1;
[; ;pic18f26k22.h: 3752: unsigned D_nA :1;
[; ;pic18f26k22.h: 3753: unsigned CKE :1;
[; ;pic18f26k22.h: 3754: unsigned SMP :1;
[; ;pic18f26k22.h: 3755: };
[; ;pic18f26k22.h: 3756: struct {
[; ;pic18f26k22.h: 3757: unsigned :2;
[; ;pic18f26k22.h: 3758: unsigned R :1;
[; ;pic18f26k22.h: 3759: unsigned :2;
[; ;pic18f26k22.h: 3760: unsigned D :1;
[; ;pic18f26k22.h: 3761: };
[; ;pic18f26k22.h: 3762: struct {
[; ;pic18f26k22.h: 3763: unsigned :2;
[; ;pic18f26k22.h: 3764: unsigned W :1;
[; ;pic18f26k22.h: 3765: unsigned :2;
[; ;pic18f26k22.h: 3766: unsigned A :1;
[; ;pic18f26k22.h: 3767: };
[; ;pic18f26k22.h: 3768: struct {
[; ;pic18f26k22.h: 3769: unsigned :2;
[; ;pic18f26k22.h: 3770: unsigned nW :1;
[; ;pic18f26k22.h: 3771: unsigned :2;
[; ;pic18f26k22.h: 3772: unsigned nA :1;
[; ;pic18f26k22.h: 3773: };
[; ;pic18f26k22.h: 3774: struct {
[; ;pic18f26k22.h: 3775: unsigned :2;
[; ;pic18f26k22.h: 3776: unsigned R_W :1;
[; ;pic18f26k22.h: 3777: unsigned :2;
[; ;pic18f26k22.h: 3778: unsigned D_A :1;
[; ;pic18f26k22.h: 3779: };
[; ;pic18f26k22.h: 3780: struct {
[; ;pic18f26k22.h: 3781: unsigned :2;
[; ;pic18f26k22.h: 3782: unsigned NOT_WRITE :1;
[; ;pic18f26k22.h: 3783: };
[; ;pic18f26k22.h: 3784: struct {
[; ;pic18f26k22.h: 3785: unsigned :5;
[; ;pic18f26k22.h: 3786: unsigned NOT_ADDRESS :1;
[; ;pic18f26k22.h: 3787: };
[; ;pic18f26k22.h: 3788: struct {
[; ;pic18f26k22.h: 3789: unsigned :2;
[; ;pic18f26k22.h: 3790: unsigned nWRITE :1;
[; ;pic18f26k22.h: 3791: unsigned :2;
[; ;pic18f26k22.h: 3792: unsigned nADDRESS :1;
[; ;pic18f26k22.h: 3793: };
[; ;pic18f26k22.h: 3794: struct {
[; ;pic18f26k22.h: 3795: unsigned BF2 :1;
[; ;pic18f26k22.h: 3796: };
[; ;pic18f26k22.h: 3797: struct {
[; ;pic18f26k22.h: 3798: unsigned :6;
[; ;pic18f26k22.h: 3799: unsigned CKE2 :1;
[; ;pic18f26k22.h: 3800: };
[; ;pic18f26k22.h: 3801: struct {
[; ;pic18f26k22.h: 3802: unsigned :5;
[; ;pic18f26k22.h: 3803: unsigned DA2 :1;
[; ;pic18f26k22.h: 3804: };
[; ;pic18f26k22.h: 3805: struct {
[; ;pic18f26k22.h: 3806: unsigned :5;
[; ;pic18f26k22.h: 3807: unsigned DATA_ADDRESS2 :1;
[; ;pic18f26k22.h: 3808: };
[; ;pic18f26k22.h: 3809: struct {
[; ;pic18f26k22.h: 3810: unsigned :5;
[; ;pic18f26k22.h: 3811: unsigned D_A2 :1;
[; ;pic18f26k22.h: 3812: };
[; ;pic18f26k22.h: 3813: struct {
[; ;pic18f26k22.h: 3814: unsigned :5;
[; ;pic18f26k22.h: 3815: unsigned D_nA2 :1;
[; ;pic18f26k22.h: 3816: };
[; ;pic18f26k22.h: 3817: struct {
[; ;pic18f26k22.h: 3818: unsigned :5;
[; ;pic18f26k22.h: 3819: unsigned I2C_DAT2 :1;
[; ;pic18f26k22.h: 3820: };
[; ;pic18f26k22.h: 3821: struct {
[; ;pic18f26k22.h: 3822: unsigned :2;
[; ;pic18f26k22.h: 3823: unsigned I2C_READ2 :1;
[; ;pic18f26k22.h: 3824: };
[; ;pic18f26k22.h: 3825: struct {
[; ;pic18f26k22.h: 3826: unsigned :3;
[; ;pic18f26k22.h: 3827: unsigned I2C_START2 :1;
[; ;pic18f26k22.h: 3828: };
[; ;pic18f26k22.h: 3829: struct {
[; ;pic18f26k22.h: 3830: unsigned :4;
[; ;pic18f26k22.h: 3831: unsigned I2C_STOP2 :1;
[; ;pic18f26k22.h: 3832: };
[; ;pic18f26k22.h: 3833: struct {
[; ;pic18f26k22.h: 3834: unsigned :4;
[; ;pic18f26k22.h: 3835: unsigned P2 :1;
[; ;pic18f26k22.h: 3836: };
[; ;pic18f26k22.h: 3837: struct {
[; ;pic18f26k22.h: 3838: unsigned :2;
[; ;pic18f26k22.h: 3839: unsigned READ_WRITE2 :1;
[; ;pic18f26k22.h: 3840: };
[; ;pic18f26k22.h: 3841: struct {
[; ;pic18f26k22.h: 3842: unsigned :2;
[; ;pic18f26k22.h: 3843: unsigned RW2 :1;
[; ;pic18f26k22.h: 3844: };
[; ;pic18f26k22.h: 3845: struct {
[; ;pic18f26k22.h: 3846: unsigned :2;
[; ;pic18f26k22.h: 3847: unsigned R_W2 :1;
[; ;pic18f26k22.h: 3848: };
[; ;pic18f26k22.h: 3849: struct {
[; ;pic18f26k22.h: 3850: unsigned :2;
[; ;pic18f26k22.h: 3851: unsigned R_nW2 :1;
[; ;pic18f26k22.h: 3852: };
[; ;pic18f26k22.h: 3853: struct {
[; ;pic18f26k22.h: 3854: unsigned :3;
[; ;pic18f26k22.h: 3855: unsigned S2 :1;
[; ;pic18f26k22.h: 3856: };
[; ;pic18f26k22.h: 3857: struct {
[; ;pic18f26k22.h: 3858: unsigned :7;
[; ;pic18f26k22.h: 3859: unsigned SMP2 :1;
[; ;pic18f26k22.h: 3860: };
[; ;pic18f26k22.h: 3861: struct {
[; ;pic18f26k22.h: 3862: unsigned :3;
[; ;pic18f26k22.h: 3863: unsigned START2 :1;
[; ;pic18f26k22.h: 3864: };
[; ;pic18f26k22.h: 3865: struct {
[; ;pic18f26k22.h: 3866: unsigned :4;
[; ;pic18f26k22.h: 3867: unsigned STOP2 :1;
[; ;pic18f26k22.h: 3868: };
[; ;pic18f26k22.h: 3869: struct {
[; ;pic18f26k22.h: 3870: unsigned :1;
[; ;pic18f26k22.h: 3871: unsigned UA2 :1;
[; ;pic18f26k22.h: 3872: };
[; ;pic18f26k22.h: 3873: struct {
[; ;pic18f26k22.h: 3874: unsigned :5;
[; ;pic18f26k22.h: 3875: unsigned nA2 :1;
[; ;pic18f26k22.h: 3876: };
[; ;pic18f26k22.h: 3877: struct {
[; ;pic18f26k22.h: 3878: unsigned :5;
[; ;pic18f26k22.h: 3879: unsigned nADDRESS2 :1;
[; ;pic18f26k22.h: 3880: };
[; ;pic18f26k22.h: 3881: struct {
[; ;pic18f26k22.h: 3882: unsigned :2;
[; ;pic18f26k22.h: 3883: unsigned nW2 :1;
[; ;pic18f26k22.h: 3884: };
[; ;pic18f26k22.h: 3885: struct {
[; ;pic18f26k22.h: 3886: unsigned :2;
[; ;pic18f26k22.h: 3887: unsigned nWRITE2 :1;
[; ;pic18f26k22.h: 3888: };
[; ;pic18f26k22.h: 3889: } SSP2STATbits_t;
[; ;pic18f26k22.h: 3890: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f26k22.h: 4124: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4126
[; ;pic18f26k22.h: 4126: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f26k22.h: 4129: typedef union {
[; ;pic18f26k22.h: 4130: struct {
[; ;pic18f26k22.h: 4131: unsigned SSPADD :8;
[; ;pic18f26k22.h: 4132: };
[; ;pic18f26k22.h: 4133: struct {
[; ;pic18f26k22.h: 4134: unsigned MSK02 :1;
[; ;pic18f26k22.h: 4135: };
[; ;pic18f26k22.h: 4136: struct {
[; ;pic18f26k22.h: 4137: unsigned :1;
[; ;pic18f26k22.h: 4138: unsigned MSK12 :1;
[; ;pic18f26k22.h: 4139: };
[; ;pic18f26k22.h: 4140: struct {
[; ;pic18f26k22.h: 4141: unsigned :2;
[; ;pic18f26k22.h: 4142: unsigned MSK22 :1;
[; ;pic18f26k22.h: 4143: };
[; ;pic18f26k22.h: 4144: struct {
[; ;pic18f26k22.h: 4145: unsigned :3;
[; ;pic18f26k22.h: 4146: unsigned MSK32 :1;
[; ;pic18f26k22.h: 4147: };
[; ;pic18f26k22.h: 4148: struct {
[; ;pic18f26k22.h: 4149: unsigned :4;
[; ;pic18f26k22.h: 4150: unsigned MSK42 :1;
[; ;pic18f26k22.h: 4151: };
[; ;pic18f26k22.h: 4152: struct {
[; ;pic18f26k22.h: 4153: unsigned :5;
[; ;pic18f26k22.h: 4154: unsigned MSK52 :1;
[; ;pic18f26k22.h: 4155: };
[; ;pic18f26k22.h: 4156: struct {
[; ;pic18f26k22.h: 4157: unsigned :6;
[; ;pic18f26k22.h: 4158: unsigned MSK62 :1;
[; ;pic18f26k22.h: 4159: };
[; ;pic18f26k22.h: 4160: struct {
[; ;pic18f26k22.h: 4161: unsigned :7;
[; ;pic18f26k22.h: 4162: unsigned MSK72 :1;
[; ;pic18f26k22.h: 4163: };
[; ;pic18f26k22.h: 4164: } SSP2ADDbits_t;
[; ;pic18f26k22.h: 4165: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f26k22.h: 4214: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4216
[; ;pic18f26k22.h: 4216: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f26k22.h: 4219: typedef union {
[; ;pic18f26k22.h: 4220: struct {
[; ;pic18f26k22.h: 4221: unsigned SSPBUF :8;
[; ;pic18f26k22.h: 4222: };
[; ;pic18f26k22.h: 4223: } SSP2BUFbits_t;
[; ;pic18f26k22.h: 4224: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18f26k22.h: 4233: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4235
[; ;pic18f26k22.h: 4235: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18f26k22.h: 4238: extern volatile unsigned char BAUD2CON @ 0xF70;
"4240
[; ;pic18f26k22.h: 4240: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18f26k22.h: 4243: typedef union {
[; ;pic18f26k22.h: 4244: struct {
[; ;pic18f26k22.h: 4245: unsigned ABDEN :1;
[; ;pic18f26k22.h: 4246: unsigned WUE :1;
[; ;pic18f26k22.h: 4247: unsigned :1;
[; ;pic18f26k22.h: 4248: unsigned BRG16 :1;
[; ;pic18f26k22.h: 4249: unsigned CKTXP :1;
[; ;pic18f26k22.h: 4250: unsigned DTRXP :1;
[; ;pic18f26k22.h: 4251: unsigned RCIDL :1;
[; ;pic18f26k22.h: 4252: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 4253: };
[; ;pic18f26k22.h: 4254: struct {
[; ;pic18f26k22.h: 4255: unsigned :4;
[; ;pic18f26k22.h: 4256: unsigned SCKP :1;
[; ;pic18f26k22.h: 4257: };
[; ;pic18f26k22.h: 4258: struct {
[; ;pic18f26k22.h: 4259: unsigned ABDEN2 :1;
[; ;pic18f26k22.h: 4260: };
[; ;pic18f26k22.h: 4261: struct {
[; ;pic18f26k22.h: 4262: unsigned :7;
[; ;pic18f26k22.h: 4263: unsigned ABDOVF2 :1;
[; ;pic18f26k22.h: 4264: };
[; ;pic18f26k22.h: 4265: struct {
[; ;pic18f26k22.h: 4266: unsigned :3;
[; ;pic18f26k22.h: 4267: unsigned BRG162 :1;
[; ;pic18f26k22.h: 4268: };
[; ;pic18f26k22.h: 4269: struct {
[; ;pic18f26k22.h: 4270: unsigned :5;
[; ;pic18f26k22.h: 4271: unsigned DTRXP2 :1;
[; ;pic18f26k22.h: 4272: };
[; ;pic18f26k22.h: 4273: struct {
[; ;pic18f26k22.h: 4274: unsigned :6;
[; ;pic18f26k22.h: 4275: unsigned RCIDL2 :1;
[; ;pic18f26k22.h: 4276: };
[; ;pic18f26k22.h: 4277: struct {
[; ;pic18f26k22.h: 4278: unsigned :6;
[; ;pic18f26k22.h: 4279: unsigned RCMT2 :1;
[; ;pic18f26k22.h: 4280: };
[; ;pic18f26k22.h: 4281: struct {
[; ;pic18f26k22.h: 4282: unsigned :5;
[; ;pic18f26k22.h: 4283: unsigned RXDTP2 :1;
[; ;pic18f26k22.h: 4284: };
[; ;pic18f26k22.h: 4285: struct {
[; ;pic18f26k22.h: 4286: unsigned :4;
[; ;pic18f26k22.h: 4287: unsigned SCKP2 :1;
[; ;pic18f26k22.h: 4288: };
[; ;pic18f26k22.h: 4289: struct {
[; ;pic18f26k22.h: 4290: unsigned :4;
[; ;pic18f26k22.h: 4291: unsigned TXCKP2 :1;
[; ;pic18f26k22.h: 4292: };
[; ;pic18f26k22.h: 4293: struct {
[; ;pic18f26k22.h: 4294: unsigned :1;
[; ;pic18f26k22.h: 4295: unsigned WUE2 :1;
[; ;pic18f26k22.h: 4296: };
[; ;pic18f26k22.h: 4297: } BAUDCON2bits_t;
[; ;pic18f26k22.h: 4298: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18f26k22.h: 4391: typedef union {
[; ;pic18f26k22.h: 4392: struct {
[; ;pic18f26k22.h: 4393: unsigned ABDEN :1;
[; ;pic18f26k22.h: 4394: unsigned WUE :1;
[; ;pic18f26k22.h: 4395: unsigned :1;
[; ;pic18f26k22.h: 4396: unsigned BRG16 :1;
[; ;pic18f26k22.h: 4397: unsigned CKTXP :1;
[; ;pic18f26k22.h: 4398: unsigned DTRXP :1;
[; ;pic18f26k22.h: 4399: unsigned RCIDL :1;
[; ;pic18f26k22.h: 4400: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 4401: };
[; ;pic18f26k22.h: 4402: struct {
[; ;pic18f26k22.h: 4403: unsigned :4;
[; ;pic18f26k22.h: 4404: unsigned SCKP :1;
[; ;pic18f26k22.h: 4405: };
[; ;pic18f26k22.h: 4406: struct {
[; ;pic18f26k22.h: 4407: unsigned ABDEN2 :1;
[; ;pic18f26k22.h: 4408: };
[; ;pic18f26k22.h: 4409: struct {
[; ;pic18f26k22.h: 4410: unsigned :7;
[; ;pic18f26k22.h: 4411: unsigned ABDOVF2 :1;
[; ;pic18f26k22.h: 4412: };
[; ;pic18f26k22.h: 4413: struct {
[; ;pic18f26k22.h: 4414: unsigned :3;
[; ;pic18f26k22.h: 4415: unsigned BRG162 :1;
[; ;pic18f26k22.h: 4416: };
[; ;pic18f26k22.h: 4417: struct {
[; ;pic18f26k22.h: 4418: unsigned :5;
[; ;pic18f26k22.h: 4419: unsigned DTRXP2 :1;
[; ;pic18f26k22.h: 4420: };
[; ;pic18f26k22.h: 4421: struct {
[; ;pic18f26k22.h: 4422: unsigned :6;
[; ;pic18f26k22.h: 4423: unsigned RCIDL2 :1;
[; ;pic18f26k22.h: 4424: };
[; ;pic18f26k22.h: 4425: struct {
[; ;pic18f26k22.h: 4426: unsigned :6;
[; ;pic18f26k22.h: 4427: unsigned RCMT2 :1;
[; ;pic18f26k22.h: 4428: };
[; ;pic18f26k22.h: 4429: struct {
[; ;pic18f26k22.h: 4430: unsigned :5;
[; ;pic18f26k22.h: 4431: unsigned RXDTP2 :1;
[; ;pic18f26k22.h: 4432: };
[; ;pic18f26k22.h: 4433: struct {
[; ;pic18f26k22.h: 4434: unsigned :4;
[; ;pic18f26k22.h: 4435: unsigned SCKP2 :1;
[; ;pic18f26k22.h: 4436: };
[; ;pic18f26k22.h: 4437: struct {
[; ;pic18f26k22.h: 4438: unsigned :4;
[; ;pic18f26k22.h: 4439: unsigned TXCKP2 :1;
[; ;pic18f26k22.h: 4440: };
[; ;pic18f26k22.h: 4441: struct {
[; ;pic18f26k22.h: 4442: unsigned :1;
[; ;pic18f26k22.h: 4443: unsigned WUE2 :1;
[; ;pic18f26k22.h: 4444: };
[; ;pic18f26k22.h: 4445: } BAUD2CONbits_t;
[; ;pic18f26k22.h: 4446: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18f26k22.h: 4540: extern volatile unsigned char RCSTA2 @ 0xF71;
"4542
[; ;pic18f26k22.h: 4542: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18f26k22.h: 4545: extern volatile unsigned char RC2STA @ 0xF71;
"4547
[; ;pic18f26k22.h: 4547: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18f26k22.h: 4550: typedef union {
[; ;pic18f26k22.h: 4551: struct {
[; ;pic18f26k22.h: 4552: unsigned RX9D :1;
[; ;pic18f26k22.h: 4553: unsigned OERR :1;
[; ;pic18f26k22.h: 4554: unsigned FERR :1;
[; ;pic18f26k22.h: 4555: unsigned ADDEN :1;
[; ;pic18f26k22.h: 4556: unsigned CREN :1;
[; ;pic18f26k22.h: 4557: unsigned SREN :1;
[; ;pic18f26k22.h: 4558: unsigned RX9 :1;
[; ;pic18f26k22.h: 4559: unsigned SPEN :1;
[; ;pic18f26k22.h: 4560: };
[; ;pic18f26k22.h: 4561: struct {
[; ;pic18f26k22.h: 4562: unsigned :3;
[; ;pic18f26k22.h: 4563: unsigned ADEN :1;
[; ;pic18f26k22.h: 4564: };
[; ;pic18f26k22.h: 4565: struct {
[; ;pic18f26k22.h: 4566: unsigned RX9D2 :1;
[; ;pic18f26k22.h: 4567: unsigned OERR2 :1;
[; ;pic18f26k22.h: 4568: unsigned FERR2 :1;
[; ;pic18f26k22.h: 4569: unsigned ADDEN2 :1;
[; ;pic18f26k22.h: 4570: unsigned CREN2 :1;
[; ;pic18f26k22.h: 4571: unsigned SREN2 :1;
[; ;pic18f26k22.h: 4572: unsigned RX92 :1;
[; ;pic18f26k22.h: 4573: unsigned SPEN2 :1;
[; ;pic18f26k22.h: 4574: };
[; ;pic18f26k22.h: 4575: struct {
[; ;pic18f26k22.h: 4576: unsigned :6;
[; ;pic18f26k22.h: 4577: unsigned RC8_92 :1;
[; ;pic18f26k22.h: 4578: };
[; ;pic18f26k22.h: 4579: struct {
[; ;pic18f26k22.h: 4580: unsigned :6;
[; ;pic18f26k22.h: 4581: unsigned RC92 :1;
[; ;pic18f26k22.h: 4582: };
[; ;pic18f26k22.h: 4583: struct {
[; ;pic18f26k22.h: 4584: unsigned RCD82 :1;
[; ;pic18f26k22.h: 4585: };
[; ;pic18f26k22.h: 4586: } RCSTA2bits_t;
[; ;pic18f26k22.h: 4587: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18f26k22.h: 4690: typedef union {
[; ;pic18f26k22.h: 4691: struct {
[; ;pic18f26k22.h: 4692: unsigned RX9D :1;
[; ;pic18f26k22.h: 4693: unsigned OERR :1;
[; ;pic18f26k22.h: 4694: unsigned FERR :1;
[; ;pic18f26k22.h: 4695: unsigned ADDEN :1;
[; ;pic18f26k22.h: 4696: unsigned CREN :1;
[; ;pic18f26k22.h: 4697: unsigned SREN :1;
[; ;pic18f26k22.h: 4698: unsigned RX9 :1;
[; ;pic18f26k22.h: 4699: unsigned SPEN :1;
[; ;pic18f26k22.h: 4700: };
[; ;pic18f26k22.h: 4701: struct {
[; ;pic18f26k22.h: 4702: unsigned :3;
[; ;pic18f26k22.h: 4703: unsigned ADEN :1;
[; ;pic18f26k22.h: 4704: };
[; ;pic18f26k22.h: 4705: struct {
[; ;pic18f26k22.h: 4706: unsigned RX9D2 :1;
[; ;pic18f26k22.h: 4707: unsigned OERR2 :1;
[; ;pic18f26k22.h: 4708: unsigned FERR2 :1;
[; ;pic18f26k22.h: 4709: unsigned ADDEN2 :1;
[; ;pic18f26k22.h: 4710: unsigned CREN2 :1;
[; ;pic18f26k22.h: 4711: unsigned SREN2 :1;
[; ;pic18f26k22.h: 4712: unsigned RX92 :1;
[; ;pic18f26k22.h: 4713: unsigned SPEN2 :1;
[; ;pic18f26k22.h: 4714: };
[; ;pic18f26k22.h: 4715: struct {
[; ;pic18f26k22.h: 4716: unsigned :6;
[; ;pic18f26k22.h: 4717: unsigned RC8_92 :1;
[; ;pic18f26k22.h: 4718: };
[; ;pic18f26k22.h: 4719: struct {
[; ;pic18f26k22.h: 4720: unsigned :6;
[; ;pic18f26k22.h: 4721: unsigned RC92 :1;
[; ;pic18f26k22.h: 4722: };
[; ;pic18f26k22.h: 4723: struct {
[; ;pic18f26k22.h: 4724: unsigned RCD82 :1;
[; ;pic18f26k22.h: 4725: };
[; ;pic18f26k22.h: 4726: } RC2STAbits_t;
[; ;pic18f26k22.h: 4727: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18f26k22.h: 4831: extern volatile unsigned char TXSTA2 @ 0xF72;
"4833
[; ;pic18f26k22.h: 4833: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18f26k22.h: 4836: extern volatile unsigned char TX2STA @ 0xF72;
"4838
[; ;pic18f26k22.h: 4838: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18f26k22.h: 4841: typedef union {
[; ;pic18f26k22.h: 4842: struct {
[; ;pic18f26k22.h: 4843: unsigned TX9D :1;
[; ;pic18f26k22.h: 4844: unsigned TRMT :1;
[; ;pic18f26k22.h: 4845: unsigned BRGH :1;
[; ;pic18f26k22.h: 4846: unsigned SENDB :1;
[; ;pic18f26k22.h: 4847: unsigned SYNC :1;
[; ;pic18f26k22.h: 4848: unsigned TXEN :1;
[; ;pic18f26k22.h: 4849: unsigned TX9 :1;
[; ;pic18f26k22.h: 4850: unsigned CSRC :1;
[; ;pic18f26k22.h: 4851: };
[; ;pic18f26k22.h: 4852: struct {
[; ;pic18f26k22.h: 4853: unsigned TX9D2 :1;
[; ;pic18f26k22.h: 4854: unsigned TRMT2 :1;
[; ;pic18f26k22.h: 4855: unsigned BRGH2 :1;
[; ;pic18f26k22.h: 4856: unsigned SENDB2 :1;
[; ;pic18f26k22.h: 4857: unsigned SYNC2 :1;
[; ;pic18f26k22.h: 4858: unsigned TXEN2 :1;
[; ;pic18f26k22.h: 4859: unsigned TX92 :1;
[; ;pic18f26k22.h: 4860: unsigned CSRC2 :1;
[; ;pic18f26k22.h: 4861: };
[; ;pic18f26k22.h: 4862: struct {
[; ;pic18f26k22.h: 4863: unsigned :6;
[; ;pic18f26k22.h: 4864: unsigned TX8_92 :1;
[; ;pic18f26k22.h: 4865: };
[; ;pic18f26k22.h: 4866: struct {
[; ;pic18f26k22.h: 4867: unsigned TXD82 :1;
[; ;pic18f26k22.h: 4868: };
[; ;pic18f26k22.h: 4869: } TXSTA2bits_t;
[; ;pic18f26k22.h: 4870: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18f26k22.h: 4963: typedef union {
[; ;pic18f26k22.h: 4964: struct {
[; ;pic18f26k22.h: 4965: unsigned TX9D :1;
[; ;pic18f26k22.h: 4966: unsigned TRMT :1;
[; ;pic18f26k22.h: 4967: unsigned BRGH :1;
[; ;pic18f26k22.h: 4968: unsigned SENDB :1;
[; ;pic18f26k22.h: 4969: unsigned SYNC :1;
[; ;pic18f26k22.h: 4970: unsigned TXEN :1;
[; ;pic18f26k22.h: 4971: unsigned TX9 :1;
[; ;pic18f26k22.h: 4972: unsigned CSRC :1;
[; ;pic18f26k22.h: 4973: };
[; ;pic18f26k22.h: 4974: struct {
[; ;pic18f26k22.h: 4975: unsigned TX9D2 :1;
[; ;pic18f26k22.h: 4976: unsigned TRMT2 :1;
[; ;pic18f26k22.h: 4977: unsigned BRGH2 :1;
[; ;pic18f26k22.h: 4978: unsigned SENDB2 :1;
[; ;pic18f26k22.h: 4979: unsigned SYNC2 :1;
[; ;pic18f26k22.h: 4980: unsigned TXEN2 :1;
[; ;pic18f26k22.h: 4981: unsigned TX92 :1;
[; ;pic18f26k22.h: 4982: unsigned CSRC2 :1;
[; ;pic18f26k22.h: 4983: };
[; ;pic18f26k22.h: 4984: struct {
[; ;pic18f26k22.h: 4985: unsigned :6;
[; ;pic18f26k22.h: 4986: unsigned TX8_92 :1;
[; ;pic18f26k22.h: 4987: };
[; ;pic18f26k22.h: 4988: struct {
[; ;pic18f26k22.h: 4989: unsigned TXD82 :1;
[; ;pic18f26k22.h: 4990: };
[; ;pic18f26k22.h: 4991: } TX2STAbits_t;
[; ;pic18f26k22.h: 4992: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18f26k22.h: 5086: extern volatile unsigned char TXREG2 @ 0xF73;
"5088
[; ;pic18f26k22.h: 5088: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18f26k22.h: 5091: extern volatile unsigned char TX2REG @ 0xF73;
"5093
[; ;pic18f26k22.h: 5093: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18f26k22.h: 5096: typedef union {
[; ;pic18f26k22.h: 5097: struct {
[; ;pic18f26k22.h: 5098: unsigned TX2REG :8;
[; ;pic18f26k22.h: 5099: };
[; ;pic18f26k22.h: 5100: } TXREG2bits_t;
[; ;pic18f26k22.h: 5101: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18f26k22.h: 5109: typedef union {
[; ;pic18f26k22.h: 5110: struct {
[; ;pic18f26k22.h: 5111: unsigned TX2REG :8;
[; ;pic18f26k22.h: 5112: };
[; ;pic18f26k22.h: 5113: } TX2REGbits_t;
[; ;pic18f26k22.h: 5114: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18f26k22.h: 5123: extern volatile unsigned char RCREG2 @ 0xF74;
"5125
[; ;pic18f26k22.h: 5125: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18f26k22.h: 5128: extern volatile unsigned char RC2REG @ 0xF74;
"5130
[; ;pic18f26k22.h: 5130: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18f26k22.h: 5133: typedef union {
[; ;pic18f26k22.h: 5134: struct {
[; ;pic18f26k22.h: 5135: unsigned RC2REG :8;
[; ;pic18f26k22.h: 5136: };
[; ;pic18f26k22.h: 5137: } RCREG2bits_t;
[; ;pic18f26k22.h: 5138: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18f26k22.h: 5146: typedef union {
[; ;pic18f26k22.h: 5147: struct {
[; ;pic18f26k22.h: 5148: unsigned RC2REG :8;
[; ;pic18f26k22.h: 5149: };
[; ;pic18f26k22.h: 5150: } RC2REGbits_t;
[; ;pic18f26k22.h: 5151: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18f26k22.h: 5160: extern volatile unsigned char SPBRG2 @ 0xF75;
"5162
[; ;pic18f26k22.h: 5162: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18f26k22.h: 5165: extern volatile unsigned char SP2BRG @ 0xF75;
"5167
[; ;pic18f26k22.h: 5167: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18f26k22.h: 5170: typedef union {
[; ;pic18f26k22.h: 5171: struct {
[; ;pic18f26k22.h: 5172: unsigned SP2BRG :8;
[; ;pic18f26k22.h: 5173: };
[; ;pic18f26k22.h: 5174: } SPBRG2bits_t;
[; ;pic18f26k22.h: 5175: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18f26k22.h: 5183: typedef union {
[; ;pic18f26k22.h: 5184: struct {
[; ;pic18f26k22.h: 5185: unsigned SP2BRG :8;
[; ;pic18f26k22.h: 5186: };
[; ;pic18f26k22.h: 5187: } SP2BRGbits_t;
[; ;pic18f26k22.h: 5188: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18f26k22.h: 5197: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5199
[; ;pic18f26k22.h: 5199: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18f26k22.h: 5202: extern volatile unsigned char SP2BRGH @ 0xF76;
"5204
[; ;pic18f26k22.h: 5204: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18f26k22.h: 5207: typedef union {
[; ;pic18f26k22.h: 5208: struct {
[; ;pic18f26k22.h: 5209: unsigned SP2BRGH :8;
[; ;pic18f26k22.h: 5210: };
[; ;pic18f26k22.h: 5211: } SPBRGH2bits_t;
[; ;pic18f26k22.h: 5212: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18f26k22.h: 5220: typedef union {
[; ;pic18f26k22.h: 5221: struct {
[; ;pic18f26k22.h: 5222: unsigned SP2BRGH :8;
[; ;pic18f26k22.h: 5223: };
[; ;pic18f26k22.h: 5224: } SP2BRGHbits_t;
[; ;pic18f26k22.h: 5225: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18f26k22.h: 5234: extern volatile unsigned char CM2CON1 @ 0xF77;
"5236
[; ;pic18f26k22.h: 5236: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18f26k22.h: 5239: extern volatile unsigned char CM12CON @ 0xF77;
"5241
[; ;pic18f26k22.h: 5241: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18f26k22.h: 5244: typedef union {
[; ;pic18f26k22.h: 5245: struct {
[; ;pic18f26k22.h: 5246: unsigned C2SYNC :1;
[; ;pic18f26k22.h: 5247: unsigned C1SYNC :1;
[; ;pic18f26k22.h: 5248: unsigned C2HYS :1;
[; ;pic18f26k22.h: 5249: unsigned C1HYS :1;
[; ;pic18f26k22.h: 5250: unsigned C2RSEL :1;
[; ;pic18f26k22.h: 5251: unsigned C1RSEL :1;
[; ;pic18f26k22.h: 5252: unsigned MC2OUT :1;
[; ;pic18f26k22.h: 5253: unsigned MC1OUT :1;
[; ;pic18f26k22.h: 5254: };
[; ;pic18f26k22.h: 5255: } CM2CON1bits_t;
[; ;pic18f26k22.h: 5256: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18f26k22.h: 5299: typedef union {
[; ;pic18f26k22.h: 5300: struct {
[; ;pic18f26k22.h: 5301: unsigned C2SYNC :1;
[; ;pic18f26k22.h: 5302: unsigned C1SYNC :1;
[; ;pic18f26k22.h: 5303: unsigned C2HYS :1;
[; ;pic18f26k22.h: 5304: unsigned C1HYS :1;
[; ;pic18f26k22.h: 5305: unsigned C2RSEL :1;
[; ;pic18f26k22.h: 5306: unsigned C1RSEL :1;
[; ;pic18f26k22.h: 5307: unsigned MC2OUT :1;
[; ;pic18f26k22.h: 5308: unsigned MC1OUT :1;
[; ;pic18f26k22.h: 5309: };
[; ;pic18f26k22.h: 5310: } CM12CONbits_t;
[; ;pic18f26k22.h: 5311: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18f26k22.h: 5355: extern volatile unsigned char CM2CON0 @ 0xF78;
"5357
[; ;pic18f26k22.h: 5357: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18f26k22.h: 5360: extern volatile unsigned char CM2CON @ 0xF78;
"5362
[; ;pic18f26k22.h: 5362: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18f26k22.h: 5365: typedef union {
[; ;pic18f26k22.h: 5366: struct {
[; ;pic18f26k22.h: 5367: unsigned C2CH :2;
[; ;pic18f26k22.h: 5368: unsigned C2R :1;
[; ;pic18f26k22.h: 5369: unsigned C2SP :1;
[; ;pic18f26k22.h: 5370: unsigned C2POL :1;
[; ;pic18f26k22.h: 5371: unsigned C2OE :1;
[; ;pic18f26k22.h: 5372: unsigned C2OUT :1;
[; ;pic18f26k22.h: 5373: unsigned C2ON :1;
[; ;pic18f26k22.h: 5374: };
[; ;pic18f26k22.h: 5375: struct {
[; ;pic18f26k22.h: 5376: unsigned C2CH0 :1;
[; ;pic18f26k22.h: 5377: unsigned C2CH1 :1;
[; ;pic18f26k22.h: 5378: };
[; ;pic18f26k22.h: 5379: struct {
[; ;pic18f26k22.h: 5380: unsigned CCH02 :1;
[; ;pic18f26k22.h: 5381: };
[; ;pic18f26k22.h: 5382: struct {
[; ;pic18f26k22.h: 5383: unsigned :1;
[; ;pic18f26k22.h: 5384: unsigned CCH12 :1;
[; ;pic18f26k22.h: 5385: };
[; ;pic18f26k22.h: 5386: struct {
[; ;pic18f26k22.h: 5387: unsigned :6;
[; ;pic18f26k22.h: 5388: unsigned COE2 :1;
[; ;pic18f26k22.h: 5389: };
[; ;pic18f26k22.h: 5390: struct {
[; ;pic18f26k22.h: 5391: unsigned :7;
[; ;pic18f26k22.h: 5392: unsigned CON2 :1;
[; ;pic18f26k22.h: 5393: };
[; ;pic18f26k22.h: 5394: struct {
[; ;pic18f26k22.h: 5395: unsigned :5;
[; ;pic18f26k22.h: 5396: unsigned CPOL2 :1;
[; ;pic18f26k22.h: 5397: };
[; ;pic18f26k22.h: 5398: struct {
[; ;pic18f26k22.h: 5399: unsigned :2;
[; ;pic18f26k22.h: 5400: unsigned CREF2 :1;
[; ;pic18f26k22.h: 5401: };
[; ;pic18f26k22.h: 5402: struct {
[; ;pic18f26k22.h: 5403: unsigned :3;
[; ;pic18f26k22.h: 5404: unsigned EVPOL02 :1;
[; ;pic18f26k22.h: 5405: };
[; ;pic18f26k22.h: 5406: struct {
[; ;pic18f26k22.h: 5407: unsigned :4;
[; ;pic18f26k22.h: 5408: unsigned EVPOL12 :1;
[; ;pic18f26k22.h: 5409: };
[; ;pic18f26k22.h: 5410: } CM2CON0bits_t;
[; ;pic18f26k22.h: 5411: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18f26k22.h: 5499: typedef union {
[; ;pic18f26k22.h: 5500: struct {
[; ;pic18f26k22.h: 5501: unsigned C2CH :2;
[; ;pic18f26k22.h: 5502: unsigned C2R :1;
[; ;pic18f26k22.h: 5503: unsigned C2SP :1;
[; ;pic18f26k22.h: 5504: unsigned C2POL :1;
[; ;pic18f26k22.h: 5505: unsigned C2OE :1;
[; ;pic18f26k22.h: 5506: unsigned C2OUT :1;
[; ;pic18f26k22.h: 5507: unsigned C2ON :1;
[; ;pic18f26k22.h: 5508: };
[; ;pic18f26k22.h: 5509: struct {
[; ;pic18f26k22.h: 5510: unsigned C2CH0 :1;
[; ;pic18f26k22.h: 5511: unsigned C2CH1 :1;
[; ;pic18f26k22.h: 5512: };
[; ;pic18f26k22.h: 5513: struct {
[; ;pic18f26k22.h: 5514: unsigned CCH02 :1;
[; ;pic18f26k22.h: 5515: };
[; ;pic18f26k22.h: 5516: struct {
[; ;pic18f26k22.h: 5517: unsigned :1;
[; ;pic18f26k22.h: 5518: unsigned CCH12 :1;
[; ;pic18f26k22.h: 5519: };
[; ;pic18f26k22.h: 5520: struct {
[; ;pic18f26k22.h: 5521: unsigned :6;
[; ;pic18f26k22.h: 5522: unsigned COE2 :1;
[; ;pic18f26k22.h: 5523: };
[; ;pic18f26k22.h: 5524: struct {
[; ;pic18f26k22.h: 5525: unsigned :7;
[; ;pic18f26k22.h: 5526: unsigned CON2 :1;
[; ;pic18f26k22.h: 5527: };
[; ;pic18f26k22.h: 5528: struct {
[; ;pic18f26k22.h: 5529: unsigned :5;
[; ;pic18f26k22.h: 5530: unsigned CPOL2 :1;
[; ;pic18f26k22.h: 5531: };
[; ;pic18f26k22.h: 5532: struct {
[; ;pic18f26k22.h: 5533: unsigned :2;
[; ;pic18f26k22.h: 5534: unsigned CREF2 :1;
[; ;pic18f26k22.h: 5535: };
[; ;pic18f26k22.h: 5536: struct {
[; ;pic18f26k22.h: 5537: unsigned :3;
[; ;pic18f26k22.h: 5538: unsigned EVPOL02 :1;
[; ;pic18f26k22.h: 5539: };
[; ;pic18f26k22.h: 5540: struct {
[; ;pic18f26k22.h: 5541: unsigned :4;
[; ;pic18f26k22.h: 5542: unsigned EVPOL12 :1;
[; ;pic18f26k22.h: 5543: };
[; ;pic18f26k22.h: 5544: } CM2CONbits_t;
[; ;pic18f26k22.h: 5545: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18f26k22.h: 5634: extern volatile unsigned char CM1CON0 @ 0xF79;
"5636
[; ;pic18f26k22.h: 5636: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18f26k22.h: 5639: extern volatile unsigned char CM1CON @ 0xF79;
"5641
[; ;pic18f26k22.h: 5641: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18f26k22.h: 5644: typedef union {
[; ;pic18f26k22.h: 5645: struct {
[; ;pic18f26k22.h: 5646: unsigned C1CH :2;
[; ;pic18f26k22.h: 5647: unsigned C1R :1;
[; ;pic18f26k22.h: 5648: unsigned C1SP :1;
[; ;pic18f26k22.h: 5649: unsigned C1POL :1;
[; ;pic18f26k22.h: 5650: unsigned C1OE :1;
[; ;pic18f26k22.h: 5651: unsigned C1OUT :1;
[; ;pic18f26k22.h: 5652: unsigned C1ON :1;
[; ;pic18f26k22.h: 5653: };
[; ;pic18f26k22.h: 5654: struct {
[; ;pic18f26k22.h: 5655: unsigned C1CH0 :1;
[; ;pic18f26k22.h: 5656: unsigned C1CH1 :1;
[; ;pic18f26k22.h: 5657: };
[; ;pic18f26k22.h: 5658: struct {
[; ;pic18f26k22.h: 5659: unsigned CCH0 :1;
[; ;pic18f26k22.h: 5660: };
[; ;pic18f26k22.h: 5661: struct {
[; ;pic18f26k22.h: 5662: unsigned CCH01 :1;
[; ;pic18f26k22.h: 5663: };
[; ;pic18f26k22.h: 5664: struct {
[; ;pic18f26k22.h: 5665: unsigned :1;
[; ;pic18f26k22.h: 5666: unsigned CCH1 :1;
[; ;pic18f26k22.h: 5667: };
[; ;pic18f26k22.h: 5668: struct {
[; ;pic18f26k22.h: 5669: unsigned :1;
[; ;pic18f26k22.h: 5670: unsigned CCH11 :1;
[; ;pic18f26k22.h: 5671: };
[; ;pic18f26k22.h: 5672: struct {
[; ;pic18f26k22.h: 5673: unsigned :6;
[; ;pic18f26k22.h: 5674: unsigned COE :1;
[; ;pic18f26k22.h: 5675: };
[; ;pic18f26k22.h: 5676: struct {
[; ;pic18f26k22.h: 5677: unsigned :6;
[; ;pic18f26k22.h: 5678: unsigned COE1 :1;
[; ;pic18f26k22.h: 5679: };
[; ;pic18f26k22.h: 5680: struct {
[; ;pic18f26k22.h: 5681: unsigned :7;
[; ;pic18f26k22.h: 5682: unsigned CON :1;
[; ;pic18f26k22.h: 5683: };
[; ;pic18f26k22.h: 5684: struct {
[; ;pic18f26k22.h: 5685: unsigned :7;
[; ;pic18f26k22.h: 5686: unsigned CON1 :1;
[; ;pic18f26k22.h: 5687: };
[; ;pic18f26k22.h: 5688: struct {
[; ;pic18f26k22.h: 5689: unsigned :5;
[; ;pic18f26k22.h: 5690: unsigned CPOL :1;
[; ;pic18f26k22.h: 5691: };
[; ;pic18f26k22.h: 5692: struct {
[; ;pic18f26k22.h: 5693: unsigned :5;
[; ;pic18f26k22.h: 5694: unsigned CPOL1 :1;
[; ;pic18f26k22.h: 5695: };
[; ;pic18f26k22.h: 5696: struct {
[; ;pic18f26k22.h: 5697: unsigned :2;
[; ;pic18f26k22.h: 5698: unsigned CREF :1;
[; ;pic18f26k22.h: 5699: };
[; ;pic18f26k22.h: 5700: struct {
[; ;pic18f26k22.h: 5701: unsigned :2;
[; ;pic18f26k22.h: 5702: unsigned CREF1 :1;
[; ;pic18f26k22.h: 5703: };
[; ;pic18f26k22.h: 5704: struct {
[; ;pic18f26k22.h: 5705: unsigned :3;
[; ;pic18f26k22.h: 5706: unsigned EVPOL0 :1;
[; ;pic18f26k22.h: 5707: };
[; ;pic18f26k22.h: 5708: struct {
[; ;pic18f26k22.h: 5709: unsigned :3;
[; ;pic18f26k22.h: 5710: unsigned EVPOL01 :1;
[; ;pic18f26k22.h: 5711: };
[; ;pic18f26k22.h: 5712: struct {
[; ;pic18f26k22.h: 5713: unsigned :4;
[; ;pic18f26k22.h: 5714: unsigned EVPOL1 :1;
[; ;pic18f26k22.h: 5715: };
[; ;pic18f26k22.h: 5716: struct {
[; ;pic18f26k22.h: 5717: unsigned :4;
[; ;pic18f26k22.h: 5718: unsigned EVPOL11 :1;
[; ;pic18f26k22.h: 5719: };
[; ;pic18f26k22.h: 5720: } CM1CON0bits_t;
[; ;pic18f26k22.h: 5721: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18f26k22.h: 5849: typedef union {
[; ;pic18f26k22.h: 5850: struct {
[; ;pic18f26k22.h: 5851: unsigned C1CH :2;
[; ;pic18f26k22.h: 5852: unsigned C1R :1;
[; ;pic18f26k22.h: 5853: unsigned C1SP :1;
[; ;pic18f26k22.h: 5854: unsigned C1POL :1;
[; ;pic18f26k22.h: 5855: unsigned C1OE :1;
[; ;pic18f26k22.h: 5856: unsigned C1OUT :1;
[; ;pic18f26k22.h: 5857: unsigned C1ON :1;
[; ;pic18f26k22.h: 5858: };
[; ;pic18f26k22.h: 5859: struct {
[; ;pic18f26k22.h: 5860: unsigned C1CH0 :1;
[; ;pic18f26k22.h: 5861: unsigned C1CH1 :1;
[; ;pic18f26k22.h: 5862: };
[; ;pic18f26k22.h: 5863: struct {
[; ;pic18f26k22.h: 5864: unsigned CCH0 :1;
[; ;pic18f26k22.h: 5865: };
[; ;pic18f26k22.h: 5866: struct {
[; ;pic18f26k22.h: 5867: unsigned CCH01 :1;
[; ;pic18f26k22.h: 5868: };
[; ;pic18f26k22.h: 5869: struct {
[; ;pic18f26k22.h: 5870: unsigned :1;
[; ;pic18f26k22.h: 5871: unsigned CCH1 :1;
[; ;pic18f26k22.h: 5872: };
[; ;pic18f26k22.h: 5873: struct {
[; ;pic18f26k22.h: 5874: unsigned :1;
[; ;pic18f26k22.h: 5875: unsigned CCH11 :1;
[; ;pic18f26k22.h: 5876: };
[; ;pic18f26k22.h: 5877: struct {
[; ;pic18f26k22.h: 5878: unsigned :6;
[; ;pic18f26k22.h: 5879: unsigned COE :1;
[; ;pic18f26k22.h: 5880: };
[; ;pic18f26k22.h: 5881: struct {
[; ;pic18f26k22.h: 5882: unsigned :6;
[; ;pic18f26k22.h: 5883: unsigned COE1 :1;
[; ;pic18f26k22.h: 5884: };
[; ;pic18f26k22.h: 5885: struct {
[; ;pic18f26k22.h: 5886: unsigned :7;
[; ;pic18f26k22.h: 5887: unsigned CON :1;
[; ;pic18f26k22.h: 5888: };
[; ;pic18f26k22.h: 5889: struct {
[; ;pic18f26k22.h: 5890: unsigned :7;
[; ;pic18f26k22.h: 5891: unsigned CON1 :1;
[; ;pic18f26k22.h: 5892: };
[; ;pic18f26k22.h: 5893: struct {
[; ;pic18f26k22.h: 5894: unsigned :5;
[; ;pic18f26k22.h: 5895: unsigned CPOL :1;
[; ;pic18f26k22.h: 5896: };
[; ;pic18f26k22.h: 5897: struct {
[; ;pic18f26k22.h: 5898: unsigned :5;
[; ;pic18f26k22.h: 5899: unsigned CPOL1 :1;
[; ;pic18f26k22.h: 5900: };
[; ;pic18f26k22.h: 5901: struct {
[; ;pic18f26k22.h: 5902: unsigned :2;
[; ;pic18f26k22.h: 5903: unsigned CREF :1;
[; ;pic18f26k22.h: 5904: };
[; ;pic18f26k22.h: 5905: struct {
[; ;pic18f26k22.h: 5906: unsigned :2;
[; ;pic18f26k22.h: 5907: unsigned CREF1 :1;
[; ;pic18f26k22.h: 5908: };
[; ;pic18f26k22.h: 5909: struct {
[; ;pic18f26k22.h: 5910: unsigned :3;
[; ;pic18f26k22.h: 5911: unsigned EVPOL0 :1;
[; ;pic18f26k22.h: 5912: };
[; ;pic18f26k22.h: 5913: struct {
[; ;pic18f26k22.h: 5914: unsigned :3;
[; ;pic18f26k22.h: 5915: unsigned EVPOL01 :1;
[; ;pic18f26k22.h: 5916: };
[; ;pic18f26k22.h: 5917: struct {
[; ;pic18f26k22.h: 5918: unsigned :4;
[; ;pic18f26k22.h: 5919: unsigned EVPOL1 :1;
[; ;pic18f26k22.h: 5920: };
[; ;pic18f26k22.h: 5921: struct {
[; ;pic18f26k22.h: 5922: unsigned :4;
[; ;pic18f26k22.h: 5923: unsigned EVPOL11 :1;
[; ;pic18f26k22.h: 5924: };
[; ;pic18f26k22.h: 5925: } CM1CONbits_t;
[; ;pic18f26k22.h: 5926: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18f26k22.h: 6055: extern volatile unsigned char PIE4 @ 0xF7A;
"6057
[; ;pic18f26k22.h: 6057: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18f26k22.h: 6060: typedef union {
[; ;pic18f26k22.h: 6061: struct {
[; ;pic18f26k22.h: 6062: unsigned CCP3IE :1;
[; ;pic18f26k22.h: 6063: unsigned CCP4IE :1;
[; ;pic18f26k22.h: 6064: unsigned CCP5IE :1;
[; ;pic18f26k22.h: 6065: };
[; ;pic18f26k22.h: 6066: } PIE4bits_t;
[; ;pic18f26k22.h: 6067: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18f26k22.h: 6086: extern volatile unsigned char PIR4 @ 0xF7B;
"6088
[; ;pic18f26k22.h: 6088: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18f26k22.h: 6091: typedef union {
[; ;pic18f26k22.h: 6092: struct {
[; ;pic18f26k22.h: 6093: unsigned CCP3IF :1;
[; ;pic18f26k22.h: 6094: unsigned CCP4IF :1;
[; ;pic18f26k22.h: 6095: unsigned CCP5IF :1;
[; ;pic18f26k22.h: 6096: };
[; ;pic18f26k22.h: 6097: } PIR4bits_t;
[; ;pic18f26k22.h: 6098: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18f26k22.h: 6117: extern volatile unsigned char IPR4 @ 0xF7C;
"6119
[; ;pic18f26k22.h: 6119: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18f26k22.h: 6122: typedef union {
[; ;pic18f26k22.h: 6123: struct {
[; ;pic18f26k22.h: 6124: unsigned CCP3IP :1;
[; ;pic18f26k22.h: 6125: unsigned CCP4IP :1;
[; ;pic18f26k22.h: 6126: unsigned CCP5IP :1;
[; ;pic18f26k22.h: 6127: };
[; ;pic18f26k22.h: 6128: struct {
[; ;pic18f26k22.h: 6129: unsigned CCIP3IP :1;
[; ;pic18f26k22.h: 6130: };
[; ;pic18f26k22.h: 6131: } IPR4bits_t;
[; ;pic18f26k22.h: 6132: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18f26k22.h: 6156: extern volatile unsigned char PIE5 @ 0xF7D;
"6158
[; ;pic18f26k22.h: 6158: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18f26k22.h: 6161: typedef union {
[; ;pic18f26k22.h: 6162: struct {
[; ;pic18f26k22.h: 6163: unsigned TMR4IE :1;
[; ;pic18f26k22.h: 6164: unsigned TMR5IE :1;
[; ;pic18f26k22.h: 6165: unsigned TMR6IE :1;
[; ;pic18f26k22.h: 6166: };
[; ;pic18f26k22.h: 6167: } PIE5bits_t;
[; ;pic18f26k22.h: 6168: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18f26k22.h: 6187: extern volatile unsigned char PIR5 @ 0xF7E;
"6189
[; ;pic18f26k22.h: 6189: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18f26k22.h: 6192: typedef union {
[; ;pic18f26k22.h: 6193: struct {
[; ;pic18f26k22.h: 6194: unsigned TMR4IF :1;
[; ;pic18f26k22.h: 6195: unsigned TMR5IF :1;
[; ;pic18f26k22.h: 6196: unsigned TMR6IF :1;
[; ;pic18f26k22.h: 6197: };
[; ;pic18f26k22.h: 6198: } PIR5bits_t;
[; ;pic18f26k22.h: 6199: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18f26k22.h: 6218: extern volatile unsigned char IPR5 @ 0xF7F;
"6220
[; ;pic18f26k22.h: 6220: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18f26k22.h: 6223: typedef union {
[; ;pic18f26k22.h: 6224: struct {
[; ;pic18f26k22.h: 6225: unsigned TMR4IP :1;
[; ;pic18f26k22.h: 6226: unsigned TMR5IP :1;
[; ;pic18f26k22.h: 6227: unsigned TMR6IP :1;
[; ;pic18f26k22.h: 6228: };
[; ;pic18f26k22.h: 6229: struct {
[; ;pic18f26k22.h: 6230: unsigned CCH05 :1;
[; ;pic18f26k22.h: 6231: };
[; ;pic18f26k22.h: 6232: struct {
[; ;pic18f26k22.h: 6233: unsigned :1;
[; ;pic18f26k22.h: 6234: unsigned CCH15 :1;
[; ;pic18f26k22.h: 6235: };
[; ;pic18f26k22.h: 6236: } IPR5bits_t;
[; ;pic18f26k22.h: 6237: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18f26k22.h: 6266: extern volatile unsigned char PORTA @ 0xF80;
"6268
[; ;pic18f26k22.h: 6268: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f26k22.h: 6271: typedef union {
[; ;pic18f26k22.h: 6272: struct {
[; ;pic18f26k22.h: 6273: unsigned RA0 :1;
[; ;pic18f26k22.h: 6274: unsigned RA1 :1;
[; ;pic18f26k22.h: 6275: unsigned RA2 :1;
[; ;pic18f26k22.h: 6276: unsigned RA3 :1;
[; ;pic18f26k22.h: 6277: unsigned RA4 :1;
[; ;pic18f26k22.h: 6278: unsigned RA5 :1;
[; ;pic18f26k22.h: 6279: unsigned RA6 :1;
[; ;pic18f26k22.h: 6280: unsigned RA7 :1;
[; ;pic18f26k22.h: 6281: };
[; ;pic18f26k22.h: 6282: struct {
[; ;pic18f26k22.h: 6283: unsigned AN0 :1;
[; ;pic18f26k22.h: 6284: unsigned AN1 :1;
[; ;pic18f26k22.h: 6285: unsigned AN2 :1;
[; ;pic18f26k22.h: 6286: unsigned AN3 :1;
[; ;pic18f26k22.h: 6287: unsigned :1;
[; ;pic18f26k22.h: 6288: unsigned AN4 :1;
[; ;pic18f26k22.h: 6289: };
[; ;pic18f26k22.h: 6290: struct {
[; ;pic18f26k22.h: 6291: unsigned C12IN0M :1;
[; ;pic18f26k22.h: 6292: unsigned C12IN1M :1;
[; ;pic18f26k22.h: 6293: unsigned C2INP :1;
[; ;pic18f26k22.h: 6294: unsigned C1INP :1;
[; ;pic18f26k22.h: 6295: unsigned C1OUT :1;
[; ;pic18f26k22.h: 6296: unsigned C2OUT :1;
[; ;pic18f26k22.h: 6297: };
[; ;pic18f26k22.h: 6298: struct {
[; ;pic18f26k22.h: 6299: unsigned C12IN0N :1;
[; ;pic18f26k22.h: 6300: unsigned C12IN1N :1;
[; ;pic18f26k22.h: 6301: unsigned VREFM :1;
[; ;pic18f26k22.h: 6302: unsigned VREFP :1;
[; ;pic18f26k22.h: 6303: unsigned T0CKI :1;
[; ;pic18f26k22.h: 6304: unsigned SS :1;
[; ;pic18f26k22.h: 6305: };
[; ;pic18f26k22.h: 6306: struct {
[; ;pic18f26k22.h: 6307: unsigned :5;
[; ;pic18f26k22.h: 6308: unsigned NOT_SS :1;
[; ;pic18f26k22.h: 6309: };
[; ;pic18f26k22.h: 6310: struct {
[; ;pic18f26k22.h: 6311: unsigned :2;
[; ;pic18f26k22.h: 6312: unsigned VREFN :1;
[; ;pic18f26k22.h: 6313: unsigned :1;
[; ;pic18f26k22.h: 6314: unsigned SRQ :1;
[; ;pic18f26k22.h: 6315: unsigned nSS :1;
[; ;pic18f26k22.h: 6316: };
[; ;pic18f26k22.h: 6317: struct {
[; ;pic18f26k22.h: 6318: unsigned :2;
[; ;pic18f26k22.h: 6319: unsigned CVREF :1;
[; ;pic18f26k22.h: 6320: unsigned :1;
[; ;pic18f26k22.h: 6321: unsigned CCP5 :1;
[; ;pic18f26k22.h: 6322: unsigned LVDIN :1;
[; ;pic18f26k22.h: 6323: };
[; ;pic18f26k22.h: 6324: struct {
[; ;pic18f26k22.h: 6325: unsigned :2;
[; ;pic18f26k22.h: 6326: unsigned DACOUT :1;
[; ;pic18f26k22.h: 6327: unsigned :2;
[; ;pic18f26k22.h: 6328: unsigned HLVDIN :1;
[; ;pic18f26k22.h: 6329: };
[; ;pic18f26k22.h: 6330: struct {
[; ;pic18f26k22.h: 6331: unsigned :5;
[; ;pic18f26k22.h: 6332: unsigned SS1 :1;
[; ;pic18f26k22.h: 6333: };
[; ;pic18f26k22.h: 6334: struct {
[; ;pic18f26k22.h: 6335: unsigned :5;
[; ;pic18f26k22.h: 6336: unsigned NOT_SS1 :1;
[; ;pic18f26k22.h: 6337: };
[; ;pic18f26k22.h: 6338: struct {
[; ;pic18f26k22.h: 6339: unsigned :5;
[; ;pic18f26k22.h: 6340: unsigned nSS1 :1;
[; ;pic18f26k22.h: 6341: };
[; ;pic18f26k22.h: 6342: struct {
[; ;pic18f26k22.h: 6343: unsigned :5;
[; ;pic18f26k22.h: 6344: unsigned SRNQ :1;
[; ;pic18f26k22.h: 6345: };
[; ;pic18f26k22.h: 6346: struct {
[; ;pic18f26k22.h: 6347: unsigned :7;
[; ;pic18f26k22.h: 6348: unsigned RJPU :1;
[; ;pic18f26k22.h: 6349: };
[; ;pic18f26k22.h: 6350: struct {
[; ;pic18f26k22.h: 6351: unsigned ULPWUIN :1;
[; ;pic18f26k22.h: 6352: };
[; ;pic18f26k22.h: 6353: } PORTAbits_t;
[; ;pic18f26k22.h: 6354: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f26k22.h: 6558: extern volatile unsigned char PORTB @ 0xF81;
"6560
[; ;pic18f26k22.h: 6560: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f26k22.h: 6563: typedef union {
[; ;pic18f26k22.h: 6564: struct {
[; ;pic18f26k22.h: 6565: unsigned RB0 :1;
[; ;pic18f26k22.h: 6566: unsigned RB1 :1;
[; ;pic18f26k22.h: 6567: unsigned RB2 :1;
[; ;pic18f26k22.h: 6568: unsigned RB3 :1;
[; ;pic18f26k22.h: 6569: unsigned RB4 :1;
[; ;pic18f26k22.h: 6570: unsigned RB5 :1;
[; ;pic18f26k22.h: 6571: unsigned RB6 :1;
[; ;pic18f26k22.h: 6572: unsigned RB7 :1;
[; ;pic18f26k22.h: 6573: };
[; ;pic18f26k22.h: 6574: struct {
[; ;pic18f26k22.h: 6575: unsigned INT0 :1;
[; ;pic18f26k22.h: 6576: unsigned INT1 :1;
[; ;pic18f26k22.h: 6577: unsigned INT2 :1;
[; ;pic18f26k22.h: 6578: unsigned CCP2 :1;
[; ;pic18f26k22.h: 6579: unsigned KBI0 :1;
[; ;pic18f26k22.h: 6580: unsigned KBI1 :1;
[; ;pic18f26k22.h: 6581: unsigned KBI2 :1;
[; ;pic18f26k22.h: 6582: unsigned KBI3 :1;
[; ;pic18f26k22.h: 6583: };
[; ;pic18f26k22.h: 6584: struct {
[; ;pic18f26k22.h: 6585: unsigned AN12 :1;
[; ;pic18f26k22.h: 6586: unsigned AN10 :1;
[; ;pic18f26k22.h: 6587: unsigned AN8 :1;
[; ;pic18f26k22.h: 6588: unsigned AN9 :1;
[; ;pic18f26k22.h: 6589: unsigned AN11 :1;
[; ;pic18f26k22.h: 6590: unsigned AN13 :1;
[; ;pic18f26k22.h: 6591: unsigned TX2 :1;
[; ;pic18f26k22.h: 6592: unsigned RX2 :1;
[; ;pic18f26k22.h: 6593: };
[; ;pic18f26k22.h: 6594: struct {
[; ;pic18f26k22.h: 6595: unsigned FLT0 :1;
[; ;pic18f26k22.h: 6596: unsigned C12IN3M :1;
[; ;pic18f26k22.h: 6597: unsigned P1B :1;
[; ;pic18f26k22.h: 6598: unsigned C12IN2M :1;
[; ;pic18f26k22.h: 6599: unsigned T5G :1;
[; ;pic18f26k22.h: 6600: unsigned T1G :1;
[; ;pic18f26k22.h: 6601: unsigned CK2 :1;
[; ;pic18f26k22.h: 6602: unsigned DT2 :1;
[; ;pic18f26k22.h: 6603: };
[; ;pic18f26k22.h: 6604: struct {
[; ;pic18f26k22.h: 6605: unsigned SRI :1;
[; ;pic18f26k22.h: 6606: unsigned C12IN3N :1;
[; ;pic18f26k22.h: 6607: unsigned CTED1 :1;
[; ;pic18f26k22.h: 6608: unsigned C12IN2N :1;
[; ;pic18f26k22.h: 6609: unsigned P1D :1;
[; ;pic18f26k22.h: 6610: unsigned CCP3 :1;
[; ;pic18f26k22.h: 6611: unsigned PGC :1;
[; ;pic18f26k22.h: 6612: unsigned PGD :1;
[; ;pic18f26k22.h: 6613: };
[; ;pic18f26k22.h: 6614: struct {
[; ;pic18f26k22.h: 6615: unsigned CCP4 :1;
[; ;pic18f26k22.h: 6616: unsigned P1C :1;
[; ;pic18f26k22.h: 6617: unsigned SDA2 :1;
[; ;pic18f26k22.h: 6618: unsigned CTED2 :1;
[; ;pic18f26k22.h: 6619: unsigned :1;
[; ;pic18f26k22.h: 6620: unsigned T3CKI :1;
[; ;pic18f26k22.h: 6621: };
[; ;pic18f26k22.h: 6622: struct {
[; ;pic18f26k22.h: 6623: unsigned SS2 :1;
[; ;pic18f26k22.h: 6624: unsigned SCL2 :1;
[; ;pic18f26k22.h: 6625: unsigned SDI2 :1;
[; ;pic18f26k22.h: 6626: unsigned P2A :1;
[; ;pic18f26k22.h: 6627: unsigned :1;
[; ;pic18f26k22.h: 6628: unsigned P3A :1;
[; ;pic18f26k22.h: 6629: };
[; ;pic18f26k22.h: 6630: struct {
[; ;pic18f26k22.h: 6631: unsigned NOT_SS2 :1;
[; ;pic18f26k22.h: 6632: };
[; ;pic18f26k22.h: 6633: struct {
[; ;pic18f26k22.h: 6634: unsigned nSS2 :1;
[; ;pic18f26k22.h: 6635: unsigned SCK2 :1;
[; ;pic18f26k22.h: 6636: unsigned :1;
[; ;pic18f26k22.h: 6637: unsigned SDO2 :1;
[; ;pic18f26k22.h: 6638: unsigned :1;
[; ;pic18f26k22.h: 6639: unsigned P2B :1;
[; ;pic18f26k22.h: 6640: };
[; ;pic18f26k22.h: 6641: struct {
[; ;pic18f26k22.h: 6642: unsigned :3;
[; ;pic18f26k22.h: 6643: unsigned CCP2_PA2 :1;
[; ;pic18f26k22.h: 6644: };
[; ;pic18f26k22.h: 6645: } PORTBbits_t;
[; ;pic18f26k22.h: 6646: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f26k22.h: 6930: extern volatile unsigned char PORTC @ 0xF82;
"6932
[; ;pic18f26k22.h: 6932: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f26k22.h: 6935: typedef union {
[; ;pic18f26k22.h: 6936: struct {
[; ;pic18f26k22.h: 6937: unsigned RC0 :1;
[; ;pic18f26k22.h: 6938: unsigned RC1 :1;
[; ;pic18f26k22.h: 6939: unsigned RC2 :1;
[; ;pic18f26k22.h: 6940: unsigned RC3 :1;
[; ;pic18f26k22.h: 6941: unsigned RC4 :1;
[; ;pic18f26k22.h: 6942: unsigned RC5 :1;
[; ;pic18f26k22.h: 6943: unsigned RC6 :1;
[; ;pic18f26k22.h: 6944: unsigned RC7 :1;
[; ;pic18f26k22.h: 6945: };
[; ;pic18f26k22.h: 6946: struct {
[; ;pic18f26k22.h: 6947: unsigned T1OSO :1;
[; ;pic18f26k22.h: 6948: unsigned T1OSI :1;
[; ;pic18f26k22.h: 6949: unsigned T5CKI :1;
[; ;pic18f26k22.h: 6950: unsigned SCK :1;
[; ;pic18f26k22.h: 6951: unsigned SDI :1;
[; ;pic18f26k22.h: 6952: unsigned SDO :1;
[; ;pic18f26k22.h: 6953: unsigned TX :1;
[; ;pic18f26k22.h: 6954: unsigned RX :1;
[; ;pic18f26k22.h: 6955: };
[; ;pic18f26k22.h: 6956: struct {
[; ;pic18f26k22.h: 6957: unsigned P2B :1;
[; ;pic18f26k22.h: 6958: unsigned P2A :1;
[; ;pic18f26k22.h: 6959: unsigned P1A :1;
[; ;pic18f26k22.h: 6960: unsigned SCL :1;
[; ;pic18f26k22.h: 6961: unsigned SDA :1;
[; ;pic18f26k22.h: 6962: unsigned :1;
[; ;pic18f26k22.h: 6963: unsigned CK :1;
[; ;pic18f26k22.h: 6964: unsigned DT :1;
[; ;pic18f26k22.h: 6965: };
[; ;pic18f26k22.h: 6966: struct {
[; ;pic18f26k22.h: 6967: unsigned T1CKI :1;
[; ;pic18f26k22.h: 6968: unsigned CCP2 :1;
[; ;pic18f26k22.h: 6969: unsigned CCP1 :1;
[; ;pic18f26k22.h: 6970: unsigned SCK1 :1;
[; ;pic18f26k22.h: 6971: unsigned SDI1 :1;
[; ;pic18f26k22.h: 6972: unsigned SDO1 :1;
[; ;pic18f26k22.h: 6973: unsigned TX1 :1;
[; ;pic18f26k22.h: 6974: unsigned RX1 :1;
[; ;pic18f26k22.h: 6975: };
[; ;pic18f26k22.h: 6976: struct {
[; ;pic18f26k22.h: 6977: unsigned T3CKI :1;
[; ;pic18f26k22.h: 6978: unsigned :1;
[; ;pic18f26k22.h: 6979: unsigned CTPLS :1;
[; ;pic18f26k22.h: 6980: unsigned SCL1 :1;
[; ;pic18f26k22.h: 6981: unsigned SDA1 :1;
[; ;pic18f26k22.h: 6982: unsigned :1;
[; ;pic18f26k22.h: 6983: unsigned CK1 :1;
[; ;pic18f26k22.h: 6984: unsigned DT1 :1;
[; ;pic18f26k22.h: 6985: };
[; ;pic18f26k22.h: 6986: struct {
[; ;pic18f26k22.h: 6987: unsigned T3G :1;
[; ;pic18f26k22.h: 6988: unsigned :1;
[; ;pic18f26k22.h: 6989: unsigned AN14 :1;
[; ;pic18f26k22.h: 6990: unsigned AN15 :1;
[; ;pic18f26k22.h: 6991: unsigned AN16 :1;
[; ;pic18f26k22.h: 6992: unsigned AN17 :1;
[; ;pic18f26k22.h: 6993: unsigned AN18 :1;
[; ;pic18f26k22.h: 6994: unsigned AN19 :1;
[; ;pic18f26k22.h: 6995: };
[; ;pic18f26k22.h: 6996: struct {
[; ;pic18f26k22.h: 6997: unsigned :6;
[; ;pic18f26k22.h: 6998: unsigned CCP3 :1;
[; ;pic18f26k22.h: 6999: unsigned P3B :1;
[; ;pic18f26k22.h: 7000: };
[; ;pic18f26k22.h: 7001: struct {
[; ;pic18f26k22.h: 7002: unsigned :6;
[; ;pic18f26k22.h: 7003: unsigned P3A :1;
[; ;pic18f26k22.h: 7004: };
[; ;pic18f26k22.h: 7005: struct {
[; ;pic18f26k22.h: 7006: unsigned :2;
[; ;pic18f26k22.h: 7007: unsigned PA1 :1;
[; ;pic18f26k22.h: 7008: };
[; ;pic18f26k22.h: 7009: struct {
[; ;pic18f26k22.h: 7010: unsigned :1;
[; ;pic18f26k22.h: 7011: unsigned PA2 :1;
[; ;pic18f26k22.h: 7012: };
[; ;pic18f26k22.h: 7013: } PORTCbits_t;
[; ;pic18f26k22.h: 7014: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f26k22.h: 7263: extern volatile unsigned char PORTE @ 0xF84;
"7265
[; ;pic18f26k22.h: 7265: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f26k22.h: 7268: typedef union {
[; ;pic18f26k22.h: 7269: struct {
[; ;pic18f26k22.h: 7270: unsigned :3;
[; ;pic18f26k22.h: 7271: unsigned RE3 :1;
[; ;pic18f26k22.h: 7272: };
[; ;pic18f26k22.h: 7273: struct {
[; ;pic18f26k22.h: 7274: unsigned :3;
[; ;pic18f26k22.h: 7275: unsigned MCLR :1;
[; ;pic18f26k22.h: 7276: };
[; ;pic18f26k22.h: 7277: struct {
[; ;pic18f26k22.h: 7278: unsigned :3;
[; ;pic18f26k22.h: 7279: unsigned NOT_MCLR :1;
[; ;pic18f26k22.h: 7280: };
[; ;pic18f26k22.h: 7281: struct {
[; ;pic18f26k22.h: 7282: unsigned :3;
[; ;pic18f26k22.h: 7283: unsigned nMCLR :1;
[; ;pic18f26k22.h: 7284: };
[; ;pic18f26k22.h: 7285: struct {
[; ;pic18f26k22.h: 7286: unsigned :3;
[; ;pic18f26k22.h: 7287: unsigned VPP :1;
[; ;pic18f26k22.h: 7288: };
[; ;pic18f26k22.h: 7289: struct {
[; ;pic18f26k22.h: 7290: unsigned :3;
[; ;pic18f26k22.h: 7291: unsigned CCP9E :1;
[; ;pic18f26k22.h: 7292: };
[; ;pic18f26k22.h: 7293: struct {
[; ;pic18f26k22.h: 7294: unsigned :3;
[; ;pic18f26k22.h: 7295: unsigned PC3E :1;
[; ;pic18f26k22.h: 7296: };
[; ;pic18f26k22.h: 7297: } PORTEbits_t;
[; ;pic18f26k22.h: 7298: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f26k22.h: 7337: extern volatile unsigned char LATA @ 0xF89;
"7339
[; ;pic18f26k22.h: 7339: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f26k22.h: 7342: typedef union {
[; ;pic18f26k22.h: 7343: struct {
[; ;pic18f26k22.h: 7344: unsigned LATA0 :1;
[; ;pic18f26k22.h: 7345: unsigned LATA1 :1;
[; ;pic18f26k22.h: 7346: unsigned LATA2 :1;
[; ;pic18f26k22.h: 7347: unsigned LATA3 :1;
[; ;pic18f26k22.h: 7348: unsigned LATA4 :1;
[; ;pic18f26k22.h: 7349: unsigned LATA5 :1;
[; ;pic18f26k22.h: 7350: unsigned LATA6 :1;
[; ;pic18f26k22.h: 7351: unsigned LATA7 :1;
[; ;pic18f26k22.h: 7352: };
[; ;pic18f26k22.h: 7353: struct {
[; ;pic18f26k22.h: 7354: unsigned LA0 :1;
[; ;pic18f26k22.h: 7355: };
[; ;pic18f26k22.h: 7356: struct {
[; ;pic18f26k22.h: 7357: unsigned :1;
[; ;pic18f26k22.h: 7358: unsigned LA1 :1;
[; ;pic18f26k22.h: 7359: };
[; ;pic18f26k22.h: 7360: struct {
[; ;pic18f26k22.h: 7361: unsigned :2;
[; ;pic18f26k22.h: 7362: unsigned LA2 :1;
[; ;pic18f26k22.h: 7363: };
[; ;pic18f26k22.h: 7364: struct {
[; ;pic18f26k22.h: 7365: unsigned :3;
[; ;pic18f26k22.h: 7366: unsigned LA3 :1;
[; ;pic18f26k22.h: 7367: };
[; ;pic18f26k22.h: 7368: struct {
[; ;pic18f26k22.h: 7369: unsigned :4;
[; ;pic18f26k22.h: 7370: unsigned LA4 :1;
[; ;pic18f26k22.h: 7371: };
[; ;pic18f26k22.h: 7372: struct {
[; ;pic18f26k22.h: 7373: unsigned :5;
[; ;pic18f26k22.h: 7374: unsigned LA5 :1;
[; ;pic18f26k22.h: 7375: };
[; ;pic18f26k22.h: 7376: struct {
[; ;pic18f26k22.h: 7377: unsigned :6;
[; ;pic18f26k22.h: 7378: unsigned LA6 :1;
[; ;pic18f26k22.h: 7379: };
[; ;pic18f26k22.h: 7380: struct {
[; ;pic18f26k22.h: 7381: unsigned :7;
[; ;pic18f26k22.h: 7382: unsigned LA7 :1;
[; ;pic18f26k22.h: 7383: };
[; ;pic18f26k22.h: 7384: } LATAbits_t;
[; ;pic18f26k22.h: 7385: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f26k22.h: 7469: extern volatile unsigned char LATB @ 0xF8A;
"7471
[; ;pic18f26k22.h: 7471: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f26k22.h: 7474: typedef union {
[; ;pic18f26k22.h: 7475: struct {
[; ;pic18f26k22.h: 7476: unsigned LATB0 :1;
[; ;pic18f26k22.h: 7477: unsigned LATB1 :1;
[; ;pic18f26k22.h: 7478: unsigned LATB2 :1;
[; ;pic18f26k22.h: 7479: unsigned LATB3 :1;
[; ;pic18f26k22.h: 7480: unsigned LATB4 :1;
[; ;pic18f26k22.h: 7481: unsigned LATB5 :1;
[; ;pic18f26k22.h: 7482: unsigned LATB6 :1;
[; ;pic18f26k22.h: 7483: unsigned LATB7 :1;
[; ;pic18f26k22.h: 7484: };
[; ;pic18f26k22.h: 7485: struct {
[; ;pic18f26k22.h: 7486: unsigned LB0 :1;
[; ;pic18f26k22.h: 7487: };
[; ;pic18f26k22.h: 7488: struct {
[; ;pic18f26k22.h: 7489: unsigned :1;
[; ;pic18f26k22.h: 7490: unsigned LB1 :1;
[; ;pic18f26k22.h: 7491: };
[; ;pic18f26k22.h: 7492: struct {
[; ;pic18f26k22.h: 7493: unsigned :2;
[; ;pic18f26k22.h: 7494: unsigned LB2 :1;
[; ;pic18f26k22.h: 7495: };
[; ;pic18f26k22.h: 7496: struct {
[; ;pic18f26k22.h: 7497: unsigned :3;
[; ;pic18f26k22.h: 7498: unsigned LB3 :1;
[; ;pic18f26k22.h: 7499: };
[; ;pic18f26k22.h: 7500: struct {
[; ;pic18f26k22.h: 7501: unsigned :4;
[; ;pic18f26k22.h: 7502: unsigned LB4 :1;
[; ;pic18f26k22.h: 7503: };
[; ;pic18f26k22.h: 7504: struct {
[; ;pic18f26k22.h: 7505: unsigned :5;
[; ;pic18f26k22.h: 7506: unsigned LB5 :1;
[; ;pic18f26k22.h: 7507: };
[; ;pic18f26k22.h: 7508: struct {
[; ;pic18f26k22.h: 7509: unsigned :6;
[; ;pic18f26k22.h: 7510: unsigned LB6 :1;
[; ;pic18f26k22.h: 7511: };
[; ;pic18f26k22.h: 7512: struct {
[; ;pic18f26k22.h: 7513: unsigned :7;
[; ;pic18f26k22.h: 7514: unsigned LB7 :1;
[; ;pic18f26k22.h: 7515: };
[; ;pic18f26k22.h: 7516: } LATBbits_t;
[; ;pic18f26k22.h: 7517: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f26k22.h: 7601: extern volatile unsigned char LATC @ 0xF8B;
"7603
[; ;pic18f26k22.h: 7603: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f26k22.h: 7606: typedef union {
[; ;pic18f26k22.h: 7607: struct {
[; ;pic18f26k22.h: 7608: unsigned LATC0 :1;
[; ;pic18f26k22.h: 7609: unsigned LATC1 :1;
[; ;pic18f26k22.h: 7610: unsigned LATC2 :1;
[; ;pic18f26k22.h: 7611: unsigned LATC3 :1;
[; ;pic18f26k22.h: 7612: unsigned LATC4 :1;
[; ;pic18f26k22.h: 7613: unsigned LATC5 :1;
[; ;pic18f26k22.h: 7614: unsigned LATC6 :1;
[; ;pic18f26k22.h: 7615: unsigned LATC7 :1;
[; ;pic18f26k22.h: 7616: };
[; ;pic18f26k22.h: 7617: struct {
[; ;pic18f26k22.h: 7618: unsigned LC0 :1;
[; ;pic18f26k22.h: 7619: };
[; ;pic18f26k22.h: 7620: struct {
[; ;pic18f26k22.h: 7621: unsigned :1;
[; ;pic18f26k22.h: 7622: unsigned LC1 :1;
[; ;pic18f26k22.h: 7623: };
[; ;pic18f26k22.h: 7624: struct {
[; ;pic18f26k22.h: 7625: unsigned :2;
[; ;pic18f26k22.h: 7626: unsigned LC2 :1;
[; ;pic18f26k22.h: 7627: };
[; ;pic18f26k22.h: 7628: struct {
[; ;pic18f26k22.h: 7629: unsigned :3;
[; ;pic18f26k22.h: 7630: unsigned LC3 :1;
[; ;pic18f26k22.h: 7631: };
[; ;pic18f26k22.h: 7632: struct {
[; ;pic18f26k22.h: 7633: unsigned :4;
[; ;pic18f26k22.h: 7634: unsigned LC4 :1;
[; ;pic18f26k22.h: 7635: };
[; ;pic18f26k22.h: 7636: struct {
[; ;pic18f26k22.h: 7637: unsigned :5;
[; ;pic18f26k22.h: 7638: unsigned LC5 :1;
[; ;pic18f26k22.h: 7639: };
[; ;pic18f26k22.h: 7640: struct {
[; ;pic18f26k22.h: 7641: unsigned :6;
[; ;pic18f26k22.h: 7642: unsigned LC6 :1;
[; ;pic18f26k22.h: 7643: };
[; ;pic18f26k22.h: 7644: struct {
[; ;pic18f26k22.h: 7645: unsigned :7;
[; ;pic18f26k22.h: 7646: unsigned LC7 :1;
[; ;pic18f26k22.h: 7647: };
[; ;pic18f26k22.h: 7648: } LATCbits_t;
[; ;pic18f26k22.h: 7649: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f26k22.h: 7733: extern volatile unsigned char TRISA @ 0xF92;
"7735
[; ;pic18f26k22.h: 7735: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f26k22.h: 7738: extern volatile unsigned char DDRA @ 0xF92;
"7740
[; ;pic18f26k22.h: 7740: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f26k22.h: 7743: typedef union {
[; ;pic18f26k22.h: 7744: struct {
[; ;pic18f26k22.h: 7745: unsigned TRISA0 :1;
[; ;pic18f26k22.h: 7746: unsigned TRISA1 :1;
[; ;pic18f26k22.h: 7747: unsigned TRISA2 :1;
[; ;pic18f26k22.h: 7748: unsigned TRISA3 :1;
[; ;pic18f26k22.h: 7749: unsigned TRISA4 :1;
[; ;pic18f26k22.h: 7750: unsigned TRISA5 :1;
[; ;pic18f26k22.h: 7751: unsigned TRISA6 :1;
[; ;pic18f26k22.h: 7752: unsigned TRISA7 :1;
[; ;pic18f26k22.h: 7753: };
[; ;pic18f26k22.h: 7754: struct {
[; ;pic18f26k22.h: 7755: unsigned RA0 :1;
[; ;pic18f26k22.h: 7756: unsigned RA1 :1;
[; ;pic18f26k22.h: 7757: unsigned RA2 :1;
[; ;pic18f26k22.h: 7758: unsigned RA3 :1;
[; ;pic18f26k22.h: 7759: unsigned RA4 :1;
[; ;pic18f26k22.h: 7760: unsigned RA5 :1;
[; ;pic18f26k22.h: 7761: unsigned RA6 :1;
[; ;pic18f26k22.h: 7762: unsigned RA7 :1;
[; ;pic18f26k22.h: 7763: };
[; ;pic18f26k22.h: 7764: } TRISAbits_t;
[; ;pic18f26k22.h: 7765: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f26k22.h: 7848: typedef union {
[; ;pic18f26k22.h: 7849: struct {
[; ;pic18f26k22.h: 7850: unsigned TRISA0 :1;
[; ;pic18f26k22.h: 7851: unsigned TRISA1 :1;
[; ;pic18f26k22.h: 7852: unsigned TRISA2 :1;
[; ;pic18f26k22.h: 7853: unsigned TRISA3 :1;
[; ;pic18f26k22.h: 7854: unsigned TRISA4 :1;
[; ;pic18f26k22.h: 7855: unsigned TRISA5 :1;
[; ;pic18f26k22.h: 7856: unsigned TRISA6 :1;
[; ;pic18f26k22.h: 7857: unsigned TRISA7 :1;
[; ;pic18f26k22.h: 7858: };
[; ;pic18f26k22.h: 7859: struct {
[; ;pic18f26k22.h: 7860: unsigned RA0 :1;
[; ;pic18f26k22.h: 7861: unsigned RA1 :1;
[; ;pic18f26k22.h: 7862: unsigned RA2 :1;
[; ;pic18f26k22.h: 7863: unsigned RA3 :1;
[; ;pic18f26k22.h: 7864: unsigned RA4 :1;
[; ;pic18f26k22.h: 7865: unsigned RA5 :1;
[; ;pic18f26k22.h: 7866: unsigned RA6 :1;
[; ;pic18f26k22.h: 7867: unsigned RA7 :1;
[; ;pic18f26k22.h: 7868: };
[; ;pic18f26k22.h: 7869: } DDRAbits_t;
[; ;pic18f26k22.h: 7870: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f26k22.h: 7954: extern volatile unsigned char TRISB @ 0xF93;
"7956
[; ;pic18f26k22.h: 7956: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f26k22.h: 7959: extern volatile unsigned char DDRB @ 0xF93;
"7961
[; ;pic18f26k22.h: 7961: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f26k22.h: 7964: typedef union {
[; ;pic18f26k22.h: 7965: struct {
[; ;pic18f26k22.h: 7966: unsigned TRISB0 :1;
[; ;pic18f26k22.h: 7967: unsigned TRISB1 :1;
[; ;pic18f26k22.h: 7968: unsigned TRISB2 :1;
[; ;pic18f26k22.h: 7969: unsigned TRISB3 :1;
[; ;pic18f26k22.h: 7970: unsigned TRISB4 :1;
[; ;pic18f26k22.h: 7971: unsigned TRISB5 :1;
[; ;pic18f26k22.h: 7972: unsigned TRISB6 :1;
[; ;pic18f26k22.h: 7973: unsigned TRISB7 :1;
[; ;pic18f26k22.h: 7974: };
[; ;pic18f26k22.h: 7975: struct {
[; ;pic18f26k22.h: 7976: unsigned RB0 :1;
[; ;pic18f26k22.h: 7977: unsigned RB1 :1;
[; ;pic18f26k22.h: 7978: unsigned RB2 :1;
[; ;pic18f26k22.h: 7979: unsigned RB3 :1;
[; ;pic18f26k22.h: 7980: unsigned RB4 :1;
[; ;pic18f26k22.h: 7981: unsigned RB5 :1;
[; ;pic18f26k22.h: 7982: unsigned RB6 :1;
[; ;pic18f26k22.h: 7983: unsigned RB7 :1;
[; ;pic18f26k22.h: 7984: };
[; ;pic18f26k22.h: 7985: } TRISBbits_t;
[; ;pic18f26k22.h: 7986: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f26k22.h: 8069: typedef union {
[; ;pic18f26k22.h: 8070: struct {
[; ;pic18f26k22.h: 8071: unsigned TRISB0 :1;
[; ;pic18f26k22.h: 8072: unsigned TRISB1 :1;
[; ;pic18f26k22.h: 8073: unsigned TRISB2 :1;
[; ;pic18f26k22.h: 8074: unsigned TRISB3 :1;
[; ;pic18f26k22.h: 8075: unsigned TRISB4 :1;
[; ;pic18f26k22.h: 8076: unsigned TRISB5 :1;
[; ;pic18f26k22.h: 8077: unsigned TRISB6 :1;
[; ;pic18f26k22.h: 8078: unsigned TRISB7 :1;
[; ;pic18f26k22.h: 8079: };
[; ;pic18f26k22.h: 8080: struct {
[; ;pic18f26k22.h: 8081: unsigned RB0 :1;
[; ;pic18f26k22.h: 8082: unsigned RB1 :1;
[; ;pic18f26k22.h: 8083: unsigned RB2 :1;
[; ;pic18f26k22.h: 8084: unsigned RB3 :1;
[; ;pic18f26k22.h: 8085: unsigned RB4 :1;
[; ;pic18f26k22.h: 8086: unsigned RB5 :1;
[; ;pic18f26k22.h: 8087: unsigned RB6 :1;
[; ;pic18f26k22.h: 8088: unsigned RB7 :1;
[; ;pic18f26k22.h: 8089: };
[; ;pic18f26k22.h: 8090: } DDRBbits_t;
[; ;pic18f26k22.h: 8091: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f26k22.h: 8175: extern volatile unsigned char TRISC @ 0xF94;
"8177
[; ;pic18f26k22.h: 8177: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f26k22.h: 8180: extern volatile unsigned char DDRC @ 0xF94;
"8182
[; ;pic18f26k22.h: 8182: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f26k22.h: 8185: typedef union {
[; ;pic18f26k22.h: 8186: struct {
[; ;pic18f26k22.h: 8187: unsigned TRISC0 :1;
[; ;pic18f26k22.h: 8188: unsigned TRISC1 :1;
[; ;pic18f26k22.h: 8189: unsigned TRISC2 :1;
[; ;pic18f26k22.h: 8190: unsigned TRISC3 :1;
[; ;pic18f26k22.h: 8191: unsigned TRISC4 :1;
[; ;pic18f26k22.h: 8192: unsigned TRISC5 :1;
[; ;pic18f26k22.h: 8193: unsigned TRISC6 :1;
[; ;pic18f26k22.h: 8194: unsigned TRISC7 :1;
[; ;pic18f26k22.h: 8195: };
[; ;pic18f26k22.h: 8196: struct {
[; ;pic18f26k22.h: 8197: unsigned RC0 :1;
[; ;pic18f26k22.h: 8198: unsigned RC1 :1;
[; ;pic18f26k22.h: 8199: unsigned RC2 :1;
[; ;pic18f26k22.h: 8200: unsigned RC3 :1;
[; ;pic18f26k22.h: 8201: unsigned RC4 :1;
[; ;pic18f26k22.h: 8202: unsigned RC5 :1;
[; ;pic18f26k22.h: 8203: unsigned RC6 :1;
[; ;pic18f26k22.h: 8204: unsigned RC7 :1;
[; ;pic18f26k22.h: 8205: };
[; ;pic18f26k22.h: 8206: } TRISCbits_t;
[; ;pic18f26k22.h: 8207: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f26k22.h: 8290: typedef union {
[; ;pic18f26k22.h: 8291: struct {
[; ;pic18f26k22.h: 8292: unsigned TRISC0 :1;
[; ;pic18f26k22.h: 8293: unsigned TRISC1 :1;
[; ;pic18f26k22.h: 8294: unsigned TRISC2 :1;
[; ;pic18f26k22.h: 8295: unsigned TRISC3 :1;
[; ;pic18f26k22.h: 8296: unsigned TRISC4 :1;
[; ;pic18f26k22.h: 8297: unsigned TRISC5 :1;
[; ;pic18f26k22.h: 8298: unsigned TRISC6 :1;
[; ;pic18f26k22.h: 8299: unsigned TRISC7 :1;
[; ;pic18f26k22.h: 8300: };
[; ;pic18f26k22.h: 8301: struct {
[; ;pic18f26k22.h: 8302: unsigned RC0 :1;
[; ;pic18f26k22.h: 8303: unsigned RC1 :1;
[; ;pic18f26k22.h: 8304: unsigned RC2 :1;
[; ;pic18f26k22.h: 8305: unsigned RC3 :1;
[; ;pic18f26k22.h: 8306: unsigned RC4 :1;
[; ;pic18f26k22.h: 8307: unsigned RC5 :1;
[; ;pic18f26k22.h: 8308: unsigned RC6 :1;
[; ;pic18f26k22.h: 8309: unsigned RC7 :1;
[; ;pic18f26k22.h: 8310: };
[; ;pic18f26k22.h: 8311: } DDRCbits_t;
[; ;pic18f26k22.h: 8312: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f26k22.h: 8396: extern volatile unsigned char TRISE @ 0xF96;
"8398
[; ;pic18f26k22.h: 8398: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f26k22.h: 8401: typedef union {
[; ;pic18f26k22.h: 8402: struct {
[; ;pic18f26k22.h: 8403: unsigned :7;
[; ;pic18f26k22.h: 8404: unsigned WPUE3 :1;
[; ;pic18f26k22.h: 8405: };
[; ;pic18f26k22.h: 8406: } TRISEbits_t;
[; ;pic18f26k22.h: 8407: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f26k22.h: 8416: extern volatile unsigned char OSCTUNE @ 0xF9B;
"8418
[; ;pic18f26k22.h: 8418: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f26k22.h: 8421: typedef union {
[; ;pic18f26k22.h: 8422: struct {
[; ;pic18f26k22.h: 8423: unsigned TUN :6;
[; ;pic18f26k22.h: 8424: unsigned PLLEN :1;
[; ;pic18f26k22.h: 8425: unsigned INTSRC :1;
[; ;pic18f26k22.h: 8426: };
[; ;pic18f26k22.h: 8427: struct {
[; ;pic18f26k22.h: 8428: unsigned TUN0 :1;
[; ;pic18f26k22.h: 8429: unsigned TUN1 :1;
[; ;pic18f26k22.h: 8430: unsigned TUN2 :1;
[; ;pic18f26k22.h: 8431: unsigned TUN3 :1;
[; ;pic18f26k22.h: 8432: unsigned TUN4 :1;
[; ;pic18f26k22.h: 8433: unsigned TUN5 :1;
[; ;pic18f26k22.h: 8434: };
[; ;pic18f26k22.h: 8435: } OSCTUNEbits_t;
[; ;pic18f26k22.h: 8436: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f26k22.h: 8485: extern volatile unsigned char HLVDCON @ 0xF9C;
"8487
[; ;pic18f26k22.h: 8487: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f26k22.h: 8490: extern volatile unsigned char LVDCON @ 0xF9C;
"8492
[; ;pic18f26k22.h: 8492: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18f26k22.h: 8495: typedef union {
[; ;pic18f26k22.h: 8496: struct {
[; ;pic18f26k22.h: 8497: unsigned HLVDL :4;
[; ;pic18f26k22.h: 8498: unsigned HLVDEN :1;
[; ;pic18f26k22.h: 8499: unsigned IRVST :1;
[; ;pic18f26k22.h: 8500: unsigned BGVST :1;
[; ;pic18f26k22.h: 8501: unsigned VDIRMAG :1;
[; ;pic18f26k22.h: 8502: };
[; ;pic18f26k22.h: 8503: struct {
[; ;pic18f26k22.h: 8504: unsigned HLVDL0 :1;
[; ;pic18f26k22.h: 8505: unsigned HLVDL1 :1;
[; ;pic18f26k22.h: 8506: unsigned HLVDL2 :1;
[; ;pic18f26k22.h: 8507: unsigned HLVDL3 :1;
[; ;pic18f26k22.h: 8508: };
[; ;pic18f26k22.h: 8509: struct {
[; ;pic18f26k22.h: 8510: unsigned LVDL0 :1;
[; ;pic18f26k22.h: 8511: unsigned LVDL1 :1;
[; ;pic18f26k22.h: 8512: unsigned LVDL2 :1;
[; ;pic18f26k22.h: 8513: unsigned LVDL3 :1;
[; ;pic18f26k22.h: 8514: unsigned LVDEN :1;
[; ;pic18f26k22.h: 8515: unsigned IVRST :1;
[; ;pic18f26k22.h: 8516: };
[; ;pic18f26k22.h: 8517: struct {
[; ;pic18f26k22.h: 8518: unsigned LVV0 :1;
[; ;pic18f26k22.h: 8519: unsigned LVV1 :1;
[; ;pic18f26k22.h: 8520: unsigned LVV2 :1;
[; ;pic18f26k22.h: 8521: unsigned LVV3 :1;
[; ;pic18f26k22.h: 8522: unsigned :1;
[; ;pic18f26k22.h: 8523: unsigned BGST :1;
[; ;pic18f26k22.h: 8524: };
[; ;pic18f26k22.h: 8525: } HLVDCONbits_t;
[; ;pic18f26k22.h: 8526: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f26k22.h: 8629: typedef union {
[; ;pic18f26k22.h: 8630: struct {
[; ;pic18f26k22.h: 8631: unsigned HLVDL :4;
[; ;pic18f26k22.h: 8632: unsigned HLVDEN :1;
[; ;pic18f26k22.h: 8633: unsigned IRVST :1;
[; ;pic18f26k22.h: 8634: unsigned BGVST :1;
[; ;pic18f26k22.h: 8635: unsigned VDIRMAG :1;
[; ;pic18f26k22.h: 8636: };
[; ;pic18f26k22.h: 8637: struct {
[; ;pic18f26k22.h: 8638: unsigned HLVDL0 :1;
[; ;pic18f26k22.h: 8639: unsigned HLVDL1 :1;
[; ;pic18f26k22.h: 8640: unsigned HLVDL2 :1;
[; ;pic18f26k22.h: 8641: unsigned HLVDL3 :1;
[; ;pic18f26k22.h: 8642: };
[; ;pic18f26k22.h: 8643: struct {
[; ;pic18f26k22.h: 8644: unsigned LVDL0 :1;
[; ;pic18f26k22.h: 8645: unsigned LVDL1 :1;
[; ;pic18f26k22.h: 8646: unsigned LVDL2 :1;
[; ;pic18f26k22.h: 8647: unsigned LVDL3 :1;
[; ;pic18f26k22.h: 8648: unsigned LVDEN :1;
[; ;pic18f26k22.h: 8649: unsigned IVRST :1;
[; ;pic18f26k22.h: 8650: };
[; ;pic18f26k22.h: 8651: struct {
[; ;pic18f26k22.h: 8652: unsigned LVV0 :1;
[; ;pic18f26k22.h: 8653: unsigned LVV1 :1;
[; ;pic18f26k22.h: 8654: unsigned LVV2 :1;
[; ;pic18f26k22.h: 8655: unsigned LVV3 :1;
[; ;pic18f26k22.h: 8656: unsigned :1;
[; ;pic18f26k22.h: 8657: unsigned BGST :1;
[; ;pic18f26k22.h: 8658: };
[; ;pic18f26k22.h: 8659: } LVDCONbits_t;
[; ;pic18f26k22.h: 8660: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18f26k22.h: 8764: extern volatile unsigned char PIE1 @ 0xF9D;
"8766
[; ;pic18f26k22.h: 8766: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f26k22.h: 8769: typedef union {
[; ;pic18f26k22.h: 8770: struct {
[; ;pic18f26k22.h: 8771: unsigned TMR1IE :1;
[; ;pic18f26k22.h: 8772: unsigned TMR2IE :1;
[; ;pic18f26k22.h: 8773: unsigned CCP1IE :1;
[; ;pic18f26k22.h: 8774: unsigned SSP1IE :1;
[; ;pic18f26k22.h: 8775: unsigned TX1IE :1;
[; ;pic18f26k22.h: 8776: unsigned RC1IE :1;
[; ;pic18f26k22.h: 8777: unsigned ADIE :1;
[; ;pic18f26k22.h: 8778: };
[; ;pic18f26k22.h: 8779: struct {
[; ;pic18f26k22.h: 8780: unsigned :3;
[; ;pic18f26k22.h: 8781: unsigned SSPIE :1;
[; ;pic18f26k22.h: 8782: unsigned TXIE :1;
[; ;pic18f26k22.h: 8783: unsigned RCIE :1;
[; ;pic18f26k22.h: 8784: };
[; ;pic18f26k22.h: 8785: } PIE1bits_t;
[; ;pic18f26k22.h: 8786: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f26k22.h: 8840: extern volatile unsigned char PIR1 @ 0xF9E;
"8842
[; ;pic18f26k22.h: 8842: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f26k22.h: 8845: typedef union {
[; ;pic18f26k22.h: 8846: struct {
[; ;pic18f26k22.h: 8847: unsigned TMR1IF :1;
[; ;pic18f26k22.h: 8848: unsigned TMR2IF :1;
[; ;pic18f26k22.h: 8849: unsigned CCP1IF :1;
[; ;pic18f26k22.h: 8850: unsigned SSP1IF :1;
[; ;pic18f26k22.h: 8851: unsigned TX1IF :1;
[; ;pic18f26k22.h: 8852: unsigned RC1IF :1;
[; ;pic18f26k22.h: 8853: unsigned ADIF :1;
[; ;pic18f26k22.h: 8854: };
[; ;pic18f26k22.h: 8855: struct {
[; ;pic18f26k22.h: 8856: unsigned :3;
[; ;pic18f26k22.h: 8857: unsigned SSPIF :1;
[; ;pic18f26k22.h: 8858: unsigned TXIF :1;
[; ;pic18f26k22.h: 8859: unsigned RCIF :1;
[; ;pic18f26k22.h: 8860: };
[; ;pic18f26k22.h: 8861: } PIR1bits_t;
[; ;pic18f26k22.h: 8862: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f26k22.h: 8916: extern volatile unsigned char IPR1 @ 0xF9F;
"8918
[; ;pic18f26k22.h: 8918: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f26k22.h: 8921: typedef union {
[; ;pic18f26k22.h: 8922: struct {
[; ;pic18f26k22.h: 8923: unsigned TMR1IP :1;
[; ;pic18f26k22.h: 8924: unsigned TMR2IP :1;
[; ;pic18f26k22.h: 8925: unsigned CCP1IP :1;
[; ;pic18f26k22.h: 8926: unsigned SSP1IP :1;
[; ;pic18f26k22.h: 8927: unsigned TX1IP :1;
[; ;pic18f26k22.h: 8928: unsigned RC1IP :1;
[; ;pic18f26k22.h: 8929: unsigned ADIP :1;
[; ;pic18f26k22.h: 8930: };
[; ;pic18f26k22.h: 8931: struct {
[; ;pic18f26k22.h: 8932: unsigned :3;
[; ;pic18f26k22.h: 8933: unsigned SSPIP :1;
[; ;pic18f26k22.h: 8934: unsigned TXIP :1;
[; ;pic18f26k22.h: 8935: unsigned RCIP :1;
[; ;pic18f26k22.h: 8936: };
[; ;pic18f26k22.h: 8937: } IPR1bits_t;
[; ;pic18f26k22.h: 8938: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f26k22.h: 8992: extern volatile unsigned char PIE2 @ 0xFA0;
"8994
[; ;pic18f26k22.h: 8994: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f26k22.h: 8997: typedef union {
[; ;pic18f26k22.h: 8998: struct {
[; ;pic18f26k22.h: 8999: unsigned CCP2IE :1;
[; ;pic18f26k22.h: 9000: unsigned TMR3IE :1;
[; ;pic18f26k22.h: 9001: unsigned HLVDIE :1;
[; ;pic18f26k22.h: 9002: unsigned BCL1IE :1;
[; ;pic18f26k22.h: 9003: unsigned EEIE :1;
[; ;pic18f26k22.h: 9004: unsigned C2IE :1;
[; ;pic18f26k22.h: 9005: unsigned C1IE :1;
[; ;pic18f26k22.h: 9006: unsigned OSCFIE :1;
[; ;pic18f26k22.h: 9007: };
[; ;pic18f26k22.h: 9008: struct {
[; ;pic18f26k22.h: 9009: unsigned :2;
[; ;pic18f26k22.h: 9010: unsigned LVDIE :1;
[; ;pic18f26k22.h: 9011: unsigned BCLIE :1;
[; ;pic18f26k22.h: 9012: };
[; ;pic18f26k22.h: 9013: struct {
[; ;pic18f26k22.h: 9014: unsigned :6;
[; ;pic18f26k22.h: 9015: unsigned CMIE :1;
[; ;pic18f26k22.h: 9016: };
[; ;pic18f26k22.h: 9017: } PIE2bits_t;
[; ;pic18f26k22.h: 9018: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f26k22.h: 9077: extern volatile unsigned char PIR2 @ 0xFA1;
"9079
[; ;pic18f26k22.h: 9079: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f26k22.h: 9082: typedef union {
[; ;pic18f26k22.h: 9083: struct {
[; ;pic18f26k22.h: 9084: unsigned CCP2IF :1;
[; ;pic18f26k22.h: 9085: unsigned TMR3IF :1;
[; ;pic18f26k22.h: 9086: unsigned HLVDIF :1;
[; ;pic18f26k22.h: 9087: unsigned BCL1IF :1;
[; ;pic18f26k22.h: 9088: unsigned EEIF :1;
[; ;pic18f26k22.h: 9089: unsigned C2IF :1;
[; ;pic18f26k22.h: 9090: unsigned C1IF :1;
[; ;pic18f26k22.h: 9091: unsigned OSCFIF :1;
[; ;pic18f26k22.h: 9092: };
[; ;pic18f26k22.h: 9093: struct {
[; ;pic18f26k22.h: 9094: unsigned :2;
[; ;pic18f26k22.h: 9095: unsigned LVDIF :1;
[; ;pic18f26k22.h: 9096: unsigned BCLIF :1;
[; ;pic18f26k22.h: 9097: };
[; ;pic18f26k22.h: 9098: struct {
[; ;pic18f26k22.h: 9099: unsigned :6;
[; ;pic18f26k22.h: 9100: unsigned CMIF :1;
[; ;pic18f26k22.h: 9101: };
[; ;pic18f26k22.h: 9102: } PIR2bits_t;
[; ;pic18f26k22.h: 9103: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f26k22.h: 9162: extern volatile unsigned char IPR2 @ 0xFA2;
"9164
[; ;pic18f26k22.h: 9164: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f26k22.h: 9167: typedef union {
[; ;pic18f26k22.h: 9168: struct {
[; ;pic18f26k22.h: 9169: unsigned CCP2IP :1;
[; ;pic18f26k22.h: 9170: unsigned TMR3IP :1;
[; ;pic18f26k22.h: 9171: unsigned HLVDIP :1;
[; ;pic18f26k22.h: 9172: unsigned BCL1IP :1;
[; ;pic18f26k22.h: 9173: unsigned EEIP :1;
[; ;pic18f26k22.h: 9174: unsigned C2IP :1;
[; ;pic18f26k22.h: 9175: unsigned C1IP :1;
[; ;pic18f26k22.h: 9176: unsigned OSCFIP :1;
[; ;pic18f26k22.h: 9177: };
[; ;pic18f26k22.h: 9178: struct {
[; ;pic18f26k22.h: 9179: unsigned :2;
[; ;pic18f26k22.h: 9180: unsigned LVDIP :1;
[; ;pic18f26k22.h: 9181: unsigned BCLIP :1;
[; ;pic18f26k22.h: 9182: };
[; ;pic18f26k22.h: 9183: struct {
[; ;pic18f26k22.h: 9184: unsigned :6;
[; ;pic18f26k22.h: 9185: unsigned CMIP :1;
[; ;pic18f26k22.h: 9186: };
[; ;pic18f26k22.h: 9187: } IPR2bits_t;
[; ;pic18f26k22.h: 9188: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f26k22.h: 9247: extern volatile unsigned char PIE3 @ 0xFA3;
"9249
[; ;pic18f26k22.h: 9249: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f26k22.h: 9252: typedef union {
[; ;pic18f26k22.h: 9253: struct {
[; ;pic18f26k22.h: 9254: unsigned TMR1GIE :1;
[; ;pic18f26k22.h: 9255: unsigned TMR3GIE :1;
[; ;pic18f26k22.h: 9256: unsigned TMR5GIE :1;
[; ;pic18f26k22.h: 9257: unsigned CTMUIE :1;
[; ;pic18f26k22.h: 9258: unsigned TX2IE :1;
[; ;pic18f26k22.h: 9259: unsigned RC2IE :1;
[; ;pic18f26k22.h: 9260: unsigned BCL2IE :1;
[; ;pic18f26k22.h: 9261: unsigned SSP2IE :1;
[; ;pic18f26k22.h: 9262: };
[; ;pic18f26k22.h: 9263: struct {
[; ;pic18f26k22.h: 9264: unsigned RXB0IE :1;
[; ;pic18f26k22.h: 9265: };
[; ;pic18f26k22.h: 9266: struct {
[; ;pic18f26k22.h: 9267: unsigned :1;
[; ;pic18f26k22.h: 9268: unsigned RXB1IE :1;
[; ;pic18f26k22.h: 9269: };
[; ;pic18f26k22.h: 9270: struct {
[; ;pic18f26k22.h: 9271: unsigned :1;
[; ;pic18f26k22.h: 9272: unsigned RXBNIE :1;
[; ;pic18f26k22.h: 9273: };
[; ;pic18f26k22.h: 9274: struct {
[; ;pic18f26k22.h: 9275: unsigned :2;
[; ;pic18f26k22.h: 9276: unsigned TXB0IE :1;
[; ;pic18f26k22.h: 9277: };
[; ;pic18f26k22.h: 9278: struct {
[; ;pic18f26k22.h: 9279: unsigned :3;
[; ;pic18f26k22.h: 9280: unsigned TXB1IE :1;
[; ;pic18f26k22.h: 9281: };
[; ;pic18f26k22.h: 9282: struct {
[; ;pic18f26k22.h: 9283: unsigned :4;
[; ;pic18f26k22.h: 9284: unsigned TXB2IE :1;
[; ;pic18f26k22.h: 9285: };
[; ;pic18f26k22.h: 9286: struct {
[; ;pic18f26k22.h: 9287: unsigned :4;
[; ;pic18f26k22.h: 9288: unsigned TXBNIE :1;
[; ;pic18f26k22.h: 9289: };
[; ;pic18f26k22.h: 9290: } PIE3bits_t;
[; ;pic18f26k22.h: 9291: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f26k22.h: 9370: extern volatile unsigned char PIR3 @ 0xFA4;
"9372
[; ;pic18f26k22.h: 9372: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f26k22.h: 9375: typedef union {
[; ;pic18f26k22.h: 9376: struct {
[; ;pic18f26k22.h: 9377: unsigned TMR1GIF :1;
[; ;pic18f26k22.h: 9378: unsigned TMR3GIF :1;
[; ;pic18f26k22.h: 9379: unsigned TMR5GIF :1;
[; ;pic18f26k22.h: 9380: unsigned CTMUIF :1;
[; ;pic18f26k22.h: 9381: unsigned TX2IF :1;
[; ;pic18f26k22.h: 9382: unsigned RC2IF :1;
[; ;pic18f26k22.h: 9383: unsigned BCL2IF :1;
[; ;pic18f26k22.h: 9384: unsigned SSP2IF :1;
[; ;pic18f26k22.h: 9385: };
[; ;pic18f26k22.h: 9386: struct {
[; ;pic18f26k22.h: 9387: unsigned :1;
[; ;pic18f26k22.h: 9388: unsigned RXBNIF :1;
[; ;pic18f26k22.h: 9389: };
[; ;pic18f26k22.h: 9390: struct {
[; ;pic18f26k22.h: 9391: unsigned :4;
[; ;pic18f26k22.h: 9392: unsigned TXBNIF :1;
[; ;pic18f26k22.h: 9393: };
[; ;pic18f26k22.h: 9394: } PIR3bits_t;
[; ;pic18f26k22.h: 9395: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f26k22.h: 9449: extern volatile unsigned char IPR3 @ 0xFA5;
"9451
[; ;pic18f26k22.h: 9451: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f26k22.h: 9454: typedef union {
[; ;pic18f26k22.h: 9455: struct {
[; ;pic18f26k22.h: 9456: unsigned TMR1GIP :1;
[; ;pic18f26k22.h: 9457: unsigned TMR3GIP :1;
[; ;pic18f26k22.h: 9458: unsigned TMR5GIP :1;
[; ;pic18f26k22.h: 9459: unsigned CTMUIP :1;
[; ;pic18f26k22.h: 9460: unsigned TX2IP :1;
[; ;pic18f26k22.h: 9461: unsigned RC2IP :1;
[; ;pic18f26k22.h: 9462: unsigned BCL2IP :1;
[; ;pic18f26k22.h: 9463: unsigned SSP2IP :1;
[; ;pic18f26k22.h: 9464: };
[; ;pic18f26k22.h: 9465: struct {
[; ;pic18f26k22.h: 9466: unsigned :1;
[; ;pic18f26k22.h: 9467: unsigned RXBNIP :1;
[; ;pic18f26k22.h: 9468: };
[; ;pic18f26k22.h: 9469: struct {
[; ;pic18f26k22.h: 9470: unsigned :4;
[; ;pic18f26k22.h: 9471: unsigned TXBNIP :1;
[; ;pic18f26k22.h: 9472: };
[; ;pic18f26k22.h: 9473: } IPR3bits_t;
[; ;pic18f26k22.h: 9474: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f26k22.h: 9528: extern volatile unsigned char EECON1 @ 0xFA6;
"9530
[; ;pic18f26k22.h: 9530: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f26k22.h: 9533: typedef union {
[; ;pic18f26k22.h: 9534: struct {
[; ;pic18f26k22.h: 9535: unsigned RD :1;
[; ;pic18f26k22.h: 9536: unsigned WR :1;
[; ;pic18f26k22.h: 9537: unsigned WREN :1;
[; ;pic18f26k22.h: 9538: unsigned WRERR :1;
[; ;pic18f26k22.h: 9539: unsigned FREE :1;
[; ;pic18f26k22.h: 9540: unsigned :1;
[; ;pic18f26k22.h: 9541: unsigned CFGS :1;
[; ;pic18f26k22.h: 9542: unsigned EEPGD :1;
[; ;pic18f26k22.h: 9543: };
[; ;pic18f26k22.h: 9544: struct {
[; ;pic18f26k22.h: 9545: unsigned :6;
[; ;pic18f26k22.h: 9546: unsigned EEFS :1;
[; ;pic18f26k22.h: 9547: };
[; ;pic18f26k22.h: 9548: } EECON1bits_t;
[; ;pic18f26k22.h: 9549: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f26k22.h: 9593: extern volatile unsigned char EECON2 @ 0xFA7;
"9595
[; ;pic18f26k22.h: 9595: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f26k22.h: 9598: typedef union {
[; ;pic18f26k22.h: 9599: struct {
[; ;pic18f26k22.h: 9600: unsigned EECON2 :8;
[; ;pic18f26k22.h: 9601: };
[; ;pic18f26k22.h: 9602: } EECON2bits_t;
[; ;pic18f26k22.h: 9603: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f26k22.h: 9612: extern volatile unsigned char EEDATA @ 0xFA8;
"9614
[; ;pic18f26k22.h: 9614: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f26k22.h: 9617: typedef union {
[; ;pic18f26k22.h: 9618: struct {
[; ;pic18f26k22.h: 9619: unsigned EEDATA :8;
[; ;pic18f26k22.h: 9620: };
[; ;pic18f26k22.h: 9621: } EEDATAbits_t;
[; ;pic18f26k22.h: 9622: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18f26k22.h: 9631: extern volatile unsigned char EEADR @ 0xFA9;
"9633
[; ;pic18f26k22.h: 9633: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f26k22.h: 9636: typedef union {
[; ;pic18f26k22.h: 9637: struct {
[; ;pic18f26k22.h: 9638: unsigned EEADR :8;
[; ;pic18f26k22.h: 9639: };
[; ;pic18f26k22.h: 9640: struct {
[; ;pic18f26k22.h: 9641: unsigned EEADR0 :1;
[; ;pic18f26k22.h: 9642: unsigned EEADR1 :1;
[; ;pic18f26k22.h: 9643: unsigned EEADR2 :1;
[; ;pic18f26k22.h: 9644: unsigned EEADR3 :1;
[; ;pic18f26k22.h: 9645: unsigned EEADR4 :1;
[; ;pic18f26k22.h: 9646: unsigned EEADR5 :1;
[; ;pic18f26k22.h: 9647: unsigned EEADR6 :1;
[; ;pic18f26k22.h: 9648: unsigned EEADR7 :1;
[; ;pic18f26k22.h: 9649: };
[; ;pic18f26k22.h: 9650: } EEADRbits_t;
[; ;pic18f26k22.h: 9651: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f26k22.h: 9700: extern volatile unsigned char EEADRH @ 0xFAA;
"9702
[; ;pic18f26k22.h: 9702: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f26k22.h: 9705: typedef union {
[; ;pic18f26k22.h: 9706: struct {
[; ;pic18f26k22.h: 9707: unsigned EEADRH :2;
[; ;pic18f26k22.h: 9708: };
[; ;pic18f26k22.h: 9709: struct {
[; ;pic18f26k22.h: 9710: unsigned EEADR8 :1;
[; ;pic18f26k22.h: 9711: unsigned EEADR9 :1;
[; ;pic18f26k22.h: 9712: };
[; ;pic18f26k22.h: 9713: } EEADRHbits_t;
[; ;pic18f26k22.h: 9714: extern volatile EEADRHbits_t EEADRHbits @ 0xFAA;
[; ;pic18f26k22.h: 9733: extern volatile unsigned char RCSTA1 @ 0xFAB;
"9735
[; ;pic18f26k22.h: 9735: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f26k22.h: 9738: extern volatile unsigned char RCSTA @ 0xFAB;
"9740
[; ;pic18f26k22.h: 9740: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f26k22.h: 9742: extern volatile unsigned char RC1STA @ 0xFAB;
"9744
[; ;pic18f26k22.h: 9744: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18f26k22.h: 9747: typedef union {
[; ;pic18f26k22.h: 9748: struct {
[; ;pic18f26k22.h: 9749: unsigned RX9D :1;
[; ;pic18f26k22.h: 9750: unsigned OERR :1;
[; ;pic18f26k22.h: 9751: unsigned FERR :1;
[; ;pic18f26k22.h: 9752: unsigned ADDEN :1;
[; ;pic18f26k22.h: 9753: unsigned CREN :1;
[; ;pic18f26k22.h: 9754: unsigned SREN :1;
[; ;pic18f26k22.h: 9755: unsigned RX9 :1;
[; ;pic18f26k22.h: 9756: unsigned SPEN :1;
[; ;pic18f26k22.h: 9757: };
[; ;pic18f26k22.h: 9758: struct {
[; ;pic18f26k22.h: 9759: unsigned :3;
[; ;pic18f26k22.h: 9760: unsigned ADEN :1;
[; ;pic18f26k22.h: 9761: };
[; ;pic18f26k22.h: 9762: struct {
[; ;pic18f26k22.h: 9763: unsigned RX9D1 :1;
[; ;pic18f26k22.h: 9764: unsigned OERR1 :1;
[; ;pic18f26k22.h: 9765: unsigned FERR1 :1;
[; ;pic18f26k22.h: 9766: unsigned ADDEN1 :1;
[; ;pic18f26k22.h: 9767: unsigned CREN1 :1;
[; ;pic18f26k22.h: 9768: unsigned SREN1 :1;
[; ;pic18f26k22.h: 9769: unsigned RX91 :1;
[; ;pic18f26k22.h: 9770: unsigned SPEN1 :1;
[; ;pic18f26k22.h: 9771: };
[; ;pic18f26k22.h: 9772: struct {
[; ;pic18f26k22.h: 9773: unsigned :6;
[; ;pic18f26k22.h: 9774: unsigned RC8_9 :1;
[; ;pic18f26k22.h: 9775: };
[; ;pic18f26k22.h: 9776: struct {
[; ;pic18f26k22.h: 9777: unsigned :6;
[; ;pic18f26k22.h: 9778: unsigned RC9 :1;
[; ;pic18f26k22.h: 9779: };
[; ;pic18f26k22.h: 9780: struct {
[; ;pic18f26k22.h: 9781: unsigned RCD8 :1;
[; ;pic18f26k22.h: 9782: };
[; ;pic18f26k22.h: 9783: struct {
[; ;pic18f26k22.h: 9784: unsigned :5;
[; ;pic18f26k22.h: 9785: unsigned SRENA :1;
[; ;pic18f26k22.h: 9786: };
[; ;pic18f26k22.h: 9787: } RCSTA1bits_t;
[; ;pic18f26k22.h: 9788: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f26k22.h: 9896: typedef union {
[; ;pic18f26k22.h: 9897: struct {
[; ;pic18f26k22.h: 9898: unsigned RX9D :1;
[; ;pic18f26k22.h: 9899: unsigned OERR :1;
[; ;pic18f26k22.h: 9900: unsigned FERR :1;
[; ;pic18f26k22.h: 9901: unsigned ADDEN :1;
[; ;pic18f26k22.h: 9902: unsigned CREN :1;
[; ;pic18f26k22.h: 9903: unsigned SREN :1;
[; ;pic18f26k22.h: 9904: unsigned RX9 :1;
[; ;pic18f26k22.h: 9905: unsigned SPEN :1;
[; ;pic18f26k22.h: 9906: };
[; ;pic18f26k22.h: 9907: struct {
[; ;pic18f26k22.h: 9908: unsigned :3;
[; ;pic18f26k22.h: 9909: unsigned ADEN :1;
[; ;pic18f26k22.h: 9910: };
[; ;pic18f26k22.h: 9911: struct {
[; ;pic18f26k22.h: 9912: unsigned RX9D1 :1;
[; ;pic18f26k22.h: 9913: unsigned OERR1 :1;
[; ;pic18f26k22.h: 9914: unsigned FERR1 :1;
[; ;pic18f26k22.h: 9915: unsigned ADDEN1 :1;
[; ;pic18f26k22.h: 9916: unsigned CREN1 :1;
[; ;pic18f26k22.h: 9917: unsigned SREN1 :1;
[; ;pic18f26k22.h: 9918: unsigned RX91 :1;
[; ;pic18f26k22.h: 9919: unsigned SPEN1 :1;
[; ;pic18f26k22.h: 9920: };
[; ;pic18f26k22.h: 9921: struct {
[; ;pic18f26k22.h: 9922: unsigned :6;
[; ;pic18f26k22.h: 9923: unsigned RC8_9 :1;
[; ;pic18f26k22.h: 9924: };
[; ;pic18f26k22.h: 9925: struct {
[; ;pic18f26k22.h: 9926: unsigned :6;
[; ;pic18f26k22.h: 9927: unsigned RC9 :1;
[; ;pic18f26k22.h: 9928: };
[; ;pic18f26k22.h: 9929: struct {
[; ;pic18f26k22.h: 9930: unsigned RCD8 :1;
[; ;pic18f26k22.h: 9931: };
[; ;pic18f26k22.h: 9932: struct {
[; ;pic18f26k22.h: 9933: unsigned :5;
[; ;pic18f26k22.h: 9934: unsigned SRENA :1;
[; ;pic18f26k22.h: 9935: };
[; ;pic18f26k22.h: 9936: } RCSTAbits_t;
[; ;pic18f26k22.h: 9937: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f26k22.h: 10044: typedef union {
[; ;pic18f26k22.h: 10045: struct {
[; ;pic18f26k22.h: 10046: unsigned RX9D :1;
[; ;pic18f26k22.h: 10047: unsigned OERR :1;
[; ;pic18f26k22.h: 10048: unsigned FERR :1;
[; ;pic18f26k22.h: 10049: unsigned ADDEN :1;
[; ;pic18f26k22.h: 10050: unsigned CREN :1;
[; ;pic18f26k22.h: 10051: unsigned SREN :1;
[; ;pic18f26k22.h: 10052: unsigned RX9 :1;
[; ;pic18f26k22.h: 10053: unsigned SPEN :1;
[; ;pic18f26k22.h: 10054: };
[; ;pic18f26k22.h: 10055: struct {
[; ;pic18f26k22.h: 10056: unsigned :3;
[; ;pic18f26k22.h: 10057: unsigned ADEN :1;
[; ;pic18f26k22.h: 10058: };
[; ;pic18f26k22.h: 10059: struct {
[; ;pic18f26k22.h: 10060: unsigned RX9D1 :1;
[; ;pic18f26k22.h: 10061: unsigned OERR1 :1;
[; ;pic18f26k22.h: 10062: unsigned FERR1 :1;
[; ;pic18f26k22.h: 10063: unsigned ADDEN1 :1;
[; ;pic18f26k22.h: 10064: unsigned CREN1 :1;
[; ;pic18f26k22.h: 10065: unsigned SREN1 :1;
[; ;pic18f26k22.h: 10066: unsigned RX91 :1;
[; ;pic18f26k22.h: 10067: unsigned SPEN1 :1;
[; ;pic18f26k22.h: 10068: };
[; ;pic18f26k22.h: 10069: struct {
[; ;pic18f26k22.h: 10070: unsigned :6;
[; ;pic18f26k22.h: 10071: unsigned RC8_9 :1;
[; ;pic18f26k22.h: 10072: };
[; ;pic18f26k22.h: 10073: struct {
[; ;pic18f26k22.h: 10074: unsigned :6;
[; ;pic18f26k22.h: 10075: unsigned RC9 :1;
[; ;pic18f26k22.h: 10076: };
[; ;pic18f26k22.h: 10077: struct {
[; ;pic18f26k22.h: 10078: unsigned RCD8 :1;
[; ;pic18f26k22.h: 10079: };
[; ;pic18f26k22.h: 10080: struct {
[; ;pic18f26k22.h: 10081: unsigned :5;
[; ;pic18f26k22.h: 10082: unsigned SRENA :1;
[; ;pic18f26k22.h: 10083: };
[; ;pic18f26k22.h: 10084: } RC1STAbits_t;
[; ;pic18f26k22.h: 10085: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18f26k22.h: 10194: extern volatile unsigned char TXSTA1 @ 0xFAC;
"10196
[; ;pic18f26k22.h: 10196: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f26k22.h: 10199: extern volatile unsigned char TXSTA @ 0xFAC;
"10201
[; ;pic18f26k22.h: 10201: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f26k22.h: 10203: extern volatile unsigned char TX1STA @ 0xFAC;
"10205
[; ;pic18f26k22.h: 10205: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18f26k22.h: 10208: typedef union {
[; ;pic18f26k22.h: 10209: struct {
[; ;pic18f26k22.h: 10210: unsigned TX9D :1;
[; ;pic18f26k22.h: 10211: unsigned TRMT :1;
[; ;pic18f26k22.h: 10212: unsigned BRGH :1;
[; ;pic18f26k22.h: 10213: unsigned SENDB :1;
[; ;pic18f26k22.h: 10214: unsigned SYNC :1;
[; ;pic18f26k22.h: 10215: unsigned TXEN :1;
[; ;pic18f26k22.h: 10216: unsigned TX9 :1;
[; ;pic18f26k22.h: 10217: unsigned CSRC :1;
[; ;pic18f26k22.h: 10218: };
[; ;pic18f26k22.h: 10219: struct {
[; ;pic18f26k22.h: 10220: unsigned TX9D1 :1;
[; ;pic18f26k22.h: 10221: unsigned TRMT1 :1;
[; ;pic18f26k22.h: 10222: unsigned BRGH1 :1;
[; ;pic18f26k22.h: 10223: unsigned SENDB1 :1;
[; ;pic18f26k22.h: 10224: unsigned SYNC1 :1;
[; ;pic18f26k22.h: 10225: unsigned TXEN1 :1;
[; ;pic18f26k22.h: 10226: unsigned TX91 :1;
[; ;pic18f26k22.h: 10227: unsigned CSRC1 :1;
[; ;pic18f26k22.h: 10228: };
[; ;pic18f26k22.h: 10229: struct {
[; ;pic18f26k22.h: 10230: unsigned :6;
[; ;pic18f26k22.h: 10231: unsigned TX8_9 :1;
[; ;pic18f26k22.h: 10232: };
[; ;pic18f26k22.h: 10233: struct {
[; ;pic18f26k22.h: 10234: unsigned TXD8 :1;
[; ;pic18f26k22.h: 10235: };
[; ;pic18f26k22.h: 10236: } TXSTA1bits_t;
[; ;pic18f26k22.h: 10237: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f26k22.h: 10330: typedef union {
[; ;pic18f26k22.h: 10331: struct {
[; ;pic18f26k22.h: 10332: unsigned TX9D :1;
[; ;pic18f26k22.h: 10333: unsigned TRMT :1;
[; ;pic18f26k22.h: 10334: unsigned BRGH :1;
[; ;pic18f26k22.h: 10335: unsigned SENDB :1;
[; ;pic18f26k22.h: 10336: unsigned SYNC :1;
[; ;pic18f26k22.h: 10337: unsigned TXEN :1;
[; ;pic18f26k22.h: 10338: unsigned TX9 :1;
[; ;pic18f26k22.h: 10339: unsigned CSRC :1;
[; ;pic18f26k22.h: 10340: };
[; ;pic18f26k22.h: 10341: struct {
[; ;pic18f26k22.h: 10342: unsigned TX9D1 :1;
[; ;pic18f26k22.h: 10343: unsigned TRMT1 :1;
[; ;pic18f26k22.h: 10344: unsigned BRGH1 :1;
[; ;pic18f26k22.h: 10345: unsigned SENDB1 :1;
[; ;pic18f26k22.h: 10346: unsigned SYNC1 :1;
[; ;pic18f26k22.h: 10347: unsigned TXEN1 :1;
[; ;pic18f26k22.h: 10348: unsigned TX91 :1;
[; ;pic18f26k22.h: 10349: unsigned CSRC1 :1;
[; ;pic18f26k22.h: 10350: };
[; ;pic18f26k22.h: 10351: struct {
[; ;pic18f26k22.h: 10352: unsigned :6;
[; ;pic18f26k22.h: 10353: unsigned TX8_9 :1;
[; ;pic18f26k22.h: 10354: };
[; ;pic18f26k22.h: 10355: struct {
[; ;pic18f26k22.h: 10356: unsigned TXD8 :1;
[; ;pic18f26k22.h: 10357: };
[; ;pic18f26k22.h: 10358: } TXSTAbits_t;
[; ;pic18f26k22.h: 10359: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f26k22.h: 10451: typedef union {
[; ;pic18f26k22.h: 10452: struct {
[; ;pic18f26k22.h: 10453: unsigned TX9D :1;
[; ;pic18f26k22.h: 10454: unsigned TRMT :1;
[; ;pic18f26k22.h: 10455: unsigned BRGH :1;
[; ;pic18f26k22.h: 10456: unsigned SENDB :1;
[; ;pic18f26k22.h: 10457: unsigned SYNC :1;
[; ;pic18f26k22.h: 10458: unsigned TXEN :1;
[; ;pic18f26k22.h: 10459: unsigned TX9 :1;
[; ;pic18f26k22.h: 10460: unsigned CSRC :1;
[; ;pic18f26k22.h: 10461: };
[; ;pic18f26k22.h: 10462: struct {
[; ;pic18f26k22.h: 10463: unsigned TX9D1 :1;
[; ;pic18f26k22.h: 10464: unsigned TRMT1 :1;
[; ;pic18f26k22.h: 10465: unsigned BRGH1 :1;
[; ;pic18f26k22.h: 10466: unsigned SENDB1 :1;
[; ;pic18f26k22.h: 10467: unsigned SYNC1 :1;
[; ;pic18f26k22.h: 10468: unsigned TXEN1 :1;
[; ;pic18f26k22.h: 10469: unsigned TX91 :1;
[; ;pic18f26k22.h: 10470: unsigned CSRC1 :1;
[; ;pic18f26k22.h: 10471: };
[; ;pic18f26k22.h: 10472: struct {
[; ;pic18f26k22.h: 10473: unsigned :6;
[; ;pic18f26k22.h: 10474: unsigned TX8_9 :1;
[; ;pic18f26k22.h: 10475: };
[; ;pic18f26k22.h: 10476: struct {
[; ;pic18f26k22.h: 10477: unsigned TXD8 :1;
[; ;pic18f26k22.h: 10478: };
[; ;pic18f26k22.h: 10479: } TX1STAbits_t;
[; ;pic18f26k22.h: 10480: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18f26k22.h: 10574: extern volatile unsigned char TXREG1 @ 0xFAD;
"10576
[; ;pic18f26k22.h: 10576: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f26k22.h: 10579: extern volatile unsigned char TXREG @ 0xFAD;
"10581
[; ;pic18f26k22.h: 10581: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f26k22.h: 10583: extern volatile unsigned char TX1REG @ 0xFAD;
"10585
[; ;pic18f26k22.h: 10585: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18f26k22.h: 10588: typedef union {
[; ;pic18f26k22.h: 10589: struct {
[; ;pic18f26k22.h: 10590: unsigned TX1REG :8;
[; ;pic18f26k22.h: 10591: };
[; ;pic18f26k22.h: 10592: struct {
[; ;pic18f26k22.h: 10593: unsigned TXREG :8;
[; ;pic18f26k22.h: 10594: };
[; ;pic18f26k22.h: 10595: } TXREG1bits_t;
[; ;pic18f26k22.h: 10596: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f26k22.h: 10609: typedef union {
[; ;pic18f26k22.h: 10610: struct {
[; ;pic18f26k22.h: 10611: unsigned TX1REG :8;
[; ;pic18f26k22.h: 10612: };
[; ;pic18f26k22.h: 10613: struct {
[; ;pic18f26k22.h: 10614: unsigned TXREG :8;
[; ;pic18f26k22.h: 10615: };
[; ;pic18f26k22.h: 10616: } TXREGbits_t;
[; ;pic18f26k22.h: 10617: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f26k22.h: 10629: typedef union {
[; ;pic18f26k22.h: 10630: struct {
[; ;pic18f26k22.h: 10631: unsigned TX1REG :8;
[; ;pic18f26k22.h: 10632: };
[; ;pic18f26k22.h: 10633: struct {
[; ;pic18f26k22.h: 10634: unsigned TXREG :8;
[; ;pic18f26k22.h: 10635: };
[; ;pic18f26k22.h: 10636: } TX1REGbits_t;
[; ;pic18f26k22.h: 10637: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18f26k22.h: 10651: extern volatile unsigned char RCREG1 @ 0xFAE;
"10653
[; ;pic18f26k22.h: 10653: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f26k22.h: 10656: extern volatile unsigned char RCREG @ 0xFAE;
"10658
[; ;pic18f26k22.h: 10658: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f26k22.h: 10660: extern volatile unsigned char RC1REG @ 0xFAE;
"10662
[; ;pic18f26k22.h: 10662: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18f26k22.h: 10665: typedef union {
[; ;pic18f26k22.h: 10666: struct {
[; ;pic18f26k22.h: 10667: unsigned RC1REG :8;
[; ;pic18f26k22.h: 10668: };
[; ;pic18f26k22.h: 10669: struct {
[; ;pic18f26k22.h: 10670: unsigned RCREG :8;
[; ;pic18f26k22.h: 10671: };
[; ;pic18f26k22.h: 10672: } RCREG1bits_t;
[; ;pic18f26k22.h: 10673: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f26k22.h: 10686: typedef union {
[; ;pic18f26k22.h: 10687: struct {
[; ;pic18f26k22.h: 10688: unsigned RC1REG :8;
[; ;pic18f26k22.h: 10689: };
[; ;pic18f26k22.h: 10690: struct {
[; ;pic18f26k22.h: 10691: unsigned RCREG :8;
[; ;pic18f26k22.h: 10692: };
[; ;pic18f26k22.h: 10693: } RCREGbits_t;
[; ;pic18f26k22.h: 10694: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f26k22.h: 10706: typedef union {
[; ;pic18f26k22.h: 10707: struct {
[; ;pic18f26k22.h: 10708: unsigned RC1REG :8;
[; ;pic18f26k22.h: 10709: };
[; ;pic18f26k22.h: 10710: struct {
[; ;pic18f26k22.h: 10711: unsigned RCREG :8;
[; ;pic18f26k22.h: 10712: };
[; ;pic18f26k22.h: 10713: } RC1REGbits_t;
[; ;pic18f26k22.h: 10714: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18f26k22.h: 10728: extern volatile unsigned char SPBRG1 @ 0xFAF;
"10730
[; ;pic18f26k22.h: 10730: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f26k22.h: 10733: extern volatile unsigned char SPBRG @ 0xFAF;
"10735
[; ;pic18f26k22.h: 10735: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f26k22.h: 10737: extern volatile unsigned char SP1BRG @ 0xFAF;
"10739
[; ;pic18f26k22.h: 10739: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18f26k22.h: 10742: typedef union {
[; ;pic18f26k22.h: 10743: struct {
[; ;pic18f26k22.h: 10744: unsigned SP1BRG :8;
[; ;pic18f26k22.h: 10745: };
[; ;pic18f26k22.h: 10746: struct {
[; ;pic18f26k22.h: 10747: unsigned SPBRG :8;
[; ;pic18f26k22.h: 10748: };
[; ;pic18f26k22.h: 10749: } SPBRG1bits_t;
[; ;pic18f26k22.h: 10750: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f26k22.h: 10763: typedef union {
[; ;pic18f26k22.h: 10764: struct {
[; ;pic18f26k22.h: 10765: unsigned SP1BRG :8;
[; ;pic18f26k22.h: 10766: };
[; ;pic18f26k22.h: 10767: struct {
[; ;pic18f26k22.h: 10768: unsigned SPBRG :8;
[; ;pic18f26k22.h: 10769: };
[; ;pic18f26k22.h: 10770: } SPBRGbits_t;
[; ;pic18f26k22.h: 10771: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f26k22.h: 10783: typedef union {
[; ;pic18f26k22.h: 10784: struct {
[; ;pic18f26k22.h: 10785: unsigned SP1BRG :8;
[; ;pic18f26k22.h: 10786: };
[; ;pic18f26k22.h: 10787: struct {
[; ;pic18f26k22.h: 10788: unsigned SPBRG :8;
[; ;pic18f26k22.h: 10789: };
[; ;pic18f26k22.h: 10790: } SP1BRGbits_t;
[; ;pic18f26k22.h: 10791: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18f26k22.h: 10805: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"10807
[; ;pic18f26k22.h: 10807: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f26k22.h: 10810: extern volatile unsigned char SPBRGH @ 0xFB0;
"10812
[; ;pic18f26k22.h: 10812: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f26k22.h: 10814: extern volatile unsigned char SP1BRGH @ 0xFB0;
"10816
[; ;pic18f26k22.h: 10816: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18f26k22.h: 10819: typedef union {
[; ;pic18f26k22.h: 10820: struct {
[; ;pic18f26k22.h: 10821: unsigned SP1BRGH :8;
[; ;pic18f26k22.h: 10822: };
[; ;pic18f26k22.h: 10823: struct {
[; ;pic18f26k22.h: 10824: unsigned SPBRGH :8;
[; ;pic18f26k22.h: 10825: };
[; ;pic18f26k22.h: 10826: } SPBRGH1bits_t;
[; ;pic18f26k22.h: 10827: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f26k22.h: 10840: typedef union {
[; ;pic18f26k22.h: 10841: struct {
[; ;pic18f26k22.h: 10842: unsigned SP1BRGH :8;
[; ;pic18f26k22.h: 10843: };
[; ;pic18f26k22.h: 10844: struct {
[; ;pic18f26k22.h: 10845: unsigned SPBRGH :8;
[; ;pic18f26k22.h: 10846: };
[; ;pic18f26k22.h: 10847: } SPBRGHbits_t;
[; ;pic18f26k22.h: 10848: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f26k22.h: 10860: typedef union {
[; ;pic18f26k22.h: 10861: struct {
[; ;pic18f26k22.h: 10862: unsigned SP1BRGH :8;
[; ;pic18f26k22.h: 10863: };
[; ;pic18f26k22.h: 10864: struct {
[; ;pic18f26k22.h: 10865: unsigned SPBRGH :8;
[; ;pic18f26k22.h: 10866: };
[; ;pic18f26k22.h: 10867: } SP1BRGHbits_t;
[; ;pic18f26k22.h: 10868: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18f26k22.h: 10882: extern volatile unsigned char T3CON @ 0xFB1;
"10884
[; ;pic18f26k22.h: 10884: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f26k22.h: 10887: typedef union {
[; ;pic18f26k22.h: 10888: struct {
[; ;pic18f26k22.h: 10889: unsigned :2;
[; ;pic18f26k22.h: 10890: unsigned NOT_T3SYNC :1;
[; ;pic18f26k22.h: 10891: };
[; ;pic18f26k22.h: 10892: struct {
[; ;pic18f26k22.h: 10893: unsigned TMR3ON :1;
[; ;pic18f26k22.h: 10894: unsigned T3RD16 :1;
[; ;pic18f26k22.h: 10895: unsigned nT3SYNC :1;
[; ;pic18f26k22.h: 10896: unsigned T3SOSCEN :1;
[; ;pic18f26k22.h: 10897: unsigned T3CKPS :2;
[; ;pic18f26k22.h: 10898: unsigned TMR3CS :2;
[; ;pic18f26k22.h: 10899: };
[; ;pic18f26k22.h: 10900: struct {
[; ;pic18f26k22.h: 10901: unsigned :3;
[; ;pic18f26k22.h: 10902: unsigned T3OSCEN :1;
[; ;pic18f26k22.h: 10903: unsigned T3CKPS0 :1;
[; ;pic18f26k22.h: 10904: unsigned T3CKPS1 :1;
[; ;pic18f26k22.h: 10905: unsigned TMR3CS0 :1;
[; ;pic18f26k22.h: 10906: unsigned TMR3CS1 :1;
[; ;pic18f26k22.h: 10907: };
[; ;pic18f26k22.h: 10908: struct {
[; ;pic18f26k22.h: 10909: unsigned :7;
[; ;pic18f26k22.h: 10910: unsigned RD163 :1;
[; ;pic18f26k22.h: 10911: };
[; ;pic18f26k22.h: 10912: struct {
[; ;pic18f26k22.h: 10913: unsigned :3;
[; ;pic18f26k22.h: 10914: unsigned SOSCEN3 :1;
[; ;pic18f26k22.h: 10915: };
[; ;pic18f26k22.h: 10916: } T3CONbits_t;
[; ;pic18f26k22.h: 10917: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f26k22.h: 10991: extern volatile unsigned short TMR3 @ 0xFB2;
"10993
[; ;pic18f26k22.h: 10993: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f26k22.h: 10997: extern volatile unsigned char TMR3L @ 0xFB2;
"10999
[; ;pic18f26k22.h: 10999: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f26k22.h: 11002: typedef union {
[; ;pic18f26k22.h: 11003: struct {
[; ;pic18f26k22.h: 11004: unsigned TMR3L :8;
[; ;pic18f26k22.h: 11005: };
[; ;pic18f26k22.h: 11006: } TMR3Lbits_t;
[; ;pic18f26k22.h: 11007: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f26k22.h: 11016: extern volatile unsigned char TMR3H @ 0xFB3;
"11018
[; ;pic18f26k22.h: 11018: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f26k22.h: 11021: typedef union {
[; ;pic18f26k22.h: 11022: struct {
[; ;pic18f26k22.h: 11023: unsigned TMR3H :8;
[; ;pic18f26k22.h: 11024: };
[; ;pic18f26k22.h: 11025: } TMR3Hbits_t;
[; ;pic18f26k22.h: 11026: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f26k22.h: 11035: extern volatile unsigned char T3GCON @ 0xFB4;
"11037
[; ;pic18f26k22.h: 11037: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f26k22.h: 11040: typedef union {
[; ;pic18f26k22.h: 11041: struct {
[; ;pic18f26k22.h: 11042: unsigned :3;
[; ;pic18f26k22.h: 11043: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f26k22.h: 11044: };
[; ;pic18f26k22.h: 11045: struct {
[; ;pic18f26k22.h: 11046: unsigned T3GSS :2;
[; ;pic18f26k22.h: 11047: unsigned T3GVAL :1;
[; ;pic18f26k22.h: 11048: unsigned T3GGO_nDONE :1;
[; ;pic18f26k22.h: 11049: unsigned T3GSPM :1;
[; ;pic18f26k22.h: 11050: unsigned T3GTM :1;
[; ;pic18f26k22.h: 11051: unsigned T3GPOL :1;
[; ;pic18f26k22.h: 11052: unsigned TMR3GE :1;
[; ;pic18f26k22.h: 11053: };
[; ;pic18f26k22.h: 11054: struct {
[; ;pic18f26k22.h: 11055: unsigned T3GSS0 :1;
[; ;pic18f26k22.h: 11056: unsigned T3GSS1 :1;
[; ;pic18f26k22.h: 11057: unsigned :1;
[; ;pic18f26k22.h: 11058: unsigned T3G_DONE :1;
[; ;pic18f26k22.h: 11059: };
[; ;pic18f26k22.h: 11060: struct {
[; ;pic18f26k22.h: 11061: unsigned :3;
[; ;pic18f26k22.h: 11062: unsigned T3GGO :1;
[; ;pic18f26k22.h: 11063: };
[; ;pic18f26k22.h: 11064: } T3GCONbits_t;
[; ;pic18f26k22.h: 11065: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f26k22.h: 11129: extern volatile unsigned char ECCP1AS @ 0xFB6;
"11131
[; ;pic18f26k22.h: 11131: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f26k22.h: 11134: extern volatile unsigned char ECCPAS @ 0xFB6;
"11136
[; ;pic18f26k22.h: 11136: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f26k22.h: 11139: typedef union {
[; ;pic18f26k22.h: 11140: struct {
[; ;pic18f26k22.h: 11141: unsigned P1SSBD :2;
[; ;pic18f26k22.h: 11142: unsigned P1SSAC :2;
[; ;pic18f26k22.h: 11143: unsigned CCP1AS :3;
[; ;pic18f26k22.h: 11144: unsigned CCP1ASE :1;
[; ;pic18f26k22.h: 11145: };
[; ;pic18f26k22.h: 11146: struct {
[; ;pic18f26k22.h: 11147: unsigned P1SSBD0 :1;
[; ;pic18f26k22.h: 11148: unsigned P1SSBD1 :1;
[; ;pic18f26k22.h: 11149: unsigned P1SSAC0 :1;
[; ;pic18f26k22.h: 11150: unsigned P1SSAC1 :1;
[; ;pic18f26k22.h: 11151: unsigned CCP1AS0 :1;
[; ;pic18f26k22.h: 11152: unsigned CCP1AS1 :1;
[; ;pic18f26k22.h: 11153: unsigned CCP1AS2 :1;
[; ;pic18f26k22.h: 11154: };
[; ;pic18f26k22.h: 11155: struct {
[; ;pic18f26k22.h: 11156: unsigned PSS1BD :2;
[; ;pic18f26k22.h: 11157: unsigned PSS1AC :2;
[; ;pic18f26k22.h: 11158: };
[; ;pic18f26k22.h: 11159: struct {
[; ;pic18f26k22.h: 11160: unsigned PSS1BD0 :1;
[; ;pic18f26k22.h: 11161: unsigned PSS1BD1 :1;
[; ;pic18f26k22.h: 11162: unsigned PSS1AC0 :1;
[; ;pic18f26k22.h: 11163: unsigned PSS1AC1 :1;
[; ;pic18f26k22.h: 11164: };
[; ;pic18f26k22.h: 11165: struct {
[; ;pic18f26k22.h: 11166: unsigned PSSBD :2;
[; ;pic18f26k22.h: 11167: unsigned PSSAC :2;
[; ;pic18f26k22.h: 11168: unsigned ECCPAS :3;
[; ;pic18f26k22.h: 11169: unsigned ECCPASE :1;
[; ;pic18f26k22.h: 11170: };
[; ;pic18f26k22.h: 11171: struct {
[; ;pic18f26k22.h: 11172: unsigned PSSBD0 :1;
[; ;pic18f26k22.h: 11173: unsigned PSSBD1 :1;
[; ;pic18f26k22.h: 11174: unsigned PSSAC0 :1;
[; ;pic18f26k22.h: 11175: unsigned PSSAC1 :1;
[; ;pic18f26k22.h: 11176: unsigned ECCPAS0 :1;
[; ;pic18f26k22.h: 11177: unsigned ECCPAS1 :1;
[; ;pic18f26k22.h: 11178: unsigned ECCPAS2 :1;
[; ;pic18f26k22.h: 11179: };
[; ;pic18f26k22.h: 11180: } ECCP1ASbits_t;
[; ;pic18f26k22.h: 11181: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f26k22.h: 11324: typedef union {
[; ;pic18f26k22.h: 11325: struct {
[; ;pic18f26k22.h: 11326: unsigned P1SSBD :2;
[; ;pic18f26k22.h: 11327: unsigned P1SSAC :2;
[; ;pic18f26k22.h: 11328: unsigned CCP1AS :3;
[; ;pic18f26k22.h: 11329: unsigned CCP1ASE :1;
[; ;pic18f26k22.h: 11330: };
[; ;pic18f26k22.h: 11331: struct {
[; ;pic18f26k22.h: 11332: unsigned P1SSBD0 :1;
[; ;pic18f26k22.h: 11333: unsigned P1SSBD1 :1;
[; ;pic18f26k22.h: 11334: unsigned P1SSAC0 :1;
[; ;pic18f26k22.h: 11335: unsigned P1SSAC1 :1;
[; ;pic18f26k22.h: 11336: unsigned CCP1AS0 :1;
[; ;pic18f26k22.h: 11337: unsigned CCP1AS1 :1;
[; ;pic18f26k22.h: 11338: unsigned CCP1AS2 :1;
[; ;pic18f26k22.h: 11339: };
[; ;pic18f26k22.h: 11340: struct {
[; ;pic18f26k22.h: 11341: unsigned PSS1BD :2;
[; ;pic18f26k22.h: 11342: unsigned PSS1AC :2;
[; ;pic18f26k22.h: 11343: };
[; ;pic18f26k22.h: 11344: struct {
[; ;pic18f26k22.h: 11345: unsigned PSS1BD0 :1;
[; ;pic18f26k22.h: 11346: unsigned PSS1BD1 :1;
[; ;pic18f26k22.h: 11347: unsigned PSS1AC0 :1;
[; ;pic18f26k22.h: 11348: unsigned PSS1AC1 :1;
[; ;pic18f26k22.h: 11349: };
[; ;pic18f26k22.h: 11350: struct {
[; ;pic18f26k22.h: 11351: unsigned PSSBD :2;
[; ;pic18f26k22.h: 11352: unsigned PSSAC :2;
[; ;pic18f26k22.h: 11353: unsigned ECCPAS :3;
[; ;pic18f26k22.h: 11354: unsigned ECCPASE :1;
[; ;pic18f26k22.h: 11355: };
[; ;pic18f26k22.h: 11356: struct {
[; ;pic18f26k22.h: 11357: unsigned PSSBD0 :1;
[; ;pic18f26k22.h: 11358: unsigned PSSBD1 :1;
[; ;pic18f26k22.h: 11359: unsigned PSSAC0 :1;
[; ;pic18f26k22.h: 11360: unsigned PSSAC1 :1;
[; ;pic18f26k22.h: 11361: unsigned ECCPAS0 :1;
[; ;pic18f26k22.h: 11362: unsigned ECCPAS1 :1;
[; ;pic18f26k22.h: 11363: unsigned ECCPAS2 :1;
[; ;pic18f26k22.h: 11364: };
[; ;pic18f26k22.h: 11365: } ECCPASbits_t;
[; ;pic18f26k22.h: 11366: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f26k22.h: 11510: extern volatile unsigned char PWM1CON @ 0xFB7;
"11512
[; ;pic18f26k22.h: 11512: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f26k22.h: 11515: extern volatile unsigned char PWMCON @ 0xFB7;
"11517
[; ;pic18f26k22.h: 11517: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18f26k22.h: 11520: typedef union {
[; ;pic18f26k22.h: 11521: struct {
[; ;pic18f26k22.h: 11522: unsigned P1DC :7;
[; ;pic18f26k22.h: 11523: unsigned P1RSEN :1;
[; ;pic18f26k22.h: 11524: };
[; ;pic18f26k22.h: 11525: struct {
[; ;pic18f26k22.h: 11526: unsigned P1DC0 :1;
[; ;pic18f26k22.h: 11527: unsigned P1DC1 :1;
[; ;pic18f26k22.h: 11528: unsigned P1DC2 :1;
[; ;pic18f26k22.h: 11529: unsigned P1DC3 :1;
[; ;pic18f26k22.h: 11530: unsigned P1DC4 :1;
[; ;pic18f26k22.h: 11531: unsigned P1DC5 :1;
[; ;pic18f26k22.h: 11532: unsigned P1DC6 :1;
[; ;pic18f26k22.h: 11533: };
[; ;pic18f26k22.h: 11534: struct {
[; ;pic18f26k22.h: 11535: unsigned PDC :7;
[; ;pic18f26k22.h: 11536: unsigned PRSEN :1;
[; ;pic18f26k22.h: 11537: };
[; ;pic18f26k22.h: 11538: struct {
[; ;pic18f26k22.h: 11539: unsigned PDC0 :1;
[; ;pic18f26k22.h: 11540: unsigned PDC1 :1;
[; ;pic18f26k22.h: 11541: unsigned PDC2 :1;
[; ;pic18f26k22.h: 11542: unsigned PDC3 :1;
[; ;pic18f26k22.h: 11543: unsigned PDC4 :1;
[; ;pic18f26k22.h: 11544: unsigned PDC5 :1;
[; ;pic18f26k22.h: 11545: unsigned PDC6 :1;
[; ;pic18f26k22.h: 11546: };
[; ;pic18f26k22.h: 11547: } PWM1CONbits_t;
[; ;pic18f26k22.h: 11548: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f26k22.h: 11641: typedef union {
[; ;pic18f26k22.h: 11642: struct {
[; ;pic18f26k22.h: 11643: unsigned P1DC :7;
[; ;pic18f26k22.h: 11644: unsigned P1RSEN :1;
[; ;pic18f26k22.h: 11645: };
[; ;pic18f26k22.h: 11646: struct {
[; ;pic18f26k22.h: 11647: unsigned P1DC0 :1;
[; ;pic18f26k22.h: 11648: unsigned P1DC1 :1;
[; ;pic18f26k22.h: 11649: unsigned P1DC2 :1;
[; ;pic18f26k22.h: 11650: unsigned P1DC3 :1;
[; ;pic18f26k22.h: 11651: unsigned P1DC4 :1;
[; ;pic18f26k22.h: 11652: unsigned P1DC5 :1;
[; ;pic18f26k22.h: 11653: unsigned P1DC6 :1;
[; ;pic18f26k22.h: 11654: };
[; ;pic18f26k22.h: 11655: struct {
[; ;pic18f26k22.h: 11656: unsigned PDC :7;
[; ;pic18f26k22.h: 11657: unsigned PRSEN :1;
[; ;pic18f26k22.h: 11658: };
[; ;pic18f26k22.h: 11659: struct {
[; ;pic18f26k22.h: 11660: unsigned PDC0 :1;
[; ;pic18f26k22.h: 11661: unsigned PDC1 :1;
[; ;pic18f26k22.h: 11662: unsigned PDC2 :1;
[; ;pic18f26k22.h: 11663: unsigned PDC3 :1;
[; ;pic18f26k22.h: 11664: unsigned PDC4 :1;
[; ;pic18f26k22.h: 11665: unsigned PDC5 :1;
[; ;pic18f26k22.h: 11666: unsigned PDC6 :1;
[; ;pic18f26k22.h: 11667: };
[; ;pic18f26k22.h: 11668: } PWMCONbits_t;
[; ;pic18f26k22.h: 11669: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18f26k22.h: 11763: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"11765
[; ;pic18f26k22.h: 11765: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11768: extern volatile unsigned char BAUDCON @ 0xFB8;
"11770
[; ;pic18f26k22.h: 11770: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11772: extern volatile unsigned char BAUDCTL @ 0xFB8;
"11774
[; ;pic18f26k22.h: 11774: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11776: extern volatile unsigned char BAUD1CON @ 0xFB8;
"11778
[; ;pic18f26k22.h: 11778: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11781: typedef union {
[; ;pic18f26k22.h: 11782: struct {
[; ;pic18f26k22.h: 11783: unsigned ABDEN :1;
[; ;pic18f26k22.h: 11784: unsigned WUE :1;
[; ;pic18f26k22.h: 11785: unsigned :1;
[; ;pic18f26k22.h: 11786: unsigned BRG16 :1;
[; ;pic18f26k22.h: 11787: unsigned CKTXP :1;
[; ;pic18f26k22.h: 11788: unsigned DTRXP :1;
[; ;pic18f26k22.h: 11789: unsigned RCIDL :1;
[; ;pic18f26k22.h: 11790: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 11791: };
[; ;pic18f26k22.h: 11792: struct {
[; ;pic18f26k22.h: 11793: unsigned :4;
[; ;pic18f26k22.h: 11794: unsigned SCKP :1;
[; ;pic18f26k22.h: 11795: };
[; ;pic18f26k22.h: 11796: struct {
[; ;pic18f26k22.h: 11797: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 11798: };
[; ;pic18f26k22.h: 11799: struct {
[; ;pic18f26k22.h: 11800: unsigned :7;
[; ;pic18f26k22.h: 11801: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 11802: };
[; ;pic18f26k22.h: 11803: struct {
[; ;pic18f26k22.h: 11804: unsigned :3;
[; ;pic18f26k22.h: 11805: unsigned BRG161 :1;
[; ;pic18f26k22.h: 11806: };
[; ;pic18f26k22.h: 11807: struct {
[; ;pic18f26k22.h: 11808: unsigned :5;
[; ;pic18f26k22.h: 11809: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 11810: };
[; ;pic18f26k22.h: 11811: struct {
[; ;pic18f26k22.h: 11812: unsigned :6;
[; ;pic18f26k22.h: 11813: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 11814: };
[; ;pic18f26k22.h: 11815: struct {
[; ;pic18f26k22.h: 11816: unsigned :6;
[; ;pic18f26k22.h: 11817: unsigned RCMT :1;
[; ;pic18f26k22.h: 11818: };
[; ;pic18f26k22.h: 11819: struct {
[; ;pic18f26k22.h: 11820: unsigned :6;
[; ;pic18f26k22.h: 11821: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 11822: };
[; ;pic18f26k22.h: 11823: struct {
[; ;pic18f26k22.h: 11824: unsigned :5;
[; ;pic18f26k22.h: 11825: unsigned RXDTP :1;
[; ;pic18f26k22.h: 11826: };
[; ;pic18f26k22.h: 11827: struct {
[; ;pic18f26k22.h: 11828: unsigned :5;
[; ;pic18f26k22.h: 11829: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 11830: };
[; ;pic18f26k22.h: 11831: struct {
[; ;pic18f26k22.h: 11832: unsigned :4;
[; ;pic18f26k22.h: 11833: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 11834: };
[; ;pic18f26k22.h: 11835: struct {
[; ;pic18f26k22.h: 11836: unsigned :4;
[; ;pic18f26k22.h: 11837: unsigned TXCKP :1;
[; ;pic18f26k22.h: 11838: };
[; ;pic18f26k22.h: 11839: struct {
[; ;pic18f26k22.h: 11840: unsigned :4;
[; ;pic18f26k22.h: 11841: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 11842: };
[; ;pic18f26k22.h: 11843: struct {
[; ;pic18f26k22.h: 11844: unsigned :1;
[; ;pic18f26k22.h: 11845: unsigned WUE1 :1;
[; ;pic18f26k22.h: 11846: };
[; ;pic18f26k22.h: 11847: struct {
[; ;pic18f26k22.h: 11848: unsigned :5;
[; ;pic18f26k22.h: 11849: unsigned RXCKP :1;
[; ;pic18f26k22.h: 11850: };
[; ;pic18f26k22.h: 11851: struct {
[; ;pic18f26k22.h: 11852: unsigned :1;
[; ;pic18f26k22.h: 11853: unsigned W4E :1;
[; ;pic18f26k22.h: 11854: };
[; ;pic18f26k22.h: 11855: } BAUDCON1bits_t;
[; ;pic18f26k22.h: 11856: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f26k22.h: 11974: typedef union {
[; ;pic18f26k22.h: 11975: struct {
[; ;pic18f26k22.h: 11976: unsigned ABDEN :1;
[; ;pic18f26k22.h: 11977: unsigned WUE :1;
[; ;pic18f26k22.h: 11978: unsigned :1;
[; ;pic18f26k22.h: 11979: unsigned BRG16 :1;
[; ;pic18f26k22.h: 11980: unsigned CKTXP :1;
[; ;pic18f26k22.h: 11981: unsigned DTRXP :1;
[; ;pic18f26k22.h: 11982: unsigned RCIDL :1;
[; ;pic18f26k22.h: 11983: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 11984: };
[; ;pic18f26k22.h: 11985: struct {
[; ;pic18f26k22.h: 11986: unsigned :4;
[; ;pic18f26k22.h: 11987: unsigned SCKP :1;
[; ;pic18f26k22.h: 11988: };
[; ;pic18f26k22.h: 11989: struct {
[; ;pic18f26k22.h: 11990: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 11991: };
[; ;pic18f26k22.h: 11992: struct {
[; ;pic18f26k22.h: 11993: unsigned :7;
[; ;pic18f26k22.h: 11994: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 11995: };
[; ;pic18f26k22.h: 11996: struct {
[; ;pic18f26k22.h: 11997: unsigned :3;
[; ;pic18f26k22.h: 11998: unsigned BRG161 :1;
[; ;pic18f26k22.h: 11999: };
[; ;pic18f26k22.h: 12000: struct {
[; ;pic18f26k22.h: 12001: unsigned :5;
[; ;pic18f26k22.h: 12002: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 12003: };
[; ;pic18f26k22.h: 12004: struct {
[; ;pic18f26k22.h: 12005: unsigned :6;
[; ;pic18f26k22.h: 12006: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 12007: };
[; ;pic18f26k22.h: 12008: struct {
[; ;pic18f26k22.h: 12009: unsigned :6;
[; ;pic18f26k22.h: 12010: unsigned RCMT :1;
[; ;pic18f26k22.h: 12011: };
[; ;pic18f26k22.h: 12012: struct {
[; ;pic18f26k22.h: 12013: unsigned :6;
[; ;pic18f26k22.h: 12014: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 12015: };
[; ;pic18f26k22.h: 12016: struct {
[; ;pic18f26k22.h: 12017: unsigned :5;
[; ;pic18f26k22.h: 12018: unsigned RXDTP :1;
[; ;pic18f26k22.h: 12019: };
[; ;pic18f26k22.h: 12020: struct {
[; ;pic18f26k22.h: 12021: unsigned :5;
[; ;pic18f26k22.h: 12022: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 12023: };
[; ;pic18f26k22.h: 12024: struct {
[; ;pic18f26k22.h: 12025: unsigned :4;
[; ;pic18f26k22.h: 12026: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 12027: };
[; ;pic18f26k22.h: 12028: struct {
[; ;pic18f26k22.h: 12029: unsigned :4;
[; ;pic18f26k22.h: 12030: unsigned TXCKP :1;
[; ;pic18f26k22.h: 12031: };
[; ;pic18f26k22.h: 12032: struct {
[; ;pic18f26k22.h: 12033: unsigned :4;
[; ;pic18f26k22.h: 12034: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 12035: };
[; ;pic18f26k22.h: 12036: struct {
[; ;pic18f26k22.h: 12037: unsigned :1;
[; ;pic18f26k22.h: 12038: unsigned WUE1 :1;
[; ;pic18f26k22.h: 12039: };
[; ;pic18f26k22.h: 12040: struct {
[; ;pic18f26k22.h: 12041: unsigned :5;
[; ;pic18f26k22.h: 12042: unsigned RXCKP :1;
[; ;pic18f26k22.h: 12043: };
[; ;pic18f26k22.h: 12044: struct {
[; ;pic18f26k22.h: 12045: unsigned :1;
[; ;pic18f26k22.h: 12046: unsigned W4E :1;
[; ;pic18f26k22.h: 12047: };
[; ;pic18f26k22.h: 12048: } BAUDCONbits_t;
[; ;pic18f26k22.h: 12049: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f26k22.h: 12166: typedef union {
[; ;pic18f26k22.h: 12167: struct {
[; ;pic18f26k22.h: 12168: unsigned ABDEN :1;
[; ;pic18f26k22.h: 12169: unsigned WUE :1;
[; ;pic18f26k22.h: 12170: unsigned :1;
[; ;pic18f26k22.h: 12171: unsigned BRG16 :1;
[; ;pic18f26k22.h: 12172: unsigned CKTXP :1;
[; ;pic18f26k22.h: 12173: unsigned DTRXP :1;
[; ;pic18f26k22.h: 12174: unsigned RCIDL :1;
[; ;pic18f26k22.h: 12175: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 12176: };
[; ;pic18f26k22.h: 12177: struct {
[; ;pic18f26k22.h: 12178: unsigned :4;
[; ;pic18f26k22.h: 12179: unsigned SCKP :1;
[; ;pic18f26k22.h: 12180: };
[; ;pic18f26k22.h: 12181: struct {
[; ;pic18f26k22.h: 12182: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 12183: };
[; ;pic18f26k22.h: 12184: struct {
[; ;pic18f26k22.h: 12185: unsigned :7;
[; ;pic18f26k22.h: 12186: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 12187: };
[; ;pic18f26k22.h: 12188: struct {
[; ;pic18f26k22.h: 12189: unsigned :3;
[; ;pic18f26k22.h: 12190: unsigned BRG161 :1;
[; ;pic18f26k22.h: 12191: };
[; ;pic18f26k22.h: 12192: struct {
[; ;pic18f26k22.h: 12193: unsigned :5;
[; ;pic18f26k22.h: 12194: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 12195: };
[; ;pic18f26k22.h: 12196: struct {
[; ;pic18f26k22.h: 12197: unsigned :6;
[; ;pic18f26k22.h: 12198: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 12199: };
[; ;pic18f26k22.h: 12200: struct {
[; ;pic18f26k22.h: 12201: unsigned :6;
[; ;pic18f26k22.h: 12202: unsigned RCMT :1;
[; ;pic18f26k22.h: 12203: };
[; ;pic18f26k22.h: 12204: struct {
[; ;pic18f26k22.h: 12205: unsigned :6;
[; ;pic18f26k22.h: 12206: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 12207: };
[; ;pic18f26k22.h: 12208: struct {
[; ;pic18f26k22.h: 12209: unsigned :5;
[; ;pic18f26k22.h: 12210: unsigned RXDTP :1;
[; ;pic18f26k22.h: 12211: };
[; ;pic18f26k22.h: 12212: struct {
[; ;pic18f26k22.h: 12213: unsigned :5;
[; ;pic18f26k22.h: 12214: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 12215: };
[; ;pic18f26k22.h: 12216: struct {
[; ;pic18f26k22.h: 12217: unsigned :4;
[; ;pic18f26k22.h: 12218: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 12219: };
[; ;pic18f26k22.h: 12220: struct {
[; ;pic18f26k22.h: 12221: unsigned :4;
[; ;pic18f26k22.h: 12222: unsigned TXCKP :1;
[; ;pic18f26k22.h: 12223: };
[; ;pic18f26k22.h: 12224: struct {
[; ;pic18f26k22.h: 12225: unsigned :4;
[; ;pic18f26k22.h: 12226: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 12227: };
[; ;pic18f26k22.h: 12228: struct {
[; ;pic18f26k22.h: 12229: unsigned :1;
[; ;pic18f26k22.h: 12230: unsigned WUE1 :1;
[; ;pic18f26k22.h: 12231: };
[; ;pic18f26k22.h: 12232: struct {
[; ;pic18f26k22.h: 12233: unsigned :5;
[; ;pic18f26k22.h: 12234: unsigned RXCKP :1;
[; ;pic18f26k22.h: 12235: };
[; ;pic18f26k22.h: 12236: struct {
[; ;pic18f26k22.h: 12237: unsigned :1;
[; ;pic18f26k22.h: 12238: unsigned W4E :1;
[; ;pic18f26k22.h: 12239: };
[; ;pic18f26k22.h: 12240: } BAUDCTLbits_t;
[; ;pic18f26k22.h: 12241: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f26k22.h: 12358: typedef union {
[; ;pic18f26k22.h: 12359: struct {
[; ;pic18f26k22.h: 12360: unsigned ABDEN :1;
[; ;pic18f26k22.h: 12361: unsigned WUE :1;
[; ;pic18f26k22.h: 12362: unsigned :1;
[; ;pic18f26k22.h: 12363: unsigned BRG16 :1;
[; ;pic18f26k22.h: 12364: unsigned CKTXP :1;
[; ;pic18f26k22.h: 12365: unsigned DTRXP :1;
[; ;pic18f26k22.h: 12366: unsigned RCIDL :1;
[; ;pic18f26k22.h: 12367: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 12368: };
[; ;pic18f26k22.h: 12369: struct {
[; ;pic18f26k22.h: 12370: unsigned :4;
[; ;pic18f26k22.h: 12371: unsigned SCKP :1;
[; ;pic18f26k22.h: 12372: };
[; ;pic18f26k22.h: 12373: struct {
[; ;pic18f26k22.h: 12374: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 12375: };
[; ;pic18f26k22.h: 12376: struct {
[; ;pic18f26k22.h: 12377: unsigned :7;
[; ;pic18f26k22.h: 12378: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 12379: };
[; ;pic18f26k22.h: 12380: struct {
[; ;pic18f26k22.h: 12381: unsigned :3;
[; ;pic18f26k22.h: 12382: unsigned BRG161 :1;
[; ;pic18f26k22.h: 12383: };
[; ;pic18f26k22.h: 12384: struct {
[; ;pic18f26k22.h: 12385: unsigned :5;
[; ;pic18f26k22.h: 12386: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 12387: };
[; ;pic18f26k22.h: 12388: struct {
[; ;pic18f26k22.h: 12389: unsigned :6;
[; ;pic18f26k22.h: 12390: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 12391: };
[; ;pic18f26k22.h: 12392: struct {
[; ;pic18f26k22.h: 12393: unsigned :6;
[; ;pic18f26k22.h: 12394: unsigned RCMT :1;
[; ;pic18f26k22.h: 12395: };
[; ;pic18f26k22.h: 12396: struct {
[; ;pic18f26k22.h: 12397: unsigned :6;
[; ;pic18f26k22.h: 12398: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 12399: };
[; ;pic18f26k22.h: 12400: struct {
[; ;pic18f26k22.h: 12401: unsigned :5;
[; ;pic18f26k22.h: 12402: unsigned RXDTP :1;
[; ;pic18f26k22.h: 12403: };
[; ;pic18f26k22.h: 12404: struct {
[; ;pic18f26k22.h: 12405: unsigned :5;
[; ;pic18f26k22.h: 12406: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 12407: };
[; ;pic18f26k22.h: 12408: struct {
[; ;pic18f26k22.h: 12409: unsigned :4;
[; ;pic18f26k22.h: 12410: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 12411: };
[; ;pic18f26k22.h: 12412: struct {
[; ;pic18f26k22.h: 12413: unsigned :4;
[; ;pic18f26k22.h: 12414: unsigned TXCKP :1;
[; ;pic18f26k22.h: 12415: };
[; ;pic18f26k22.h: 12416: struct {
[; ;pic18f26k22.h: 12417: unsigned :4;
[; ;pic18f26k22.h: 12418: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 12419: };
[; ;pic18f26k22.h: 12420: struct {
[; ;pic18f26k22.h: 12421: unsigned :1;
[; ;pic18f26k22.h: 12422: unsigned WUE1 :1;
[; ;pic18f26k22.h: 12423: };
[; ;pic18f26k22.h: 12424: struct {
[; ;pic18f26k22.h: 12425: unsigned :5;
[; ;pic18f26k22.h: 12426: unsigned RXCKP :1;
[; ;pic18f26k22.h: 12427: };
[; ;pic18f26k22.h: 12428: struct {
[; ;pic18f26k22.h: 12429: unsigned :1;
[; ;pic18f26k22.h: 12430: unsigned W4E :1;
[; ;pic18f26k22.h: 12431: };
[; ;pic18f26k22.h: 12432: } BAUD1CONbits_t;
[; ;pic18f26k22.h: 12433: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18f26k22.h: 12552: extern volatile unsigned char PSTR1CON @ 0xFB9;
"12554
[; ;pic18f26k22.h: 12554: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f26k22.h: 12557: extern volatile unsigned char PSTRCON @ 0xFB9;
"12559
[; ;pic18f26k22.h: 12559: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f26k22.h: 12562: typedef union {
[; ;pic18f26k22.h: 12563: struct {
[; ;pic18f26k22.h: 12564: unsigned STR1A :1;
[; ;pic18f26k22.h: 12565: unsigned STR1B :1;
[; ;pic18f26k22.h: 12566: unsigned STR1C :1;
[; ;pic18f26k22.h: 12567: unsigned STR1D :1;
[; ;pic18f26k22.h: 12568: unsigned STR1SYNC :1;
[; ;pic18f26k22.h: 12569: };
[; ;pic18f26k22.h: 12570: struct {
[; ;pic18f26k22.h: 12571: unsigned STRA :1;
[; ;pic18f26k22.h: 12572: };
[; ;pic18f26k22.h: 12573: struct {
[; ;pic18f26k22.h: 12574: unsigned :1;
[; ;pic18f26k22.h: 12575: unsigned STRB :1;
[; ;pic18f26k22.h: 12576: };
[; ;pic18f26k22.h: 12577: struct {
[; ;pic18f26k22.h: 12578: unsigned :2;
[; ;pic18f26k22.h: 12579: unsigned STRC :1;
[; ;pic18f26k22.h: 12580: };
[; ;pic18f26k22.h: 12581: struct {
[; ;pic18f26k22.h: 12582: unsigned :3;
[; ;pic18f26k22.h: 12583: unsigned STRD :1;
[; ;pic18f26k22.h: 12584: };
[; ;pic18f26k22.h: 12585: struct {
[; ;pic18f26k22.h: 12586: unsigned :4;
[; ;pic18f26k22.h: 12587: unsigned STRSYNC :1;
[; ;pic18f26k22.h: 12588: };
[; ;pic18f26k22.h: 12589: } PSTR1CONbits_t;
[; ;pic18f26k22.h: 12590: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f26k22.h: 12643: typedef union {
[; ;pic18f26k22.h: 12644: struct {
[; ;pic18f26k22.h: 12645: unsigned STR1A :1;
[; ;pic18f26k22.h: 12646: unsigned STR1B :1;
[; ;pic18f26k22.h: 12647: unsigned STR1C :1;
[; ;pic18f26k22.h: 12648: unsigned STR1D :1;
[; ;pic18f26k22.h: 12649: unsigned STR1SYNC :1;
[; ;pic18f26k22.h: 12650: };
[; ;pic18f26k22.h: 12651: struct {
[; ;pic18f26k22.h: 12652: unsigned STRA :1;
[; ;pic18f26k22.h: 12653: };
[; ;pic18f26k22.h: 12654: struct {
[; ;pic18f26k22.h: 12655: unsigned :1;
[; ;pic18f26k22.h: 12656: unsigned STRB :1;
[; ;pic18f26k22.h: 12657: };
[; ;pic18f26k22.h: 12658: struct {
[; ;pic18f26k22.h: 12659: unsigned :2;
[; ;pic18f26k22.h: 12660: unsigned STRC :1;
[; ;pic18f26k22.h: 12661: };
[; ;pic18f26k22.h: 12662: struct {
[; ;pic18f26k22.h: 12663: unsigned :3;
[; ;pic18f26k22.h: 12664: unsigned STRD :1;
[; ;pic18f26k22.h: 12665: };
[; ;pic18f26k22.h: 12666: struct {
[; ;pic18f26k22.h: 12667: unsigned :4;
[; ;pic18f26k22.h: 12668: unsigned STRSYNC :1;
[; ;pic18f26k22.h: 12669: };
[; ;pic18f26k22.h: 12670: } PSTRCONbits_t;
[; ;pic18f26k22.h: 12671: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f26k22.h: 12725: extern volatile unsigned char T2CON @ 0xFBA;
"12727
[; ;pic18f26k22.h: 12727: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f26k22.h: 12730: typedef union {
[; ;pic18f26k22.h: 12731: struct {
[; ;pic18f26k22.h: 12732: unsigned T2CKPS :2;
[; ;pic18f26k22.h: 12733: unsigned TMR2ON :1;
[; ;pic18f26k22.h: 12734: unsigned T2OUTPS :4;
[; ;pic18f26k22.h: 12735: };
[; ;pic18f26k22.h: 12736: struct {
[; ;pic18f26k22.h: 12737: unsigned T2CKPS0 :1;
[; ;pic18f26k22.h: 12738: unsigned T2CKPS1 :1;
[; ;pic18f26k22.h: 12739: unsigned :1;
[; ;pic18f26k22.h: 12740: unsigned T2OUTPS0 :1;
[; ;pic18f26k22.h: 12741: unsigned T2OUTPS1 :1;
[; ;pic18f26k22.h: 12742: unsigned T2OUTPS2 :1;
[; ;pic18f26k22.h: 12743: unsigned T2OUTPS3 :1;
[; ;pic18f26k22.h: 12744: };
[; ;pic18f26k22.h: 12745: } T2CONbits_t;
[; ;pic18f26k22.h: 12746: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f26k22.h: 12795: extern volatile unsigned char PR2 @ 0xFBB;
"12797
[; ;pic18f26k22.h: 12797: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f26k22.h: 12800: typedef union {
[; ;pic18f26k22.h: 12801: struct {
[; ;pic18f26k22.h: 12802: unsigned PR2 :8;
[; ;pic18f26k22.h: 12803: };
[; ;pic18f26k22.h: 12804: } PR2bits_t;
[; ;pic18f26k22.h: 12805: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f26k22.h: 12814: extern volatile unsigned char TMR2 @ 0xFBC;
"12816
[; ;pic18f26k22.h: 12816: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f26k22.h: 12819: typedef union {
[; ;pic18f26k22.h: 12820: struct {
[; ;pic18f26k22.h: 12821: unsigned TMR2 :8;
[; ;pic18f26k22.h: 12822: };
[; ;pic18f26k22.h: 12823: } TMR2bits_t;
[; ;pic18f26k22.h: 12824: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f26k22.h: 12833: extern volatile unsigned char CCP1CON @ 0xFBD;
"12835
[; ;pic18f26k22.h: 12835: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f26k22.h: 12838: typedef union {
[; ;pic18f26k22.h: 12839: struct {
[; ;pic18f26k22.h: 12840: unsigned CCP1M :4;
[; ;pic18f26k22.h: 12841: unsigned DC1B :2;
[; ;pic18f26k22.h: 12842: unsigned P1M :2;
[; ;pic18f26k22.h: 12843: };
[; ;pic18f26k22.h: 12844: struct {
[; ;pic18f26k22.h: 12845: unsigned CCP1M0 :1;
[; ;pic18f26k22.h: 12846: unsigned CCP1M1 :1;
[; ;pic18f26k22.h: 12847: unsigned CCP1M2 :1;
[; ;pic18f26k22.h: 12848: unsigned CCP1M3 :1;
[; ;pic18f26k22.h: 12849: unsigned DC1B0 :1;
[; ;pic18f26k22.h: 12850: unsigned DC1B1 :1;
[; ;pic18f26k22.h: 12851: unsigned P1M0 :1;
[; ;pic18f26k22.h: 12852: unsigned P1M1 :1;
[; ;pic18f26k22.h: 12853: };
[; ;pic18f26k22.h: 12854: } CCP1CONbits_t;
[; ;pic18f26k22.h: 12855: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f26k22.h: 12914: extern volatile unsigned short CCPR1 @ 0xFBE;
"12916
[; ;pic18f26k22.h: 12916: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f26k22.h: 12920: extern volatile unsigned char CCPR1L @ 0xFBE;
"12922
[; ;pic18f26k22.h: 12922: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f26k22.h: 12925: typedef union {
[; ;pic18f26k22.h: 12926: struct {
[; ;pic18f26k22.h: 12927: unsigned CCPR1L :8;
[; ;pic18f26k22.h: 12928: };
[; ;pic18f26k22.h: 12929: } CCPR1Lbits_t;
[; ;pic18f26k22.h: 12930: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f26k22.h: 12939: extern volatile unsigned char CCPR1H @ 0xFBF;
"12941
[; ;pic18f26k22.h: 12941: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f26k22.h: 12944: typedef union {
[; ;pic18f26k22.h: 12945: struct {
[; ;pic18f26k22.h: 12946: unsigned CCPR1H :8;
[; ;pic18f26k22.h: 12947: };
[; ;pic18f26k22.h: 12948: } CCPR1Hbits_t;
[; ;pic18f26k22.h: 12949: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f26k22.h: 12958: extern volatile unsigned char ADCON2 @ 0xFC0;
"12960
[; ;pic18f26k22.h: 12960: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f26k22.h: 12963: typedef union {
[; ;pic18f26k22.h: 12964: struct {
[; ;pic18f26k22.h: 12965: unsigned ADCS :3;
[; ;pic18f26k22.h: 12966: unsigned ACQT :3;
[; ;pic18f26k22.h: 12967: unsigned :1;
[; ;pic18f26k22.h: 12968: unsigned ADFM :1;
[; ;pic18f26k22.h: 12969: };
[; ;pic18f26k22.h: 12970: struct {
[; ;pic18f26k22.h: 12971: unsigned ADCS0 :1;
[; ;pic18f26k22.h: 12972: unsigned ADCS1 :1;
[; ;pic18f26k22.h: 12973: unsigned ADCS2 :1;
[; ;pic18f26k22.h: 12974: unsigned ACQT0 :1;
[; ;pic18f26k22.h: 12975: unsigned ACQT1 :1;
[; ;pic18f26k22.h: 12976: unsigned ACQT2 :1;
[; ;pic18f26k22.h: 12977: };
[; ;pic18f26k22.h: 12978: } ADCON2bits_t;
[; ;pic18f26k22.h: 12979: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f26k22.h: 13028: extern volatile unsigned char ADCON1 @ 0xFC1;
"13030
[; ;pic18f26k22.h: 13030: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f26k22.h: 13033: typedef union {
[; ;pic18f26k22.h: 13034: struct {
[; ;pic18f26k22.h: 13035: unsigned NVCFG :2;
[; ;pic18f26k22.h: 13036: unsigned PVCFG :2;
[; ;pic18f26k22.h: 13037: unsigned :3;
[; ;pic18f26k22.h: 13038: unsigned TRIGSEL :1;
[; ;pic18f26k22.h: 13039: };
[; ;pic18f26k22.h: 13040: struct {
[; ;pic18f26k22.h: 13041: unsigned NVCFG0 :1;
[; ;pic18f26k22.h: 13042: unsigned NVCFG1 :1;
[; ;pic18f26k22.h: 13043: unsigned PVCFG0 :1;
[; ;pic18f26k22.h: 13044: unsigned PVCFG1 :1;
[; ;pic18f26k22.h: 13045: };
[; ;pic18f26k22.h: 13046: struct {
[; ;pic18f26k22.h: 13047: unsigned :3;
[; ;pic18f26k22.h: 13048: unsigned CHSN3 :1;
[; ;pic18f26k22.h: 13049: };
[; ;pic18f26k22.h: 13050: } ADCON1bits_t;
[; ;pic18f26k22.h: 13051: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f26k22.h: 13095: extern volatile unsigned char ADCON0 @ 0xFC2;
"13097
[; ;pic18f26k22.h: 13097: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f26k22.h: 13100: typedef union {
[; ;pic18f26k22.h: 13101: struct {
[; ;pic18f26k22.h: 13102: unsigned :1;
[; ;pic18f26k22.h: 13103: unsigned GO_NOT_DONE :1;
[; ;pic18f26k22.h: 13104: };
[; ;pic18f26k22.h: 13105: struct {
[; ;pic18f26k22.h: 13106: unsigned ADON :1;
[; ;pic18f26k22.h: 13107: unsigned GO_nDONE :1;
[; ;pic18f26k22.h: 13108: unsigned CHS :5;
[; ;pic18f26k22.h: 13109: };
[; ;pic18f26k22.h: 13110: struct {
[; ;pic18f26k22.h: 13111: unsigned :1;
[; ;pic18f26k22.h: 13112: unsigned GO :1;
[; ;pic18f26k22.h: 13113: unsigned CHS0 :1;
[; ;pic18f26k22.h: 13114: unsigned CHS1 :1;
[; ;pic18f26k22.h: 13115: unsigned CHS2 :1;
[; ;pic18f26k22.h: 13116: unsigned CHS3 :1;
[; ;pic18f26k22.h: 13117: unsigned CHS4 :1;
[; ;pic18f26k22.h: 13118: };
[; ;pic18f26k22.h: 13119: struct {
[; ;pic18f26k22.h: 13120: unsigned :1;
[; ;pic18f26k22.h: 13121: unsigned DONE :1;
[; ;pic18f26k22.h: 13122: };
[; ;pic18f26k22.h: 13123: struct {
[; ;pic18f26k22.h: 13124: unsigned :1;
[; ;pic18f26k22.h: 13125: unsigned NOT_DONE :1;
[; ;pic18f26k22.h: 13126: };
[; ;pic18f26k22.h: 13127: struct {
[; ;pic18f26k22.h: 13128: unsigned :1;
[; ;pic18f26k22.h: 13129: unsigned nDONE :1;
[; ;pic18f26k22.h: 13130: };
[; ;pic18f26k22.h: 13131: struct {
[; ;pic18f26k22.h: 13132: unsigned :1;
[; ;pic18f26k22.h: 13133: unsigned GO_DONE :1;
[; ;pic18f26k22.h: 13134: };
[; ;pic18f26k22.h: 13135: struct {
[; ;pic18f26k22.h: 13136: unsigned :1;
[; ;pic18f26k22.h: 13137: unsigned GODONE :1;
[; ;pic18f26k22.h: 13138: };
[; ;pic18f26k22.h: 13139: } ADCON0bits_t;
[; ;pic18f26k22.h: 13140: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f26k22.h: 13219: extern volatile unsigned short ADRES @ 0xFC3;
"13221
[; ;pic18f26k22.h: 13221: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f26k22.h: 13225: extern volatile unsigned char ADRESL @ 0xFC3;
"13227
[; ;pic18f26k22.h: 13227: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f26k22.h: 13230: typedef union {
[; ;pic18f26k22.h: 13231: struct {
[; ;pic18f26k22.h: 13232: unsigned ADRESL :8;
[; ;pic18f26k22.h: 13233: };
[; ;pic18f26k22.h: 13234: } ADRESLbits_t;
[; ;pic18f26k22.h: 13235: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f26k22.h: 13244: extern volatile unsigned char ADRESH @ 0xFC4;
"13246
[; ;pic18f26k22.h: 13246: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f26k22.h: 13249: typedef union {
[; ;pic18f26k22.h: 13250: struct {
[; ;pic18f26k22.h: 13251: unsigned ADRESH :8;
[; ;pic18f26k22.h: 13252: };
[; ;pic18f26k22.h: 13253: } ADRESHbits_t;
[; ;pic18f26k22.h: 13254: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f26k22.h: 13263: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13265
[; ;pic18f26k22.h: 13265: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f26k22.h: 13268: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13270
[; ;pic18f26k22.h: 13270: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f26k22.h: 13273: typedef union {
[; ;pic18f26k22.h: 13274: struct {
[; ;pic18f26k22.h: 13275: unsigned SEN :1;
[; ;pic18f26k22.h: 13276: unsigned RSEN :1;
[; ;pic18f26k22.h: 13277: unsigned PEN :1;
[; ;pic18f26k22.h: 13278: unsigned RCEN :1;
[; ;pic18f26k22.h: 13279: unsigned ACKEN :1;
[; ;pic18f26k22.h: 13280: unsigned ACKDT :1;
[; ;pic18f26k22.h: 13281: unsigned ACKSTAT :1;
[; ;pic18f26k22.h: 13282: unsigned GCEN :1;
[; ;pic18f26k22.h: 13283: };
[; ;pic18f26k22.h: 13284: struct {
[; ;pic18f26k22.h: 13285: unsigned :5;
[; ;pic18f26k22.h: 13286: unsigned ACKDT1 :1;
[; ;pic18f26k22.h: 13287: };
[; ;pic18f26k22.h: 13288: struct {
[; ;pic18f26k22.h: 13289: unsigned :4;
[; ;pic18f26k22.h: 13290: unsigned ACKEN1 :1;
[; ;pic18f26k22.h: 13291: };
[; ;pic18f26k22.h: 13292: struct {
[; ;pic18f26k22.h: 13293: unsigned :6;
[; ;pic18f26k22.h: 13294: unsigned ACKSTAT1 :1;
[; ;pic18f26k22.h: 13295: };
[; ;pic18f26k22.h: 13296: struct {
[; ;pic18f26k22.h: 13297: unsigned :1;
[; ;pic18f26k22.h: 13298: unsigned ADMSK1 :1;
[; ;pic18f26k22.h: 13299: };
[; ;pic18f26k22.h: 13300: struct {
[; ;pic18f26k22.h: 13301: unsigned :1;
[; ;pic18f26k22.h: 13302: unsigned ADMSK11 :1;
[; ;pic18f26k22.h: 13303: };
[; ;pic18f26k22.h: 13304: struct {
[; ;pic18f26k22.h: 13305: unsigned :2;
[; ;pic18f26k22.h: 13306: unsigned ADMSK2 :1;
[; ;pic18f26k22.h: 13307: };
[; ;pic18f26k22.h: 13308: struct {
[; ;pic18f26k22.h: 13309: unsigned :2;
[; ;pic18f26k22.h: 13310: unsigned ADMSK21 :1;
[; ;pic18f26k22.h: 13311: };
[; ;pic18f26k22.h: 13312: struct {
[; ;pic18f26k22.h: 13313: unsigned :3;
[; ;pic18f26k22.h: 13314: unsigned ADMSK3 :1;
[; ;pic18f26k22.h: 13315: };
[; ;pic18f26k22.h: 13316: struct {
[; ;pic18f26k22.h: 13317: unsigned :3;
[; ;pic18f26k22.h: 13318: unsigned ADMSK31 :1;
[; ;pic18f26k22.h: 13319: };
[; ;pic18f26k22.h: 13320: struct {
[; ;pic18f26k22.h: 13321: unsigned :4;
[; ;pic18f26k22.h: 13322: unsigned ADMSK4 :1;
[; ;pic18f26k22.h: 13323: };
[; ;pic18f26k22.h: 13324: struct {
[; ;pic18f26k22.h: 13325: unsigned :4;
[; ;pic18f26k22.h: 13326: unsigned ADMSK41 :1;
[; ;pic18f26k22.h: 13327: };
[; ;pic18f26k22.h: 13328: struct {
[; ;pic18f26k22.h: 13329: unsigned :5;
[; ;pic18f26k22.h: 13330: unsigned ADMSK5 :1;
[; ;pic18f26k22.h: 13331: };
[; ;pic18f26k22.h: 13332: struct {
[; ;pic18f26k22.h: 13333: unsigned :5;
[; ;pic18f26k22.h: 13334: unsigned ADMSK51 :1;
[; ;pic18f26k22.h: 13335: };
[; ;pic18f26k22.h: 13336: struct {
[; ;pic18f26k22.h: 13337: unsigned :7;
[; ;pic18f26k22.h: 13338: unsigned GCEN1 :1;
[; ;pic18f26k22.h: 13339: };
[; ;pic18f26k22.h: 13340: struct {
[; ;pic18f26k22.h: 13341: unsigned :2;
[; ;pic18f26k22.h: 13342: unsigned PEN1 :1;
[; ;pic18f26k22.h: 13343: };
[; ;pic18f26k22.h: 13344: struct {
[; ;pic18f26k22.h: 13345: unsigned :3;
[; ;pic18f26k22.h: 13346: unsigned RCEN1 :1;
[; ;pic18f26k22.h: 13347: };
[; ;pic18f26k22.h: 13348: struct {
[; ;pic18f26k22.h: 13349: unsigned :1;
[; ;pic18f26k22.h: 13350: unsigned RSEN1 :1;
[; ;pic18f26k22.h: 13351: };
[; ;pic18f26k22.h: 13352: struct {
[; ;pic18f26k22.h: 13353: unsigned SEN1 :1;
[; ;pic18f26k22.h: 13354: };
[; ;pic18f26k22.h: 13355: } SSP1CON2bits_t;
[; ;pic18f26k22.h: 13356: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f26k22.h: 13489: typedef union {
[; ;pic18f26k22.h: 13490: struct {
[; ;pic18f26k22.h: 13491: unsigned SEN :1;
[; ;pic18f26k22.h: 13492: unsigned RSEN :1;
[; ;pic18f26k22.h: 13493: unsigned PEN :1;
[; ;pic18f26k22.h: 13494: unsigned RCEN :1;
[; ;pic18f26k22.h: 13495: unsigned ACKEN :1;
[; ;pic18f26k22.h: 13496: unsigned ACKDT :1;
[; ;pic18f26k22.h: 13497: unsigned ACKSTAT :1;
[; ;pic18f26k22.h: 13498: unsigned GCEN :1;
[; ;pic18f26k22.h: 13499: };
[; ;pic18f26k22.h: 13500: struct {
[; ;pic18f26k22.h: 13501: unsigned :5;
[; ;pic18f26k22.h: 13502: unsigned ACKDT1 :1;
[; ;pic18f26k22.h: 13503: };
[; ;pic18f26k22.h: 13504: struct {
[; ;pic18f26k22.h: 13505: unsigned :4;
[; ;pic18f26k22.h: 13506: unsigned ACKEN1 :1;
[; ;pic18f26k22.h: 13507: };
[; ;pic18f26k22.h: 13508: struct {
[; ;pic18f26k22.h: 13509: unsigned :6;
[; ;pic18f26k22.h: 13510: unsigned ACKSTAT1 :1;
[; ;pic18f26k22.h: 13511: };
[; ;pic18f26k22.h: 13512: struct {
[; ;pic18f26k22.h: 13513: unsigned :1;
[; ;pic18f26k22.h: 13514: unsigned ADMSK1 :1;
[; ;pic18f26k22.h: 13515: };
[; ;pic18f26k22.h: 13516: struct {
[; ;pic18f26k22.h: 13517: unsigned :1;
[; ;pic18f26k22.h: 13518: unsigned ADMSK11 :1;
[; ;pic18f26k22.h: 13519: };
[; ;pic18f26k22.h: 13520: struct {
[; ;pic18f26k22.h: 13521: unsigned :2;
[; ;pic18f26k22.h: 13522: unsigned ADMSK2 :1;
[; ;pic18f26k22.h: 13523: };
[; ;pic18f26k22.h: 13524: struct {
[; ;pic18f26k22.h: 13525: unsigned :2;
[; ;pic18f26k22.h: 13526: unsigned ADMSK21 :1;
[; ;pic18f26k22.h: 13527: };
[; ;pic18f26k22.h: 13528: struct {
[; ;pic18f26k22.h: 13529: unsigned :3;
[; ;pic18f26k22.h: 13530: unsigned ADMSK3 :1;
[; ;pic18f26k22.h: 13531: };
[; ;pic18f26k22.h: 13532: struct {
[; ;pic18f26k22.h: 13533: unsigned :3;
[; ;pic18f26k22.h: 13534: unsigned ADMSK31 :1;
[; ;pic18f26k22.h: 13535: };
[; ;pic18f26k22.h: 13536: struct {
[; ;pic18f26k22.h: 13537: unsigned :4;
[; ;pic18f26k22.h: 13538: unsigned ADMSK4 :1;
[; ;pic18f26k22.h: 13539: };
[; ;pic18f26k22.h: 13540: struct {
[; ;pic18f26k22.h: 13541: unsigned :4;
[; ;pic18f26k22.h: 13542: unsigned ADMSK41 :1;
[; ;pic18f26k22.h: 13543: };
[; ;pic18f26k22.h: 13544: struct {
[; ;pic18f26k22.h: 13545: unsigned :5;
[; ;pic18f26k22.h: 13546: unsigned ADMSK5 :1;
[; ;pic18f26k22.h: 13547: };
[; ;pic18f26k22.h: 13548: struct {
[; ;pic18f26k22.h: 13549: unsigned :5;
[; ;pic18f26k22.h: 13550: unsigned ADMSK51 :1;
[; ;pic18f26k22.h: 13551: };
[; ;pic18f26k22.h: 13552: struct {
[; ;pic18f26k22.h: 13553: unsigned :7;
[; ;pic18f26k22.h: 13554: unsigned GCEN1 :1;
[; ;pic18f26k22.h: 13555: };
[; ;pic18f26k22.h: 13556: struct {
[; ;pic18f26k22.h: 13557: unsigned :2;
[; ;pic18f26k22.h: 13558: unsigned PEN1 :1;
[; ;pic18f26k22.h: 13559: };
[; ;pic18f26k22.h: 13560: struct {
[; ;pic18f26k22.h: 13561: unsigned :3;
[; ;pic18f26k22.h: 13562: unsigned RCEN1 :1;
[; ;pic18f26k22.h: 13563: };
[; ;pic18f26k22.h: 13564: struct {
[; ;pic18f26k22.h: 13565: unsigned :1;
[; ;pic18f26k22.h: 13566: unsigned RSEN1 :1;
[; ;pic18f26k22.h: 13567: };
[; ;pic18f26k22.h: 13568: struct {
[; ;pic18f26k22.h: 13569: unsigned SEN1 :1;
[; ;pic18f26k22.h: 13570: };
[; ;pic18f26k22.h: 13571: } SSPCON2bits_t;
[; ;pic18f26k22.h: 13572: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f26k22.h: 13706: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"13708
[; ;pic18f26k22.h: 13708: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f26k22.h: 13711: extern volatile unsigned char SSPCON1 @ 0xFC6;
"13713
[; ;pic18f26k22.h: 13713: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f26k22.h: 13716: typedef union {
[; ;pic18f26k22.h: 13717: struct {
[; ;pic18f26k22.h: 13718: unsigned SSPM :4;
[; ;pic18f26k22.h: 13719: unsigned CKP :1;
[; ;pic18f26k22.h: 13720: unsigned SSPEN :1;
[; ;pic18f26k22.h: 13721: unsigned SSPOV :1;
[; ;pic18f26k22.h: 13722: unsigned WCOL :1;
[; ;pic18f26k22.h: 13723: };
[; ;pic18f26k22.h: 13724: struct {
[; ;pic18f26k22.h: 13725: unsigned SSPM0 :1;
[; ;pic18f26k22.h: 13726: unsigned SSPM1 :1;
[; ;pic18f26k22.h: 13727: unsigned SSPM2 :1;
[; ;pic18f26k22.h: 13728: unsigned SSPM3 :1;
[; ;pic18f26k22.h: 13729: };
[; ;pic18f26k22.h: 13730: struct {
[; ;pic18f26k22.h: 13731: unsigned :4;
[; ;pic18f26k22.h: 13732: unsigned CKP1 :1;
[; ;pic18f26k22.h: 13733: };
[; ;pic18f26k22.h: 13734: struct {
[; ;pic18f26k22.h: 13735: unsigned :5;
[; ;pic18f26k22.h: 13736: unsigned SSPEN1 :1;
[; ;pic18f26k22.h: 13737: };
[; ;pic18f26k22.h: 13738: struct {
[; ;pic18f26k22.h: 13739: unsigned SSPM01 :1;
[; ;pic18f26k22.h: 13740: };
[; ;pic18f26k22.h: 13741: struct {
[; ;pic18f26k22.h: 13742: unsigned :1;
[; ;pic18f26k22.h: 13743: unsigned SSPM11 :1;
[; ;pic18f26k22.h: 13744: };
[; ;pic18f26k22.h: 13745: struct {
[; ;pic18f26k22.h: 13746: unsigned :2;
[; ;pic18f26k22.h: 13747: unsigned SSPM21 :1;
[; ;pic18f26k22.h: 13748: };
[; ;pic18f26k22.h: 13749: struct {
[; ;pic18f26k22.h: 13750: unsigned :3;
[; ;pic18f26k22.h: 13751: unsigned SSPM31 :1;
[; ;pic18f26k22.h: 13752: };
[; ;pic18f26k22.h: 13753: struct {
[; ;pic18f26k22.h: 13754: unsigned :6;
[; ;pic18f26k22.h: 13755: unsigned SSPOV1 :1;
[; ;pic18f26k22.h: 13756: };
[; ;pic18f26k22.h: 13757: struct {
[; ;pic18f26k22.h: 13758: unsigned :7;
[; ;pic18f26k22.h: 13759: unsigned WCOL1 :1;
[; ;pic18f26k22.h: 13760: };
[; ;pic18f26k22.h: 13761: } SSP1CON1bits_t;
[; ;pic18f26k22.h: 13762: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f26k22.h: 13850: typedef union {
[; ;pic18f26k22.h: 13851: struct {
[; ;pic18f26k22.h: 13852: unsigned SSPM :4;
[; ;pic18f26k22.h: 13853: unsigned CKP :1;
[; ;pic18f26k22.h: 13854: unsigned SSPEN :1;
[; ;pic18f26k22.h: 13855: unsigned SSPOV :1;
[; ;pic18f26k22.h: 13856: unsigned WCOL :1;
[; ;pic18f26k22.h: 13857: };
[; ;pic18f26k22.h: 13858: struct {
[; ;pic18f26k22.h: 13859: unsigned SSPM0 :1;
[; ;pic18f26k22.h: 13860: unsigned SSPM1 :1;
[; ;pic18f26k22.h: 13861: unsigned SSPM2 :1;
[; ;pic18f26k22.h: 13862: unsigned SSPM3 :1;
[; ;pic18f26k22.h: 13863: };
[; ;pic18f26k22.h: 13864: struct {
[; ;pic18f26k22.h: 13865: unsigned :4;
[; ;pic18f26k22.h: 13866: unsigned CKP1 :1;
[; ;pic18f26k22.h: 13867: };
[; ;pic18f26k22.h: 13868: struct {
[; ;pic18f26k22.h: 13869: unsigned :5;
[; ;pic18f26k22.h: 13870: unsigned SSPEN1 :1;
[; ;pic18f26k22.h: 13871: };
[; ;pic18f26k22.h: 13872: struct {
[; ;pic18f26k22.h: 13873: unsigned SSPM01 :1;
[; ;pic18f26k22.h: 13874: };
[; ;pic18f26k22.h: 13875: struct {
[; ;pic18f26k22.h: 13876: unsigned :1;
[; ;pic18f26k22.h: 13877: unsigned SSPM11 :1;
[; ;pic18f26k22.h: 13878: };
[; ;pic18f26k22.h: 13879: struct {
[; ;pic18f26k22.h: 13880: unsigned :2;
[; ;pic18f26k22.h: 13881: unsigned SSPM21 :1;
[; ;pic18f26k22.h: 13882: };
[; ;pic18f26k22.h: 13883: struct {
[; ;pic18f26k22.h: 13884: unsigned :3;
[; ;pic18f26k22.h: 13885: unsigned SSPM31 :1;
[; ;pic18f26k22.h: 13886: };
[; ;pic18f26k22.h: 13887: struct {
[; ;pic18f26k22.h: 13888: unsigned :6;
[; ;pic18f26k22.h: 13889: unsigned SSPOV1 :1;
[; ;pic18f26k22.h: 13890: };
[; ;pic18f26k22.h: 13891: struct {
[; ;pic18f26k22.h: 13892: unsigned :7;
[; ;pic18f26k22.h: 13893: unsigned WCOL1 :1;
[; ;pic18f26k22.h: 13894: };
[; ;pic18f26k22.h: 13895: } SSPCON1bits_t;
[; ;pic18f26k22.h: 13896: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f26k22.h: 13985: extern volatile unsigned char SSP1STAT @ 0xFC7;
"13987
[; ;pic18f26k22.h: 13987: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f26k22.h: 13990: extern volatile unsigned char SSPSTAT @ 0xFC7;
"13992
[; ;pic18f26k22.h: 13992: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f26k22.h: 13995: typedef union {
[; ;pic18f26k22.h: 13996: struct {
[; ;pic18f26k22.h: 13997: unsigned :2;
[; ;pic18f26k22.h: 13998: unsigned R_NOT_W :1;
[; ;pic18f26k22.h: 13999: };
[; ;pic18f26k22.h: 14000: struct {
[; ;pic18f26k22.h: 14001: unsigned :5;
[; ;pic18f26k22.h: 14002: unsigned D_NOT_A :1;
[; ;pic18f26k22.h: 14003: };
[; ;pic18f26k22.h: 14004: struct {
[; ;pic18f26k22.h: 14005: unsigned BF :1;
[; ;pic18f26k22.h: 14006: unsigned UA :1;
[; ;pic18f26k22.h: 14007: unsigned R_nW :1;
[; ;pic18f26k22.h: 14008: unsigned S :1;
[; ;pic18f26k22.h: 14009: unsigned P :1;
[; ;pic18f26k22.h: 14010: unsigned D_nA :1;
[; ;pic18f26k22.h: 14011: unsigned CKE :1;
[; ;pic18f26k22.h: 14012: unsigned SMP :1;
[; ;pic18f26k22.h: 14013: };
[; ;pic18f26k22.h: 14014: struct {
[; ;pic18f26k22.h: 14015: unsigned :2;
[; ;pic18f26k22.h: 14016: unsigned R :1;
[; ;pic18f26k22.h: 14017: unsigned :2;
[; ;pic18f26k22.h: 14018: unsigned D :1;
[; ;pic18f26k22.h: 14019: };
[; ;pic18f26k22.h: 14020: struct {
[; ;pic18f26k22.h: 14021: unsigned :2;
[; ;pic18f26k22.h: 14022: unsigned W :1;
[; ;pic18f26k22.h: 14023: unsigned :2;
[; ;pic18f26k22.h: 14024: unsigned A :1;
[; ;pic18f26k22.h: 14025: };
[; ;pic18f26k22.h: 14026: struct {
[; ;pic18f26k22.h: 14027: unsigned :2;
[; ;pic18f26k22.h: 14028: unsigned nW :1;
[; ;pic18f26k22.h: 14029: unsigned :2;
[; ;pic18f26k22.h: 14030: unsigned nA :1;
[; ;pic18f26k22.h: 14031: };
[; ;pic18f26k22.h: 14032: struct {
[; ;pic18f26k22.h: 14033: unsigned :2;
[; ;pic18f26k22.h: 14034: unsigned R_W :1;
[; ;pic18f26k22.h: 14035: unsigned :2;
[; ;pic18f26k22.h: 14036: unsigned D_A :1;
[; ;pic18f26k22.h: 14037: };
[; ;pic18f26k22.h: 14038: struct {
[; ;pic18f26k22.h: 14039: unsigned :2;
[; ;pic18f26k22.h: 14040: unsigned NOT_WRITE :1;
[; ;pic18f26k22.h: 14041: };
[; ;pic18f26k22.h: 14042: struct {
[; ;pic18f26k22.h: 14043: unsigned :5;
[; ;pic18f26k22.h: 14044: unsigned NOT_ADDRESS :1;
[; ;pic18f26k22.h: 14045: };
[; ;pic18f26k22.h: 14046: struct {
[; ;pic18f26k22.h: 14047: unsigned :2;
[; ;pic18f26k22.h: 14048: unsigned nWRITE :1;
[; ;pic18f26k22.h: 14049: unsigned :2;
[; ;pic18f26k22.h: 14050: unsigned nADDRESS :1;
[; ;pic18f26k22.h: 14051: };
[; ;pic18f26k22.h: 14052: struct {
[; ;pic18f26k22.h: 14053: unsigned BF1 :1;
[; ;pic18f26k22.h: 14054: };
[; ;pic18f26k22.h: 14055: struct {
[; ;pic18f26k22.h: 14056: unsigned :6;
[; ;pic18f26k22.h: 14057: unsigned CKE1 :1;
[; ;pic18f26k22.h: 14058: };
[; ;pic18f26k22.h: 14059: struct {
[; ;pic18f26k22.h: 14060: unsigned :5;
[; ;pic18f26k22.h: 14061: unsigned DA :1;
[; ;pic18f26k22.h: 14062: };
[; ;pic18f26k22.h: 14063: struct {
[; ;pic18f26k22.h: 14064: unsigned :5;
[; ;pic18f26k22.h: 14065: unsigned DA1 :1;
[; ;pic18f26k22.h: 14066: };
[; ;pic18f26k22.h: 14067: struct {
[; ;pic18f26k22.h: 14068: unsigned :5;
[; ;pic18f26k22.h: 14069: unsigned DATA_ADDRESS :1;
[; ;pic18f26k22.h: 14070: };
[; ;pic18f26k22.h: 14071: struct {
[; ;pic18f26k22.h: 14072: unsigned :5;
[; ;pic18f26k22.h: 14073: unsigned I2C_DAT :1;
[; ;pic18f26k22.h: 14074: };
[; ;pic18f26k22.h: 14075: struct {
[; ;pic18f26k22.h: 14076: unsigned :2;
[; ;pic18f26k22.h: 14077: unsigned I2C_READ :1;
[; ;pic18f26k22.h: 14078: };
[; ;pic18f26k22.h: 14079: struct {
[; ;pic18f26k22.h: 14080: unsigned :3;
[; ;pic18f26k22.h: 14081: unsigned I2C_START :1;
[; ;pic18f26k22.h: 14082: };
[; ;pic18f26k22.h: 14083: struct {
[; ;pic18f26k22.h: 14084: unsigned :4;
[; ;pic18f26k22.h: 14085: unsigned I2C_STOP :1;
[; ;pic18f26k22.h: 14086: };
[; ;pic18f26k22.h: 14087: struct {
[; ;pic18f26k22.h: 14088: unsigned :2;
[; ;pic18f26k22.h: 14089: unsigned READ_WRITE :1;
[; ;pic18f26k22.h: 14090: };
[; ;pic18f26k22.h: 14091: struct {
[; ;pic18f26k22.h: 14092: unsigned :2;
[; ;pic18f26k22.h: 14093: unsigned RW :1;
[; ;pic18f26k22.h: 14094: };
[; ;pic18f26k22.h: 14095: struct {
[; ;pic18f26k22.h: 14096: unsigned :2;
[; ;pic18f26k22.h: 14097: unsigned RW1 :1;
[; ;pic18f26k22.h: 14098: };
[; ;pic18f26k22.h: 14099: struct {
[; ;pic18f26k22.h: 14100: unsigned :7;
[; ;pic18f26k22.h: 14101: unsigned SMP1 :1;
[; ;pic18f26k22.h: 14102: };
[; ;pic18f26k22.h: 14103: struct {
[; ;pic18f26k22.h: 14104: unsigned :3;
[; ;pic18f26k22.h: 14105: unsigned START :1;
[; ;pic18f26k22.h: 14106: };
[; ;pic18f26k22.h: 14107: struct {
[; ;pic18f26k22.h: 14108: unsigned :3;
[; ;pic18f26k22.h: 14109: unsigned START1 :1;
[; ;pic18f26k22.h: 14110: };
[; ;pic18f26k22.h: 14111: struct {
[; ;pic18f26k22.h: 14112: unsigned :4;
[; ;pic18f26k22.h: 14113: unsigned STOP :1;
[; ;pic18f26k22.h: 14114: };
[; ;pic18f26k22.h: 14115: struct {
[; ;pic18f26k22.h: 14116: unsigned :4;
[; ;pic18f26k22.h: 14117: unsigned STOP1 :1;
[; ;pic18f26k22.h: 14118: };
[; ;pic18f26k22.h: 14119: struct {
[; ;pic18f26k22.h: 14120: unsigned :1;
[; ;pic18f26k22.h: 14121: unsigned UA1 :1;
[; ;pic18f26k22.h: 14122: };
[; ;pic18f26k22.h: 14123: struct {
[; ;pic18f26k22.h: 14124: unsigned :2;
[; ;pic18f26k22.h: 14125: unsigned NOT_W :1;
[; ;pic18f26k22.h: 14126: };
[; ;pic18f26k22.h: 14127: struct {
[; ;pic18f26k22.h: 14128: unsigned :5;
[; ;pic18f26k22.h: 14129: unsigned NOT_A :1;
[; ;pic18f26k22.h: 14130: };
[; ;pic18f26k22.h: 14131: } SSP1STATbits_t;
[; ;pic18f26k22.h: 14132: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f26k22.h: 14345: typedef union {
[; ;pic18f26k22.h: 14346: struct {
[; ;pic18f26k22.h: 14347: unsigned :2;
[; ;pic18f26k22.h: 14348: unsigned R_NOT_W :1;
[; ;pic18f26k22.h: 14349: };
[; ;pic18f26k22.h: 14350: struct {
[; ;pic18f26k22.h: 14351: unsigned :5;
[; ;pic18f26k22.h: 14352: unsigned D_NOT_A :1;
[; ;pic18f26k22.h: 14353: };
[; ;pic18f26k22.h: 14354: struct {
[; ;pic18f26k22.h: 14355: unsigned BF :1;
[; ;pic18f26k22.h: 14356: unsigned UA :1;
[; ;pic18f26k22.h: 14357: unsigned R_nW :1;
[; ;pic18f26k22.h: 14358: unsigned S :1;
[; ;pic18f26k22.h: 14359: unsigned P :1;
[; ;pic18f26k22.h: 14360: unsigned D_nA :1;
[; ;pic18f26k22.h: 14361: unsigned CKE :1;
[; ;pic18f26k22.h: 14362: unsigned SMP :1;
[; ;pic18f26k22.h: 14363: };
[; ;pic18f26k22.h: 14364: struct {
[; ;pic18f26k22.h: 14365: unsigned :2;
[; ;pic18f26k22.h: 14366: unsigned R :1;
[; ;pic18f26k22.h: 14367: unsigned :2;
[; ;pic18f26k22.h: 14368: unsigned D :1;
[; ;pic18f26k22.h: 14369: };
[; ;pic18f26k22.h: 14370: struct {
[; ;pic18f26k22.h: 14371: unsigned :2;
[; ;pic18f26k22.h: 14372: unsigned W :1;
[; ;pic18f26k22.h: 14373: unsigned :2;
[; ;pic18f26k22.h: 14374: unsigned A :1;
[; ;pic18f26k22.h: 14375: };
[; ;pic18f26k22.h: 14376: struct {
[; ;pic18f26k22.h: 14377: unsigned :2;
[; ;pic18f26k22.h: 14378: unsigned nW :1;
[; ;pic18f26k22.h: 14379: unsigned :2;
[; ;pic18f26k22.h: 14380: unsigned nA :1;
[; ;pic18f26k22.h: 14381: };
[; ;pic18f26k22.h: 14382: struct {
[; ;pic18f26k22.h: 14383: unsigned :2;
[; ;pic18f26k22.h: 14384: unsigned R_W :1;
[; ;pic18f26k22.h: 14385: unsigned :2;
[; ;pic18f26k22.h: 14386: unsigned D_A :1;
[; ;pic18f26k22.h: 14387: };
[; ;pic18f26k22.h: 14388: struct {
[; ;pic18f26k22.h: 14389: unsigned :2;
[; ;pic18f26k22.h: 14390: unsigned NOT_WRITE :1;
[; ;pic18f26k22.h: 14391: };
[; ;pic18f26k22.h: 14392: struct {
[; ;pic18f26k22.h: 14393: unsigned :5;
[; ;pic18f26k22.h: 14394: unsigned NOT_ADDRESS :1;
[; ;pic18f26k22.h: 14395: };
[; ;pic18f26k22.h: 14396: struct {
[; ;pic18f26k22.h: 14397: unsigned :2;
[; ;pic18f26k22.h: 14398: unsigned nWRITE :1;
[; ;pic18f26k22.h: 14399: unsigned :2;
[; ;pic18f26k22.h: 14400: unsigned nADDRESS :1;
[; ;pic18f26k22.h: 14401: };
[; ;pic18f26k22.h: 14402: struct {
[; ;pic18f26k22.h: 14403: unsigned BF1 :1;
[; ;pic18f26k22.h: 14404: };
[; ;pic18f26k22.h: 14405: struct {
[; ;pic18f26k22.h: 14406: unsigned :6;
[; ;pic18f26k22.h: 14407: unsigned CKE1 :1;
[; ;pic18f26k22.h: 14408: };
[; ;pic18f26k22.h: 14409: struct {
[; ;pic18f26k22.h: 14410: unsigned :5;
[; ;pic18f26k22.h: 14411: unsigned DA :1;
[; ;pic18f26k22.h: 14412: };
[; ;pic18f26k22.h: 14413: struct {
[; ;pic18f26k22.h: 14414: unsigned :5;
[; ;pic18f26k22.h: 14415: unsigned DA1 :1;
[; ;pic18f26k22.h: 14416: };
[; ;pic18f26k22.h: 14417: struct {
[; ;pic18f26k22.h: 14418: unsigned :5;
[; ;pic18f26k22.h: 14419: unsigned DATA_ADDRESS :1;
[; ;pic18f26k22.h: 14420: };
[; ;pic18f26k22.h: 14421: struct {
[; ;pic18f26k22.h: 14422: unsigned :5;
[; ;pic18f26k22.h: 14423: unsigned I2C_DAT :1;
[; ;pic18f26k22.h: 14424: };
[; ;pic18f26k22.h: 14425: struct {
[; ;pic18f26k22.h: 14426: unsigned :2;
[; ;pic18f26k22.h: 14427: unsigned I2C_READ :1;
[; ;pic18f26k22.h: 14428: };
[; ;pic18f26k22.h: 14429: struct {
[; ;pic18f26k22.h: 14430: unsigned :3;
[; ;pic18f26k22.h: 14431: unsigned I2C_START :1;
[; ;pic18f26k22.h: 14432: };
[; ;pic18f26k22.h: 14433: struct {
[; ;pic18f26k22.h: 14434: unsigned :4;
[; ;pic18f26k22.h: 14435: unsigned I2C_STOP :1;
[; ;pic18f26k22.h: 14436: };
[; ;pic18f26k22.h: 14437: struct {
[; ;pic18f26k22.h: 14438: unsigned :2;
[; ;pic18f26k22.h: 14439: unsigned READ_WRITE :1;
[; ;pic18f26k22.h: 14440: };
[; ;pic18f26k22.h: 14441: struct {
[; ;pic18f26k22.h: 14442: unsigned :2;
[; ;pic18f26k22.h: 14443: unsigned RW :1;
[; ;pic18f26k22.h: 14444: };
[; ;pic18f26k22.h: 14445: struct {
[; ;pic18f26k22.h: 14446: unsigned :2;
[; ;pic18f26k22.h: 14447: unsigned RW1 :1;
[; ;pic18f26k22.h: 14448: };
[; ;pic18f26k22.h: 14449: struct {
[; ;pic18f26k22.h: 14450: unsigned :7;
[; ;pic18f26k22.h: 14451: unsigned SMP1 :1;
[; ;pic18f26k22.h: 14452: };
[; ;pic18f26k22.h: 14453: struct {
[; ;pic18f26k22.h: 14454: unsigned :3;
[; ;pic18f26k22.h: 14455: unsigned START :1;
[; ;pic18f26k22.h: 14456: };
[; ;pic18f26k22.h: 14457: struct {
[; ;pic18f26k22.h: 14458: unsigned :3;
[; ;pic18f26k22.h: 14459: unsigned START1 :1;
[; ;pic18f26k22.h: 14460: };
[; ;pic18f26k22.h: 14461: struct {
[; ;pic18f26k22.h: 14462: unsigned :4;
[; ;pic18f26k22.h: 14463: unsigned STOP :1;
[; ;pic18f26k22.h: 14464: };
[; ;pic18f26k22.h: 14465: struct {
[; ;pic18f26k22.h: 14466: unsigned :4;
[; ;pic18f26k22.h: 14467: unsigned STOP1 :1;
[; ;pic18f26k22.h: 14468: };
[; ;pic18f26k22.h: 14469: struct {
[; ;pic18f26k22.h: 14470: unsigned :1;
[; ;pic18f26k22.h: 14471: unsigned UA1 :1;
[; ;pic18f26k22.h: 14472: };
[; ;pic18f26k22.h: 14473: struct {
[; ;pic18f26k22.h: 14474: unsigned :2;
[; ;pic18f26k22.h: 14475: unsigned NOT_W :1;
[; ;pic18f26k22.h: 14476: };
[; ;pic18f26k22.h: 14477: struct {
[; ;pic18f26k22.h: 14478: unsigned :5;
[; ;pic18f26k22.h: 14479: unsigned NOT_A :1;
[; ;pic18f26k22.h: 14480: };
[; ;pic18f26k22.h: 14481: } SSPSTATbits_t;
[; ;pic18f26k22.h: 14482: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f26k22.h: 14696: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14698
[; ;pic18f26k22.h: 14698: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f26k22.h: 14701: extern volatile unsigned char SSPADD @ 0xFC8;
"14703
[; ;pic18f26k22.h: 14703: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f26k22.h: 14706: typedef union {
[; ;pic18f26k22.h: 14707: struct {
[; ;pic18f26k22.h: 14708: unsigned SSPADD :8;
[; ;pic18f26k22.h: 14709: };
[; ;pic18f26k22.h: 14710: struct {
[; ;pic18f26k22.h: 14711: unsigned SSP1ADD :8;
[; ;pic18f26k22.h: 14712: };
[; ;pic18f26k22.h: 14713: struct {
[; ;pic18f26k22.h: 14714: unsigned MSK0 :1;
[; ;pic18f26k22.h: 14715: };
[; ;pic18f26k22.h: 14716: struct {
[; ;pic18f26k22.h: 14717: unsigned MSK01 :1;
[; ;pic18f26k22.h: 14718: };
[; ;pic18f26k22.h: 14719: struct {
[; ;pic18f26k22.h: 14720: unsigned :1;
[; ;pic18f26k22.h: 14721: unsigned MSK1 :1;
[; ;pic18f26k22.h: 14722: };
[; ;pic18f26k22.h: 14723: struct {
[; ;pic18f26k22.h: 14724: unsigned :1;
[; ;pic18f26k22.h: 14725: unsigned MSK11 :1;
[; ;pic18f26k22.h: 14726: };
[; ;pic18f26k22.h: 14727: struct {
[; ;pic18f26k22.h: 14728: unsigned :2;
[; ;pic18f26k22.h: 14729: unsigned MSK2 :1;
[; ;pic18f26k22.h: 14730: };
[; ;pic18f26k22.h: 14731: struct {
[; ;pic18f26k22.h: 14732: unsigned :2;
[; ;pic18f26k22.h: 14733: unsigned MSK21 :1;
[; ;pic18f26k22.h: 14734: };
[; ;pic18f26k22.h: 14735: struct {
[; ;pic18f26k22.h: 14736: unsigned :3;
[; ;pic18f26k22.h: 14737: unsigned MSK3 :1;
[; ;pic18f26k22.h: 14738: };
[; ;pic18f26k22.h: 14739: struct {
[; ;pic18f26k22.h: 14740: unsigned :3;
[; ;pic18f26k22.h: 14741: unsigned MSK31 :1;
[; ;pic18f26k22.h: 14742: };
[; ;pic18f26k22.h: 14743: struct {
[; ;pic18f26k22.h: 14744: unsigned :4;
[; ;pic18f26k22.h: 14745: unsigned MSK4 :1;
[; ;pic18f26k22.h: 14746: };
[; ;pic18f26k22.h: 14747: struct {
[; ;pic18f26k22.h: 14748: unsigned :4;
[; ;pic18f26k22.h: 14749: unsigned MSK41 :1;
[; ;pic18f26k22.h: 14750: };
[; ;pic18f26k22.h: 14751: struct {
[; ;pic18f26k22.h: 14752: unsigned :5;
[; ;pic18f26k22.h: 14753: unsigned MSK5 :1;
[; ;pic18f26k22.h: 14754: };
[; ;pic18f26k22.h: 14755: struct {
[; ;pic18f26k22.h: 14756: unsigned :5;
[; ;pic18f26k22.h: 14757: unsigned MSK51 :1;
[; ;pic18f26k22.h: 14758: };
[; ;pic18f26k22.h: 14759: struct {
[; ;pic18f26k22.h: 14760: unsigned :6;
[; ;pic18f26k22.h: 14761: unsigned MSK6 :1;
[; ;pic18f26k22.h: 14762: };
[; ;pic18f26k22.h: 14763: struct {
[; ;pic18f26k22.h: 14764: unsigned :6;
[; ;pic18f26k22.h: 14765: unsigned MSK61 :1;
[; ;pic18f26k22.h: 14766: };
[; ;pic18f26k22.h: 14767: struct {
[; ;pic18f26k22.h: 14768: unsigned :7;
[; ;pic18f26k22.h: 14769: unsigned MSK7 :1;
[; ;pic18f26k22.h: 14770: };
[; ;pic18f26k22.h: 14771: struct {
[; ;pic18f26k22.h: 14772: unsigned :7;
[; ;pic18f26k22.h: 14773: unsigned MSK71 :1;
[; ;pic18f26k22.h: 14774: };
[; ;pic18f26k22.h: 14775: } SSP1ADDbits_t;
[; ;pic18f26k22.h: 14776: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f26k22.h: 14869: typedef union {
[; ;pic18f26k22.h: 14870: struct {
[; ;pic18f26k22.h: 14871: unsigned SSPADD :8;
[; ;pic18f26k22.h: 14872: };
[; ;pic18f26k22.h: 14873: struct {
[; ;pic18f26k22.h: 14874: unsigned SSP1ADD :8;
[; ;pic18f26k22.h: 14875: };
[; ;pic18f26k22.h: 14876: struct {
[; ;pic18f26k22.h: 14877: unsigned MSK0 :1;
[; ;pic18f26k22.h: 14878: };
[; ;pic18f26k22.h: 14879: struct {
[; ;pic18f26k22.h: 14880: unsigned MSK01 :1;
[; ;pic18f26k22.h: 14881: };
[; ;pic18f26k22.h: 14882: struct {
[; ;pic18f26k22.h: 14883: unsigned :1;
[; ;pic18f26k22.h: 14884: unsigned MSK1 :1;
[; ;pic18f26k22.h: 14885: };
[; ;pic18f26k22.h: 14886: struct {
[; ;pic18f26k22.h: 14887: unsigned :1;
[; ;pic18f26k22.h: 14888: unsigned MSK11 :1;
[; ;pic18f26k22.h: 14889: };
[; ;pic18f26k22.h: 14890: struct {
[; ;pic18f26k22.h: 14891: unsigned :2;
[; ;pic18f26k22.h: 14892: unsigned MSK2 :1;
[; ;pic18f26k22.h: 14893: };
[; ;pic18f26k22.h: 14894: struct {
[; ;pic18f26k22.h: 14895: unsigned :2;
[; ;pic18f26k22.h: 14896: unsigned MSK21 :1;
[; ;pic18f26k22.h: 14897: };
[; ;pic18f26k22.h: 14898: struct {
[; ;pic18f26k22.h: 14899: unsigned :3;
[; ;pic18f26k22.h: 14900: unsigned MSK3 :1;
[; ;pic18f26k22.h: 14901: };
[; ;pic18f26k22.h: 14902: struct {
[; ;pic18f26k22.h: 14903: unsigned :3;
[; ;pic18f26k22.h: 14904: unsigned MSK31 :1;
[; ;pic18f26k22.h: 14905: };
[; ;pic18f26k22.h: 14906: struct {
[; ;pic18f26k22.h: 14907: unsigned :4;
[; ;pic18f26k22.h: 14908: unsigned MSK4 :1;
[; ;pic18f26k22.h: 14909: };
[; ;pic18f26k22.h: 14910: struct {
[; ;pic18f26k22.h: 14911: unsigned :4;
[; ;pic18f26k22.h: 14912: unsigned MSK41 :1;
[; ;pic18f26k22.h: 14913: };
[; ;pic18f26k22.h: 14914: struct {
[; ;pic18f26k22.h: 14915: unsigned :5;
[; ;pic18f26k22.h: 14916: unsigned MSK5 :1;
[; ;pic18f26k22.h: 14917: };
[; ;pic18f26k22.h: 14918: struct {
[; ;pic18f26k22.h: 14919: unsigned :5;
[; ;pic18f26k22.h: 14920: unsigned MSK51 :1;
[; ;pic18f26k22.h: 14921: };
[; ;pic18f26k22.h: 14922: struct {
[; ;pic18f26k22.h: 14923: unsigned :6;
[; ;pic18f26k22.h: 14924: unsigned MSK6 :1;
[; ;pic18f26k22.h: 14925: };
[; ;pic18f26k22.h: 14926: struct {
[; ;pic18f26k22.h: 14927: unsigned :6;
[; ;pic18f26k22.h: 14928: unsigned MSK61 :1;
[; ;pic18f26k22.h: 14929: };
[; ;pic18f26k22.h: 14930: struct {
[; ;pic18f26k22.h: 14931: unsigned :7;
[; ;pic18f26k22.h: 14932: unsigned MSK7 :1;
[; ;pic18f26k22.h: 14933: };
[; ;pic18f26k22.h: 14934: struct {
[; ;pic18f26k22.h: 14935: unsigned :7;
[; ;pic18f26k22.h: 14936: unsigned MSK71 :1;
[; ;pic18f26k22.h: 14937: };
[; ;pic18f26k22.h: 14938: } SSPADDbits_t;
[; ;pic18f26k22.h: 14939: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f26k22.h: 15033: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15035
[; ;pic18f26k22.h: 15035: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f26k22.h: 15038: extern volatile unsigned char SSPBUF @ 0xFC9;
"15040
[; ;pic18f26k22.h: 15040: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f26k22.h: 15043: typedef union {
[; ;pic18f26k22.h: 15044: struct {
[; ;pic18f26k22.h: 15045: unsigned SSPBUF :8;
[; ;pic18f26k22.h: 15046: };
[; ;pic18f26k22.h: 15047: struct {
[; ;pic18f26k22.h: 15048: unsigned SSP1BUF :8;
[; ;pic18f26k22.h: 15049: };
[; ;pic18f26k22.h: 15050: } SSP1BUFbits_t;
[; ;pic18f26k22.h: 15051: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f26k22.h: 15064: typedef union {
[; ;pic18f26k22.h: 15065: struct {
[; ;pic18f26k22.h: 15066: unsigned SSPBUF :8;
[; ;pic18f26k22.h: 15067: };
[; ;pic18f26k22.h: 15068: struct {
[; ;pic18f26k22.h: 15069: unsigned SSP1BUF :8;
[; ;pic18f26k22.h: 15070: };
[; ;pic18f26k22.h: 15071: } SSPBUFbits_t;
[; ;pic18f26k22.h: 15072: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f26k22.h: 15086: extern volatile unsigned char SSP1MSK @ 0xFCA;
"15088
[; ;pic18f26k22.h: 15088: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f26k22.h: 15091: extern volatile unsigned char SSPMSK @ 0xFCA;
"15093
[; ;pic18f26k22.h: 15093: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f26k22.h: 15096: typedef union {
[; ;pic18f26k22.h: 15097: struct {
[; ;pic18f26k22.h: 15098: unsigned MSK0 :1;
[; ;pic18f26k22.h: 15099: unsigned MSK1 :1;
[; ;pic18f26k22.h: 15100: unsigned MSK2 :1;
[; ;pic18f26k22.h: 15101: unsigned MSK3 :1;
[; ;pic18f26k22.h: 15102: unsigned MSK4 :1;
[; ;pic18f26k22.h: 15103: unsigned MSK5 :1;
[; ;pic18f26k22.h: 15104: unsigned MSK6 :1;
[; ;pic18f26k22.h: 15105: unsigned MSK7 :1;
[; ;pic18f26k22.h: 15106: };
[; ;pic18f26k22.h: 15107: } SSP1MSKbits_t;
[; ;pic18f26k22.h: 15108: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f26k22.h: 15151: typedef union {
[; ;pic18f26k22.h: 15152: struct {
[; ;pic18f26k22.h: 15153: unsigned MSK0 :1;
[; ;pic18f26k22.h: 15154: unsigned MSK1 :1;
[; ;pic18f26k22.h: 15155: unsigned MSK2 :1;
[; ;pic18f26k22.h: 15156: unsigned MSK3 :1;
[; ;pic18f26k22.h: 15157: unsigned MSK4 :1;
[; ;pic18f26k22.h: 15158: unsigned MSK5 :1;
[; ;pic18f26k22.h: 15159: unsigned MSK6 :1;
[; ;pic18f26k22.h: 15160: unsigned MSK7 :1;
[; ;pic18f26k22.h: 15161: };
[; ;pic18f26k22.h: 15162: } SSPMSKbits_t;
[; ;pic18f26k22.h: 15163: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f26k22.h: 15207: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"15209
[; ;pic18f26k22.h: 15209: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f26k22.h: 15212: extern volatile unsigned char SSPCON3 @ 0xFCB;
"15214
[; ;pic18f26k22.h: 15214: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f26k22.h: 15217: typedef union {
[; ;pic18f26k22.h: 15218: struct {
[; ;pic18f26k22.h: 15219: unsigned DHEN :1;
[; ;pic18f26k22.h: 15220: unsigned AHEN :1;
[; ;pic18f26k22.h: 15221: unsigned SBCDE :1;
[; ;pic18f26k22.h: 15222: unsigned SDAHT :1;
[; ;pic18f26k22.h: 15223: unsigned BOEN :1;
[; ;pic18f26k22.h: 15224: unsigned SCIE :1;
[; ;pic18f26k22.h: 15225: unsigned PCIE :1;
[; ;pic18f26k22.h: 15226: unsigned ACKTIM :1;
[; ;pic18f26k22.h: 15227: };
[; ;pic18f26k22.h: 15228: } SSP1CON3bits_t;
[; ;pic18f26k22.h: 15229: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f26k22.h: 15272: typedef union {
[; ;pic18f26k22.h: 15273: struct {
[; ;pic18f26k22.h: 15274: unsigned DHEN :1;
[; ;pic18f26k22.h: 15275: unsigned AHEN :1;
[; ;pic18f26k22.h: 15276: unsigned SBCDE :1;
[; ;pic18f26k22.h: 15277: unsigned SDAHT :1;
[; ;pic18f26k22.h: 15278: unsigned BOEN :1;
[; ;pic18f26k22.h: 15279: unsigned SCIE :1;
[; ;pic18f26k22.h: 15280: unsigned PCIE :1;
[; ;pic18f26k22.h: 15281: unsigned ACKTIM :1;
[; ;pic18f26k22.h: 15282: };
[; ;pic18f26k22.h: 15283: } SSPCON3bits_t;
[; ;pic18f26k22.h: 15284: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f26k22.h: 15328: extern volatile unsigned char T1GCON @ 0xFCC;
"15330
[; ;pic18f26k22.h: 15330: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f26k22.h: 15333: typedef union {
[; ;pic18f26k22.h: 15334: struct {
[; ;pic18f26k22.h: 15335: unsigned :3;
[; ;pic18f26k22.h: 15336: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f26k22.h: 15337: };
[; ;pic18f26k22.h: 15338: struct {
[; ;pic18f26k22.h: 15339: unsigned T1GSS :2;
[; ;pic18f26k22.h: 15340: unsigned T1GVAL :1;
[; ;pic18f26k22.h: 15341: unsigned T1GGO_nDONE :1;
[; ;pic18f26k22.h: 15342: unsigned T1GSPM :1;
[; ;pic18f26k22.h: 15343: unsigned T1GTM :1;
[; ;pic18f26k22.h: 15344: unsigned T1GPOL :1;
[; ;pic18f26k22.h: 15345: unsigned TMR1GE :1;
[; ;pic18f26k22.h: 15346: };
[; ;pic18f26k22.h: 15347: struct {
[; ;pic18f26k22.h: 15348: unsigned T1GSS0 :1;
[; ;pic18f26k22.h: 15349: unsigned T1GSS1 :1;
[; ;pic18f26k22.h: 15350: unsigned :1;
[; ;pic18f26k22.h: 15351: unsigned T1G_DONE :1;
[; ;pic18f26k22.h: 15352: };
[; ;pic18f26k22.h: 15353: struct {
[; ;pic18f26k22.h: 15354: unsigned :3;
[; ;pic18f26k22.h: 15355: unsigned T1GGO :1;
[; ;pic18f26k22.h: 15356: };
[; ;pic18f26k22.h: 15357: } T1GCONbits_t;
[; ;pic18f26k22.h: 15358: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f26k22.h: 15422: extern volatile unsigned char T1CON @ 0xFCD;
"15424
[; ;pic18f26k22.h: 15424: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f26k22.h: 15427: typedef union {
[; ;pic18f26k22.h: 15428: struct {
[; ;pic18f26k22.h: 15429: unsigned :2;
[; ;pic18f26k22.h: 15430: unsigned NOT_T1SYNC :1;
[; ;pic18f26k22.h: 15431: };
[; ;pic18f26k22.h: 15432: struct {
[; ;pic18f26k22.h: 15433: unsigned TMR1ON :1;
[; ;pic18f26k22.h: 15434: unsigned T1RD16 :1;
[; ;pic18f26k22.h: 15435: unsigned nT1SYNC :1;
[; ;pic18f26k22.h: 15436: unsigned T1SOSCEN :1;
[; ;pic18f26k22.h: 15437: unsigned T1CKPS :2;
[; ;pic18f26k22.h: 15438: unsigned TMR1CS :2;
[; ;pic18f26k22.h: 15439: };
[; ;pic18f26k22.h: 15440: struct {
[; ;pic18f26k22.h: 15441: unsigned :1;
[; ;pic18f26k22.h: 15442: unsigned RD16 :1;
[; ;pic18f26k22.h: 15443: unsigned T1SYNC :1;
[; ;pic18f26k22.h: 15444: unsigned T1OSCEN :1;
[; ;pic18f26k22.h: 15445: unsigned T1CKPS0 :1;
[; ;pic18f26k22.h: 15446: unsigned T1CKPS1 :1;
[; ;pic18f26k22.h: 15447: unsigned TMR1CS0 :1;
[; ;pic18f26k22.h: 15448: unsigned TMR1CS1 :1;
[; ;pic18f26k22.h: 15449: };
[; ;pic18f26k22.h: 15450: struct {
[; ;pic18f26k22.h: 15451: unsigned :3;
[; ;pic18f26k22.h: 15452: unsigned SOSCEN :1;
[; ;pic18f26k22.h: 15453: };
[; ;pic18f26k22.h: 15454: } T1CONbits_t;
[; ;pic18f26k22.h: 15455: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f26k22.h: 15534: extern volatile unsigned short TMR1 @ 0xFCE;
"15536
[; ;pic18f26k22.h: 15536: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f26k22.h: 15540: extern volatile unsigned char TMR1L @ 0xFCE;
"15542
[; ;pic18f26k22.h: 15542: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f26k22.h: 15545: typedef union {
[; ;pic18f26k22.h: 15546: struct {
[; ;pic18f26k22.h: 15547: unsigned TMR1L :8;
[; ;pic18f26k22.h: 15548: };
[; ;pic18f26k22.h: 15549: } TMR1Lbits_t;
[; ;pic18f26k22.h: 15550: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f26k22.h: 15559: extern volatile unsigned char TMR1H @ 0xFCF;
"15561
[; ;pic18f26k22.h: 15561: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f26k22.h: 15564: typedef union {
[; ;pic18f26k22.h: 15565: struct {
[; ;pic18f26k22.h: 15566: unsigned TMR1H :8;
[; ;pic18f26k22.h: 15567: };
[; ;pic18f26k22.h: 15568: } TMR1Hbits_t;
[; ;pic18f26k22.h: 15569: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f26k22.h: 15578: extern volatile unsigned char RCON @ 0xFD0;
"15580
[; ;pic18f26k22.h: 15580: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f26k22.h: 15583: typedef union {
[; ;pic18f26k22.h: 15584: struct {
[; ;pic18f26k22.h: 15585: unsigned NOT_BOR :1;
[; ;pic18f26k22.h: 15586: };
[; ;pic18f26k22.h: 15587: struct {
[; ;pic18f26k22.h: 15588: unsigned :1;
[; ;pic18f26k22.h: 15589: unsigned NOT_POR :1;
[; ;pic18f26k22.h: 15590: };
[; ;pic18f26k22.h: 15591: struct {
[; ;pic18f26k22.h: 15592: unsigned :2;
[; ;pic18f26k22.h: 15593: unsigned NOT_PD :1;
[; ;pic18f26k22.h: 15594: };
[; ;pic18f26k22.h: 15595: struct {
[; ;pic18f26k22.h: 15596: unsigned :3;
[; ;pic18f26k22.h: 15597: unsigned NOT_TO :1;
[; ;pic18f26k22.h: 15598: };
[; ;pic18f26k22.h: 15599: struct {
[; ;pic18f26k22.h: 15600: unsigned :4;
[; ;pic18f26k22.h: 15601: unsigned NOT_RI :1;
[; ;pic18f26k22.h: 15602: };
[; ;pic18f26k22.h: 15603: struct {
[; ;pic18f26k22.h: 15604: unsigned nBOR :1;
[; ;pic18f26k22.h: 15605: unsigned nPOR :1;
[; ;pic18f26k22.h: 15606: unsigned nPD :1;
[; ;pic18f26k22.h: 15607: unsigned nTO :1;
[; ;pic18f26k22.h: 15608: unsigned nRI :1;
[; ;pic18f26k22.h: 15609: unsigned :1;
[; ;pic18f26k22.h: 15610: unsigned SBOREN :1;
[; ;pic18f26k22.h: 15611: unsigned IPEN :1;
[; ;pic18f26k22.h: 15612: };
[; ;pic18f26k22.h: 15613: struct {
[; ;pic18f26k22.h: 15614: unsigned BOR :1;
[; ;pic18f26k22.h: 15615: unsigned POR :1;
[; ;pic18f26k22.h: 15616: unsigned PD :1;
[; ;pic18f26k22.h: 15617: unsigned TO :1;
[; ;pic18f26k22.h: 15618: unsigned RI :1;
[; ;pic18f26k22.h: 15619: };
[; ;pic18f26k22.h: 15620: } RCONbits_t;
[; ;pic18f26k22.h: 15621: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f26k22.h: 15710: extern volatile unsigned char WDTCON @ 0xFD1;
"15712
[; ;pic18f26k22.h: 15712: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f26k22.h: 15715: typedef union {
[; ;pic18f26k22.h: 15716: struct {
[; ;pic18f26k22.h: 15717: unsigned SWDTEN :1;
[; ;pic18f26k22.h: 15718: };
[; ;pic18f26k22.h: 15719: struct {
[; ;pic18f26k22.h: 15720: unsigned SWDTE :1;
[; ;pic18f26k22.h: 15721: };
[; ;pic18f26k22.h: 15722: } WDTCONbits_t;
[; ;pic18f26k22.h: 15723: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f26k22.h: 15737: extern volatile unsigned char OSCCON2 @ 0xFD2;
"15739
[; ;pic18f26k22.h: 15739: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f26k22.h: 15742: typedef union {
[; ;pic18f26k22.h: 15743: struct {
[; ;pic18f26k22.h: 15744: unsigned LFIOFS :1;
[; ;pic18f26k22.h: 15745: unsigned MFIOFS :1;
[; ;pic18f26k22.h: 15746: unsigned PRISD :1;
[; ;pic18f26k22.h: 15747: unsigned SOSCGO :1;
[; ;pic18f26k22.h: 15748: unsigned MFIOSEL :1;
[; ;pic18f26k22.h: 15749: unsigned :1;
[; ;pic18f26k22.h: 15750: unsigned SOSCRUN :1;
[; ;pic18f26k22.h: 15751: unsigned PLLRDY :1;
[; ;pic18f26k22.h: 15752: };
[; ;pic18f26k22.h: 15753: } OSCCON2bits_t;
[; ;pic18f26k22.h: 15754: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f26k22.h: 15793: extern volatile unsigned char OSCCON @ 0xFD3;
"15795
[; ;pic18f26k22.h: 15795: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f26k22.h: 15798: typedef union {
[; ;pic18f26k22.h: 15799: struct {
[; ;pic18f26k22.h: 15800: unsigned SCS :2;
[; ;pic18f26k22.h: 15801: unsigned HFIOFS :1;
[; ;pic18f26k22.h: 15802: unsigned OSTS :1;
[; ;pic18f26k22.h: 15803: unsigned IRCF :3;
[; ;pic18f26k22.h: 15804: unsigned IDLEN :1;
[; ;pic18f26k22.h: 15805: };
[; ;pic18f26k22.h: 15806: struct {
[; ;pic18f26k22.h: 15807: unsigned SCS0 :1;
[; ;pic18f26k22.h: 15808: unsigned SCS1 :1;
[; ;pic18f26k22.h: 15809: unsigned IOFS :1;
[; ;pic18f26k22.h: 15810: unsigned :1;
[; ;pic18f26k22.h: 15811: unsigned IRCF0 :1;
[; ;pic18f26k22.h: 15812: unsigned IRCF1 :1;
[; ;pic18f26k22.h: 15813: unsigned IRCF2 :1;
[; ;pic18f26k22.h: 15814: };
[; ;pic18f26k22.h: 15815: } OSCCONbits_t;
[; ;pic18f26k22.h: 15816: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f26k22.h: 15875: extern volatile unsigned char T0CON @ 0xFD5;
"15877
[; ;pic18f26k22.h: 15877: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f26k22.h: 15880: typedef union {
[; ;pic18f26k22.h: 15881: struct {
[; ;pic18f26k22.h: 15882: unsigned T0PS :3;
[; ;pic18f26k22.h: 15883: unsigned PSA :1;
[; ;pic18f26k22.h: 15884: unsigned T0SE :1;
[; ;pic18f26k22.h: 15885: unsigned T0CS :1;
[; ;pic18f26k22.h: 15886: unsigned T08BIT :1;
[; ;pic18f26k22.h: 15887: unsigned TMR0ON :1;
[; ;pic18f26k22.h: 15888: };
[; ;pic18f26k22.h: 15889: struct {
[; ;pic18f26k22.h: 15890: unsigned T0PS0 :1;
[; ;pic18f26k22.h: 15891: unsigned T0PS1 :1;
[; ;pic18f26k22.h: 15892: unsigned T0PS2 :1;
[; ;pic18f26k22.h: 15893: };
[; ;pic18f26k22.h: 15894: } T0CONbits_t;
[; ;pic18f26k22.h: 15895: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f26k22.h: 15944: extern volatile unsigned short TMR0 @ 0xFD6;
"15946
[; ;pic18f26k22.h: 15946: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f26k22.h: 15950: extern volatile unsigned char TMR0L @ 0xFD6;
"15952
[; ;pic18f26k22.h: 15952: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f26k22.h: 15955: typedef union {
[; ;pic18f26k22.h: 15956: struct {
[; ;pic18f26k22.h: 15957: unsigned TMR0L :8;
[; ;pic18f26k22.h: 15958: };
[; ;pic18f26k22.h: 15959: } TMR0Lbits_t;
[; ;pic18f26k22.h: 15960: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f26k22.h: 15969: extern volatile unsigned char TMR0H @ 0xFD7;
"15971
[; ;pic18f26k22.h: 15971: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f26k22.h: 15974: typedef union {
[; ;pic18f26k22.h: 15975: struct {
[; ;pic18f26k22.h: 15976: unsigned TMR0H :8;
[; ;pic18f26k22.h: 15977: };
[; ;pic18f26k22.h: 15978: } TMR0Hbits_t;
[; ;pic18f26k22.h: 15979: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f26k22.h: 15988: extern volatile unsigned char STATUS @ 0xFD8;
"15990
[; ;pic18f26k22.h: 15990: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f26k22.h: 15993: typedef union {
[; ;pic18f26k22.h: 15994: struct {
[; ;pic18f26k22.h: 15995: unsigned C :1;
[; ;pic18f26k22.h: 15996: unsigned DC :1;
[; ;pic18f26k22.h: 15997: unsigned Z :1;
[; ;pic18f26k22.h: 15998: unsigned OV :1;
[; ;pic18f26k22.h: 15999: unsigned N :1;
[; ;pic18f26k22.h: 16000: };
[; ;pic18f26k22.h: 16001: struct {
[; ;pic18f26k22.h: 16002: unsigned CARRY :1;
[; ;pic18f26k22.h: 16003: };
[; ;pic18f26k22.h: 16004: struct {
[; ;pic18f26k22.h: 16005: unsigned :4;
[; ;pic18f26k22.h: 16006: unsigned NEGATIVE :1;
[; ;pic18f26k22.h: 16007: };
[; ;pic18f26k22.h: 16008: struct {
[; ;pic18f26k22.h: 16009: unsigned :3;
[; ;pic18f26k22.h: 16010: unsigned OVERFLOW :1;
[; ;pic18f26k22.h: 16011: };
[; ;pic18f26k22.h: 16012: struct {
[; ;pic18f26k22.h: 16013: unsigned :2;
[; ;pic18f26k22.h: 16014: unsigned ZERO :1;
[; ;pic18f26k22.h: 16015: };
[; ;pic18f26k22.h: 16016: } STATUSbits_t;
[; ;pic18f26k22.h: 16017: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f26k22.h: 16066: extern volatile unsigned short FSR2 @ 0xFD9;
"16068
[; ;pic18f26k22.h: 16068: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f26k22.h: 16072: extern volatile unsigned char FSR2L @ 0xFD9;
"16074
[; ;pic18f26k22.h: 16074: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f26k22.h: 16077: typedef union {
[; ;pic18f26k22.h: 16078: struct {
[; ;pic18f26k22.h: 16079: unsigned FSR2L :8;
[; ;pic18f26k22.h: 16080: };
[; ;pic18f26k22.h: 16081: } FSR2Lbits_t;
[; ;pic18f26k22.h: 16082: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f26k22.h: 16091: extern volatile unsigned char FSR2H @ 0xFDA;
"16093
[; ;pic18f26k22.h: 16093: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f26k22.h: 16097: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16099
[; ;pic18f26k22.h: 16099: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f26k22.h: 16102: typedef union {
[; ;pic18f26k22.h: 16103: struct {
[; ;pic18f26k22.h: 16104: unsigned PLUSW2 :8;
[; ;pic18f26k22.h: 16105: };
[; ;pic18f26k22.h: 16106: } PLUSW2bits_t;
[; ;pic18f26k22.h: 16107: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f26k22.h: 16116: extern volatile unsigned char PREINC2 @ 0xFDC;
"16118
[; ;pic18f26k22.h: 16118: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f26k22.h: 16121: typedef union {
[; ;pic18f26k22.h: 16122: struct {
[; ;pic18f26k22.h: 16123: unsigned PREINC2 :8;
[; ;pic18f26k22.h: 16124: };
[; ;pic18f26k22.h: 16125: } PREINC2bits_t;
[; ;pic18f26k22.h: 16126: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f26k22.h: 16135: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16137
[; ;pic18f26k22.h: 16137: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f26k22.h: 16140: typedef union {
[; ;pic18f26k22.h: 16141: struct {
[; ;pic18f26k22.h: 16142: unsigned POSTDEC2 :8;
[; ;pic18f26k22.h: 16143: };
[; ;pic18f26k22.h: 16144: } POSTDEC2bits_t;
[; ;pic18f26k22.h: 16145: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f26k22.h: 16154: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16156
[; ;pic18f26k22.h: 16156: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f26k22.h: 16159: typedef union {
[; ;pic18f26k22.h: 16160: struct {
[; ;pic18f26k22.h: 16161: unsigned POSTINC2 :8;
[; ;pic18f26k22.h: 16162: };
[; ;pic18f26k22.h: 16163: } POSTINC2bits_t;
[; ;pic18f26k22.h: 16164: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f26k22.h: 16173: extern volatile unsigned char INDF2 @ 0xFDF;
"16175
[; ;pic18f26k22.h: 16175: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f26k22.h: 16178: typedef union {
[; ;pic18f26k22.h: 16179: struct {
[; ;pic18f26k22.h: 16180: unsigned INDF2 :8;
[; ;pic18f26k22.h: 16181: };
[; ;pic18f26k22.h: 16182: } INDF2bits_t;
[; ;pic18f26k22.h: 16183: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f26k22.h: 16192: extern volatile unsigned char BSR @ 0xFE0;
"16194
[; ;pic18f26k22.h: 16194: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f26k22.h: 16198: extern volatile unsigned short FSR1 @ 0xFE1;
"16200
[; ;pic18f26k22.h: 16200: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f26k22.h: 16204: extern volatile unsigned char FSR1L @ 0xFE1;
"16206
[; ;pic18f26k22.h: 16206: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f26k22.h: 16209: typedef union {
[; ;pic18f26k22.h: 16210: struct {
[; ;pic18f26k22.h: 16211: unsigned FSR1L :8;
[; ;pic18f26k22.h: 16212: };
[; ;pic18f26k22.h: 16213: } FSR1Lbits_t;
[; ;pic18f26k22.h: 16214: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f26k22.h: 16223: extern volatile unsigned char FSR1H @ 0xFE2;
"16225
[; ;pic18f26k22.h: 16225: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f26k22.h: 16229: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16231
[; ;pic18f26k22.h: 16231: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f26k22.h: 16234: typedef union {
[; ;pic18f26k22.h: 16235: struct {
[; ;pic18f26k22.h: 16236: unsigned PLUSW1 :8;
[; ;pic18f26k22.h: 16237: };
[; ;pic18f26k22.h: 16238: } PLUSW1bits_t;
[; ;pic18f26k22.h: 16239: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f26k22.h: 16248: extern volatile unsigned char PREINC1 @ 0xFE4;
"16250
[; ;pic18f26k22.h: 16250: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f26k22.h: 16253: typedef union {
[; ;pic18f26k22.h: 16254: struct {
[; ;pic18f26k22.h: 16255: unsigned PREINC1 :8;
[; ;pic18f26k22.h: 16256: };
[; ;pic18f26k22.h: 16257: } PREINC1bits_t;
[; ;pic18f26k22.h: 16258: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f26k22.h: 16267: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16269
[; ;pic18f26k22.h: 16269: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f26k22.h: 16272: typedef union {
[; ;pic18f26k22.h: 16273: struct {
[; ;pic18f26k22.h: 16274: unsigned POSTDEC1 :8;
[; ;pic18f26k22.h: 16275: };
[; ;pic18f26k22.h: 16276: } POSTDEC1bits_t;
[; ;pic18f26k22.h: 16277: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f26k22.h: 16286: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16288
[; ;pic18f26k22.h: 16288: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f26k22.h: 16291: typedef union {
[; ;pic18f26k22.h: 16292: struct {
[; ;pic18f26k22.h: 16293: unsigned POSTINC1 :8;
[; ;pic18f26k22.h: 16294: };
[; ;pic18f26k22.h: 16295: } POSTINC1bits_t;
[; ;pic18f26k22.h: 16296: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f26k22.h: 16305: extern volatile unsigned char INDF1 @ 0xFE7;
"16307
[; ;pic18f26k22.h: 16307: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f26k22.h: 16310: typedef union {
[; ;pic18f26k22.h: 16311: struct {
[; ;pic18f26k22.h: 16312: unsigned INDF1 :8;
[; ;pic18f26k22.h: 16313: };
[; ;pic18f26k22.h: 16314: } INDF1bits_t;
[; ;pic18f26k22.h: 16315: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f26k22.h: 16324: extern volatile unsigned char WREG @ 0xFE8;
"16326
[; ;pic18f26k22.h: 16326: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f26k22.h: 16334: typedef union {
[; ;pic18f26k22.h: 16335: struct {
[; ;pic18f26k22.h: 16336: unsigned WREG :8;
[; ;pic18f26k22.h: 16337: };
[; ;pic18f26k22.h: 16338: } WREGbits_t;
[; ;pic18f26k22.h: 16339: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f26k22.h: 16347: typedef union {
[; ;pic18f26k22.h: 16348: struct {
[; ;pic18f26k22.h: 16349: unsigned WREG :8;
[; ;pic18f26k22.h: 16350: };
[; ;pic18f26k22.h: 16351: } Wbits_t;
[; ;pic18f26k22.h: 16352: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f26k22.h: 16361: extern volatile unsigned short FSR0 @ 0xFE9;
"16363
[; ;pic18f26k22.h: 16363: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f26k22.h: 16367: extern volatile unsigned char FSR0L @ 0xFE9;
"16369
[; ;pic18f26k22.h: 16369: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f26k22.h: 16372: typedef union {
[; ;pic18f26k22.h: 16373: struct {
[; ;pic18f26k22.h: 16374: unsigned FSR0L :8;
[; ;pic18f26k22.h: 16375: };
[; ;pic18f26k22.h: 16376: } FSR0Lbits_t;
[; ;pic18f26k22.h: 16377: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f26k22.h: 16386: extern volatile unsigned char FSR0H @ 0xFEA;
"16388
[; ;pic18f26k22.h: 16388: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f26k22.h: 16392: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16394
[; ;pic18f26k22.h: 16394: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f26k22.h: 16397: typedef union {
[; ;pic18f26k22.h: 16398: struct {
[; ;pic18f26k22.h: 16399: unsigned PLUSW0 :8;
[; ;pic18f26k22.h: 16400: };
[; ;pic18f26k22.h: 16401: } PLUSW0bits_t;
[; ;pic18f26k22.h: 16402: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f26k22.h: 16411: extern volatile unsigned char PREINC0 @ 0xFEC;
"16413
[; ;pic18f26k22.h: 16413: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f26k22.h: 16416: typedef union {
[; ;pic18f26k22.h: 16417: struct {
[; ;pic18f26k22.h: 16418: unsigned PREINC0 :8;
[; ;pic18f26k22.h: 16419: };
[; ;pic18f26k22.h: 16420: } PREINC0bits_t;
[; ;pic18f26k22.h: 16421: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f26k22.h: 16430: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16432
[; ;pic18f26k22.h: 16432: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f26k22.h: 16435: typedef union {
[; ;pic18f26k22.h: 16436: struct {
[; ;pic18f26k22.h: 16437: unsigned POSTDEC0 :8;
[; ;pic18f26k22.h: 16438: };
[; ;pic18f26k22.h: 16439: } POSTDEC0bits_t;
[; ;pic18f26k22.h: 16440: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f26k22.h: 16449: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16451
[; ;pic18f26k22.h: 16451: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f26k22.h: 16454: typedef union {
[; ;pic18f26k22.h: 16455: struct {
[; ;pic18f26k22.h: 16456: unsigned POSTINC0 :8;
[; ;pic18f26k22.h: 16457: };
[; ;pic18f26k22.h: 16458: } POSTINC0bits_t;
[; ;pic18f26k22.h: 16459: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f26k22.h: 16468: extern volatile unsigned char INDF0 @ 0xFEF;
"16470
[; ;pic18f26k22.h: 16470: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f26k22.h: 16473: typedef union {
[; ;pic18f26k22.h: 16474: struct {
[; ;pic18f26k22.h: 16475: unsigned INDF0 :8;
[; ;pic18f26k22.h: 16476: };
[; ;pic18f26k22.h: 16477: } INDF0bits_t;
[; ;pic18f26k22.h: 16478: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f26k22.h: 16487: extern volatile unsigned char INTCON3 @ 0xFF0;
"16489
[; ;pic18f26k22.h: 16489: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f26k22.h: 16492: typedef union {
[; ;pic18f26k22.h: 16493: struct {
[; ;pic18f26k22.h: 16494: unsigned INT1IF :1;
[; ;pic18f26k22.h: 16495: unsigned INT2IF :1;
[; ;pic18f26k22.h: 16496: unsigned :1;
[; ;pic18f26k22.h: 16497: unsigned INT1IE :1;
[; ;pic18f26k22.h: 16498: unsigned INT2IE :1;
[; ;pic18f26k22.h: 16499: unsigned :1;
[; ;pic18f26k22.h: 16500: unsigned INT1IP :1;
[; ;pic18f26k22.h: 16501: unsigned INT2IP :1;
[; ;pic18f26k22.h: 16502: };
[; ;pic18f26k22.h: 16503: struct {
[; ;pic18f26k22.h: 16504: unsigned INT1F :1;
[; ;pic18f26k22.h: 16505: unsigned INT2F :1;
[; ;pic18f26k22.h: 16506: unsigned :1;
[; ;pic18f26k22.h: 16507: unsigned INT1E :1;
[; ;pic18f26k22.h: 16508: unsigned INT2E :1;
[; ;pic18f26k22.h: 16509: unsigned :1;
[; ;pic18f26k22.h: 16510: unsigned INT1P :1;
[; ;pic18f26k22.h: 16511: unsigned INT2P :1;
[; ;pic18f26k22.h: 16512: };
[; ;pic18f26k22.h: 16513: } INTCON3bits_t;
[; ;pic18f26k22.h: 16514: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f26k22.h: 16578: extern volatile unsigned char INTCON2 @ 0xFF1;
"16580
[; ;pic18f26k22.h: 16580: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f26k22.h: 16583: typedef union {
[; ;pic18f26k22.h: 16584: struct {
[; ;pic18f26k22.h: 16585: unsigned :7;
[; ;pic18f26k22.h: 16586: unsigned NOT_RBPU :1;
[; ;pic18f26k22.h: 16587: };
[; ;pic18f26k22.h: 16588: struct {
[; ;pic18f26k22.h: 16589: unsigned RBIP :1;
[; ;pic18f26k22.h: 16590: unsigned :1;
[; ;pic18f26k22.h: 16591: unsigned TMR0IP :1;
[; ;pic18f26k22.h: 16592: unsigned :1;
[; ;pic18f26k22.h: 16593: unsigned INTEDG2 :1;
[; ;pic18f26k22.h: 16594: unsigned INTEDG1 :1;
[; ;pic18f26k22.h: 16595: unsigned INTEDG0 :1;
[; ;pic18f26k22.h: 16596: unsigned nRBPU :1;
[; ;pic18f26k22.h: 16597: };
[; ;pic18f26k22.h: 16598: struct {
[; ;pic18f26k22.h: 16599: unsigned :7;
[; ;pic18f26k22.h: 16600: unsigned RBPU :1;
[; ;pic18f26k22.h: 16601: };
[; ;pic18f26k22.h: 16602: } INTCON2bits_t;
[; ;pic18f26k22.h: 16603: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f26k22.h: 16647: extern volatile unsigned char INTCON @ 0xFF2;
"16649
[; ;pic18f26k22.h: 16649: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f26k22.h: 16652: typedef union {
[; ;pic18f26k22.h: 16653: struct {
[; ;pic18f26k22.h: 16654: unsigned RBIF :1;
[; ;pic18f26k22.h: 16655: unsigned INT0IF :1;
[; ;pic18f26k22.h: 16656: unsigned TMR0IF :1;
[; ;pic18f26k22.h: 16657: unsigned RBIE :1;
[; ;pic18f26k22.h: 16658: unsigned INT0IE :1;
[; ;pic18f26k22.h: 16659: unsigned TMR0IE :1;
[; ;pic18f26k22.h: 16660: unsigned PEIE_GIEL :1;
[; ;pic18f26k22.h: 16661: unsigned GIE_GIEH :1;
[; ;pic18f26k22.h: 16662: };
[; ;pic18f26k22.h: 16663: struct {
[; ;pic18f26k22.h: 16664: unsigned :1;
[; ;pic18f26k22.h: 16665: unsigned INT0F :1;
[; ;pic18f26k22.h: 16666: unsigned T0IF :1;
[; ;pic18f26k22.h: 16667: unsigned :1;
[; ;pic18f26k22.h: 16668: unsigned INT0E :1;
[; ;pic18f26k22.h: 16669: unsigned T0IE :1;
[; ;pic18f26k22.h: 16670: unsigned PEIE :1;
[; ;pic18f26k22.h: 16671: unsigned GIE :1;
[; ;pic18f26k22.h: 16672: };
[; ;pic18f26k22.h: 16673: struct {
[; ;pic18f26k22.h: 16674: unsigned :6;
[; ;pic18f26k22.h: 16675: unsigned GIEL :1;
[; ;pic18f26k22.h: 16676: unsigned GIEH :1;
[; ;pic18f26k22.h: 16677: };
[; ;pic18f26k22.h: 16678: } INTCONbits_t;
[; ;pic18f26k22.h: 16679: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f26k22.h: 16763: extern volatile unsigned short PROD @ 0xFF3;
"16765
[; ;pic18f26k22.h: 16765: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f26k22.h: 16769: extern volatile unsigned char PRODL @ 0xFF3;
"16771
[; ;pic18f26k22.h: 16771: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f26k22.h: 16774: typedef union {
[; ;pic18f26k22.h: 16775: struct {
[; ;pic18f26k22.h: 16776: unsigned PRODL :8;
[; ;pic18f26k22.h: 16777: };
[; ;pic18f26k22.h: 16778: } PRODLbits_t;
[; ;pic18f26k22.h: 16779: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f26k22.h: 16788: extern volatile unsigned char PRODH @ 0xFF4;
"16790
[; ;pic18f26k22.h: 16790: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f26k22.h: 16793: typedef union {
[; ;pic18f26k22.h: 16794: struct {
[; ;pic18f26k22.h: 16795: unsigned PRODH :8;
[; ;pic18f26k22.h: 16796: };
[; ;pic18f26k22.h: 16797: } PRODHbits_t;
[; ;pic18f26k22.h: 16798: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f26k22.h: 16807: extern volatile unsigned char TABLAT @ 0xFF5;
"16809
[; ;pic18f26k22.h: 16809: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f26k22.h: 16812: typedef union {
[; ;pic18f26k22.h: 16813: struct {
[; ;pic18f26k22.h: 16814: unsigned TABLAT :8;
[; ;pic18f26k22.h: 16815: };
[; ;pic18f26k22.h: 16816: } TABLATbits_t;
[; ;pic18f26k22.h: 16817: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f26k22.h: 16827: extern volatile unsigned short long TBLPTR @ 0xFF6;
"16830
[; ;pic18f26k22.h: 16830: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f26k22.h: 16834: extern volatile unsigned char TBLPTRL @ 0xFF6;
"16836
[; ;pic18f26k22.h: 16836: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f26k22.h: 16839: typedef union {
[; ;pic18f26k22.h: 16840: struct {
[; ;pic18f26k22.h: 16841: unsigned TBLPTRL :8;
[; ;pic18f26k22.h: 16842: };
[; ;pic18f26k22.h: 16843: } TBLPTRLbits_t;
[; ;pic18f26k22.h: 16844: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f26k22.h: 16853: extern volatile unsigned char TBLPTRH @ 0xFF7;
"16855
[; ;pic18f26k22.h: 16855: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f26k22.h: 16858: typedef union {
[; ;pic18f26k22.h: 16859: struct {
[; ;pic18f26k22.h: 16860: unsigned TBLPTRH :8;
[; ;pic18f26k22.h: 16861: };
[; ;pic18f26k22.h: 16862: } TBLPTRHbits_t;
[; ;pic18f26k22.h: 16863: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f26k22.h: 16872: extern volatile unsigned char TBLPTRU @ 0xFF8;
"16874
[; ;pic18f26k22.h: 16874: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f26k22.h: 16877: typedef union {
[; ;pic18f26k22.h: 16878: struct {
[; ;pic18f26k22.h: 16879: unsigned TBLPTRU :6;
[; ;pic18f26k22.h: 16880: };
[; ;pic18f26k22.h: 16881: struct {
[; ;pic18f26k22.h: 16882: unsigned :5;
[; ;pic18f26k22.h: 16883: unsigned ACSS :1;
[; ;pic18f26k22.h: 16884: };
[; ;pic18f26k22.h: 16885: } TBLPTRUbits_t;
[; ;pic18f26k22.h: 16886: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f26k22.h: 16901: extern volatile unsigned short long PCLAT @ 0xFF9;
"16904
[; ;pic18f26k22.h: 16904: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f26k22.h: 16908: extern volatile unsigned short long PC @ 0xFF9;
"16911
[; ;pic18f26k22.h: 16911: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f26k22.h: 16915: extern volatile unsigned char PCL @ 0xFF9;
"16917
[; ;pic18f26k22.h: 16917: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f26k22.h: 16920: typedef union {
[; ;pic18f26k22.h: 16921: struct {
[; ;pic18f26k22.h: 16922: unsigned PCL :8;
[; ;pic18f26k22.h: 16923: };
[; ;pic18f26k22.h: 16924: } PCLbits_t;
[; ;pic18f26k22.h: 16925: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f26k22.h: 16934: extern volatile unsigned char PCLATH @ 0xFFA;
"16936
[; ;pic18f26k22.h: 16936: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f26k22.h: 16939: typedef union {
[; ;pic18f26k22.h: 16940: struct {
[; ;pic18f26k22.h: 16941: unsigned PCH :8;
[; ;pic18f26k22.h: 16942: };
[; ;pic18f26k22.h: 16943: } PCLATHbits_t;
[; ;pic18f26k22.h: 16944: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f26k22.h: 16953: extern volatile unsigned char PCLATU @ 0xFFB;
"16955
[; ;pic18f26k22.h: 16955: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f26k22.h: 16959: extern volatile unsigned char STKPTR @ 0xFFC;
"16961
[; ;pic18f26k22.h: 16961: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f26k22.h: 16964: typedef union {
[; ;pic18f26k22.h: 16965: struct {
[; ;pic18f26k22.h: 16966: unsigned STKPTR :5;
[; ;pic18f26k22.h: 16967: unsigned :1;
[; ;pic18f26k22.h: 16968: unsigned STKUNF :1;
[; ;pic18f26k22.h: 16969: unsigned STKFUL :1;
[; ;pic18f26k22.h: 16970: };
[; ;pic18f26k22.h: 16971: struct {
[; ;pic18f26k22.h: 16972: unsigned STKPTR0 :1;
[; ;pic18f26k22.h: 16973: unsigned STKPTR1 :1;
[; ;pic18f26k22.h: 16974: unsigned STKPTR2 :1;
[; ;pic18f26k22.h: 16975: unsigned STKPTR3 :1;
[; ;pic18f26k22.h: 16976: unsigned STKPTR4 :1;
[; ;pic18f26k22.h: 16977: unsigned :2;
[; ;pic18f26k22.h: 16978: unsigned STKOVF :1;
[; ;pic18f26k22.h: 16979: };
[; ;pic18f26k22.h: 16980: struct {
[; ;pic18f26k22.h: 16981: unsigned SP0 :1;
[; ;pic18f26k22.h: 16982: unsigned SP1 :1;
[; ;pic18f26k22.h: 16983: unsigned SP2 :1;
[; ;pic18f26k22.h: 16984: unsigned SP3 :1;
[; ;pic18f26k22.h: 16985: unsigned SP4 :1;
[; ;pic18f26k22.h: 16986: };
[; ;pic18f26k22.h: 16987: } STKPTRbits_t;
[; ;pic18f26k22.h: 16988: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f26k22.h: 17063: extern volatile unsigned short long TOS @ 0xFFD;
"17066
[; ;pic18f26k22.h: 17066: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f26k22.h: 17070: extern volatile unsigned char TOSL @ 0xFFD;
"17072
[; ;pic18f26k22.h: 17072: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f26k22.h: 17075: typedef union {
[; ;pic18f26k22.h: 17076: struct {
[; ;pic18f26k22.h: 17077: unsigned TOSL :8;
[; ;pic18f26k22.h: 17078: };
[; ;pic18f26k22.h: 17079: } TOSLbits_t;
[; ;pic18f26k22.h: 17080: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f26k22.h: 17089: extern volatile unsigned char TOSH @ 0xFFE;
"17091
[; ;pic18f26k22.h: 17091: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f26k22.h: 17094: typedef union {
[; ;pic18f26k22.h: 17095: struct {
[; ;pic18f26k22.h: 17096: unsigned TOSH :8;
[; ;pic18f26k22.h: 17097: };
[; ;pic18f26k22.h: 17098: } TOSHbits_t;
[; ;pic18f26k22.h: 17099: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f26k22.h: 17108: extern volatile unsigned char TOSU @ 0xFFF;
"17110
[; ;pic18f26k22.h: 17110: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f26k22.h: 17120: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f26k22.h: 17122: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f26k22.h: 17124: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f26k22.h: 17126: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f26k22.h: 17128: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26k22.h: 17130: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26k22.h: 17132: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26k22.h: 17134: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26k22.h: 17136: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f26k22.h: 17138: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f26k22.h: 17140: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f26k22.h: 17142: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f26k22.h: 17144: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f26k22.h: 17146: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f26k22.h: 17148: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f26k22.h: 17150: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f26k22.h: 17152: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f26k22.h: 17154: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f26k22.h: 17156: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26k22.h: 17158: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f26k22.h: 17160: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f26k22.h: 17162: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f26k22.h: 17164: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f26k22.h: 17166: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f26k22.h: 17168: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26k22.h: 17170: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26k22.h: 17172: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26k22.h: 17174: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26k22.h: 17176: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26k22.h: 17178: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26k22.h: 17180: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26k22.h: 17182: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26k22.h: 17184: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26k22.h: 17186: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26k22.h: 17188: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26k22.h: 17190: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26k22.h: 17192: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26k22.h: 17194: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26k22.h: 17196: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26k22.h: 17198: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f26k22.h: 17200: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 17202: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26k22.h: 17204: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17206: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 17208: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17210: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26k22.h: 17212: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 17214: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 17216: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 17218: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26k22.h: 17220: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 17222: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 17224: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17226: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26k22.h: 17228: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 17230: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 17232: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17234: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f26k22.h: 17236: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f26k22.h: 17238: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f26k22.h: 17240: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f26k22.h: 17242: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f26k22.h: 17244: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f26k22.h: 17246: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f26k22.h: 17248: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f26k22.h: 17250: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f26k22.h: 17252: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f26k22.h: 17254: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f26k22.h: 17256: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f26k22.h: 17258: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f26k22.h: 17260: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f26k22.h: 17262: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f26k22.h: 17264: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f26k22.h: 17266: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f26k22.h: 17268: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26k22.h: 17270: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26k22.h: 17272: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26k22.h: 17274: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f26k22.h: 17276: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f26k22.h: 17278: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f26k22.h: 17280: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26k22.h: 17282: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26k22.h: 17284: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26k22.h: 17286: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f26k22.h: 17288: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f26k22.h: 17290: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26k22.h: 17292: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f26k22.h: 17294: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26k22.h: 17296: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f26k22.h: 17298: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f26k22.h: 17300: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f26k22.h: 17302: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f26k22.h: 17304: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 17306: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 17308: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26k22.h: 17310: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26k22.h: 17312: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17314: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17316: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17318: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17320: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f26k22.h: 17322: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f26k22.h: 17324: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f26k22.h: 17326: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26k22.h: 17328: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26k22.h: 17330: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26k22.h: 17332: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26k22.h: 17334: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f26k22.h: 17336: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f26k22.h: 17338: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f26k22.h: 17340: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f26k22.h: 17342: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f26k22.h: 17344: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f26k22.h: 17346: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f26k22.h: 17348: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f26k22.h: 17350: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f26k22.h: 17352: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f26k22.h: 17354: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f26k22.h: 17356: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f26k22.h: 17358: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f26k22.h: 17360: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f26k22.h: 17362: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17364: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f26k22.h: 17366: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f26k22.h: 17368: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f26k22.h: 17370: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f26k22.h: 17372: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f26k22.h: 17374: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f26k22.h: 17376: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f26k22.h: 17378: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f26k22.h: 17380: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f26k22.h: 17382: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f26k22.h: 17384: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f26k22.h: 17386: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f26k22.h: 17388: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f26k22.h: 17390: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f26k22.h: 17392: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f26k22.h: 17394: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f26k22.h: 17396: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f26k22.h: 17398: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f26k22.h: 17400: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f26k22.h: 17402: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f26k22.h: 17404: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f26k22.h: 17406: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f26k22.h: 17408: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f26k22.h: 17410: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f26k22.h: 17412: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f26k22.h: 17414: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f26k22.h: 17416: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 17418: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f26k22.h: 17420: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f26k22.h: 17422: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f26k22.h: 17424: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f26k22.h: 17426: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f26k22.h: 17428: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f26k22.h: 17430: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f26k22.h: 17432: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f26k22.h: 17434: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f26k22.h: 17436: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f26k22.h: 17438: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f26k22.h: 17440: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f26k22.h: 17442: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f26k22.h: 17444: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f26k22.h: 17446: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f26k22.h: 17448: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f26k22.h: 17450: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f26k22.h: 17452: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f26k22.h: 17454: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f26k22.h: 17456: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f26k22.h: 17458: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f26k22.h: 17460: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f26k22.h: 17462: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f26k22.h: 17464: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f26k22.h: 17466: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17468: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f26k22.h: 17470: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f26k22.h: 17472: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f26k22.h: 17474: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f26k22.h: 17476: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f26k22.h: 17478: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f26k22.h: 17480: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f26k22.h: 17482: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f26k22.h: 17484: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f26k22.h: 17486: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f26k22.h: 17488: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f26k22.h: 17490: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f26k22.h: 17492: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17494: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f26k22.h: 17496: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f26k22.h: 17498: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f26k22.h: 17500: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f26k22.h: 17502: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f26k22.h: 17504: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f26k22.h: 17506: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f26k22.h: 17508: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f26k22.h: 17510: extern volatile __bit CCP5 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26k22.h: 17512: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f26k22.h: 17514: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f26k22.h: 17516: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f26k22.h: 17518: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f26k22.h: 17520: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f26k22.h: 17522: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f26k22.h: 17524: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f26k22.h: 17526: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f26k22.h: 17528: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 17530: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f26k22.h: 17532: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f26k22.h: 17534: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f26k22.h: 17536: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f26k22.h: 17538: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f26k22.h: 17540: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f26k22.h: 17542: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26k22.h: 17544: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 17546: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 17548: extern volatile __bit CK2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 17550: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f26k22.h: 17552: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f26k22.h: 17554: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f26k22.h: 17556: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f26k22.h: 17558: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26k22.h: 17560: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26k22.h: 17562: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26k22.h: 17564: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f26k22.h: 17566: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f26k22.h: 17568: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f26k22.h: 17570: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f26k22.h: 17572: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f26k22.h: 17574: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f26k22.h: 17576: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f26k22.h: 17578: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f26k22.h: 17580: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f26k22.h: 17582: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f26k22.h: 17584: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f26k22.h: 17586: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f26k22.h: 17588: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f26k22.h: 17590: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f26k22.h: 17592: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f26k22.h: 17594: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f26k22.h: 17596: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f26k22.h: 17598: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f26k22.h: 17600: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 17602: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17604: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f26k22.h: 17606: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26k22.h: 17608: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f26k22.h: 17610: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f26k22.h: 17612: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f26k22.h: 17614: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f26k22.h: 17616: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 17618: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f26k22.h: 17620: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17622: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17624: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17626: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17628: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f26k22.h: 17630: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f26k22.h: 17632: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f26k22.h: 17634: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f26k22.h: 17636: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17638: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f26k22.h: 17640: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f26k22.h: 17642: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f26k22.h: 17644: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f26k22.h: 17646: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f26k22.h: 17648: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f26k22.h: 17650: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f26k22.h: 17652: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17654: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17656: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f26k22.h: 17658: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f26k22.h: 17660: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f26k22.h: 17662: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f26k22.h: 17664: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f26k22.h: 17666: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f26k22.h: 17668: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f26k22.h: 17670: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f26k22.h: 17672: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f26k22.h: 17674: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f26k22.h: 17676: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f26k22.h: 17678: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17680: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 17682: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 17684: extern volatile __bit DT2 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 17686: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 17688: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26k22.h: 17690: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17692: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17694: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f26k22.h: 17696: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f26k22.h: 17698: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f26k22.h: 17700: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f26k22.h: 17702: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f26k22.h: 17704: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f26k22.h: 17706: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f26k22.h: 17708: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f26k22.h: 17710: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f26k22.h: 17712: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f26k22.h: 17714: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f26k22.h: 17716: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f26k22.h: 17718: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f26k22.h: 17720: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f26k22.h: 17722: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f26k22.h: 17724: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f26k22.h: 17726: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f26k22.h: 17728: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f26k22.h: 17730: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f26k22.h: 17732: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f26k22.h: 17734: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f26k22.h: 17736: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f26k22.h: 17738: extern volatile __bit EEADR8 @ (((unsigned) &EEADRH)*8) + 0;
[; ;pic18f26k22.h: 17740: extern volatile __bit EEADR9 @ (((unsigned) &EEADRH)*8) + 1;
[; ;pic18f26k22.h: 17742: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f26k22.h: 17744: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f26k22.h: 17746: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f26k22.h: 17748: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f26k22.h: 17750: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f26k22.h: 17752: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f26k22.h: 17754: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f26k22.h: 17756: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f26k22.h: 17758: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f26k22.h: 17760: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f26k22.h: 17762: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f26k22.h: 17764: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f26k22.h: 17766: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f26k22.h: 17768: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f26k22.h: 17770: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17772: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f26k22.h: 17774: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f26k22.h: 17776: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f26k22.h: 17778: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f26k22.h: 17780: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f26k22.h: 17782: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f26k22.h: 17784: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f26k22.h: 17786: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26k22.h: 17788: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26k22.h: 17790: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26k22.h: 17792: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26k22.h: 17794: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17796: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17798: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17800: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17802: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17804: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f26k22.h: 17806: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f26k22.h: 17808: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26k22.h: 17810: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26k22.h: 17812: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 17814: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26k22.h: 17816: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26k22.h: 17818: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26k22.h: 17820: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26k22.h: 17822: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26k22.h: 17824: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17826: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17828: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 17830: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 17832: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26k22.h: 17834: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26k22.h: 17836: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26k22.h: 17838: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26k22.h: 17840: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f26k22.h: 17842: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f26k22.h: 17844: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17846: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26k22.h: 17848: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26k22.h: 17850: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26k22.h: 17852: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26k22.h: 17854: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17856: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26k22.h: 17858: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26k22.h: 17860: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26k22.h: 17862: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26k22.h: 17864: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26k22.h: 17866: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26k22.h: 17868: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 17870: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26k22.h: 17872: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26k22.h: 17874: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26k22.h: 17876: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26k22.h: 17878: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26k22.h: 17880: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26k22.h: 17882: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f26k22.h: 17884: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f26k22.h: 17886: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f26k22.h: 17888: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f26k22.h: 17890: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f26k22.h: 17892: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f26k22.h: 17894: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f26k22.h: 17896: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f26k22.h: 17898: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f26k22.h: 17900: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f26k22.h: 17902: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f26k22.h: 17904: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f26k22.h: 17906: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f26k22.h: 17908: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f26k22.h: 17910: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f26k22.h: 17912: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26k22.h: 17914: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f26k22.h: 17916: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f26k22.h: 17918: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f26k22.h: 17920: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f26k22.h: 17922: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f26k22.h: 17924: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f26k22.h: 17926: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26k22.h: 17928: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 17930: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26k22.h: 17932: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 17934: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 17936: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26k22.h: 17938: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26k22.h: 17940: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26k22.h: 17942: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26k22.h: 17944: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f26k22.h: 17946: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26k22.h: 17948: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26k22.h: 17950: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26k22.h: 17952: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26k22.h: 17954: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26k22.h: 17956: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26k22.h: 17958: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26k22.h: 17960: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f26k22.h: 17962: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26k22.h: 17964: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26k22.h: 17966: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26k22.h: 17968: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26k22.h: 17970: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26k22.h: 17972: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26k22.h: 17974: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26k22.h: 17976: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26k22.h: 17978: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26k22.h: 17980: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26k22.h: 17982: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26k22.h: 17984: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26k22.h: 17986: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26k22.h: 17988: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26k22.h: 17990: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f26k22.h: 17992: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f26k22.h: 17994: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f26k22.h: 17996: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26k22.h: 17998: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26k22.h: 18000: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26k22.h: 18002: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26k22.h: 18004: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26k22.h: 18006: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26k22.h: 18008: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26k22.h: 18010: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26k22.h: 18012: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26k22.h: 18014: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26k22.h: 18016: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26k22.h: 18018: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26k22.h: 18020: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26k22.h: 18022: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f26k22.h: 18024: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f26k22.h: 18026: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f26k22.h: 18028: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26k22.h: 18030: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26k22.h: 18032: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f26k22.h: 18034: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f26k22.h: 18036: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26k22.h: 18038: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26k22.h: 18040: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18042: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26k22.h: 18044: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26k22.h: 18046: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26k22.h: 18048: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26k22.h: 18050: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26k22.h: 18052: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26k22.h: 18054: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26k22.h: 18056: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26k22.h: 18058: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26k22.h: 18060: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f26k22.h: 18062: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f26k22.h: 18064: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18066: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f26k22.h: 18068: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f26k22.h: 18070: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f26k22.h: 18072: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f26k22.h: 18074: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f26k22.h: 18076: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f26k22.h: 18078: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f26k22.h: 18080: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f26k22.h: 18082: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f26k22.h: 18084: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f26k22.h: 18086: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f26k22.h: 18088: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f26k22.h: 18090: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f26k22.h: 18092: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f26k22.h: 18094: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f26k22.h: 18096: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f26k22.h: 18098: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f26k22.h: 18100: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f26k22.h: 18102: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f26k22.h: 18104: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f26k22.h: 18106: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f26k22.h: 18108: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 18110: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26k22.h: 18112: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 18114: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18116: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26k22.h: 18118: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26k22.h: 18120: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26k22.h: 18122: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26k22.h: 18124: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18126: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18128: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 18130: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26k22.h: 18132: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26k22.h: 18134: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26k22.h: 18136: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26k22.h: 18138: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18140: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f26k22.h: 18142: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f26k22.h: 18144: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f26k22.h: 18146: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f26k22.h: 18148: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f26k22.h: 18150: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f26k22.h: 18152: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f26k22.h: 18154: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f26k22.h: 18156: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26k22.h: 18158: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26k22.h: 18160: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 18162: extern volatile __bit P1B @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 18164: extern volatile __bit P1C @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 18166: extern volatile __bit P1D @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 18168: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f26k22.h: 18170: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f26k22.h: 18172: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f26k22.h: 18174: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f26k22.h: 18176: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f26k22.h: 18178: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f26k22.h: 18180: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f26k22.h: 18182: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f26k22.h: 18184: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f26k22.h: 18186: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f26k22.h: 18188: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26k22.h: 18190: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26k22.h: 18192: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26k22.h: 18194: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26k22.h: 18196: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26k22.h: 18198: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18f26k22.h: 18200: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18202: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18204: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18f26k22.h: 18206: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18208: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18210: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18f26k22.h: 18212: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18214: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18216: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18f26k22.h: 18218: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18220: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18222: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18f26k22.h: 18224: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18226: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18228: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18f26k22.h: 18230: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18f26k22.h: 18232: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f26k22.h: 18234: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f26k22.h: 18236: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18f26k22.h: 18238: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f26k22.h: 18240: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f26k22.h: 18242: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f26k22.h: 18244: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f26k22.h: 18246: extern volatile __bit P3B @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 18248: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18f26k22.h: 18250: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18f26k22.h: 18252: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18f26k22.h: 18254: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18f26k22.h: 18256: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f26k22.h: 18258: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f26k22.h: 18260: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18f26k22.h: 18262: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f26k22.h: 18264: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f26k22.h: 18266: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f26k22.h: 18268: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f26k22.h: 18270: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f26k22.h: 18272: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f26k22.h: 18274: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f26k22.h: 18276: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 18278: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26k22.h: 18280: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18282: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26k22.h: 18284: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f26k22.h: 18286: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f26k22.h: 18288: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f26k22.h: 18290: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f26k22.h: 18292: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f26k22.h: 18294: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f26k22.h: 18296: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f26k22.h: 18298: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26k22.h: 18300: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26k22.h: 18302: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26k22.h: 18304: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26k22.h: 18306: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 18308: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 18310: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f26k22.h: 18312: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f26k22.h: 18314: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26k22.h: 18316: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f26k22.h: 18318: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f26k22.h: 18320: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f26k22.h: 18322: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26k22.h: 18324: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26k22.h: 18326: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26k22.h: 18328: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26k22.h: 18330: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f26k22.h: 18332: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f26k22.h: 18334: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f26k22.h: 18336: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f26k22.h: 18338: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f26k22.h: 18340: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f26k22.h: 18342: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f26k22.h: 18344: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f26k22.h: 18346: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26k22.h: 18348: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26k22.h: 18350: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26k22.h: 18352: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26k22.h: 18354: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f26k22.h: 18356: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26k22.h: 18358: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f26k22.h: 18360: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f26k22.h: 18362: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f26k22.h: 18364: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26k22.h: 18366: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26k22.h: 18368: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26k22.h: 18370: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26k22.h: 18372: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f26k22.h: 18374: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f26k22.h: 18376: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f26k22.h: 18378: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26k22.h: 18380: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26k22.h: 18382: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26k22.h: 18384: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26k22.h: 18386: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26k22.h: 18388: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26k22.h: 18390: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26k22.h: 18392: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26k22.h: 18394: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26k22.h: 18396: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26k22.h: 18398: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26k22.h: 18400: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26k22.h: 18402: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26k22.h: 18404: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26k22.h: 18406: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26k22.h: 18408: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26k22.h: 18410: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f26k22.h: 18412: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f26k22.h: 18414: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26k22.h: 18416: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f26k22.h: 18418: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18420: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18422: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18424: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26k22.h: 18426: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26k22.h: 18428: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26k22.h: 18430: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26k22.h: 18432: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18434: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18436: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18438: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 18440: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 18442: extern volatile __bit RX2 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 18444: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26k22.h: 18446: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26k22.h: 18448: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26k22.h: 18450: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26k22.h: 18452: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26k22.h: 18454: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26k22.h: 18456: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26k22.h: 18458: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26k22.h: 18460: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26k22.h: 18462: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 18464: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 18466: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 18468: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26k22.h: 18470: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18472: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18474: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26k22.h: 18476: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f26k22.h: 18478: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18480: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18482: extern volatile __bit SCK2 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 18484: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26k22.h: 18486: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26k22.h: 18488: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18490: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18492: extern volatile __bit SCL2 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 18494: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f26k22.h: 18496: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f26k22.h: 18498: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18500: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18502: extern volatile __bit SDA2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 18504: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18506: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18508: extern volatile __bit SDI2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 18510: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26k22.h: 18512: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26k22.h: 18514: extern volatile __bit SDO2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 18516: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f26k22.h: 18518: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f26k22.h: 18520: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f26k22.h: 18522: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f26k22.h: 18524: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f26k22.h: 18526: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f26k22.h: 18528: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f26k22.h: 18530: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f26k22.h: 18532: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f26k22.h: 18534: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26k22.h: 18536: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26k22.h: 18538: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f26k22.h: 18540: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f26k22.h: 18542: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f26k22.h: 18544: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f26k22.h: 18546: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f26k22.h: 18548: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f26k22.h: 18550: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f26k22.h: 18552: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f26k22.h: 18554: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f26k22.h: 18556: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f26k22.h: 18558: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f26k22.h: 18560: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f26k22.h: 18562: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f26k22.h: 18564: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f26k22.h: 18566: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f26k22.h: 18568: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26k22.h: 18570: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f26k22.h: 18572: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26k22.h: 18574: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 18576: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f26k22.h: 18578: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18580: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f26k22.h: 18582: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f26k22.h: 18584: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f26k22.h: 18586: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26k22.h: 18588: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f26k22.h: 18590: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f26k22.h: 18592: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f26k22.h: 18594: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f26k22.h: 18596: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f26k22.h: 18598: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f26k22.h: 18600: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f26k22.h: 18602: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f26k22.h: 18604: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f26k22.h: 18606: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18608: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18610: extern volatile __bit SS2 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 18612: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26k22.h: 18614: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26k22.h: 18616: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26k22.h: 18618: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f26k22.h: 18620: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f26k22.h: 18622: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f26k22.h: 18624: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f26k22.h: 18626: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f26k22.h: 18628: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26k22.h: 18630: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26k22.h: 18632: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26k22.h: 18634: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f26k22.h: 18636: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f26k22.h: 18638: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f26k22.h: 18640: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f26k22.h: 18642: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f26k22.h: 18644: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f26k22.h: 18646: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f26k22.h: 18648: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f26k22.h: 18650: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f26k22.h: 18652: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f26k22.h: 18654: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26k22.h: 18656: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26k22.h: 18658: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26k22.h: 18660: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26k22.h: 18662: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26k22.h: 18664: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f26k22.h: 18666: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f26k22.h: 18668: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f26k22.h: 18670: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f26k22.h: 18672: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f26k22.h: 18674: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f26k22.h: 18676: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26k22.h: 18678: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26k22.h: 18680: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26k22.h: 18682: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f26k22.h: 18684: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f26k22.h: 18686: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f26k22.h: 18688: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f26k22.h: 18690: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f26k22.h: 18692: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18694: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18696: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18698: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18700: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18702: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f26k22.h: 18704: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f26k22.h: 18706: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f26k22.h: 18708: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f26k22.h: 18710: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f26k22.h: 18712: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f26k22.h: 18714: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18716: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f26k22.h: 18718: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f26k22.h: 18720: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18722: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f26k22.h: 18724: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f26k22.h: 18726: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18728: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f26k22.h: 18730: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f26k22.h: 18732: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18734: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f26k22.h: 18736: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f26k22.h: 18738: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18740: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f26k22.h: 18742: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26k22.h: 18744: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26k22.h: 18746: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f26k22.h: 18748: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f26k22.h: 18750: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f26k22.h: 18752: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26k22.h: 18754: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f26k22.h: 18756: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26k22.h: 18758: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26k22.h: 18760: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f26k22.h: 18762: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f26k22.h: 18764: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f26k22.h: 18766: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f26k22.h: 18768: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26k22.h: 18770: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f26k22.h: 18772: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f26k22.h: 18774: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26k22.h: 18776: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18778: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18780: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18782: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f26k22.h: 18784: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f26k22.h: 18786: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f26k22.h: 18788: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f26k22.h: 18790: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f26k22.h: 18792: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f26k22.h: 18794: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18796: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26k22.h: 18798: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26k22.h: 18800: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26k22.h: 18802: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f26k22.h: 18804: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26k22.h: 18806: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26k22.h: 18808: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f26k22.h: 18810: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f26k22.h: 18812: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f26k22.h: 18814: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f26k22.h: 18816: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f26k22.h: 18818: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f26k22.h: 18820: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f26k22.h: 18822: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f26k22.h: 18824: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26k22.h: 18826: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18828: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18830: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18832: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f26k22.h: 18834: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f26k22.h: 18836: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f26k22.h: 18838: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f26k22.h: 18840: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f26k22.h: 18842: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f26k22.h: 18844: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18846: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26k22.h: 18848: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f26k22.h: 18850: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26k22.h: 18852: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f26k22.h: 18854: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f26k22.h: 18856: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f26k22.h: 18858: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f26k22.h: 18860: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f26k22.h: 18862: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f26k22.h: 18864: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 18866: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f26k22.h: 18868: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f26k22.h: 18870: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 18872: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18874: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18876: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18878: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f26k22.h: 18880: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f26k22.h: 18882: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f26k22.h: 18884: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f26k22.h: 18886: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f26k22.h: 18888: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f26k22.h: 18890: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18892: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f26k22.h: 18894: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f26k22.h: 18896: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26k22.h: 18898: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f26k22.h: 18900: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f26k22.h: 18902: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f26k22.h: 18904: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f26k22.h: 18906: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f26k22.h: 18908: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f26k22.h: 18910: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f26k22.h: 18912: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26k22.h: 18914: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26k22.h: 18916: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f26k22.h: 18918: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f26k22.h: 18920: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f26k22.h: 18922: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26k22.h: 18924: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f26k22.h: 18926: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26k22.h: 18928: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f26k22.h: 18930: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f26k22.h: 18932: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f26k22.h: 18934: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f26k22.h: 18936: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f26k22.h: 18938: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f26k22.h: 18940: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f26k22.h: 18942: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f26k22.h: 18944: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f26k22.h: 18946: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f26k22.h: 18948: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f26k22.h: 18950: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f26k22.h: 18952: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f26k22.h: 18954: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26k22.h: 18956: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f26k22.h: 18958: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26k22.h: 18960: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26k22.h: 18962: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26k22.h: 18964: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f26k22.h: 18966: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f26k22.h: 18968: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f26k22.h: 18970: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f26k22.h: 18972: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f26k22.h: 18974: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f26k22.h: 18976: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f26k22.h: 18978: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f26k22.h: 18980: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f26k22.h: 18982: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f26k22.h: 18984: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f26k22.h: 18986: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f26k22.h: 18988: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f26k22.h: 18990: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26k22.h: 18992: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f26k22.h: 18994: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f26k22.h: 18996: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f26k22.h: 18998: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f26k22.h: 19000: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f26k22.h: 19002: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f26k22.h: 19004: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f26k22.h: 19006: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f26k22.h: 19008: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f26k22.h: 19010: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f26k22.h: 19012: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f26k22.h: 19014: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f26k22.h: 19016: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26k22.h: 19018: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f26k22.h: 19020: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f26k22.h: 19022: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f26k22.h: 19024: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f26k22.h: 19026: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f26k22.h: 19028: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f26k22.h: 19030: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f26k22.h: 19032: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f26k22.h: 19034: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f26k22.h: 19036: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f26k22.h: 19038: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f26k22.h: 19040: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f26k22.h: 19042: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f26k22.h: 19044: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f26k22.h: 19046: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f26k22.h: 19048: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f26k22.h: 19050: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f26k22.h: 19052: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f26k22.h: 19054: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f26k22.h: 19056: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f26k22.h: 19058: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f26k22.h: 19060: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f26k22.h: 19062: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f26k22.h: 19064: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f26k22.h: 19066: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f26k22.h: 19068: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f26k22.h: 19070: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f26k22.h: 19072: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f26k22.h: 19074: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f26k22.h: 19076: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f26k22.h: 19078: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f26k22.h: 19080: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f26k22.h: 19082: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f26k22.h: 19084: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 19086: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 19088: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26k22.h: 19090: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26k22.h: 19092: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26k22.h: 19094: extern volatile __bit TX2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 19096: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26k22.h: 19098: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26k22.h: 19100: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26k22.h: 19102: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26k22.h: 19104: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26k22.h: 19106: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26k22.h: 19108: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26k22.h: 19110: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26k22.h: 19112: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26k22.h: 19114: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26k22.h: 19116: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26k22.h: 19118: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26k22.h: 19120: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26k22.h: 19122: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26k22.h: 19124: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26k22.h: 19126: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26k22.h: 19128: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26k22.h: 19130: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26k22.h: 19132: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26k22.h: 19134: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26k22.h: 19136: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f26k22.h: 19138: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f26k22.h: 19140: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26k22.h: 19142: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26k22.h: 19144: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26k22.h: 19146: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f26k22.h: 19148: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f26k22.h: 19150: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f26k22.h: 19152: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f26k22.h: 19154: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 19156: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f26k22.h: 19158: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 19160: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 19162: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 19164: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26k22.h: 19166: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26k22.h: 19168: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f26k22.h: 19170: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f26k22.h: 19172: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f26k22.h: 19174: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f26k22.h: 19176: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f26k22.h: 19178: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f26k22.h: 19180: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f26k22.h: 19182: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f26k22.h: 19184: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f26k22.h: 19186: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f26k22.h: 19188: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f26k22.h: 19190: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f26k22.h: 19192: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f26k22.h: 19194: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f26k22.h: 19196: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26k22.h: 19198: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f26k22.h: 19200: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f26k22.h: 19202: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 19204: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 19206: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26k22.h: 19208: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 19210: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 19212: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26k22.h: 19214: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26k22.h: 19216: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26k22.h: 19218: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26k22.h: 19220: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 19222: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 19224: extern volatile __bit nSS2 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 19226: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26k22.h: 19228: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26k22.h: 19230: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26k22.h: 19232: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26k22.h: 19234: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 19236: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 34: extern char * strcat(char *, const char *);
[; ;string.h: 35: extern char * strcpy(char *, const char *);
[; ;string.h: 36: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 37: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 38: extern char * strdup(const char *);
[; ;string.h: 39: extern char * strtok(char *, const char *);
[; ;string.h: 42: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 43: extern int strcmp(const char *, const char *);
[; ;string.h: 44: extern int stricmp(const char *, const char *);
[; ;string.h: 45: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 46: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 47: extern void * memchr(const void *, int, size_t);
[; ;string.h: 48: extern size_t strcspn(const char *, const char *);
[; ;string.h: 49: extern char * strpbrk(const char *, const char *);
[; ;string.h: 50: extern size_t strspn(const char *, const char *);
[; ;string.h: 51: extern char * strstr(const char *, const char *);
[; ;string.h: 52: extern char * stristr(const char *, const char *);
[; ;string.h: 53: extern char * strerror(int);
[; ;string.h: 54: extern size_t strlen(const char *);
[; ;string.h: 55: extern char * strchr(const char *, int);
[; ;string.h: 56: extern char * strichr(const char *, int);
[; ;string.h: 57: extern char * strrchr(const char *, int);
[; ;string.h: 58: extern char * strrichr(const char *, int);
[; ;GLCD.h: 30: void GLCD_write(unsigned int c);
[; ;GLCD.h: 31: void GLCD_write2(unsigned int c);
[; ;GLCD.h: 32: void GLCD_write_buf2(unsigned int c);
[; ;GLCD.h: 33: void GLCD_write3(unsigned int c);
[; ;GLCD.h: 34: void GLCD_print(unsigned char x,unsigned char y,const far char* str);
[; ;GLCD.h: 35: void GLCD_print2(unsigned char y,const far char* str);
[; ;GLCD.h: 36: void GLCD_print8(const far char *data );
[; ;GLCD.h: 37: void GLCD_print_menu(const far char *data,char RowAdr );
[; ;GLCD.h: 38: void GLCD_print_Amps(unsigned int Amps );
[; ;GLCD.h: 39: void glcd_clrln(unsigned char ln,unsigned char data);
[; ;GLCD.h: 40: void GLCD_sendbuf(unsigned char RowAdr);
[; ;GLCD.h: 41: void GLCD_buffer_clr(void);
[; ;GLCD.h: 44: extern void GLCDHelp(void);
[; ;GLCD.h: 45: extern void GLCD(void);
[; ;GLCD.h: 46: extern void GLCDMenu(unsigned char Buttons);
[; ;GLCD.h: 47: extern void GLCD_init(void);
[; ;GLCD.h: 48: extern void GLCD_version(void);
[; ;EVSE.h: 119: extern char GLCDbuf[256];
[; ;EVSE.h: 122: extern unsigned int MaxMains;
[; ;EVSE.h: 123: extern unsigned int MaxCurrent;
[; ;EVSE.h: 124: extern unsigned int MinCurrent;
[; ;EVSE.h: 125: extern double ICal;
[; ;EVSE.h: 126: extern char Mode;
[; ;EVSE.h: 127: extern char Lock;
[; ;EVSE.h: 128: extern unsigned int CableLimit;
[; ;EVSE.h: 129: extern char Config;
[; ;EVSE.h: 130: extern char LoadBl;
[; ;EVSE.h: 131: extern char Access;
[; ;EVSE.h: 132: extern char RCmon;
[; ;EVSE.h: 138: extern double Irms[3];
[; ;EVSE.h: 140: extern unsigned int crc16;
[; ;EVSE.h: 141: extern unsigned char State;
[; ;EVSE.h: 142: extern unsigned char Error;
[; ;EVSE.h: 143: extern unsigned char NextState;
[; ;EVSE.h: 145: extern unsigned int MaxCapacity;
[; ;EVSE.h: 146: extern unsigned int Imeasured;
[; ;EVSE.h: 147: extern int Balanced[4];
[; ;EVSE.h: 149: extern unsigned char RX1byte;
[; ;EVSE.h: 150: extern unsigned char idx, idx2, ISRFLAG, ISR2FLAG;
[; ;EVSE.h: 151: extern unsigned char menu;
[; ;EVSE.h: 152: extern unsigned int locktimer, unlocktimer;
[; ;EVSE.h: 153: extern unsigned long Timer;
[; ;EVSE.h: 154: extern unsigned int ChargeTimer;
[; ;EVSE.h: 155: extern unsigned char LCDTimer;
[; ;EVSE.h: 156: extern unsigned char BacklightTimer;
[; ;EVSE.h: 157: extern unsigned char TempEVSE;
[; ;EVSE.h: 158: extern unsigned char ButtonState;
[; ;EVSE.h: 159: extern unsigned char OldButtonState;
[; ;EVSE.h: 160: extern unsigned char LCDNav;
[; ;EVSE.h: 161: extern unsigned char SubMenu;
[; ;EVSE.h: 162: extern unsigned long ScrollTimer;
[; ;EVSE.h: 163: extern unsigned char LCDpos;
[; ;EVSE.h: 164: extern unsigned char ChargeDelay;
[; ;EVSE.h: 165: extern unsigned char TestState;
[; ;EVSE.h: 166: extern unsigned char Access_bit;
[; ;EVSE.h: 168: extern const far char MenuConfig[];
[; ;EVSE.h: 169: extern const far char MenuMode[];
[; ;EVSE.h: 170: extern const far char MenuLoadBl[];
[; ;EVSE.h: 171: extern const far char MenuMains[];
[; ;EVSE.h: 172: extern const far char MenuMax[];
[; ;EVSE.h: 173: extern const far char MenuMin[];
[; ;EVSE.h: 174: extern const far char MenuCable[];
[; ;EVSE.h: 175: extern const far char MenuLock[];
[; ;EVSE.h: 176: extern const far char MenuCal[];
[; ;EVSE.h: 177: extern const far char MenuAccess[];
[; ;EVSE.h: 178: extern const far char MenuRCmon[];
[; ;EVSE.h: 180: void delay(unsigned int d);
[; ;EVSE.h: 181: void read_settings(void);
[; ;EVSE.h: 182: void write_settings(void);
"30 GLCD.c
[v _font `CFuc ~T0 @X0 -> 0 `x e ]
[i _font
:U ..
"31
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"32
-> -> 62 `i `uc
-> -> 91 `i `uc
-> -> 79 `i `uc
-> -> 91 `i `uc
-> -> 62 `i `uc
"33
-> -> 62 `i `uc
-> -> 107 `i `uc
-> -> 79 `i `uc
-> -> 107 `i `uc
-> -> 62 `i `uc
"34
-> -> 28 `i `uc
-> -> 62 `i `uc
-> -> 124 `i `uc
-> -> 62 `i `uc
-> -> 28 `i `uc
"35
-> -> 24 `i `uc
-> -> 60 `i `uc
-> -> 126 `i `uc
-> -> 60 `i `uc
-> -> 24 `i `uc
"36
-> -> 28 `i `uc
-> -> 87 `i `uc
-> -> 125 `i `uc
-> -> 87 `i `uc
-> -> 28 `i `uc
"37
-> -> 28 `i `uc
-> -> 94 `i `uc
-> -> 127 `i `uc
-> -> 94 `i `uc
-> -> 28 `i `uc
"38
-> -> 0 `i `uc
-> -> 24 `i `uc
-> -> 60 `i `uc
-> -> 24 `i `uc
-> -> 0 `i `uc
"39
-> -> 255 `i `uc
-> -> 231 `i `uc
-> -> 195 `i `uc
-> -> 231 `i `uc
-> -> 255 `i `uc
"40
-> -> 0 `i `uc
-> -> 24 `i `uc
-> -> 36 `i `uc
-> -> 24 `i `uc
-> -> 0 `i `uc
"41
-> -> 255 `i `uc
-> -> 231 `i `uc
-> -> 219 `i `uc
-> -> 231 `i `uc
-> -> 255 `i `uc
"42
-> -> 48 `i `uc
-> -> 72 `i `uc
-> -> 58 `i `uc
-> -> 6 `i `uc
-> -> 14 `i `uc
"43
-> -> 38 `i `uc
-> -> 41 `i `uc
-> -> 121 `i `uc
-> -> 41 `i `uc
-> -> 38 `i `uc
"44
-> -> 64 `i `uc
-> -> 127 `i `uc
-> -> 5 `i `uc
-> -> 5 `i `uc
-> -> 7 `i `uc
"45
-> -> 64 `i `uc
-> -> 127 `i `uc
-> -> 5 `i `uc
-> -> 37 `i `uc
-> -> 63 `i `uc
"46
-> -> 90 `i `uc
-> -> 60 `i `uc
-> -> 231 `i `uc
-> -> 60 `i `uc
-> -> 90 `i `uc
"47
-> -> 127 `i `uc
-> -> 62 `i `uc
-> -> 28 `i `uc
-> -> 28 `i `uc
-> -> 8 `i `uc
"48
-> -> 8 `i `uc
-> -> 28 `i `uc
-> -> 28 `i `uc
-> -> 62 `i `uc
-> -> 127 `i `uc
"49
-> -> 20 `i `uc
-> -> 34 `i `uc
-> -> 127 `i `uc
-> -> 34 `i `uc
-> -> 20 `i `uc
"50
-> -> 95 `i `uc
-> -> 95 `i `uc
-> -> 0 `i `uc
-> -> 95 `i `uc
-> -> 95 `i `uc
"51
-> -> 6 `i `uc
-> -> 9 `i `uc
-> -> 127 `i `uc
-> -> 1 `i `uc
-> -> 127 `i `uc
"52
-> -> 0 `i `uc
-> -> 102 `i `uc
-> -> 137 `i `uc
-> -> 149 `i `uc
-> -> 106 `i `uc
"53
-> -> 96 `i `uc
-> -> 96 `i `uc
-> -> 96 `i `uc
-> -> 96 `i `uc
-> -> 96 `i `uc
"54
-> -> 148 `i `uc
-> -> 162 `i `uc
-> -> 255 `i `uc
-> -> 162 `i `uc
-> -> 148 `i `uc
"55
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 126 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
"56
-> -> 16 `i `uc
-> -> 32 `i `uc
-> -> 126 `i `uc
-> -> 32 `i `uc
-> -> 16 `i `uc
"57
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 42 `i `uc
-> -> 28 `i `uc
-> -> 8 `i `uc
"58
-> -> 8 `i `uc
-> -> 28 `i `uc
-> -> 42 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
"59
-> -> 30 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
"60
-> -> 12 `i `uc
-> -> 30 `i `uc
-> -> 12 `i `uc
-> -> 30 `i `uc
-> -> 12 `i `uc
"61
-> -> 48 `i `uc
-> -> 56 `i `uc
-> -> 62 `i `uc
-> -> 56 `i `uc
-> -> 48 `i `uc
"62
-> -> 6 `i `uc
-> -> 14 `i `uc
-> -> 62 `i `uc
-> -> 14 `i `uc
-> -> 6 `i `uc
"63
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"64
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 95 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"65
-> -> 0 `i `uc
-> -> 7 `i `uc
-> -> 0 `i `uc
-> -> 7 `i `uc
-> -> 0 `i `uc
"66
-> -> 20 `i `uc
-> -> 127 `i `uc
-> -> 20 `i `uc
-> -> 127 `i `uc
-> -> 20 `i `uc
"67
-> -> 36 `i `uc
-> -> 42 `i `uc
-> -> 127 `i `uc
-> -> 42 `i `uc
-> -> 18 `i `uc
"68
-> -> 35 `i `uc
-> -> 19 `i `uc
-> -> 8 `i `uc
-> -> 100 `i `uc
-> -> 98 `i `uc
"69
-> -> 54 `i `uc
-> -> 73 `i `uc
-> -> 86 `i `uc
-> -> 32 `i `uc
-> -> 80 `i `uc
"70
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 7 `i `uc
-> -> 3 `i `uc
-> -> 0 `i `uc
"71
-> -> 0 `i `uc
-> -> 28 `i `uc
-> -> 34 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
"72
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 34 `i `uc
-> -> 28 `i `uc
-> -> 0 `i `uc
"73
-> -> 42 `i `uc
-> -> 28 `i `uc
-> -> 127 `i `uc
-> -> 28 `i `uc
-> -> 42 `i `uc
"74
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 62 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
"75
-> -> 0 `i `uc
-> -> 128 `i `uc
-> -> 112 `i `uc
-> -> 48 `i `uc
-> -> 0 `i `uc
"76
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
"77
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 96 `i `uc
-> -> 96 `i `uc
-> -> 0 `i `uc
"78
-> -> 32 `i `uc
-> -> 16 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 2 `i `uc
"79
-> -> 62 `i `uc
-> -> 81 `i `uc
-> -> 73 `i `uc
-> -> 69 `i `uc
-> -> 62 `i `uc
"80
-> -> 0 `i `uc
-> -> 66 `i `uc
-> -> 127 `i `uc
-> -> 64 `i `uc
-> -> 0 `i `uc
"81
-> -> 114 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 70 `i `uc
"82
-> -> 33 `i `uc
-> -> 65 `i `uc
-> -> 73 `i `uc
-> -> 77 `i `uc
-> -> 51 `i `uc
"83
-> -> 24 `i `uc
-> -> 20 `i `uc
-> -> 18 `i `uc
-> -> 127 `i `uc
-> -> 16 `i `uc
"84
-> -> 39 `i `uc
-> -> 69 `i `uc
-> -> 69 `i `uc
-> -> 69 `i `uc
-> -> 57 `i `uc
"85
-> -> 60 `i `uc
-> -> 74 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 49 `i `uc
"86
-> -> 65 `i `uc
-> -> 33 `i `uc
-> -> 17 `i `uc
-> -> 9 `i `uc
-> -> 7 `i `uc
"87
-> -> 54 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 54 `i `uc
"88
-> -> 70 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 41 `i `uc
-> -> 30 `i `uc
"89
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 20 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"90
-> -> 0 `i `uc
-> -> 64 `i `uc
-> -> 52 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"91
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 34 `i `uc
-> -> 65 `i `uc
"92
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
"93
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 34 `i `uc
-> -> 20 `i `uc
-> -> 8 `i `uc
"94
-> -> 2 `i `uc
-> -> 1 `i `uc
-> -> 89 `i `uc
-> -> 9 `i `uc
-> -> 6 `i `uc
"95
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 93 `i `uc
-> -> 89 `i `uc
-> -> 78 `i `uc
"96
-> -> 124 `i `uc
-> -> 18 `i `uc
-> -> 17 `i `uc
-> -> 18 `i `uc
-> -> 124 `i `uc
"97
-> -> 127 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 54 `i `uc
"98
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 34 `i `uc
"99
-> -> 127 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 62 `i `uc
"100
-> -> 127 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 65 `i `uc
"101
-> -> 127 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 1 `i `uc
"102
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 81 `i `uc
-> -> 115 `i `uc
"103
-> -> 127 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 127 `i `uc
"104
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 127 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
"105
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 65 `i `uc
-> -> 63 `i `uc
-> -> 1 `i `uc
"106
-> -> 127 `i `uc
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 34 `i `uc
-> -> 65 `i `uc
"107
-> -> 127 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
"108
-> -> 127 `i `uc
-> -> 2 `i `uc
-> -> 28 `i `uc
-> -> 2 `i `uc
-> -> 127 `i `uc
"109
-> -> 127 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
-> -> 16 `i `uc
-> -> 127 `i `uc
"110
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 62 `i `uc
"111
-> -> 127 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 6 `i `uc
"112
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 81 `i `uc
-> -> 33 `i `uc
-> -> 94 `i `uc
"113
-> -> 127 `i `uc
-> -> 9 `i `uc
-> -> 25 `i `uc
-> -> 41 `i `uc
-> -> 70 `i `uc
"114
-> -> 38 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 50 `i `uc
"115
-> -> 3 `i `uc
-> -> 1 `i `uc
-> -> 127 `i `uc
-> -> 1 `i `uc
-> -> 3 `i `uc
"116
-> -> 63 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 63 `i `uc
"117
-> -> 31 `i `uc
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 31 `i `uc
"118
-> -> 63 `i `uc
-> -> 64 `i `uc
-> -> 56 `i `uc
-> -> 64 `i `uc
-> -> 63 `i `uc
"119
-> -> 99 `i `uc
-> -> 20 `i `uc
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 99 `i `uc
"120
-> -> 3 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
-> -> 4 `i `uc
-> -> 3 `i `uc
"121
-> -> 97 `i `uc
-> -> 89 `i `uc
-> -> 73 `i `uc
-> -> 77 `i `uc
-> -> 67 `i `uc
"122
-> -> 0 `i `uc
-> -> 127 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
"123
-> -> 2 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
-> -> 16 `i `uc
-> -> 32 `i `uc
"124
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 127 `i `uc
"125
-> -> 4 `i `uc
-> -> 2 `i `uc
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 4 `i `uc
"126
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
"127
-> -> 0 `i `uc
-> -> 3 `i `uc
-> -> 7 `i `uc
-> -> 8 `i `uc
-> -> 0 `i `uc
"128
-> -> 32 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 120 `i `uc
-> -> 64 `i `uc
"129
-> -> 127 `i `uc
-> -> 40 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 56 `i `uc
"130
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 40 `i `uc
"131
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 40 `i `uc
-> -> 127 `i `uc
"132
-> -> 56 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 24 `i `uc
"133
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 126 `i `uc
-> -> 9 `i `uc
-> -> 2 `i `uc
"134
-> -> 24 `i `uc
-> -> 164 `i `uc
-> -> 164 `i `uc
-> -> 156 `i `uc
-> -> 120 `i `uc
"135
-> -> 127 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
"136
-> -> 0 `i `uc
-> -> 68 `i `uc
-> -> 125 `i `uc
-> -> 64 `i `uc
-> -> 0 `i `uc
"137
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 61 `i `uc
-> -> 0 `i `uc
"138
-> -> 127 `i `uc
-> -> 16 `i `uc
-> -> 40 `i `uc
-> -> 68 `i `uc
-> -> 0 `i `uc
"139
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 127 `i `uc
-> -> 64 `i `uc
-> -> 0 `i `uc
"140
-> -> 124 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
"141
-> -> 124 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
"142
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 56 `i `uc
"143
-> -> 252 `i `uc
-> -> 24 `i `uc
-> -> 36 `i `uc
-> -> 36 `i `uc
-> -> 24 `i `uc
"144
-> -> 24 `i `uc
-> -> 36 `i `uc
-> -> 36 `i `uc
-> -> 24 `i `uc
-> -> 252 `i `uc
"145
-> -> 124 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
"146
-> -> 72 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 36 `i `uc
"147
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 63 `i `uc
-> -> 68 `i `uc
-> -> 36 `i `uc
"148
-> -> 60 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 124 `i `uc
"149
-> -> 28 `i `uc
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 28 `i `uc
"150
-> -> 60 `i `uc
-> -> 64 `i `uc
-> -> 48 `i `uc
-> -> 64 `i `uc
-> -> 60 `i `uc
"151
-> -> 68 `i `uc
-> -> 40 `i `uc
-> -> 16 `i `uc
-> -> 40 `i `uc
-> -> 68 `i `uc
"152
-> -> 76 `i `uc
-> -> 144 `i `uc
-> -> 144 `i `uc
-> -> 144 `i `uc
-> -> 124 `i `uc
"153
-> -> 68 `i `uc
-> -> 100 `i `uc
-> -> 84 `i `uc
-> -> 76 `i `uc
-> -> 68 `i `uc
"154
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 54 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
"155
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 119 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"156
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 54 `i `uc
-> -> 8 `i `uc
-> -> 0 `i `uc
"157
-> -> 2 `i `uc
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 4 `i `uc
-> -> 2 `i `uc
"158
-> -> 60 `i `uc
-> -> 38 `i `uc
-> -> 35 `i `uc
-> -> 38 `i `uc
-> -> 60 `i `uc
"159
-> -> 30 `i `uc
-> -> 161 `i `uc
-> -> 161 `i `uc
-> -> 97 `i `uc
-> -> 18 `i `uc
"160
-> -> 58 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 122 `i `uc
"161
-> -> 56 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 85 `i `uc
-> -> 89 `i `uc
"162
-> -> 33 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 121 `i `uc
-> -> 65 `i `uc
"163
-> -> 33 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 120 `i `uc
-> -> 65 `i `uc
"164
-> -> 33 `i `uc
-> -> 85 `i `uc
-> -> 84 `i `uc
-> -> 120 `i `uc
-> -> 64 `i `uc
"165
-> -> 32 `i `uc
-> -> 84 `i `uc
-> -> 85 `i `uc
-> -> 121 `i `uc
-> -> 64 `i `uc
"166
-> -> 12 `i `uc
-> -> 30 `i `uc
-> -> 82 `i `uc
-> -> 114 `i `uc
-> -> 18 `i `uc
"167
-> -> 57 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 89 `i `uc
"168
-> -> 57 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 89 `i `uc
"169
-> -> 57 `i `uc
-> -> 85 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 88 `i `uc
"170
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 69 `i `uc
-> -> 124 `i `uc
-> -> 65 `i `uc
"171
-> -> 0 `i `uc
-> -> 2 `i `uc
-> -> 69 `i `uc
-> -> 125 `i `uc
-> -> 66 `i `uc
"172
-> -> 0 `i `uc
-> -> 1 `i `uc
-> -> 69 `i `uc
-> -> 124 `i `uc
-> -> 64 `i `uc
"173
-> -> 240 `i `uc
-> -> 41 `i `uc
-> -> 36 `i `uc
-> -> 41 `i `uc
-> -> 240 `i `uc
"174
-> -> 240 `i `uc
-> -> 40 `i `uc
-> -> 37 `i `uc
-> -> 40 `i `uc
-> -> 240 `i `uc
"175
-> -> 124 `i `uc
-> -> 84 `i `uc
-> -> 85 `i `uc
-> -> 69 `i `uc
-> -> 0 `i `uc
"176
-> -> 32 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 124 `i `uc
-> -> 84 `i `uc
"177
-> -> 124 `i `uc
-> -> 10 `i `uc
-> -> 9 `i `uc
-> -> 127 `i `uc
-> -> 73 `i `uc
"178
-> -> 50 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 50 `i `uc
"179
-> -> 50 `i `uc
-> -> 72 `i `uc
-> -> 72 `i `uc
-> -> 72 `i `uc
-> -> 50 `i `uc
"180
-> -> 50 `i `uc
-> -> 74 `i `uc
-> -> 72 `i `uc
-> -> 72 `i `uc
-> -> 48 `i `uc
"181
-> -> 58 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 33 `i `uc
-> -> 122 `i `uc
"182
-> -> 58 `i `uc
-> -> 66 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 120 `i `uc
"183
-> -> 0 `i `uc
-> -> 157 `i `uc
-> -> 160 `i `uc
-> -> 160 `i `uc
-> -> 125 `i `uc
"184
-> -> 57 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 57 `i `uc
"185
-> -> 61 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 61 `i `uc
"186
-> -> 60 `i `uc
-> -> 36 `i `uc
-> -> 255 `i `uc
-> -> 36 `i `uc
-> -> 36 `i `uc
"187
-> -> 72 `i `uc
-> -> 126 `i `uc
-> -> 73 `i `uc
-> -> 67 `i `uc
-> -> 102 `i `uc
"188
-> -> 43 `i `uc
-> -> 47 `i `uc
-> -> 252 `i `uc
-> -> 47 `i `uc
-> -> 43 `i `uc
"189
-> -> 255 `i `uc
-> -> 9 `i `uc
-> -> 41 `i `uc
-> -> 246 `i `uc
-> -> 32 `i `uc
"190
-> -> 192 `i `uc
-> -> 136 `i `uc
-> -> 126 `i `uc
-> -> 9 `i `uc
-> -> 3 `i `uc
"191
-> -> 32 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 121 `i `uc
-> -> 65 `i `uc
"192
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 68 `i `uc
-> -> 125 `i `uc
-> -> 65 `i `uc
"193
-> -> 48 `i `uc
-> -> 72 `i `uc
-> -> 72 `i `uc
-> -> 74 `i `uc
-> -> 50 `i `uc
"194
-> -> 56 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 34 `i `uc
-> -> 122 `i `uc
"195
-> -> 0 `i `uc
-> -> 122 `i `uc
-> -> 10 `i `uc
-> -> 10 `i `uc
-> -> 114 `i `uc
"196
-> -> 125 `i `uc
-> -> 13 `i `uc
-> -> 25 `i `uc
-> -> 49 `i `uc
-> -> 125 `i `uc
"197
-> -> 38 `i `uc
-> -> 41 `i `uc
-> -> 41 `i `uc
-> -> 47 `i `uc
-> -> 40 `i `uc
"198
-> -> 38 `i `uc
-> -> 41 `i `uc
-> -> 41 `i `uc
-> -> 41 `i `uc
-> -> 38 `i `uc
"199
-> -> 48 `i `uc
-> -> 72 `i `uc
-> -> 77 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
"200
-> -> 56 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
"201
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 56 `i `uc
"202
-> -> 47 `i `uc
-> -> 16 `i `uc
-> -> 200 `i `uc
-> -> 172 `i `uc
-> -> 186 `i `uc
"203
-> -> 47 `i `uc
-> -> 16 `i `uc
-> -> 40 `i `uc
-> -> 52 `i `uc
-> -> 250 `i `uc
"204
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 123 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"205
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 42 `i `uc
-> -> 20 `i `uc
-> -> 34 `i `uc
"206
-> -> 34 `i `uc
-> -> 20 `i `uc
-> -> 42 `i `uc
-> -> 20 `i `uc
-> -> 8 `i `uc
"207
-> -> 170 `i `uc
-> -> 0 `i `uc
-> -> 85 `i `uc
-> -> 0 `i `uc
-> -> 170 `i `uc
"208
-> -> 170 `i `uc
-> -> 85 `i `uc
-> -> 170 `i `uc
-> -> 85 `i `uc
-> -> 170 `i `uc
"209
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
"210
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
"211
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
"212
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
"213
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
"214
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 252 `i `uc
-> -> 0 `i `uc
"215
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 247 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
"216
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
"217
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 244 `i `uc
-> -> 4 `i `uc
-> -> 252 `i `uc
"218
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 23 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
"219
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
"220
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 31 `i `uc
-> -> 0 `i `uc
"221
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
-> -> 0 `i `uc
"222
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 31 `i `uc
-> -> 16 `i `uc
"223
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
-> -> 16 `i `uc
"224
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
-> -> 16 `i `uc
"225
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 16 `i `uc
"226
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
"227
-> -> 125 `i `uc
-> -> 18 `i `uc
-> -> 17 `i `uc
-> -> 18 `i `uc
-> -> 125 `i `uc
"228
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 20 `i `uc
"229
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
"230
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 31 `i `uc
-> -> 16 `i `uc
-> -> 23 `i `uc
"231
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 252 `i `uc
-> -> 4 `i `uc
-> -> 244 `i `uc
"232
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 23 `i `uc
-> -> 16 `i `uc
-> -> 23 `i `uc
"233
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 244 `i `uc
-> -> 4 `i `uc
-> -> 244 `i `uc
"234
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
-> -> 247 `i `uc
"235
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
"236
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 247 `i `uc
-> -> 0 `i `uc
-> -> 247 `i `uc
"237
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 23 `i `uc
-> -> 20 `i `uc
"238
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
"239
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 244 `i `uc
-> -> 20 `i `uc
"240
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
"241
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 31 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
"242
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 31 `i `uc
-> -> 20 `i `uc
"243
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 252 `i `uc
-> -> 20 `i `uc
"244
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 240 `i `uc
-> -> 16 `i `uc
-> -> 240 `i `uc
"245
-> -> 61 `i `uc
-> -> 66 `i `uc
-> -> 66 `i `uc
-> -> 66 `i `uc
-> -> 61 `i `uc
"246
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 255 `i `uc
-> -> 20 `i `uc
"247
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 31 `i `uc
-> -> 0 `i `uc
"248
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 240 `i `uc
-> -> 16 `i `uc
"249
-> -> 255 `i `uc
-> -> 255 `i `uc
-> -> 255 `i `uc
-> -> 255 `i `uc
-> -> 255 `i `uc
"250
-> -> 240 `i `uc
-> -> 240 `i `uc
-> -> 240 `i `uc
-> -> 240 `i `uc
-> -> 240 `i `uc
"251
-> -> 34 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 120 `i `uc
-> -> 66 `i `uc
"252
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 255 `i `uc
"253
-> -> 15 `i `uc
-> -> 15 `i `uc
-> -> 15 `i `uc
-> -> 15 `i `uc
-> -> 15 `i `uc
"254
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 56 `i `uc
-> -> 68 `i `uc
"255
-> -> 124 `i `uc
-> -> 42 `i `uc
-> -> 42 `i `uc
-> -> 62 `i `uc
-> -> 20 `i `uc
"256
-> -> 126 `i `uc
-> -> 2 `i `uc
-> -> 2 `i `uc
-> -> 6 `i `uc
-> -> 6 `i `uc
"257
-> -> 2 `i `uc
-> -> 126 `i `uc
-> -> 2 `i `uc
-> -> 126 `i `uc
-> -> 2 `i `uc
"258
-> -> 99 `i `uc
-> -> 85 `i `uc
-> -> 73 `i `uc
-> -> 65 `i `uc
-> -> 99 `i `uc
"259
-> -> 34 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 120 `i `uc
-> -> 66 `i `uc
"260
-> -> 64 `i `uc
-> -> 126 `i `uc
-> -> 32 `i `uc
-> -> 30 `i `uc
-> -> 32 `i `uc
"261
-> -> 6 `i `uc
-> -> 2 `i `uc
-> -> 126 `i `uc
-> -> 2 `i `uc
-> -> 2 `i `uc
"262
-> -> 153 `i `uc
-> -> 165 `i `uc
-> -> 231 `i `uc
-> -> 165 `i `uc
-> -> 153 `i `uc
"263
-> -> 28 `i `uc
-> -> 42 `i `uc
-> -> 73 `i `uc
-> -> 42 `i `uc
-> -> 28 `i `uc
"264
-> -> 76 `i `uc
-> -> 114 `i `uc
-> -> 1 `i `uc
-> -> 114 `i `uc
-> -> 76 `i `uc
"265
-> -> 48 `i `uc
-> -> 74 `i `uc
-> -> 77 `i `uc
-> -> 77 `i `uc
-> -> 48 `i `uc
"266
-> -> 48 `i `uc
-> -> 72 `i `uc
-> -> 120 `i `uc
-> -> 72 `i `uc
-> -> 48 `i `uc
"267
-> -> 188 `i `uc
-> -> 98 `i `uc
-> -> 90 `i `uc
-> -> 70 `i `uc
-> -> 61 `i `uc
"268
-> -> 62 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 0 `i `uc
"269
-> -> 126 `i `uc
-> -> 1 `i `uc
-> -> 1 `i `uc
-> -> 1 `i `uc
-> -> 126 `i `uc
"270
-> -> 42 `i `uc
-> -> 42 `i `uc
-> -> 42 `i `uc
-> -> 42 `i `uc
-> -> 42 `i `uc
"271
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 95 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
"272
-> -> 64 `i `uc
-> -> 81 `i `uc
-> -> 74 `i `uc
-> -> 68 `i `uc
-> -> 64 `i `uc
"273
-> -> 64 `i `uc
-> -> 68 `i `uc
-> -> 74 `i `uc
-> -> 81 `i `uc
-> -> 64 `i `uc
"274
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 255 `i `uc
-> -> 1 `i `uc
-> -> 3 `i `uc
"275
-> -> 224 `i `uc
-> -> 128 `i `uc
-> -> 255 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"276
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 107 `i `uc
-> -> 107 `i `uc
-> -> 8 `i `uc
"277
-> -> 58 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 58 `i `uc
"278
-> -> 6 `i `uc
-> -> 15 `i `uc
-> -> 9 `i `uc
-> -> 15 `i `uc
-> -> 6 `i `uc
"279
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 24 `i `uc
-> -> 24 `i `uc
-> -> 0 `i `uc
"280
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 16 `i `uc
-> -> 16 `i `uc
-> -> 0 `i `uc
"281
-> -> 48 `i `uc
-> -> 64 `i `uc
-> -> 255 `i `uc
-> -> 1 `i `uc
-> -> 1 `i `uc
"282
-> -> 0 `i `uc
-> -> 31 `i `uc
-> -> 1 `i `uc
-> -> 1 `i `uc
-> -> 30 `i `uc
"283
-> -> 0 `i `uc
-> -> 25 `i `uc
-> -> 29 `i `uc
-> -> 23 `i `uc
-> -> 18 `i `uc
"284
-> -> 0 `i `uc
-> -> 60 `i `uc
-> -> 60 `i `uc
-> -> 60 `i `uc
-> -> 60 `i `uc
"285
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"286
-> -> 0 `i `uc
..
]
[; ;GLCD.c: 30: const far unsigned char font[] = {
[; ;GLCD.c: 31: 0x00, 0x00, 0x00, 0x00, 0x00,
[; ;GLCD.c: 32: 0x3E, 0x5B, 0x4F, 0x5B, 0x3E,
[; ;GLCD.c: 33: 0x3E, 0x6B, 0x4F, 0x6B, 0x3E,
[; ;GLCD.c: 34: 0x1C, 0x3E, 0x7C, 0x3E, 0x1C,
[; ;GLCD.c: 35: 0x18, 0x3C, 0x7E, 0x3C, 0x18,
[; ;GLCD.c: 36: 0x1C, 0x57, 0x7D, 0x57, 0x1C,
[; ;GLCD.c: 37: 0x1C, 0x5E, 0x7F, 0x5E, 0x1C,
[; ;GLCD.c: 38: 0x00, 0x18, 0x3C, 0x18, 0x00,
[; ;GLCD.c: 39: 0xFF, 0xE7, 0xC3, 0xE7, 0xFF,
[; ;GLCD.c: 40: 0x00, 0x18, 0x24, 0x18, 0x00,
[; ;GLCD.c: 41: 0xFF, 0xE7, 0xDB, 0xE7, 0xFF,
[; ;GLCD.c: 42: 0x30, 0x48, 0x3A, 0x06, 0x0E,
[; ;GLCD.c: 43: 0x26, 0x29, 0x79, 0x29, 0x26,
[; ;GLCD.c: 44: 0x40, 0x7F, 0x05, 0x05, 0x07,
[; ;GLCD.c: 45: 0x40, 0x7F, 0x05, 0x25, 0x3F,
[; ;GLCD.c: 46: 0x5A, 0x3C, 0xE7, 0x3C, 0x5A,
[; ;GLCD.c: 47: 0x7F, 0x3E, 0x1C, 0x1C, 0x08,
[; ;GLCD.c: 48: 0x08, 0x1C, 0x1C, 0x3E, 0x7F,
[; ;GLCD.c: 49: 0x14, 0x22, 0x7F, 0x22, 0x14,
[; ;GLCD.c: 50: 0x5F, 0x5F, 0x00, 0x5F, 0x5F,
[; ;GLCD.c: 51: 0x06, 0x09, 0x7F, 0x01, 0x7F,
[; ;GLCD.c: 52: 0x00, 0x66, 0x89, 0x95, 0x6A,
[; ;GLCD.c: 53: 0x60, 0x60, 0x60, 0x60, 0x60,
[; ;GLCD.c: 54: 0x94, 0xA2, 0xFF, 0xA2, 0x94,
[; ;GLCD.c: 55: 0x08, 0x04, 0x7E, 0x04, 0x08,
[; ;GLCD.c: 56: 0x10, 0x20, 0x7E, 0x20, 0x10,
[; ;GLCD.c: 57: 0x08, 0x08, 0x2A, 0x1C, 0x08,
[; ;GLCD.c: 58: 0x08, 0x1C, 0x2A, 0x08, 0x08,
[; ;GLCD.c: 59: 0x1E, 0x10, 0x10, 0x10, 0x10,
[; ;GLCD.c: 60: 0x0C, 0x1E, 0x0C, 0x1E, 0x0C,
[; ;GLCD.c: 61: 0x30, 0x38, 0x3E, 0x38, 0x30,
[; ;GLCD.c: 62: 0x06, 0x0E, 0x3E, 0x0E, 0x06,
[; ;GLCD.c: 63: 0x00, 0x00, 0x00, 0x00, 0x00,
[; ;GLCD.c: 64: 0x00, 0x00, 0x5F, 0x00, 0x00,
[; ;GLCD.c: 65: 0x00, 0x07, 0x00, 0x07, 0x00,
[; ;GLCD.c: 66: 0x14, 0x7F, 0x14, 0x7F, 0x14,
[; ;GLCD.c: 67: 0x24, 0x2A, 0x7F, 0x2A, 0x12,
[; ;GLCD.c: 68: 0x23, 0x13, 0x08, 0x64, 0x62,
[; ;GLCD.c: 69: 0x36, 0x49, 0x56, 0x20, 0x50,
[; ;GLCD.c: 70: 0x00, 0x08, 0x07, 0x03, 0x00,
[; ;GLCD.c: 71: 0x00, 0x1C, 0x22, 0x41, 0x00,
[; ;GLCD.c: 72: 0x00, 0x41, 0x22, 0x1C, 0x00,
[; ;GLCD.c: 73: 0x2A, 0x1C, 0x7F, 0x1C, 0x2A,
[; ;GLCD.c: 74: 0x08, 0x08, 0x3E, 0x08, 0x08,
[; ;GLCD.c: 75: 0x00, 0x80, 0x70, 0x30, 0x00,
[; ;GLCD.c: 76: 0x08, 0x08, 0x08, 0x08, 0x08,
[; ;GLCD.c: 77: 0x00, 0x00, 0x60, 0x60, 0x00,
[; ;GLCD.c: 78: 0x20, 0x10, 0x08, 0x04, 0x02,
[; ;GLCD.c: 79: 0x3E, 0x51, 0x49, 0x45, 0x3E,
[; ;GLCD.c: 80: 0x00, 0x42, 0x7F, 0x40, 0x00,
[; ;GLCD.c: 81: 0x72, 0x49, 0x49, 0x49, 0x46,
[; ;GLCD.c: 82: 0x21, 0x41, 0x49, 0x4D, 0x33,
[; ;GLCD.c: 83: 0x18, 0x14, 0x12, 0x7F, 0x10,
[; ;GLCD.c: 84: 0x27, 0x45, 0x45, 0x45, 0x39,
[; ;GLCD.c: 85: 0x3C, 0x4A, 0x49, 0x49, 0x31,
[; ;GLCD.c: 86: 0x41, 0x21, 0x11, 0x09, 0x07,
[; ;GLCD.c: 87: 0x36, 0x49, 0x49, 0x49, 0x36,
[; ;GLCD.c: 88: 0x46, 0x49, 0x49, 0x29, 0x1E,
[; ;GLCD.c: 89: 0x00, 0x00, 0x14, 0x00, 0x00,
[; ;GLCD.c: 90: 0x00, 0x40, 0x34, 0x00, 0x00,
[; ;GLCD.c: 91: 0x00, 0x08, 0x14, 0x22, 0x41,
[; ;GLCD.c: 92: 0x14, 0x14, 0x14, 0x14, 0x14,
[; ;GLCD.c: 93: 0x00, 0x41, 0x22, 0x14, 0x08,
[; ;GLCD.c: 94: 0x02, 0x01, 0x59, 0x09, 0x06,
[; ;GLCD.c: 95: 0x3E, 0x41, 0x5D, 0x59, 0x4E,
[; ;GLCD.c: 96: 0x7C, 0x12, 0x11, 0x12, 0x7C,
[; ;GLCD.c: 97: 0x7F, 0x49, 0x49, 0x49, 0x36,
[; ;GLCD.c: 98: 0x3E, 0x41, 0x41, 0x41, 0x22,
[; ;GLCD.c: 99: 0x7F, 0x41, 0x41, 0x41, 0x3E,
[; ;GLCD.c: 100: 0x7F, 0x49, 0x49, 0x49, 0x41,
[; ;GLCD.c: 101: 0x7F, 0x09, 0x09, 0x09, 0x01,
[; ;GLCD.c: 102: 0x3E, 0x41, 0x41, 0x51, 0x73,
[; ;GLCD.c: 103: 0x7F, 0x08, 0x08, 0x08, 0x7F,
[; ;GLCD.c: 104: 0x00, 0x41, 0x7F, 0x41, 0x00,
[; ;GLCD.c: 105: 0x20, 0x40, 0x41, 0x3F, 0x01,
[; ;GLCD.c: 106: 0x7F, 0x08, 0x14, 0x22, 0x41,
[; ;GLCD.c: 107: 0x7F, 0x40, 0x40, 0x40, 0x40,
[; ;GLCD.c: 108: 0x7F, 0x02, 0x1C, 0x02, 0x7F,
[; ;GLCD.c: 109: 0x7F, 0x04, 0x08, 0x10, 0x7F,
[; ;GLCD.c: 110: 0x3E, 0x41, 0x41, 0x41, 0x3E,
[; ;GLCD.c: 111: 0x7F, 0x09, 0x09, 0x09, 0x06,
[; ;GLCD.c: 112: 0x3E, 0x41, 0x51, 0x21, 0x5E,
[; ;GLCD.c: 113: 0x7F, 0x09, 0x19, 0x29, 0x46,
[; ;GLCD.c: 114: 0x26, 0x49, 0x49, 0x49, 0x32,
[; ;GLCD.c: 115: 0x03, 0x01, 0x7F, 0x01, 0x03,
[; ;GLCD.c: 116: 0x3F, 0x40, 0x40, 0x40, 0x3F,
[; ;GLCD.c: 117: 0x1F, 0x20, 0x40, 0x20, 0x1F,
[; ;GLCD.c: 118: 0x3F, 0x40, 0x38, 0x40, 0x3F,
[; ;GLCD.c: 119: 0x63, 0x14, 0x08, 0x14, 0x63,
[; ;GLCD.c: 120: 0x03, 0x04, 0x78, 0x04, 0x03,
[; ;GLCD.c: 121: 0x61, 0x59, 0x49, 0x4D, 0x43,
[; ;GLCD.c: 122: 0x00, 0x7F, 0x41, 0x41, 0x41,
[; ;GLCD.c: 123: 0x02, 0x04, 0x08, 0x10, 0x20,
[; ;GLCD.c: 124: 0x00, 0x41, 0x41, 0x41, 0x7F,
[; ;GLCD.c: 125: 0x04, 0x02, 0x01, 0x02, 0x04,
[; ;GLCD.c: 126: 0x40, 0x40, 0x40, 0x40, 0x40,
[; ;GLCD.c: 127: 0x00, 0x03, 0x07, 0x08, 0x00,
[; ;GLCD.c: 128: 0x20, 0x54, 0x54, 0x78, 0x40,
[; ;GLCD.c: 129: 0x7F, 0x28, 0x44, 0x44, 0x38,
[; ;GLCD.c: 130: 0x38, 0x44, 0x44, 0x44, 0x28,
[; ;GLCD.c: 131: 0x38, 0x44, 0x44, 0x28, 0x7F,
[; ;GLCD.c: 132: 0x38, 0x54, 0x54, 0x54, 0x18,
[; ;GLCD.c: 133: 0x00, 0x08, 0x7E, 0x09, 0x02,
[; ;GLCD.c: 134: 0x18, 0xA4, 0xA4, 0x9C, 0x78,
[; ;GLCD.c: 135: 0x7F, 0x08, 0x04, 0x04, 0x78,
[; ;GLCD.c: 136: 0x00, 0x44, 0x7D, 0x40, 0x00,
[; ;GLCD.c: 137: 0x20, 0x40, 0x40, 0x3D, 0x00,
[; ;GLCD.c: 138: 0x7F, 0x10, 0x28, 0x44, 0x00,
[; ;GLCD.c: 139: 0x00, 0x41, 0x7F, 0x40, 0x00,
[; ;GLCD.c: 140: 0x7C, 0x04, 0x78, 0x04, 0x78,
[; ;GLCD.c: 141: 0x7C, 0x08, 0x04, 0x04, 0x78,
[; ;GLCD.c: 142: 0x38, 0x44, 0x44, 0x44, 0x38,
[; ;GLCD.c: 143: 0xFC, 0x18, 0x24, 0x24, 0x18,
[; ;GLCD.c: 144: 0x18, 0x24, 0x24, 0x18, 0xFC,
[; ;GLCD.c: 145: 0x7C, 0x08, 0x04, 0x04, 0x08,
[; ;GLCD.c: 146: 0x48, 0x54, 0x54, 0x54, 0x24,
[; ;GLCD.c: 147: 0x04, 0x04, 0x3F, 0x44, 0x24,
[; ;GLCD.c: 148: 0x3C, 0x40, 0x40, 0x20, 0x7C,
[; ;GLCD.c: 149: 0x1C, 0x20, 0x40, 0x20, 0x1C,
[; ;GLCD.c: 150: 0x3C, 0x40, 0x30, 0x40, 0x3C,
[; ;GLCD.c: 151: 0x44, 0x28, 0x10, 0x28, 0x44,
[; ;GLCD.c: 152: 0x4C, 0x90, 0x90, 0x90, 0x7C,
[; ;GLCD.c: 153: 0x44, 0x64, 0x54, 0x4C, 0x44,
[; ;GLCD.c: 154: 0x00, 0x08, 0x36, 0x41, 0x00,
[; ;GLCD.c: 155: 0x00, 0x00, 0x77, 0x00, 0x00,
[; ;GLCD.c: 156: 0x00, 0x41, 0x36, 0x08, 0x00,
[; ;GLCD.c: 157: 0x02, 0x01, 0x02, 0x04, 0x02,
[; ;GLCD.c: 158: 0x3C, 0x26, 0x23, 0x26, 0x3C,
[; ;GLCD.c: 159: 0x1E, 0xA1, 0xA1, 0x61, 0x12,
[; ;GLCD.c: 160: 0x3A, 0x40, 0x40, 0x20, 0x7A,
[; ;GLCD.c: 161: 0x38, 0x54, 0x54, 0x55, 0x59,
[; ;GLCD.c: 162: 0x21, 0x55, 0x55, 0x79, 0x41,
[; ;GLCD.c: 163: 0x21, 0x54, 0x54, 0x78, 0x41,
[; ;GLCD.c: 164: 0x21, 0x55, 0x54, 0x78, 0x40,
[; ;GLCD.c: 165: 0x20, 0x54, 0x55, 0x79, 0x40,
[; ;GLCD.c: 166: 0x0C, 0x1E, 0x52, 0x72, 0x12,
[; ;GLCD.c: 167: 0x39, 0x55, 0x55, 0x55, 0x59,
[; ;GLCD.c: 168: 0x39, 0x54, 0x54, 0x54, 0x59,
[; ;GLCD.c: 169: 0x39, 0x55, 0x54, 0x54, 0x58,
[; ;GLCD.c: 170: 0x00, 0x00, 0x45, 0x7C, 0x41,
[; ;GLCD.c: 171: 0x00, 0x02, 0x45, 0x7D, 0x42,
[; ;GLCD.c: 172: 0x00, 0x01, 0x45, 0x7C, 0x40,
[; ;GLCD.c: 173: 0xF0, 0x29, 0x24, 0x29, 0xF0,
[; ;GLCD.c: 174: 0xF0, 0x28, 0x25, 0x28, 0xF0,
[; ;GLCD.c: 175: 0x7C, 0x54, 0x55, 0x45, 0x00,
[; ;GLCD.c: 176: 0x20, 0x54, 0x54, 0x7C, 0x54,
[; ;GLCD.c: 177: 0x7C, 0x0A, 0x09, 0x7F, 0x49,
[; ;GLCD.c: 178: 0x32, 0x49, 0x49, 0x49, 0x32,
[; ;GLCD.c: 179: 0x32, 0x48, 0x48, 0x48, 0x32,
[; ;GLCD.c: 180: 0x32, 0x4A, 0x48, 0x48, 0x30,
[; ;GLCD.c: 181: 0x3A, 0x41, 0x41, 0x21, 0x7A,
[; ;GLCD.c: 182: 0x3A, 0x42, 0x40, 0x20, 0x78,
[; ;GLCD.c: 183: 0x00, 0x9D, 0xA0, 0xA0, 0x7D,
[; ;GLCD.c: 184: 0x39, 0x44, 0x44, 0x44, 0x39,
[; ;GLCD.c: 185: 0x3D, 0x40, 0x40, 0x40, 0x3D,
[; ;GLCD.c: 186: 0x3C, 0x24, 0xFF, 0x24, 0x24,
[; ;GLCD.c: 187: 0x48, 0x7E, 0x49, 0x43, 0x66,
[; ;GLCD.c: 188: 0x2B, 0x2F, 0xFC, 0x2F, 0x2B,
[; ;GLCD.c: 189: 0xFF, 0x09, 0x29, 0xF6, 0x20,
[; ;GLCD.c: 190: 0xC0, 0x88, 0x7E, 0x09, 0x03,
[; ;GLCD.c: 191: 0x20, 0x54, 0x54, 0x79, 0x41,
[; ;GLCD.c: 192: 0x00, 0x00, 0x44, 0x7D, 0x41,
[; ;GLCD.c: 193: 0x30, 0x48, 0x48, 0x4A, 0x32,
[; ;GLCD.c: 194: 0x38, 0x40, 0x40, 0x22, 0x7A,
[; ;GLCD.c: 195: 0x00, 0x7A, 0x0A, 0x0A, 0x72,
[; ;GLCD.c: 196: 0x7D, 0x0D, 0x19, 0x31, 0x7D,
[; ;GLCD.c: 197: 0x26, 0x29, 0x29, 0x2F, 0x28,
[; ;GLCD.c: 198: 0x26, 0x29, 0x29, 0x29, 0x26,
[; ;GLCD.c: 199: 0x30, 0x48, 0x4D, 0x40, 0x20,
[; ;GLCD.c: 200: 0x38, 0x08, 0x08, 0x08, 0x08,
[; ;GLCD.c: 201: 0x08, 0x08, 0x08, 0x08, 0x38,
[; ;GLCD.c: 202: 0x2F, 0x10, 0xC8, 0xAC, 0xBA,
[; ;GLCD.c: 203: 0x2F, 0x10, 0x28, 0x34, 0xFA,
[; ;GLCD.c: 204: 0x00, 0x00, 0x7B, 0x00, 0x00,
[; ;GLCD.c: 205: 0x08, 0x14, 0x2A, 0x14, 0x22,
[; ;GLCD.c: 206: 0x22, 0x14, 0x2A, 0x14, 0x08,
[; ;GLCD.c: 207: 0xAA, 0x00, 0x55, 0x00, 0xAA,
[; ;GLCD.c: 208: 0xAA, 0x55, 0xAA, 0x55, 0xAA,
[; ;GLCD.c: 209: 0x00, 0x00, 0x00, 0xFF, 0x00,
[; ;GLCD.c: 210: 0x10, 0x10, 0x10, 0xFF, 0x00,
[; ;GLCD.c: 211: 0x14, 0x14, 0x14, 0xFF, 0x00,
[; ;GLCD.c: 212: 0x10, 0x10, 0xFF, 0x00, 0xFF,
[; ;GLCD.c: 213: 0x10, 0x10, 0xF0, 0x10, 0xF0,
[; ;GLCD.c: 214: 0x14, 0x14, 0x14, 0xFC, 0x00,
[; ;GLCD.c: 215: 0x14, 0x14, 0xF7, 0x00, 0xFF,
[; ;GLCD.c: 216: 0x00, 0x00, 0xFF, 0x00, 0xFF,
[; ;GLCD.c: 217: 0x14, 0x14, 0xF4, 0x04, 0xFC,
[; ;GLCD.c: 218: 0x14, 0x14, 0x17, 0x10, 0x1F,
[; ;GLCD.c: 219: 0x10, 0x10, 0x1F, 0x10, 0x1F,
[; ;GLCD.c: 220: 0x14, 0x14, 0x14, 0x1F, 0x00,
[; ;GLCD.c: 221: 0x10, 0x10, 0x10, 0xF0, 0x00,
[; ;GLCD.c: 222: 0x00, 0x00, 0x00, 0x1F, 0x10,
[; ;GLCD.c: 223: 0x10, 0x10, 0x10, 0x1F, 0x10,
[; ;GLCD.c: 224: 0x10, 0x10, 0x10, 0xF0, 0x10,
[; ;GLCD.c: 225: 0x00, 0x00, 0x00, 0xFF, 0x10,
[; ;GLCD.c: 226: 0x10, 0x10, 0x10, 0x10, 0x10,
[; ;GLCD.c: 227: 0x7D, 0x12, 0x11, 0x12, 0x7D,
[; ;GLCD.c: 228: 0x00, 0x00, 0x00, 0xFF, 0x14,
[; ;GLCD.c: 229: 0x00, 0x00, 0xFF, 0x00, 0xFF,
[; ;GLCD.c: 230: 0x00, 0x00, 0x1F, 0x10, 0x17,
[; ;GLCD.c: 231: 0x00, 0x00, 0xFC, 0x04, 0xF4,
[; ;GLCD.c: 232: 0x14, 0x14, 0x17, 0x10, 0x17,
[; ;GLCD.c: 233: 0x14, 0x14, 0xF4, 0x04, 0xF4,
[; ;GLCD.c: 234: 0x00, 0x00, 0xFF, 0x00, 0xF7,
[; ;GLCD.c: 235: 0x14, 0x14, 0x14, 0x14, 0x14,
[; ;GLCD.c: 236: 0x14, 0x14, 0xF7, 0x00, 0xF7,
[; ;GLCD.c: 237: 0x14, 0x14, 0x14, 0x17, 0x14,
[; ;GLCD.c: 238: 0x10, 0x10, 0x1F, 0x10, 0x1F,
[; ;GLCD.c: 239: 0x14, 0x14, 0x14, 0xF4, 0x14,
[; ;GLCD.c: 240: 0x10, 0x10, 0xF0, 0x10, 0xF0,
[; ;GLCD.c: 241: 0x00, 0x00, 0x1F, 0x10, 0x1F,
[; ;GLCD.c: 242: 0x00, 0x00, 0x00, 0x1F, 0x14,
[; ;GLCD.c: 243: 0x00, 0x00, 0x00, 0xFC, 0x14,
[; ;GLCD.c: 244: 0x00, 0x00, 0xF0, 0x10, 0xF0,
[; ;GLCD.c: 245: 0x3D, 0x42, 0x42, 0x42, 0x3D,
[; ;GLCD.c: 246: 0x14, 0x14, 0x14, 0xFF, 0x14,
[; ;GLCD.c: 247: 0x10, 0x10, 0x10, 0x1F, 0x00,
[; ;GLCD.c: 248: 0x00, 0x00, 0x00, 0xF0, 0x10,
[; ;GLCD.c: 249: 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
[; ;GLCD.c: 250: 0xF0, 0xF0, 0xF0, 0xF0, 0xF0,
[; ;GLCD.c: 251: 0x22, 0x54, 0x54, 0x78, 0x42,
[; ;GLCD.c: 252: 0x00, 0x00, 0x00, 0xFF, 0xFF,
[; ;GLCD.c: 253: 0x0F, 0x0F, 0x0F, 0x0F, 0x0F,
[; ;GLCD.c: 254: 0x38, 0x44, 0x44, 0x38, 0x44,
[; ;GLCD.c: 255: 0x7C, 0x2A, 0x2A, 0x3E, 0x14,
[; ;GLCD.c: 256: 0x7E, 0x02, 0x02, 0x06, 0x06,
[; ;GLCD.c: 257: 0x02, 0x7E, 0x02, 0x7E, 0x02,
[; ;GLCD.c: 258: 0x63, 0x55, 0x49, 0x41, 0x63,
[; ;GLCD.c: 259: 0x22, 0x54, 0x54, 0x78, 0x42,
[; ;GLCD.c: 260: 0x40, 0x7E, 0x20, 0x1E, 0x20,
[; ;GLCD.c: 261: 0x06, 0x02, 0x7E, 0x02, 0x02,
[; ;GLCD.c: 262: 0x99, 0xA5, 0xE7, 0xA5, 0x99,
[; ;GLCD.c: 263: 0x1C, 0x2A, 0x49, 0x2A, 0x1C,
[; ;GLCD.c: 264: 0x4C, 0x72, 0x01, 0x72, 0x4C,
[; ;GLCD.c: 265: 0x30, 0x4A, 0x4D, 0x4D, 0x30,
[; ;GLCD.c: 266: 0x30, 0x48, 0x78, 0x48, 0x30,
[; ;GLCD.c: 267: 0xBC, 0x62, 0x5A, 0x46, 0x3D,
[; ;GLCD.c: 268: 0x3E, 0x49, 0x49, 0x49, 0x00,
[; ;GLCD.c: 269: 0x7E, 0x01, 0x01, 0x01, 0x7E,
[; ;GLCD.c: 270: 0x2A, 0x2A, 0x2A, 0x2A, 0x2A,
[; ;GLCD.c: 271: 0x44, 0x44, 0x5F, 0x44, 0x44,
[; ;GLCD.c: 272: 0x40, 0x51, 0x4A, 0x44, 0x40,
[; ;GLCD.c: 273: 0x40, 0x44, 0x4A, 0x51, 0x40,
[; ;GLCD.c: 274: 0x00, 0x00, 0xFF, 0x01, 0x03,
[; ;GLCD.c: 275: 0xE0, 0x80, 0xFF, 0x00, 0x00,
[; ;GLCD.c: 276: 0x08, 0x08, 0x6B, 0x6B, 0x08,
[; ;GLCD.c: 277: 0x3A, 0x44, 0x44, 0x44, 0x3A,
[; ;GLCD.c: 278: 0x06, 0x0F, 0x09, 0x0F, 0x06,
[; ;GLCD.c: 279: 0x00, 0x00, 0x18, 0x18, 0x00,
[; ;GLCD.c: 280: 0x00, 0x00, 0x10, 0x10, 0x00,
[; ;GLCD.c: 281: 0x30, 0x40, 0xFF, 0x01, 0x01,
[; ;GLCD.c: 282: 0x00, 0x1F, 0x01, 0x01, 0x1E,
[; ;GLCD.c: 283: 0x00, 0x19, 0x1D, 0x17, 0x12,
[; ;GLCD.c: 284: 0x00, 0x3C, 0x3C, 0x3C, 0x3C,
[; ;GLCD.c: 285: 0x00, 0x00, 0x00, 0x00, 0x00
[; ;GLCD.c: 286: };
"288
[v _StrConfig `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrConfig
:U ..
-> 67 `c
-> 79 `c
-> 78 `c
-> 70 `c
-> 73 `c
-> 71 `c
-> 0 `c
..
]
[; ;GLCD.c: 288: const far char StrConfig[] = "CONFIG";
"289
[v _StrMode `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrMode
:U ..
-> 77 `c
-> 79 `c
-> 68 `c
-> 69 `c
-> 0 `c
..
]
[; ;GLCD.c: 289: const far char StrMode[] = "MODE";
"290
[v _StrFixed `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrFixed
:U ..
-> 70 `c
-> 105 `c
-> 120 `c
-> 101 `c
-> 100 `c
-> 0 `c
..
]
[; ;GLCD.c: 290: const far char StrFixed[] = "Fixed";
"291
[v _StrSocket `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSocket
:U ..
-> 83 `c
-> 111 `c
-> 99 `c
-> 107 `c
-> 101 `c
-> 116 `c
-> 0 `c
..
]
[; ;GLCD.c: 291: const far char StrSocket[] = "Socket";
"292
[v _StrSmart `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSmart
:U ..
-> 83 `c
-> 109 `c
-> 97 `c
-> 114 `c
-> 116 `c
-> 0 `c
..
]
[; ;GLCD.c: 292: const far char StrSmart[] = "Smart";
"293
[v _StrNormal `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrNormal
:U ..
-> 78 `c
-> 111 `c
-> 114 `c
-> 109 `c
-> 97 `c
-> 108 `c
-> 0 `c
..
]
[; ;GLCD.c: 293: const far char StrNormal[] = "Normal";
"294
[v _StrMains `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrMains
:U ..
-> 77 `c
-> 65 `c
-> 73 `c
-> 78 `c
-> 83 `c
-> 0 `c
..
]
[; ;GLCD.c: 294: const far char StrMains[] = "MAINS";
"295
[v _StrMax `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrMax
:U ..
-> 77 `c
-> 65 `c
-> 88 `c
-> 0 `c
..
]
[; ;GLCD.c: 295: const far char StrMax[] = "MAX";
"296
[v _StrMin `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrMin
:U ..
-> 77 `c
-> 73 `c
-> 78 `c
-> 0 `c
..
]
[; ;GLCD.c: 296: const far char StrMin[] = "MIN";
"297
[v _StrLock `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrLock
:U ..
-> 76 `c
-> 79 `c
-> 67 `c
-> 75 `c
-> 0 `c
..
]
[; ;GLCD.c: 297: const far char StrLock[] = "LOCK";
"298
[v _StrSolenoid `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSolenoid
:U ..
-> 83 `c
-> 111 `c
-> 108 `c
-> 101 `c
-> 110 `c
-> 111 `c
-> 105 `c
-> 100 `c
-> 0 `c
..
]
[; ;GLCD.c: 298: const far char StrSolenoid[] = "Solenoid";
"299
[v _StrMotor `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrMotor
:U ..
-> 77 `c
-> 111 `c
-> 116 `c
-> 111 `c
-> 114 `c
-> 0 `c
..
]
[; ;GLCD.c: 299: const far char StrMotor[] = "Motor";
"300
[v _StrDisabled `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrDisabled
:U ..
-> 68 `c
-> 105 `c
-> 115 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 0 `c
..
]
[; ;GLCD.c: 300: const far char StrDisabled[] = "Disabled";
"301
[v _StrCable `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrCable
:U ..
-> 67 `c
-> 65 `c
-> 66 `c
-> 76 `c
-> 69 `c
-> 0 `c
..
]
[; ;GLCD.c: 301: const far char StrCable[] = "CABLE";
"302
[v _StrCal `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrCal
:U ..
-> 67 `c
-> 65 `c
-> 76 `c
-> 0 `c
..
]
[; ;GLCD.c: 302: const far char StrCal[] = "CAL";
"303
[v _StrLoadBl `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrLoadBl
:U ..
-> 76 `c
-> 79 `c
-> 65 `c
-> 68 `c
-> 32 `c
-> 66 `c
-> 65 `c
-> 76 `c
-> 0 `c
..
]
[; ;GLCD.c: 303: const far char StrLoadBl[] = "LOAD BAL";
"304
[v _StrMaster `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrMaster
:U ..
-> 77 `c
-> 97 `c
-> 115 `c
-> 116 `c
-> 101 `c
-> 114 `c
-> 0 `c
..
]
[; ;GLCD.c: 304: const far char StrMaster[] = "Master";
"305
[v _StrSlave1 `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSlave1
:U ..
-> 83 `c
-> 108 `c
-> 97 `c
-> 118 `c
-> 101 `c
-> 32 `c
-> 49 `c
-> 0 `c
..
]
[; ;GLCD.c: 305: const far char StrSlave1[] = "Slave 1";
"306
[v _StrSlave2 `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSlave2
:U ..
-> 83 `c
-> 108 `c
-> 97 `c
-> 118 `c
-> 101 `c
-> 32 `c
-> 50 `c
-> 0 `c
..
]
[; ;GLCD.c: 306: const far char StrSlave2[] = "Slave 2";
"307
[v _StrSlave3 `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSlave3
:U ..
-> 83 `c
-> 108 `c
-> 97 `c
-> 118 `c
-> 101 `c
-> 32 `c
-> 51 `c
-> 0 `c
..
]
[; ;GLCD.c: 307: const far char StrSlave3[] = "Slave 3";
"308
[v _StrAccess `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrAccess
:U ..
-> 65 `c
-> 67 `c
-> 67 `c
-> 69 `c
-> 83 `c
-> 83 `c
-> 0 `c
..
]
[; ;GLCD.c: 308: const far char StrAccess[] = "ACCESS";
"309
[v _StrSwitch `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrSwitch
:U ..
-> 83 `c
-> 119 `c
-> 105 `c
-> 116 `c
-> 99 `c
-> 104 `c
-> 0 `c
..
]
[; ;GLCD.c: 309: const far char StrSwitch[] = "Switch";
"310
[v _StrRcmon `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrRcmon
:U ..
-> 82 `c
-> 67 `c
-> 77 `c
-> 79 `c
-> 78 `c
-> 0 `c
..
]
[; ;GLCD.c: 310: const far char StrRcmon[] = "RCMON";
"311
[v _StrEnabled `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrEnabled
:U ..
-> 69 `c
-> 110 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 0 `c
..
]
[; ;GLCD.c: 311: const far char StrEnabled[] = "Enabled";
"312
[v _StrExit `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrExit
:U ..
-> 69 `c
-> 88 `c
-> 73 `c
-> 84 `c
-> 0 `c
..
]
[; ;GLCD.c: 312: const far char StrExit[] = "EXIT";
"313
[v _StrExitMenu `CFuc ~T0 @X0 -> 0 `x e ]
[i _StrExitMenu
:U ..
-> 77 `c
-> 69 `c
-> 78 `c
-> 85 `c
-> 0 `c
..
]
[; ;GLCD.c: 313: const far char StrExitMenu[] = "MENU";
"316
[v _GLCDx `ui ~T0 @X0 1 e ]
[v _GLCDy `ui ~T0 @X0 1 e ]
[; ;GLCD.c: 316: unsigned int GLCDx, GLCDy;
"319
[v _GLCD_print_row `(v ~T0 @X0 1 ef1`*CFuc ]
"320
{
[; ;GLCD.c: 319: void GLCD_print_row(const far char *data)
[; ;GLCD.c: 320: {
[e :U _GLCD_print_row ]
"319
[v _data `*CFuc ~T0 @X0 1 r1 ]
"320
[f ]
"321
[v _x `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 321: unsigned char x = 0;
[e = _x -> -> 0 `i `uc ]
[; ;GLCD.c: 322: GLCDx = 4;
"322
[e = _GLCDx -> -> 4 `i `ui ]
[; ;GLCD.c: 324: GLCD_buffer_clr();
"324
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 325: do {
"325
[e :U 1088 ]
{
[; ;GLCD.c: 326: GLCD_write_buf2(*data++);
"326
[e ( _GLCD_write_buf2 (1 -> *U ++ _data * -> -> 1 `i `x -> -> # *U _data `i `x `ui ]
"327
}
[; ;GLCD.c: 327: } while (x++ < 9);
[e $ < -> ++ _x -> -> 1 `i `uc `i -> 9 `i 1088  ]
[e :U 1087 ]
[; ;GLCD.c: 328: GLCD_sendbuf(2);
"328
[e ( _GLCD_sendbuf (1 -> -> 2 `i `uc ]
[; ;GLCD.c: 329: }
"329
[e :UE 1085 ]
}
"331
[v _GLCD_print_arrows `(v ~T0 @X0 1 ef ]
{
[; ;GLCD.c: 331: void GLCD_print_arrows(void) {
[e :U _GLCD_print_arrows ]
[f ]
[; ;GLCD.c: 332: GLCDx = 0;
"332
[e = _GLCDx -> -> 0 `i `ui ]
[; ;GLCD.c: 333: GLCD_write_buf2('<');
"333
[e ( _GLCD_write_buf2 (1 -> 60 `ui ]
[; ;GLCD.c: 334: GLCDx = 9 * 12 + 8;
"334
[e = _GLCDx -> + * -> 9 `i -> 12 `i -> 8 `i `ui ]
[; ;GLCD.c: 335: GLCD_write_buf2('>');
"335
[e ( _GLCD_write_buf2 (1 -> 62 `ui ]
[; ;GLCD.c: 336: }
"336
[e :UE 1089 ]
}
"340
[v _GLCD_print_menu `(v ~T0 @X0 1 ef2`*CFuc`uc ]
"341
{
[; ;GLCD.c: 340: void GLCD_print_menu(const far char *data, char RowAdr)
[; ;GLCD.c: 341: {
[e :U _GLCD_print_menu ]
"340
[v _data `*CFuc ~T0 @X0 1 r1 ]
[v _RowAdr `uc ~T0 @X0 1 r2 ]
"341
[f ]
[; ;GLCD.c: 342: GLCD_buffer_clr();
"342
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 344: if ((SubMenu && RowAdr == 4) || (!SubMenu && RowAdr == 2))
"344
[e $ ! || && != -> _SubMenu `i -> -> -> 0 `i `uc `i == -> _RowAdr `i -> 4 `i && ! != -> _SubMenu `i -> -> -> 0 `i `uc `i == -> _RowAdr `i -> 2 `i 1091  ]
[; ;GLCD.c: 345: {
"345
{
[; ;GLCD.c: 346: GLCD_print_arrows();
"346
[e ( _GLCD_print_arrows ..  ]
"347
}
[e :U 1091 ]
[; ;GLCD.c: 347: }
[; ;GLCD.c: 349: GLCDx = 64 - (strlen(data)*6);
"349
[e = _GLCDx - -> -> 64 `i `ui * ( _strlen (1 -> _data `*Cuc -> -> 6 `i `ui ]
[; ;GLCD.c: 350: do {
"350
[e :U 1094 ]
{
[; ;GLCD.c: 351: GLCD_write_buf2(*data);
"351
[e ( _GLCD_write_buf2 (1 -> *U _data `ui ]
"352
}
[; ;GLCD.c: 352: } while (*++data);
[e $ != -> *U =+ _data * -> -> 1 `i `x -> -> # *U _data `i `x `i -> -> -> 0 `i `CFuc `i 1094  ]
[e :U 1093 ]
[; ;GLCD.c: 354: GLCD_sendbuf(RowAdr);
"354
[e ( _GLCD_sendbuf (1 _RowAdr ]
[; ;GLCD.c: 355: }
"355
[e :UE 1090 ]
}
"359
[v _GLCD_print_Amps `(v ~T0 @X0 1 ef1`ui ]
"360
{
[; ;GLCD.c: 359: void GLCD_print_Amps(unsigned int Amps)
[; ;GLCD.c: 360: {
[e :U _GLCD_print_Amps ]
"359
[v _Amps `ui ~T0 @X0 1 r1 ]
"360
[f ]
[; ;GLCD.c: 361: GLCD_buffer_clr();
"361
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 363: if (SubMenu) {
"363
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1096  ]
{
[; ;GLCD.c: 364: GLCD_print_arrows();
"364
[e ( _GLCD_print_arrows ..  ]
"365
}
[e :U 1096 ]
[; ;GLCD.c: 365: }
[; ;GLCD.c: 367: if (Amps >= 100) {
"367
[e $ ! >= _Amps -> -> 100 `i `ui 1097  ]
{
[; ;GLCD.c: 368: GLCDx = 40;
"368
[e = _GLCDx -> -> 40 `i `ui ]
[; ;GLCD.c: 369: GLCD_write_buf2((Amps / 100) + 0x30);
"369
[e ( _GLCD_write_buf2 (1 + / _Amps -> -> 100 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 370: Amps = Amps % 100;
"370
[e = _Amps % _Amps -> -> 100 `i `ui ]
"371
}
[; ;GLCD.c: 371: } else GLCDx = 46;
[e $U 1098  ]
[e :U 1097 ]
[e = _GLCDx -> -> 46 `i `ui ]
[e :U 1098 ]
[; ;GLCD.c: 372: GLCD_write_buf2((Amps / 10) + 0x30);
"372
[e ( _GLCD_write_buf2 (1 + / _Amps -> -> 10 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 373: GLCD_write_buf2((Amps % 10) + 0x30);
"373
[e ( _GLCD_write_buf2 (1 + % _Amps -> -> 10 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 374: GLCD_write_buf2('A');
"374
[e ( _GLCD_write_buf2 (1 -> 65 `ui ]
[; ;GLCD.c: 376: GLCD_sendbuf(4);
"376
[e ( _GLCD_sendbuf (1 -> -> 4 `i `uc ]
[; ;GLCD.c: 377: }
"377
[e :UE 1095 ]
}
"380
[v _GLCDHelp `(v ~T0 @X0 1 ef ]
"381
{
[; ;GLCD.c: 380: void GLCDHelp(void)
[; ;GLCD.c: 381: {
[e :U _GLCDHelp ]
[f ]
"382
[v _x `ui ~T0 @X0 1 a ]
[; ;GLCD.c: 382: unsigned int x;
[; ;GLCD.c: 384: switch (LCDNav) {
"384
[e $U 1101  ]
{
[; ;GLCD.c: 385: case 10:
"385
[e :U 1102 ]
[; ;GLCD.c: 386: x = strlen(MenuConfig);
"386
[e = _x ( _strlen (1 -> &U _MenuConfig `*Cuc ]
[; ;GLCD.c: 387: GLCD_print_row(MenuConfig + LCDpos);
"387
[e ( _GLCD_print_row (1 + &U _MenuConfig * -> _LCDpos `ux -> -> # *U &U _MenuConfig `ui `ux ]
[; ;GLCD.c: 388: break;
"388
[e $U 1100  ]
[; ;GLCD.c: 389: case 20:
"389
[e :U 1103 ]
[; ;GLCD.c: 390: x = strlen(MenuMode);
"390
[e = _x ( _strlen (1 -> &U _MenuMode `*Cuc ]
[; ;GLCD.c: 391: GLCD_print_row(MenuMode + LCDpos);
"391
[e ( _GLCD_print_row (1 + &U _MenuMode * -> _LCDpos `ux -> -> # *U &U _MenuMode `ui `ux ]
[; ;GLCD.c: 392: break;
"392
[e $U 1100  ]
[; ;GLCD.c: 393: case 100:
"393
[e :U 1104 ]
[; ;GLCD.c: 394: x = strlen(MenuLoadBl);
"394
[e = _x ( _strlen (1 -> &U _MenuLoadBl `*Cuc ]
[; ;GLCD.c: 395: GLCD_print_row(MenuLoadBl + LCDpos);
"395
[e ( _GLCD_print_row (1 + &U _MenuLoadBl * -> _LCDpos `ux -> -> # *U &U _MenuLoadBl `ui `ux ]
[; ;GLCD.c: 396: break;
"396
[e $U 1100  ]
[; ;GLCD.c: 397: case 30:
"397
[e :U 1105 ]
[; ;GLCD.c: 398: x = strlen(MenuMains);
"398
[e = _x ( _strlen (1 -> &U _MenuMains `*Cuc ]
[; ;GLCD.c: 399: GLCD_print_row(MenuMains + LCDpos);
"399
[e ( _GLCD_print_row (1 + &U _MenuMains * -> _LCDpos `ux -> -> # *U &U _MenuMains `ui `ux ]
[; ;GLCD.c: 400: break;
"400
[e $U 1100  ]
[; ;GLCD.c: 401: case 40:
"401
[e :U 1106 ]
[; ;GLCD.c: 402: x = strlen(MenuMax);
"402
[e = _x ( _strlen (1 -> &U _MenuMax `*Cuc ]
[; ;GLCD.c: 403: GLCD_print_row(MenuMax + LCDpos);
"403
[e ( _GLCD_print_row (1 + &U _MenuMax * -> _LCDpos `ux -> -> # *U &U _MenuMax `ui `ux ]
[; ;GLCD.c: 404: break;
"404
[e $U 1100  ]
[; ;GLCD.c: 405: case 50:
"405
[e :U 1107 ]
[; ;GLCD.c: 406: x = strlen(MenuMin);
"406
[e = _x ( _strlen (1 -> &U _MenuMin `*Cuc ]
[; ;GLCD.c: 407: GLCD_print_row(MenuMin + LCDpos);
"407
[e ( _GLCD_print_row (1 + &U _MenuMin * -> _LCDpos `ux -> -> # *U &U _MenuMin `ui `ux ]
[; ;GLCD.c: 408: break;
"408
[e $U 1100  ]
[; ;GLCD.c: 409: case 60:
"409
[e :U 1108 ]
[; ;GLCD.c: 410: x = strlen(MenuLock);
"410
[e = _x ( _strlen (1 -> &U _MenuLock `*Cuc ]
[; ;GLCD.c: 411: GLCD_print_row(MenuLock + LCDpos);
"411
[e ( _GLCD_print_row (1 + &U _MenuLock * -> _LCDpos `ux -> -> # *U &U _MenuLock `ui `ux ]
[; ;GLCD.c: 412: break;
"412
[e $U 1100  ]
[; ;GLCD.c: 413: case 70:
"413
[e :U 1109 ]
[; ;GLCD.c: 414: x = strlen(MenuCable);
"414
[e = _x ( _strlen (1 -> &U _MenuCable `*Cuc ]
[; ;GLCD.c: 415: GLCD_print_row(MenuCable + LCDpos);
"415
[e ( _GLCD_print_row (1 + &U _MenuCable * -> _LCDpos `ux -> -> # *U &U _MenuCable `ui `ux ]
[; ;GLCD.c: 416: break;
"416
[e $U 1100  ]
[; ;GLCD.c: 417: case 80:
"417
[e :U 1110 ]
[; ;GLCD.c: 418: x = strlen(MenuCal);
"418
[e = _x ( _strlen (1 -> &U _MenuCal `*Cuc ]
[; ;GLCD.c: 419: GLCD_print_row(MenuCal + LCDpos);
"419
[e ( _GLCD_print_row (1 + &U _MenuCal * -> _LCDpos `ux -> -> # *U &U _MenuCal `ui `ux ]
[; ;GLCD.c: 420: break;
"420
[e $U 1100  ]
[; ;GLCD.c: 421: case 110:
"421
[e :U 1111 ]
[; ;GLCD.c: 422: x = strlen(MenuAccess);
"422
[e = _x ( _strlen (1 -> &U _MenuAccess `*Cuc ]
[; ;GLCD.c: 423: GLCD_print_row(MenuAccess + LCDpos);
"423
[e ( _GLCD_print_row (1 + &U _MenuAccess * -> _LCDpos `ux -> -> # *U &U _MenuAccess `ui `ux ]
[; ;GLCD.c: 424: break;
"424
[e $U 1100  ]
[; ;GLCD.c: 425: case 120:
"425
[e :U 1112 ]
[; ;GLCD.c: 426: x = strlen(MenuRCmon);
"426
[e = _x ( _strlen (1 -> &U _MenuRCmon `*Cuc ]
[; ;GLCD.c: 427: GLCD_print_row(MenuRCmon + LCDpos);
"427
[e ( _GLCD_print_row (1 + &U _MenuRCmon * -> _LCDpos `ux -> -> # *U &U _MenuRCmon `ui `ux ]
[; ;GLCD.c: 428: break;
"428
[e $U 1100  ]
[; ;GLCD.c: 430: default:
"430
[e :U 1113 ]
[; ;GLCD.c: 431: break;
"431
[e $U 1100  ]
"432
}
[; ;GLCD.c: 432: }
[e $U 1100  ]
"384
[e :U 1101 ]
[e [\ _LCDNav , $ -> -> 10 `i `uc 1102
 , $ -> -> 20 `i `uc 1103
 , $ -> -> 100 `i `uc 1104
 , $ -> -> 30 `i `uc 1105
 , $ -> -> 40 `i `uc 1106
 , $ -> -> 50 `i `uc 1107
 , $ -> -> 60 `i `uc 1108
 , $ -> -> 70 `i `uc 1109
 , $ -> -> 80 `i `uc 1110
 , $ -> -> 110 `i `uc 1111
 , $ -> -> 120 `i `uc 1112
 1113 ]
"432
[e :U 1100 ]
[; ;GLCD.c: 433: if (LCDpos++ == 8) ScrollTimer = Timer - 4000;
"433
[e $ ! == -> ++ _LCDpos -> -> 1 `i `uc `i -> 8 `i 1114  ]
[e = _ScrollTimer - _Timer -> -> -> 4000 `i `l `ul ]
[e $U 1115  ]
"434
[e :U 1114 ]
[; ;GLCD.c: 434: else if (LCDpos > (x - 10)) {
[e $ ! > -> _LCDpos `ui - _x -> -> 10 `i `ui 1116  ]
{
[; ;GLCD.c: 435: ScrollTimer = Timer - 3000;
"435
[e = _ScrollTimer - _Timer -> -> -> 3000 `i `l `ul ]
[; ;GLCD.c: 436: LCDpos = 8;
"436
[e = _LCDpos -> -> 8 `i `uc ]
"437
}
[; ;GLCD.c: 437: } else ScrollTimer = Timer - 4700;
[e $U 1117  ]
[e :U 1116 ]
[e = _ScrollTimer - _Timer -> -> -> 4700 `i `l `ul ]
[e :U 1117 ]
[e :U 1115 ]
[; ;GLCD.c: 438: }
"438
[e :UE 1099 ]
}
"445
[v _GLCD `(v ~T0 @X0 1 ef ]
{
[; ;GLCD.c: 445: void GLCD(void) {
[e :U _GLCD ]
[f ]
"446
[v _x `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 446: unsigned char x;
[; ;GLCD.c: 448: if (LCDNav) {
"448
[e $ ! != -> _LCDNav `i -> -> -> 0 `i `uc `i 1119  ]
{
[; ;GLCD.c: 449: if (LCDTimer++ == 120) {
"449
[e $ ! == -> ++ _LCDTimer -> -> 1 `i `uc `i -> 120 `i 1120  ]
{
[; ;GLCD.c: 450: LCDNav = 0;
"450
[e = _LCDNav -> -> 0 `i `uc ]
[; ;GLCD.c: 451: read_settings();
"451
[e ( _read_settings ..  ]
"452
}
[; ;GLCD.c: 452: } else return;
[e $U 1121  ]
[e :U 1120 ]
[e $UE 1118  ]
[e :U 1121 ]
"453
}
[e :U 1119 ]
[; ;GLCD.c: 453: }
[; ;GLCD.c: 455: if (LCDTimer == 10) LCDTimer = 0;
"455
[e $ ! == -> _LCDTimer `i -> 10 `i 1122  ]
[e = _LCDTimer -> -> 0 `i `uc ]
[e :U 1122 ]
[; ;GLCD.c: 457: if (Error) {
"457
[e $ ! != -> _Error `i -> -> -> 0 `i `uc `i 1123  ]
{
[; ;GLCD.c: 458: LATAbits.LATA3 = 1;;
"458
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[; ;GLCD.c: 459: BacklightTimer = 30;
"459
[e = _BacklightTimer -> -> 30 `i `uc ]
[; ;GLCD.c: 461: if (Error == 1) {
"461
[e $ ! == -> _Error `i -> 1 `i 1124  ]
{
[; ;GLCD.c: 462: GLCD_print2(2, (const far char *) "ERROR NO");
"462
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 1C `*CFuc ]
[; ;GLCD.c: 463: GLCD_print2(4, (const far char *) "CURRENT");
"463
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 2C `*CFuc ]
"464
}
[; ;GLCD.c: 464: } else if (Error == 2) {
[e $U 1125  ]
[e :U 1124 ]
[e $ ! == -> _Error `i -> 2 `i 1126  ]
{
[; ;GLCD.c: 465: GLCD_print2(0, (const far char *) "ERROR NO");
"465
[e ( _GLCD_print2 (2 , -> -> 0 `i `uc -> :s 3C `*CFuc ]
[; ;GLCD.c: 466: GLCD_print2(2, (const far char *) "SERIAL COM");
"466
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 4C `*CFuc ]
[; ;GLCD.c: 467: GLCD_print2(4, (const far char *) "CHECK");
"467
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 5C `*CFuc ]
[; ;GLCD.c: 468: GLCD_print2(6, (const far char *) "WIRING");
"468
[e ( _GLCD_print2 (2 , -> -> 6 `i `uc -> :s 6C `*CFuc ]
"469
}
[; ;GLCD.c: 469: } else if (Error == 3) {
[e $U 1127  ]
[e :U 1126 ]
[e $ ! == -> _Error `i -> 3 `i 1128  ]
{
[; ;GLCD.c: 470: GLCD_print2(2, (const far char *) "ERROR");
"470
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 7C `*CFuc ]
[; ;GLCD.c: 471: GLCD_print2(4, (const far char *) "HIGH TEMP");
"471
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 8C `*CFuc ]
"472
}
[; ;GLCD.c: 472: } else if (Error == 5) {
[e $U 1129  ]
[e :U 1128 ]
[e $ ! == -> _Error `i -> 5 `i 1130  ]
{
[; ;GLCD.c: 473: if (LCDTimer++ < 5) {
"473
[e $ ! < -> ++ _LCDTimer -> -> 1 `i `uc `i -> 5 `i 1131  ]
{
[; ;GLCD.c: 474: GLCD_print2(0, (const far char *) "RESIDUAL");
"474
[e ( _GLCD_print2 (2 , -> -> 0 `i `uc -> :s 9C `*CFuc ]
[; ;GLCD.c: 475: GLCD_print2(2, (const far char *) "FAULT");
"475
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 10C `*CFuc ]
[; ;GLCD.c: 476: GLCD_print2(4, (const far char *) "CURRENT");
"476
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 11C `*CFuc ]
[; ;GLCD.c: 477: GLCD_print2(6, (const far char *) "DETECTED");
"477
[e ( _GLCD_print2 (2 , -> -> 6 `i `uc -> :s 12C `*CFuc ]
"478
}
[; ;GLCD.c: 478: } else {
[e $U 1132  ]
[e :U 1131 ]
{
[; ;GLCD.c: 479: GLCD_print2(0, (const far char *) "PRESS");
"479
[e ( _GLCD_print2 (2 , -> -> 0 `i `uc -> :s 13C `*CFuc ]
[; ;GLCD.c: 480: GLCD_print2(2, (const far char *) "BUTTON");
"480
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 14C `*CFuc ]
[; ;GLCD.c: 481: GLCD_print2(4, (const far char *) "TO");
"481
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 15C `*CFuc ]
[; ;GLCD.c: 482: GLCD_print2(6, (const far char *) "RESET");
"482
[e ( _GLCD_print2 (2 , -> -> 6 `i `uc -> :s 16C `*CFuc ]
"483
}
[e :U 1132 ]
"484
}
[; ;GLCD.c: 483: }
[; ;GLCD.c: 484: } else if (Error == 6)
[e $U 1133  ]
[e :U 1130 ]
[e $ ! == -> _Error `i -> 6 `i 1134  ]
[; ;GLCD.c: 485: {
"485
{
[; ;GLCD.c: 486: GLCD_print2(2, (const far char *) "IO Test");
"486
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 17C `*CFuc ]
[; ;GLCD.c: 487: GLCD_print2(4, (const far char *) "FAILED!   ");
"487
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 18C `*CFuc ]
[; ;GLCD.c: 488: GLCDx = 12 * 8 + 4;
"488
[e = _GLCDx -> + * -> 12 `i -> 8 `i -> 4 `i `ui ]
[; ;GLCD.c: 489: GLCD_write_buf2((TestState / 10) + 0x30);
"489
[e ( _GLCD_write_buf2 (1 -> + / -> _TestState `i -> 10 `i -> 48 `i `ui ]
[; ;GLCD.c: 490: GLCD_write_buf2((TestState % 10) + 0x30);
"490
[e ( _GLCD_write_buf2 (1 -> + % -> _TestState `i -> 10 `i -> 48 `i `ui ]
[; ;GLCD.c: 491: GLCD_sendbuf(4);
"491
[e ( _GLCD_sendbuf (1 -> -> 4 `i `uc ]
"492
}
[e :U 1134 ]
"494
[e :U 1133 ]
[e :U 1129 ]
[e :U 1127 ]
[e :U 1125 ]
[; ;GLCD.c: 492: }
[; ;GLCD.c: 494: return;
[e $UE 1118  ]
"495
}
[e :U 1123 ]
[; ;GLCD.c: 495: }
[; ;GLCD.c: 497: if (TestState == 80)
"497
[e $ ! == -> _TestState `i -> 80 `i 1135  ]
[; ;GLCD.c: 498: {
"498
{
[; ;GLCD.c: 499: GLCD_print2(2, (const far char *) "IO Test");
"499
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 19C `*CFuc ]
[; ;GLCD.c: 500: GLCD_print2(4, (const far char *) "Passed");
"500
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 20C `*CFuc ]
[; ;GLCD.c: 501: return;
"501
[e $UE 1118  ]
"502
}
[e :U 1135 ]
[; ;GLCD.c: 502: }
[; ;GLCD.c: 505: if ((LCDTimer++ > 4) && Mode) {
"505
[e $ ! && > -> ++ _LCDTimer -> -> 1 `i `uc `i -> 4 `i != -> _Mode `i -> -> -> 0 `i `uc `i 1136  ]
{
[; ;GLCD.c: 506: GLCD_print2(2, (const far char *) "L1 L2 L3");
"506
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 21C `*CFuc ]
[; ;GLCD.c: 508: GLCD_buffer_clr();
"508
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 509: for (x = 0; x < 3; x++) {
"509
{
[e = _x -> -> 0 `i `uc ]
[e $ < -> _x `i -> 3 `i 1137  ]
[e $U 1138  ]
[e :U 1137 ]
{
[; ;GLCD.c: 510: GLCDx = 4 + 12 + x * (12 * 3);
"510
[e = _GLCDx -> + + -> 4 `i -> 12 `i * -> _x `i * -> 12 `i -> 3 `i `ui ]
[; ;GLCD.c: 511: GLCD_write_buf2((unsigned int) (Irms[x] / 100) + 0x30);
"511
[e ( _GLCD_write_buf2 (1 + -> / *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux -> -> 100 `i `d `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 512: GLCD_write_buf2(((unsigned int) (Irms[x] / 10) % 10) + 0x30);
"512
[e ( _GLCD_write_buf2 (1 + % -> / *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux -> -> 10 `i `d `ui -> -> 10 `i `ui -> -> 48 `i `ui ]
"513
}
"509
[e ++ _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 3 `i 1137  ]
[e :U 1138 ]
"513
}
[; ;GLCD.c: 513: }
[; ;GLCD.c: 514: GLCD_sendbuf(4);
"514
[e ( _GLCD_sendbuf (1 -> -> 4 `i `uc ]
"515
}
[; ;GLCD.c: 515: } else if ((State == 1) || (State == 2)) {
[e $U 1140  ]
[e :U 1136 ]
[e $ ! || == -> _State `i -> 1 `i == -> _State `i -> 2 `i 1141  ]
{
[; ;GLCD.c: 516: glcd_clrln(0, 0x00);
"516
[e ( _glcd_clrln (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;GLCD.c: 517: glcd_clrln(1, 0x04);
"517
[e ( _glcd_clrln (2 , -> -> 1 `i `uc -> -> 4 `i `uc ]
[; ;GLCD.c: 518: if (Access_bit || Access == 0) {
"518
[e $ ! || != -> _Access_bit `i -> -> -> 0 `i `uc `i == -> _Access `i -> 0 `i 1142  ]
{
[; ;GLCD.c: 519: GLCD_print2(2, (const far char *) "READY TO");
"519
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 22C `*CFuc ]
[; ;GLCD.c: 520: GLCD_print2(4, (const far char *) "CHARGE  ");
"520
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 23C `*CFuc ]
"521
}
[; ;GLCD.c: 521: } else {
[e $U 1143  ]
[e :U 1142 ]
{
[; ;GLCD.c: 522: GLCD_print2(2, (const far char *) "ACCESS");
"522
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 24C `*CFuc ]
[; ;GLCD.c: 523: GLCD_print2(4, (const far char *) "DENIED");
"523
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 25C `*CFuc ]
"524
}
[e :U 1143 ]
[; ;GLCD.c: 524: }
[; ;GLCD.c: 525: glcd_clrln(6, 0x10);
"525
[e ( _glcd_clrln (2 , -> -> 6 `i `uc -> -> 16 `i `uc ]
[; ;GLCD.c: 526: glcd_clrln(7, 0x00);
"526
[e ( _glcd_clrln (2 , -> -> 7 `i `uc -> -> 0 `i `uc ]
[; ;GLCD.c: 528: if (ChargeDelay > 0) {
"528
[e $ ! > -> _ChargeDelay `i -> 0 `i 1144  ]
{
[; ;GLCD.c: 529: GLCDx = 12 * 8 + 4;
"529
[e = _GLCDx -> + * -> 12 `i -> 8 `i -> 4 `i `ui ]
[; ;GLCD.c: 530: GLCD_write_buf2((ChargeDelay / 10) + 0x30);
"530
[e ( _GLCD_write_buf2 (1 -> + / -> _ChargeDelay `i -> 10 `i -> 48 `i `ui ]
[; ;GLCD.c: 531: GLCD_write_buf2((ChargeDelay % 10) + 0x30);
"531
[e ( _GLCD_write_buf2 (1 -> + % -> _ChargeDelay `i -> 10 `i -> 48 `i `ui ]
[; ;GLCD.c: 532: GLCD_sendbuf(4);
"532
[e ( _GLCD_sendbuf (1 -> -> 4 `i `uc ]
"533
}
[e :U 1144 ]
"535
}
[; ;GLCD.c: 533: }
[; ;GLCD.c: 535: } else if (State == 3) {
[e $U 1145  ]
[e :U 1141 ]
[e $ ! == -> _State `i -> 3 `i 1146  ]
{
[; ;GLCD.c: 536: LATAbits.LATA3 = 1;;
"536
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[; ;GLCD.c: 537: BacklightTimer = 30;
"537
[e = _BacklightTimer -> -> 30 `i `uc ]
[; ;GLCD.c: 539: GLCD_print2(2, (const far char *) "CHARGING");
"539
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 26C `*CFuc ]
[; ;GLCD.c: 541: GLCDx = 4 + 12;
"541
[e = _GLCDx -> + -> 4 `i -> 12 `i `ui ]
[; ;GLCD.c: 542: GLCD_buffer_clr();
"542
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 543: GLCD_write_buf2((Balanced[0] / 10) + 0x30);
"543
[e ( _GLCD_write_buf2 (1 -> + / *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux -> 10 `i -> 48 `i `ui ]
[; ;GLCD.c: 544: GLCD_write_buf2((Balanced[0] % 10) + 0x30);
"544
[e ( _GLCD_write_buf2 (1 -> + % *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux -> 10 `i -> 48 `i `ui ]
[; ;GLCD.c: 545: GLCD_write_buf2('A');
"545
[e ( _GLCD_write_buf2 (1 -> 65 `ui ]
[; ;GLCD.c: 546: if (Mode)
"546
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1147  ]
[; ;GLCD.c: 547: {
"547
{
[; ;GLCD.c: 548: GLCD_write_buf2('(');
"548
[e ( _GLCD_write_buf2 (1 -> 40 `ui ]
[; ;GLCD.c: 549: GLCD_write_buf2((MaxMains / 10) + 0x30);
"549
[e ( _GLCD_write_buf2 (1 + / _MaxMains -> -> 10 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 550: GLCD_write_buf2((MaxMains % 10) + 0x30);
"550
[e ( _GLCD_write_buf2 (1 + % _MaxMains -> -> 10 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 551: GLCD_write_buf2('A');
"551
[e ( _GLCD_write_buf2 (1 -> 65 `ui ]
[; ;GLCD.c: 552: GLCD_write_buf2(')');
"552
[e ( _GLCD_write_buf2 (1 -> 41 `ui ]
"553
}
[e :U 1147 ]
[; ;GLCD.c: 553: }
[; ;GLCD.c: 554: GLCD_sendbuf(4);
"554
[e ( _GLCD_sendbuf (1 -> -> 4 `i `uc ]
"555
}
[e :U 1146 ]
"557
[e :U 1145 ]
[e :U 1140 ]
[; ;GLCD.c: 555: }
[; ;GLCD.c: 557: if (BacklightTimer) BacklightTimer--;
[e $ ! != -> _BacklightTimer `i -> -> -> 0 `i `uc `i 1148  ]
[e -- _BacklightTimer -> -> 1 `i `uc ]
[e $U 1149  ]
"558
[e :U 1148 ]
[; ;GLCD.c: 558: else LATAbits.LATA3 = 0;;
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
[e :U 1149 ]
[; ;GLCD.c: 559: }
"559
[e :UE 1118 ]
}
"575
[v _GLCDMenu `(v ~T0 @X0 1 ef1`uc ]
{
[; ;GLCD.c: 575: void GLCDMenu(unsigned char Buttons) {
[e :U _GLCDMenu ]
[v _Buttons `uc ~T0 @X0 1 r1 ]
[f ]
"576
[v F7678 `ul ~T0 @X0 1 s ButtonTimer ]
[i F7678
-> -> -> 0 `i `l `ul
]
"577
[v F7679 `uc ~T0 @X0 1 s ButtonRelease ]
[i F7679
-> -> 0 `i `uc
]
"578
[v F7680 `ui ~T0 @X0 1 s CT1 ]
[v F7681 `ui ~T0 @X0 1 s CT1old ]
"579
[v F7682 `d ~T0 @X0 1 s Iold ]
[; ;GLCD.c: 576: static unsigned long ButtonTimer = 0;
[; ;GLCD.c: 577: static unsigned char ButtonRelease = 0;
[; ;GLCD.c: 578: static unsigned int CT1, CT1old;
[; ;GLCD.c: 579: static double Iold;
[; ;GLCD.c: 582: BacklightTimer = 30;
"582
[e = _BacklightTimer -> -> 30 `i `uc ]
[; ;GLCD.c: 583: LATAbits.LATA3 = 1;;
"583
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[; ;GLCD.c: 585: if (RCmon == 1 && Error == 5 && PORTBbits.RB1 == 0)
"585
[e $ ! && && == -> _RCmon `i -> 1 `i == -> _Error `i -> 5 `i == -> . . _PORTBbits 0 1 `i -> 0 `i 1151  ]
[; ;GLCD.c: 586: {
"586
{
[; ;GLCD.c: 587: Error = 0;
"587
[e = _Error -> -> 0 `i `uc ]
"588
}
[e :U 1151 ]
[; ;GLCD.c: 588: }
[; ;GLCD.c: 590: if ((LCDNav == 0) && (Buttons == 0x5) && (ButtonRelease == 0))
"590
[e $ ! && && == -> _LCDNav `i -> 0 `i == -> _Buttons `i -> 5 `i == -> F7679 `i -> 0 `i 1152  ]
[; ;GLCD.c: 591: {
"591
{
[; ;GLCD.c: 592: LCDNav = 1;
"592
[e = _LCDNav -> -> 1 `i `uc ]
[; ;GLCD.c: 593: ButtonTimer = Timer;
"593
[e = F7678 _Timer ]
"594
}
[; ;GLCD.c: 594: } else if (LCDNav == 1 && ((ButtonTimer + 2000) < Timer))
[e $U 1153  ]
[e :U 1152 ]
[e $ ! && == -> _LCDNav `i -> 1 `i < + F7678 -> -> -> 2000 `i `l `ul _Timer 1154  ]
[; ;GLCD.c: 595: {
"595
{
[; ;GLCD.c: 596: LCDNav = 10;
"596
[e = _LCDNav -> -> 10 `i `uc ]
[; ;GLCD.c: 597: ButtonRelease = 1;
"597
[e = F7679 -> -> 1 `i `uc ]
"598
}
[; ;GLCD.c: 598: } else if ((LCDNav == 1) && (Buttons == 0x7))
[e $U 1155  ]
[e :U 1154 ]
[e $ ! && == -> _LCDNav `i -> 1 `i == -> _Buttons `i -> 7 `i 1156  ]
[; ;GLCD.c: 599: {
"599
{
[; ;GLCD.c: 600: LCDNav = 0;
"600
[e = _LCDNav -> -> 0 `i `uc ]
[; ;GLCD.c: 601: ButtonRelease = 0;
"601
[e = F7679 -> -> 0 `i `uc ]
[; ;GLCD.c: 602: GLCD();
"602
[e ( _GLCD ..  ]
"603
}
[; ;GLCD.c: 603: } else if ((LCDNav == 80) && (Buttons == 0x2) && SubMenu )
[e $U 1157  ]
[e :U 1156 ]
[e $ ! && && == -> _LCDNav `i -> 80 `i == -> _Buttons `i -> 2 `i != -> _SubMenu `i -> -> -> 0 `i `uc `i 1158  ]
[; ;GLCD.c: 604: {
"604
{
[; ;GLCD.c: 605: ICal = 3.00;
"605
[e = _ICal .3.00 ]
[; ;GLCD.c: 606: SubMenu = 0;
"606
[e = _SubMenu -> -> 0 `i `uc ]
[; ;GLCD.c: 607: ButtonRelease = 1;
"607
[e = F7679 -> -> 1 `i `uc ]
"608
}
[; ;GLCD.c: 608: }
[e $U 1159  ]
"609
[e :U 1158 ]
[; ;GLCD.c: 609: else if ((LCDNav > 0) && ((LCDNav % 10) == 0) && (Buttons == 0x3) && (ButtonRelease == 0))
[e $ ! && && && > -> _LCDNav `i -> 0 `i == % -> _LCDNav `i -> 10 `i -> 0 `i == -> _Buttons `i -> 3 `i == -> F7679 `i -> 0 `i 1160  ]
[; ;GLCD.c: 610: {
"610
{
[; ;GLCD.c: 611: switch (LCDNav) {
"611
[e $U 1162  ]
{
[; ;GLCD.c: 612: case 10:
"612
[e :U 1163 ]
[; ;GLCD.c: 613: if (SubMenu) {
"613
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1164  ]
{
[; ;GLCD.c: 614: if (Config) Config = 0;
"614
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1165  ]
[e = _Config -> -> 0 `i `uc ]
[e $U 1166  ]
"615
[e :U 1165 ]
[; ;GLCD.c: 615: else Config = 1;
[e = _Config -> -> 1 `i `uc ]
[e :U 1166 ]
"616
}
[; ;GLCD.c: 616: }
[e $U 1167  ]
"617
[e :U 1164 ]
[; ;GLCD.c: 617: else LCDNav = 20;
[e = _LCDNav -> -> 20 `i `uc ]
[e :U 1167 ]
[; ;GLCD.c: 618: break;
"618
[e $U 1161  ]
[; ;GLCD.c: 619: case 20:
"619
[e :U 1168 ]
[; ;GLCD.c: 620: if (SubMenu) {
"620
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1169  ]
{
[; ;GLCD.c: 621: if (Mode) Mode = 0;
"621
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1170  ]
[e = _Mode -> -> 0 `i `uc ]
[e $U 1171  ]
"622
[e :U 1170 ]
[; ;GLCD.c: 622: else Mode = 1;
[e = _Mode -> -> 1 `i `uc ]
[e :U 1171 ]
"623
}
[; ;GLCD.c: 623: }
[e $U 1172  ]
"624
[e :U 1169 ]
[; ;GLCD.c: 624: else LCDNav = 100;
[e = _LCDNav -> -> 100 `i `uc ]
[e :U 1172 ]
[; ;GLCD.c: 625: break;
"625
[e $U 1161  ]
[; ;GLCD.c: 626: case 100:
"626
[e :U 1173 ]
[; ;GLCD.c: 627: if (SubMenu) {
"627
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1174  ]
{
[; ;GLCD.c: 628: if (LoadBl == 4) LoadBl = 0;
"628
[e $ ! == -> _LoadBl `i -> 4 `i 1175  ]
[e = _LoadBl -> -> 0 `i `uc ]
[e $U 1176  ]
"629
[e :U 1175 ]
[; ;GLCD.c: 629: else LoadBl++;
[e ++ _LoadBl -> -> 1 `i `uc ]
[e :U 1176 ]
"630
}
[; ;GLCD.c: 630: }
[e $U 1177  ]
"631
[e :U 1174 ]
[; ;GLCD.c: 631: else {
{
[; ;GLCD.c: 632: if (Mode || (LoadBl == 1)) LCDNav = 30;
"632
[e $ ! || != -> _Mode `i -> -> -> 0 `i `uc `i == -> _LoadBl `i -> 1 `i 1178  ]
[e = _LCDNav -> -> 30 `i `uc ]
[e $U 1179  ]
"633
[e :U 1178 ]
[; ;GLCD.c: 633: else LCDNav = 40;
[e = _LCDNav -> -> 40 `i `uc ]
[e :U 1179 ]
"634
}
[e :U 1177 ]
[; ;GLCD.c: 634: }
[; ;GLCD.c: 635: break;
"635
[e $U 1161  ]
[; ;GLCD.c: 636: case 30:
"636
[e :U 1180 ]
[; ;GLCD.c: 637: if (SubMenu) {
"637
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1181  ]
{
[; ;GLCD.c: 638: MaxMains++;
"638
[e ++ _MaxMains -> -> 1 `i `ui ]
[; ;GLCD.c: 639: if (MaxMains > 100) MaxMains = 100;
"639
[e $ ! > _MaxMains -> -> 100 `i `ui 1182  ]
[e = _MaxMains -> -> 100 `i `ui ]
[e :U 1182 ]
"640
}
[; ;GLCD.c: 640: } else LCDNav = 40;
[e $U 1183  ]
[e :U 1181 ]
[e = _LCDNav -> -> 40 `i `uc ]
[e :U 1183 ]
[; ;GLCD.c: 641: break;
"641
[e $U 1161  ]
[; ;GLCD.c: 642: case 40:
"642
[e :U 1184 ]
[; ;GLCD.c: 643: if (SubMenu) {
"643
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1185  ]
{
[; ;GLCD.c: 644: MaxCurrent++;
"644
[e ++ _MaxCurrent -> -> 1 `i `ui ]
[; ;GLCD.c: 645: if (MaxCurrent > 80) MaxCurrent = 80;
"645
[e $ ! > _MaxCurrent -> -> 80 `i `ui 1186  ]
[e = _MaxCurrent -> -> 80 `i `ui ]
[e :U 1186 ]
"646
}
[; ;GLCD.c: 646: } else {
[e $U 1187  ]
[e :U 1185 ]
{
[; ;GLCD.c: 647: LCDNav = 50;
"647
[e = _LCDNav -> -> 50 `i `uc ]
"651
}
[e :U 1187 ]
[; ;GLCD.c: 651: }
[; ;GLCD.c: 652: break;
"652
[e $U 1161  ]
[; ;GLCD.c: 653: case 50:
"653
[e :U 1188 ]
[; ;GLCD.c: 654: if (SubMenu) {
"654
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1189  ]
{
[; ;GLCD.c: 655: MinCurrent++;
"655
[e ++ _MinCurrent -> -> 1 `i `ui ]
[; ;GLCD.c: 656: if (MinCurrent > 16) MinCurrent = 16;
"656
[e $ ! > _MinCurrent -> -> 16 `i `ui 1190  ]
[e = _MinCurrent -> -> 16 `i `ui ]
[e :U 1190 ]
"657
}
[; ;GLCD.c: 657: } else {
[e $U 1191  ]
[e :U 1189 ]
{
[; ;GLCD.c: 658: if (Config) LCDNav = 70;
"658
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1192  ]
[e = _LCDNav -> -> 70 `i `uc ]
[e $U 1193  ]
"659
[e :U 1192 ]
[; ;GLCD.c: 659: else LCDNav = 60;
[e = _LCDNav -> -> 60 `i `uc ]
[e :U 1193 ]
"660
}
[e :U 1191 ]
[; ;GLCD.c: 660: }
[; ;GLCD.c: 661: break;
"661
[e $U 1161  ]
[; ;GLCD.c: 662: case 60:
"662
[e :U 1194 ]
[; ;GLCD.c: 663: if (SubMenu) {
"663
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1195  ]
{
[; ;GLCD.c: 664: if (Lock == 2) Lock = 0;
"664
[e $ ! == -> _Lock `i -> 2 `i 1196  ]
[e = _Lock -> -> 0 `i `uc ]
[e $U 1197  ]
"665
[e :U 1196 ]
[; ;GLCD.c: 665: else Lock++;
[e ++ _Lock -> -> 1 `i `uc ]
[e :U 1197 ]
[; ;GLCD.c: 666: break;
"666
[e $U 1161  ]
"667
}
[e :U 1195 ]
[; ;GLCD.c: 667: }
[; ;GLCD.c: 668: case 70:
"668
[e :U 1198 ]
[; ;GLCD.c: 669: if (SubMenu) {
"669
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1199  ]
{
[; ;GLCD.c: 670: CableLimit++;
"670
[e ++ _CableLimit -> -> 1 `i `ui ]
[; ;GLCD.c: 671: if (CableLimit > 80) CableLimit = 80;
"671
[e $ ! > _CableLimit -> -> 80 `i `ui 1200  ]
[e = _CableLimit -> -> 80 `i `ui ]
[e :U 1200 ]
"672
}
[; ;GLCD.c: 672: } else {
[e $U 1201  ]
[e :U 1199 ]
{
[; ;GLCD.c: 673: if (Mode) LCDNav = 80;
"673
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1202  ]
[e = _LCDNav -> -> 80 `i `uc ]
[e $U 1203  ]
"674
[e :U 1202 ]
[; ;GLCD.c: 674: else LCDNav = 110;
[e = _LCDNav -> -> 110 `i `uc ]
[e :U 1203 ]
"675
}
[e :U 1201 ]
[; ;GLCD.c: 675: }
[; ;GLCD.c: 676: break;
"676
[e $U 1161  ]
[; ;GLCD.c: 677: case 80:
"677
[e :U 1204 ]
[; ;GLCD.c: 678: if (SubMenu) {
"678
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1205  ]
{
[; ;GLCD.c: 679: if (CT1 >= 60 && CT1 < 1000) CT1++;
"679
[e $ ! && >= F7680 -> -> 60 `i `ui < F7680 -> -> 1000 `i `ui 1206  ]
[e ++ F7680 -> -> 1 `i `ui ]
[e :U 1206 ]
"681
}
[; ;GLCD.c: 681: } else {
[e $U 1207  ]
[e :U 1205 ]
{
[; ;GLCD.c: 682: LCDNav = 110;
"682
[e = _LCDNav -> -> 110 `i `uc ]
"683
}
[e :U 1207 ]
[; ;GLCD.c: 683: }
[; ;GLCD.c: 684: break;
"684
[e $U 1161  ]
[; ;GLCD.c: 685: case 110:
"685
[e :U 1208 ]
[; ;GLCD.c: 686: if (SubMenu) {
"686
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1209  ]
{
[; ;GLCD.c: 687: if (Access) Access = 0;
"687
[e $ ! != -> _Access `i -> -> -> 0 `i `uc `i 1210  ]
[e = _Access -> -> 0 `i `uc ]
[e $U 1211  ]
"688
[e :U 1210 ]
[; ;GLCD.c: 688: else Access = 1;
[e = _Access -> -> 1 `i `uc ]
[e :U 1211 ]
"689
}
[; ;GLCD.c: 689: } else {
[e $U 1212  ]
[e :U 1209 ]
{
[; ;GLCD.c: 690: LCDNav = 120;
"690
[e = _LCDNav -> -> 120 `i `uc ]
"691
}
[e :U 1212 ]
[; ;GLCD.c: 691: }
[; ;GLCD.c: 692: break;
"692
[e $U 1161  ]
[; ;GLCD.c: 693: case 120:
"693
[e :U 1213 ]
[; ;GLCD.c: 694: if (SubMenu) {
"694
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1214  ]
{
[; ;GLCD.c: 695: if (RCmon) RCmon = 0;
"695
[e $ ! != -> _RCmon `i -> -> -> 0 `i `uc `i 1215  ]
[e = _RCmon -> -> 0 `i `uc ]
[e $U 1216  ]
"696
[e :U 1215 ]
[; ;GLCD.c: 696: else RCmon = 1;
[e = _RCmon -> -> 1 `i `uc ]
[e :U 1216 ]
"697
}
[; ;GLCD.c: 697: } else {
[e $U 1217  ]
[e :U 1214 ]
{
[; ;GLCD.c: 698: LCDNav = 90;
"698
[e = _LCDNav -> -> 90 `i `uc ]
"699
}
[e :U 1217 ]
[; ;GLCD.c: 699: }
[; ;GLCD.c: 700: break;
"700
[e $U 1161  ]
[; ;GLCD.c: 702: case 90:
"702
[e :U 1218 ]
[; ;GLCD.c: 703: LCDNav = 10;
"703
[e = _LCDNav -> -> 10 `i `uc ]
[; ;GLCD.c: 704: default:
"704
[e :U 1219 ]
[; ;GLCD.c: 705: break;
"705
[e $U 1161  ]
"706
}
[; ;GLCD.c: 706: }
[e $U 1161  ]
"611
[e :U 1162 ]
[e [\ _LCDNav , $ -> -> 10 `i `uc 1163
 , $ -> -> 20 `i `uc 1168
 , $ -> -> 100 `i `uc 1173
 , $ -> -> 30 `i `uc 1180
 , $ -> -> 40 `i `uc 1184
 , $ -> -> 50 `i `uc 1188
 , $ -> -> 60 `i `uc 1194
 , $ -> -> 70 `i `uc 1198
 , $ -> -> 80 `i `uc 1204
 , $ -> -> 110 `i `uc 1208
 , $ -> -> 120 `i `uc 1213
 , $ -> -> 90 `i `uc 1218
 1219 ]
"706
[e :U 1161 ]
[; ;GLCD.c: 707: ButtonRelease = 1;
"707
[e = F7679 -> -> 1 `i `uc ]
"708
}
[; ;GLCD.c: 708: } else if ((LCDNav > 0) && ((LCDNav % 10) == 0) && (Buttons == 0x6) && (ButtonRelease == 0))
[e $U 1220  ]
[e :U 1160 ]
[e $ ! && && && > -> _LCDNav `i -> 0 `i == % -> _LCDNav `i -> 10 `i -> 0 `i == -> _Buttons `i -> 6 `i == -> F7679 `i -> 0 `i 1221  ]
[; ;GLCD.c: 709: {
"709
{
[; ;GLCD.c: 710: switch (LCDNav) {
"710
[e $U 1223  ]
{
[; ;GLCD.c: 711: case 90:
"711
[e :U 1224 ]
[; ;GLCD.c: 712: LCDNav = 120;
"712
[e = _LCDNav -> -> 120 `i `uc ]
[; ;GLCD.c: 713: break;
"713
[e $U 1222  ]
[; ;GLCD.c: 714: case 120:
"714
[e :U 1225 ]
[; ;GLCD.c: 715: if (SubMenu) {
"715
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1226  ]
{
[; ;GLCD.c: 716: if (RCmon) RCmon = 0;
"716
[e $ ! != -> _RCmon `i -> -> -> 0 `i `uc `i 1227  ]
[e = _RCmon -> -> 0 `i `uc ]
[e $U 1228  ]
"717
[e :U 1227 ]
[; ;GLCD.c: 717: else RCmon = 1;
[e = _RCmon -> -> 1 `i `uc ]
[e :U 1228 ]
"718
}
[; ;GLCD.c: 718: } else LCDNav = 110;
[e $U 1229  ]
[e :U 1226 ]
[e = _LCDNav -> -> 110 `i `uc ]
[e :U 1229 ]
[; ;GLCD.c: 719: break;
"719
[e $U 1222  ]
[; ;GLCD.c: 720: case 110:
"720
[e :U 1230 ]
[; ;GLCD.c: 721: if (SubMenu) {
"721
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1231  ]
{
[; ;GLCD.c: 722: if (Access) Access = 0;
"722
[e $ ! != -> _Access `i -> -> -> 0 `i `uc `i 1232  ]
[e = _Access -> -> 0 `i `uc ]
[e $U 1233  ]
"723
[e :U 1232 ]
[; ;GLCD.c: 723: else Access = 1;
[e = _Access -> -> 1 `i `uc ]
[e :U 1233 ]
"724
}
[; ;GLCD.c: 724: } else if (Mode) LCDNav = 80;
[e $U 1234  ]
[e :U 1231 ]
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1235  ]
[e = _LCDNav -> -> 80 `i `uc ]
[e $U 1236  ]
"725
[e :U 1235 ]
[; ;GLCD.c: 725: else if (Config) LCDNav = 70;
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1237  ]
[e = _LCDNav -> -> 70 `i `uc ]
[e $U 1238  ]
"726
[e :U 1237 ]
[; ;GLCD.c: 726: else LCDNav = 60;
[e = _LCDNav -> -> 60 `i `uc ]
[e :U 1238 ]
[e :U 1236 ]
[e :U 1234 ]
[; ;GLCD.c: 727: break;
"727
[e $U 1222  ]
[; ;GLCD.c: 728: case 80:
"728
[e :U 1239 ]
[; ;GLCD.c: 729: if (SubMenu) {
"729
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1240  ]
{
[; ;GLCD.c: 730: if (CT1 > 60) CT1--;
"730
[e $ ! > F7680 -> -> 60 `i `ui 1241  ]
[e -- F7680 -> -> 1 `i `ui ]
[e :U 1241 ]
"731
}
[; ;GLCD.c: 731: } else {
[e $U 1242  ]
[e :U 1240 ]
{
[; ;GLCD.c: 732: if (Config) LCDNav = 70;
"732
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1243  ]
[e = _LCDNav -> -> 70 `i `uc ]
[e $U 1244  ]
"733
[e :U 1243 ]
[; ;GLCD.c: 733: else LCDNav = 60;
[e = _LCDNav -> -> 60 `i `uc ]
[e :U 1244 ]
"734
}
[e :U 1242 ]
[; ;GLCD.c: 734: }
[; ;GLCD.c: 735: break;
"735
[e $U 1222  ]
[; ;GLCD.c: 736: case 70:
"736
[e :U 1245 ]
[; ;GLCD.c: 737: if (SubMenu) {
"737
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1246  ]
{
[; ;GLCD.c: 738: CableLimit--;
"738
[e -- _CableLimit -> -> 1 `i `ui ]
[; ;GLCD.c: 739: if (CableLimit < 13) CableLimit = 13;
"739
[e $ ! < _CableLimit -> -> 13 `i `ui 1247  ]
[e = _CableLimit -> -> 13 `i `ui ]
[e :U 1247 ]
[; ;GLCD.c: 740: break;
"740
[e $U 1222  ]
"741
}
[e :U 1246 ]
[; ;GLCD.c: 741: }
[; ;GLCD.c: 742: case 60:
"742
[e :U 1248 ]
[; ;GLCD.c: 743: if (SubMenu) {
"743
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1249  ]
{
[; ;GLCD.c: 744: if (Lock == 0) Lock = 2;
"744
[e $ ! == -> _Lock `i -> 0 `i 1250  ]
[e = _Lock -> -> 2 `i `uc ]
[e $U 1251  ]
"745
[e :U 1250 ]
[; ;GLCD.c: 745: else Lock--;
[e -- _Lock -> -> 1 `i `uc ]
[e :U 1251 ]
"746
}
[; ;GLCD.c: 746: }
[e $U 1252  ]
"747
[e :U 1249 ]
[; ;GLCD.c: 747: else {
{
[; ;GLCD.c: 748: LCDNav = 50;
"748
[e = _LCDNav -> -> 50 `i `uc ]
"751
}
[e :U 1252 ]
[; ;GLCD.c: 751: }
[; ;GLCD.c: 752: break;
"752
[e $U 1222  ]
[; ;GLCD.c: 753: case 50:
"753
[e :U 1253 ]
[; ;GLCD.c: 754: if (SubMenu) {
"754
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1254  ]
{
[; ;GLCD.c: 755: MinCurrent--;
"755
[e -- _MinCurrent -> -> 1 `i `ui ]
[; ;GLCD.c: 756: if (MinCurrent < 5) MinCurrent = 5;
"756
[e $ ! < _MinCurrent -> -> 5 `i `ui 1255  ]
[e = _MinCurrent -> -> 5 `i `ui ]
[e :U 1255 ]
"758
}
[; ;GLCD.c: 758: } else LCDNav = 40;
[e $U 1256  ]
[e :U 1254 ]
[e = _LCDNav -> -> 40 `i `uc ]
[e :U 1256 ]
[; ;GLCD.c: 759: break;
"759
[e $U 1222  ]
[; ;GLCD.c: 760: case 40:
"760
[e :U 1257 ]
[; ;GLCD.c: 761: if (SubMenu) {
"761
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1258  ]
{
[; ;GLCD.c: 762: MaxCurrent--;
"762
[e -- _MaxCurrent -> -> 1 `i `ui ]
[; ;GLCD.c: 763: if (MaxCurrent < 10) MaxCurrent = 10;
"763
[e $ ! < _MaxCurrent -> -> 10 `i `ui 1259  ]
[e = _MaxCurrent -> -> 10 `i `ui ]
[e :U 1259 ]
"764
}
[; ;GLCD.c: 764: } else {
[e $U 1260  ]
[e :U 1258 ]
{
[; ;GLCD.c: 765: if (Mode || (LoadBl == 1)) LCDNav = 30;
"765
[e $ ! || != -> _Mode `i -> -> -> 0 `i `uc `i == -> _LoadBl `i -> 1 `i 1261  ]
[e = _LCDNav -> -> 30 `i `uc ]
[e $U 1262  ]
"766
[e :U 1261 ]
[; ;GLCD.c: 766: else LCDNav = 100;
[e = _LCDNav -> -> 100 `i `uc ]
[e :U 1262 ]
"767
}
[e :U 1260 ]
[; ;GLCD.c: 767: }
[; ;GLCD.c: 768: break;
"768
[e $U 1222  ]
[; ;GLCD.c: 769: case 30:
"769
[e :U 1263 ]
[; ;GLCD.c: 770: if (SubMenu) {
"770
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1264  ]
{
[; ;GLCD.c: 771: MaxMains--;
"771
[e -- _MaxMains -> -> 1 `i `ui ]
[; ;GLCD.c: 772: if (MaxMains < 10) MaxMains = 10;
"772
[e $ ! < _MaxMains -> -> 10 `i `ui 1265  ]
[e = _MaxMains -> -> 10 `i `ui ]
[e :U 1265 ]
"773
}
[; ;GLCD.c: 773: } else LCDNav = 100;
[e $U 1266  ]
[e :U 1264 ]
[e = _LCDNav -> -> 100 `i `uc ]
[e :U 1266 ]
[; ;GLCD.c: 774: break;
"774
[e $U 1222  ]
[; ;GLCD.c: 775: case 100:
"775
[e :U 1267 ]
[; ;GLCD.c: 776: if (SubMenu) {
"776
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1268  ]
{
[; ;GLCD.c: 777: if (LoadBl == 0) LoadBl = 4;
"777
[e $ ! == -> _LoadBl `i -> 0 `i 1269  ]
[e = _LoadBl -> -> 4 `i `uc ]
[e $U 1270  ]
"778
[e :U 1269 ]
[; ;GLCD.c: 778: else LoadBl--;
[e -- _LoadBl -> -> 1 `i `uc ]
[e :U 1270 ]
"779
}
[; ;GLCD.c: 779: }
[e $U 1271  ]
"780
[e :U 1268 ]
[; ;GLCD.c: 780: else LCDNav = 20;
[e = _LCDNav -> -> 20 `i `uc ]
[e :U 1271 ]
[; ;GLCD.c: 781: break;
"781
[e $U 1222  ]
[; ;GLCD.c: 782: case 20:
"782
[e :U 1272 ]
[; ;GLCD.c: 783: if (SubMenu) {
"783
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1273  ]
{
[; ;GLCD.c: 784: if (Mode) Mode = 0;
"784
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1274  ]
[e = _Mode -> -> 0 `i `uc ]
[e $U 1275  ]
"785
[e :U 1274 ]
[; ;GLCD.c: 785: else Mode = 1;
[e = _Mode -> -> 1 `i `uc ]
[e :U 1275 ]
"786
}
[; ;GLCD.c: 786: }
[e $U 1276  ]
"787
[e :U 1273 ]
[; ;GLCD.c: 787: else LCDNav = 10;
[e = _LCDNav -> -> 10 `i `uc ]
[e :U 1276 ]
[; ;GLCD.c: 788: break;
"788
[e $U 1222  ]
[; ;GLCD.c: 789: case 10:
"789
[e :U 1277 ]
[; ;GLCD.c: 790: if (SubMenu) {
"790
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1278  ]
{
[; ;GLCD.c: 791: if (Config) Config = 0;
"791
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1279  ]
[e = _Config -> -> 0 `i `uc ]
[e $U 1280  ]
"792
[e :U 1279 ]
[; ;GLCD.c: 792: else Config = 1;
[e = _Config -> -> 1 `i `uc ]
[e :U 1280 ]
"793
}
[; ;GLCD.c: 793: }
[e $U 1281  ]
"794
[e :U 1278 ]
[; ;GLCD.c: 794: else LCDNav = 90;
[e = _LCDNav -> -> 90 `i `uc ]
[e :U 1281 ]
[; ;GLCD.c: 795: break;
"795
[e $U 1222  ]
[; ;GLCD.c: 797: default:
"797
[e :U 1282 ]
[; ;GLCD.c: 798: break;
"798
[e $U 1222  ]
"799
}
[; ;GLCD.c: 799: }
[e $U 1222  ]
"710
[e :U 1223 ]
[e [\ _LCDNav , $ -> -> 90 `i `uc 1224
 , $ -> -> 120 `i `uc 1225
 , $ -> -> 110 `i `uc 1230
 , $ -> -> 80 `i `uc 1239
 , $ -> -> 70 `i `uc 1245
 , $ -> -> 60 `i `uc 1248
 , $ -> -> 50 `i `uc 1253
 , $ -> -> 40 `i `uc 1257
 , $ -> -> 30 `i `uc 1263
 , $ -> -> 100 `i `uc 1267
 , $ -> -> 20 `i `uc 1272
 , $ -> -> 10 `i `uc 1277
 1282 ]
"799
[e :U 1222 ]
[; ;GLCD.c: 800: ButtonRelease = 1;
"800
[e = F7679 -> -> 1 `i `uc ]
"801
}
[; ;GLCD.c: 801: } else if (LCDNav >= 10 && Buttons == 0x5 && ButtonRelease == 0)
[e $U 1283  ]
[e :U 1221 ]
[e $ ! && && >= -> _LCDNav `i -> 10 `i == -> _Buttons `i -> 5 `i == -> F7679 `i -> 0 `i 1284  ]
[; ;GLCD.c: 802: {
"802
{
[; ;GLCD.c: 803: if (SubMenu)
"803
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1285  ]
[; ;GLCD.c: 804: {
"804
{
[; ;GLCD.c: 805: SubMenu = 0;
"805
[e = _SubMenu -> -> 0 `i `uc ]
[; ;GLCD.c: 806: if (LCDNav == 80)
"806
[e $ ! == -> _LCDNav `i -> 80 `i 1286  ]
[; ;GLCD.c: 807: {
"807
{
[; ;GLCD.c: 808: if (CT1 != CT1old)
"808
[e $ ! != F7680 F7681 1287  ]
[; ;GLCD.c: 809: {
"809
{
[; ;GLCD.c: 810: Iold = (double) (CT1old / ICal);
"810
[e = F7682 / -> F7681 `d _ICal ]
[; ;GLCD.c: 811: ICal = (double) (CT1 / Iold);
"811
[e = _ICal / -> F7680 `d F7682 ]
[; ;GLCD.c: 812: Irms[0] = CT1;
"812
[e = *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux -> F7680 `d ]
"813
}
[e :U 1287 ]
"814
}
[e :U 1286 ]
"815
}
[; ;GLCD.c: 813: }
[; ;GLCD.c: 814: }
[; ;GLCD.c: 815: } else
[e $U 1288  ]
[e :U 1285 ]
[; ;GLCD.c: 816: {
"816
{
[; ;GLCD.c: 817: SubMenu = 1;
"817
[e = _SubMenu -> -> 1 `i `uc ]
[; ;GLCD.c: 818: if (LCDNav == 80)
"818
[e $ ! == -> _LCDNav `i -> 80 `i 1289  ]
[; ;GLCD.c: 819: {
"819
{
[; ;GLCD.c: 820: CT1 = (unsigned int) Irms[0];
"820
[e = F7680 -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui ]
[; ;GLCD.c: 821: CT1old = CT1;
"821
[e = F7681 F7680 ]
"822
}
[; ;GLCD.c: 822: } else if (LCDNav == 90)
[e $U 1290  ]
[e :U 1289 ]
[e $ ! == -> _LCDNav `i -> 90 `i 1291  ]
[; ;GLCD.c: 823: {
"823
{
[; ;GLCD.c: 824: LCDNav = 0;
"824
[e = _LCDNav -> -> 0 `i `uc ]
[; ;GLCD.c: 825: SubMenu = 0;
"825
[e = _SubMenu -> -> 0 `i `uc ]
[; ;GLCD.c: 826: Error = 0;
"826
[e = _Error -> -> 0 `i `uc ]
[; ;GLCD.c: 827: TestState = 0;
"827
[e = _TestState -> -> 0 `i `uc ]
[; ;GLCD.c: 828: write_settings();
"828
[e ( _write_settings ..  ]
[; ;GLCD.c: 829: GLCD();
"829
[e ( _GLCD ..  ]
"830
}
[e :U 1291 ]
"831
[e :U 1290 ]
}
[e :U 1288 ]
[; ;GLCD.c: 830: }
[; ;GLCD.c: 831: }
[; ;GLCD.c: 832: ButtonRelease = 1;
"832
[e = F7679 -> -> 1 `i `uc ]
"833
}
[; ;GLCD.c: 833: }
[e $U 1292  ]
"834
[e :U 1284 ]
[; ;GLCD.c: 834: else if (Buttons == 0x7)
[e $ ! == -> _Buttons `i -> 7 `i 1293  ]
[; ;GLCD.c: 835: {
"835
{
[; ;GLCD.c: 836: ButtonRelease = 0;
"836
[e = F7679 -> -> 0 `i `uc ]
[; ;GLCD.c: 837: delay(10);
"837
[e ( _delay (1 -> -> 10 `i `ui ]
"838
}
[e :U 1293 ]
"843
[e :U 1292 ]
[e :U 1283 ]
[e :U 1220 ]
[e :U 1159 ]
[e :U 1157 ]
[e :U 1155 ]
[e :U 1153 ]
[; ;GLCD.c: 838: }
[; ;GLCD.c: 843: if (ButtonRelease == 1 || LCDNav == 1) {
[e $ ! || == -> F7679 `i -> 1 `i == -> _LCDNav `i -> 1 `i 1294  ]
{
[; ;GLCD.c: 844: if (LCDNav == 1) {
"844
[e $ ! == -> _LCDNav `i -> 1 `i 1295  ]
{
[; ;GLCD.c: 845: glcd_clrln(0, 0x00);
"845
[e ( _glcd_clrln (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;GLCD.c: 846: glcd_clrln(1, 0x04);
"846
[e ( _glcd_clrln (2 , -> -> 1 `i `uc -> -> 4 `i `uc ]
[; ;GLCD.c: 847: GLCD_print2(2, (const far char *) "Hold 2 sec");
"847
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 27C `*CFuc ]
[; ;GLCD.c: 848: GLCD_print2(4, (const far char *) "for Menu");
"848
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 28C `*CFuc ]
[; ;GLCD.c: 849: glcd_clrln(6, 0x10);
"849
[e ( _glcd_clrln (2 , -> -> 6 `i `uc -> -> 16 `i `uc ]
[; ;GLCD.c: 850: glcd_clrln(7, 0x00);
"850
[e ( _glcd_clrln (2 , -> -> 7 `i `uc -> -> 0 `i `uc ]
"852
}
[; ;GLCD.c: 852: } else if (LCDNav == 10) {
[e $U 1296  ]
[e :U 1295 ]
[e $ ! == -> _LCDNav `i -> 10 `i 1297  ]
{
[; ;GLCD.c: 853: GLCD_print_menu(StrConfig, 2);
"853
[e ( _GLCD_print_menu (2 , &U _StrConfig -> -> 2 `i `uc ]
[; ;GLCD.c: 854: if (Config) GLCD_print_menu(StrFixed, 4);
"854
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1298  ]
[e ( _GLCD_print_menu (2 , &U _StrFixed -> -> 4 `i `uc ]
[e $U 1299  ]
"855
[e :U 1298 ]
[; ;GLCD.c: 855: else GLCD_print_menu(StrSocket, 4);
[e ( _GLCD_print_menu (2 , &U _StrSocket -> -> 4 `i `uc ]
[e :U 1299 ]
"856
}
[; ;GLCD.c: 856: } else if (LCDNav == 20) {
[e $U 1300  ]
[e :U 1297 ]
[e $ ! == -> _LCDNav `i -> 20 `i 1301  ]
{
[; ;GLCD.c: 857: GLCD_print_menu(StrMode, 2);
"857
[e ( _GLCD_print_menu (2 , &U _StrMode -> -> 2 `i `uc ]
[; ;GLCD.c: 858: if (Mode) GLCD_print_menu(StrSmart, 4);
"858
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1302  ]
[e ( _GLCD_print_menu (2 , &U _StrSmart -> -> 4 `i `uc ]
[e $U 1303  ]
"859
[e :U 1302 ]
[; ;GLCD.c: 859: else GLCD_print_menu(StrNormal, 4);
[e ( _GLCD_print_menu (2 , &U _StrNormal -> -> 4 `i `uc ]
[e :U 1303 ]
"860
}
[; ;GLCD.c: 860: } else if (LCDNav == 100) {
[e $U 1304  ]
[e :U 1301 ]
[e $ ! == -> _LCDNav `i -> 100 `i 1305  ]
{
[; ;GLCD.c: 861: GLCD_print_menu(StrLoadBl, 2);
"861
[e ( _GLCD_print_menu (2 , &U _StrLoadBl -> -> 2 `i `uc ]
[; ;GLCD.c: 862: if (LoadBl == 0) GLCD_print_menu(StrDisabled, 4);
"862
[e $ ! == -> _LoadBl `i -> 0 `i 1306  ]
[e ( _GLCD_print_menu (2 , &U _StrDisabled -> -> 4 `i `uc ]
[e $U 1307  ]
"863
[e :U 1306 ]
[; ;GLCD.c: 863: else if (LoadBl == 1) GLCD_print_menu(StrMaster, 4);
[e $ ! == -> _LoadBl `i -> 1 `i 1308  ]
[e ( _GLCD_print_menu (2 , &U _StrMaster -> -> 4 `i `uc ]
[e $U 1309  ]
"864
[e :U 1308 ]
[; ;GLCD.c: 864: else if (LoadBl == 2) GLCD_print_menu(StrSlave1, 4);
[e $ ! == -> _LoadBl `i -> 2 `i 1310  ]
[e ( _GLCD_print_menu (2 , &U _StrSlave1 -> -> 4 `i `uc ]
[e $U 1311  ]
"865
[e :U 1310 ]
[; ;GLCD.c: 865: else if (LoadBl == 3) GLCD_print_menu(StrSlave2, 4);
[e $ ! == -> _LoadBl `i -> 3 `i 1312  ]
[e ( _GLCD_print_menu (2 , &U _StrSlave2 -> -> 4 `i `uc ]
[e $U 1313  ]
"866
[e :U 1312 ]
[; ;GLCD.c: 866: else GLCD_print_menu(StrSlave3, 4);
[e ( _GLCD_print_menu (2 , &U _StrSlave3 -> -> 4 `i `uc ]
[e :U 1313 ]
[e :U 1311 ]
[e :U 1309 ]
[e :U 1307 ]
"867
}
[; ;GLCD.c: 867: } else if (LCDNav == 30) {
[e $U 1314  ]
[e :U 1305 ]
[e $ ! == -> _LCDNav `i -> 30 `i 1315  ]
{
[; ;GLCD.c: 868: GLCD_print_menu(StrMains, 2);
"868
[e ( _GLCD_print_menu (2 , &U _StrMains -> -> 2 `i `uc ]
[; ;GLCD.c: 869: GLCD_print_Amps(MaxMains);
"869
[e ( _GLCD_print_Amps (1 _MaxMains ]
"870
}
[; ;GLCD.c: 870: } else if (LCDNav == 40) {
[e $U 1316  ]
[e :U 1315 ]
[e $ ! == -> _LCDNav `i -> 40 `i 1317  ]
{
[; ;GLCD.c: 871: GLCD_print_menu(StrMax, 2);
"871
[e ( _GLCD_print_menu (2 , &U _StrMax -> -> 2 `i `uc ]
[; ;GLCD.c: 872: GLCD_print_Amps(MaxCurrent);
"872
[e ( _GLCD_print_Amps (1 _MaxCurrent ]
"873
}
[; ;GLCD.c: 873: } else if (LCDNav == 50) {
[e $U 1318  ]
[e :U 1317 ]
[e $ ! == -> _LCDNav `i -> 50 `i 1319  ]
{
[; ;GLCD.c: 874: GLCD_print_menu(StrMin, 2);
"874
[e ( _GLCD_print_menu (2 , &U _StrMin -> -> 2 `i `uc ]
[; ;GLCD.c: 875: GLCD_print_Amps(MinCurrent);
"875
[e ( _GLCD_print_Amps (1 _MinCurrent ]
"876
}
[; ;GLCD.c: 876: } else if (LCDNav == 60) {
[e $U 1320  ]
[e :U 1319 ]
[e $ ! == -> _LCDNav `i -> 60 `i 1321  ]
{
[; ;GLCD.c: 877: GLCD_print_menu(StrLock, 2);
"877
[e ( _GLCD_print_menu (2 , &U _StrLock -> -> 2 `i `uc ]
[; ;GLCD.c: 878: if (Lock == 1) GLCD_print_menu(StrSolenoid, 4);
"878
[e $ ! == -> _Lock `i -> 1 `i 1322  ]
[e ( _GLCD_print_menu (2 , &U _StrSolenoid -> -> 4 `i `uc ]
[e $U 1323  ]
"879
[e :U 1322 ]
[; ;GLCD.c: 879: else if (Lock == 2) GLCD_print_menu(StrMotor, 4);
[e $ ! == -> _Lock `i -> 2 `i 1324  ]
[e ( _GLCD_print_menu (2 , &U _StrMotor -> -> 4 `i `uc ]
[e $U 1325  ]
"880
[e :U 1324 ]
[; ;GLCD.c: 880: else GLCD_print_menu(StrDisabled, 4);
[e ( _GLCD_print_menu (2 , &U _StrDisabled -> -> 4 `i `uc ]
[e :U 1325 ]
[e :U 1323 ]
"881
}
[; ;GLCD.c: 881: } else if (LCDNav == 70) {
[e $U 1326  ]
[e :U 1321 ]
[e $ ! == -> _LCDNav `i -> 70 `i 1327  ]
{
[; ;GLCD.c: 882: GLCD_print_menu(StrCable, 2);
"882
[e ( _GLCD_print_menu (2 , &U _StrCable -> -> 2 `i `uc ]
[; ;GLCD.c: 883: GLCD_print_Amps(CableLimit);
"883
[e ( _GLCD_print_Amps (1 _CableLimit ]
"884
}
[; ;GLCD.c: 884: } else if (LCDNav == 80) {
[e $U 1328  ]
[e :U 1327 ]
[e $ ! == -> _LCDNav `i -> 80 `i 1329  ]
{
[; ;GLCD.c: 885: GLCD_print_menu(StrCal, 2);
"885
[e ( _GLCD_print_menu (2 , &U _StrCal -> -> 2 `i `uc ]
[; ;GLCD.c: 887: GLCD_buffer_clr();
"887
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 888: if (SubMenu) {
"888
[e $ ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1330  ]
{
[; ;GLCD.c: 889: GLCD_print_arrows();
"889
[e ( _GLCD_print_arrows ..  ]
[; ;GLCD.c: 890: GLCDx = 4 + (12 * 3);
"890
[e = _GLCDx -> + -> 4 `i * -> 12 `i -> 3 `i `ui ]
[; ;GLCD.c: 891: GLCD_write_buf2((CT1 / 100) + 0x30);
"891
[e ( _GLCD_write_buf2 (1 + / F7680 -> -> 100 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 892: GLCD_write_buf2((CT1 % 100) / 10 + 0x30);
"892
[e ( _GLCD_write_buf2 (1 + / % F7680 -> -> 100 `i `ui -> -> 10 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 893: GLCD_write_buf2('.');
"893
[e ( _GLCD_write_buf2 (1 -> 46 `ui ]
[; ;GLCD.c: 894: GLCD_write_buf2((CT1 % 10) + 0x30);
"894
[e ( _GLCD_write_buf2 (1 + % F7680 -> -> 10 `i `ui -> -> 48 `i `ui ]
"895
}
[; ;GLCD.c: 895: } else {
[e $U 1331  ]
[e :U 1330 ]
{
[; ;GLCD.c: 896: GLCDx = 4 + (12 * 3);
"896
[e = _GLCDx -> + -> 4 `i * -> 12 `i -> 3 `i `ui ]
[; ;GLCD.c: 897: GLCD_write_buf2(((unsigned int) Irms[0] / 100) + 0x30);
"897
[e ( _GLCD_write_buf2 (1 + / -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 100 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 898: GLCD_write_buf2(((unsigned int) Irms[0] % 100 / 10) + 0x30);
"898
[e ( _GLCD_write_buf2 (1 + / % -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 100 `i `ui -> -> 10 `i `ui -> -> 48 `i `ui ]
[; ;GLCD.c: 899: GLCD_write_buf2('.');
"899
[e ( _GLCD_write_buf2 (1 -> 46 `ui ]
[; ;GLCD.c: 900: GLCD_write_buf2(((unsigned int) Irms[0] % 10) + 0x30);
"900
[e ( _GLCD_write_buf2 (1 + % -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui -> -> 48 `i `ui ]
"901
}
[e :U 1331 ]
[; ;GLCD.c: 901: }
[; ;GLCD.c: 902: GLCDx = 4 + (12 * 7);
"902
[e = _GLCDx -> + -> 4 `i * -> 12 `i -> 7 `i `ui ]
[; ;GLCD.c: 903: GLCD_write_buf2('A');
"903
[e ( _GLCD_write_buf2 (1 -> 65 `ui ]
[; ;GLCD.c: 904: GLCD_sendbuf(4);
"904
[e ( _GLCD_sendbuf (1 -> -> 4 `i `uc ]
"906
}
[; ;GLCD.c: 906: } else if (LCDNav == 110) {
[e $U 1332  ]
[e :U 1329 ]
[e $ ! == -> _LCDNav `i -> 110 `i 1333  ]
{
[; ;GLCD.c: 907: GLCD_print_menu(StrAccess, 2);
"907
[e ( _GLCD_print_menu (2 , &U _StrAccess -> -> 2 `i `uc ]
[; ;GLCD.c: 908: if (Access) GLCD_print_menu(StrSwitch, 4);
"908
[e $ ! != -> _Access `i -> -> -> 0 `i `uc `i 1334  ]
[e ( _GLCD_print_menu (2 , &U _StrSwitch -> -> 4 `i `uc ]
[e $U 1335  ]
"909
[e :U 1334 ]
[; ;GLCD.c: 909: else GLCD_print_menu(StrDisabled, 4);
[e ( _GLCD_print_menu (2 , &U _StrDisabled -> -> 4 `i `uc ]
[e :U 1335 ]
"910
}
[; ;GLCD.c: 910: } else if (LCDNav == 120) {
[e $U 1336  ]
[e :U 1333 ]
[e $ ! == -> _LCDNav `i -> 120 `i 1337  ]
{
[; ;GLCD.c: 911: GLCD_print_menu(StrRcmon, 2);
"911
[e ( _GLCD_print_menu (2 , &U _StrRcmon -> -> 2 `i `uc ]
[; ;GLCD.c: 912: if (RCmon) GLCD_print_menu(StrEnabled, 4);
"912
[e $ ! != -> _RCmon `i -> -> -> 0 `i `uc `i 1338  ]
[e ( _GLCD_print_menu (2 , &U _StrEnabled -> -> 4 `i `uc ]
[e $U 1339  ]
"913
[e :U 1338 ]
[; ;GLCD.c: 913: else GLCD_print_menu(StrDisabled, 4);
[e ( _GLCD_print_menu (2 , &U _StrDisabled -> -> 4 `i `uc ]
[e :U 1339 ]
"914
}
[; ;GLCD.c: 914: } else if (LCDNav == 90) {
[e $U 1340  ]
[e :U 1337 ]
[e $ ! == -> _LCDNav `i -> 90 `i 1341  ]
{
[; ;GLCD.c: 915: GLCD_print_menu(StrExit, 2);
"915
[e ( _GLCD_print_menu (2 , &U _StrExit -> -> 2 `i `uc ]
[; ;GLCD.c: 916: GLCD_print_menu(StrExitMenu, 4);
"916
[e ( _GLCD_print_menu (2 , &U _StrExitMenu -> -> 4 `i `uc ]
"917
}
[e :U 1341 ]
"918
[e :U 1340 ]
[e :U 1336 ]
[e :U 1332 ]
[e :U 1328 ]
[e :U 1326 ]
[e :U 1320 ]
[e :U 1318 ]
[e :U 1316 ]
[e :U 1314 ]
[e :U 1304 ]
[e :U 1300 ]
[e :U 1296 ]
[; ;GLCD.c: 917: }
[; ;GLCD.c: 918: ButtonRelease = 2;
[e = F7679 -> -> 2 `i `uc ]
"919
}
[e :U 1294 ]
[; ;GLCD.c: 919: }
[; ;GLCD.c: 921: ScrollTimer = Timer;
"921
[e = _ScrollTimer _Timer ]
[; ;GLCD.c: 922: LCDpos = 8;
"922
[e = _LCDpos -> -> 8 `i `uc ]
[; ;GLCD.c: 923: OldButtonState = Buttons;
"923
[e = _OldButtonState _Buttons ]
[; ;GLCD.c: 924: LCDTimer = 0;
"924
[e = _LCDTimer -> -> 0 `i `uc ]
[; ;GLCD.c: 926: }
"926
[e :UE 1150 ]
}
"928
[v _st7565_command `(v ~T0 @X0 1 ef1`uc ]
{
[; ;GLCD.c: 928: void st7565_command(unsigned char data) {
[e :U _st7565_command ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;GLCD.c: 929: LATCbits.LATC0 = 0;;
"929
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;GLCD.c: 930: PIR1bits.SSP1IF = 0;
"930
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;GLCD.c: 931: SSP1BUF = data;
"931
[e = _SSP1BUF _data ]
[; ;GLCD.c: 932: while (!PIR1bits.SSP1IF);
"932
[e $U 1343  ]
[e :U 1344 ]
[e :U 1343 ]
[e $ ! != -> . . _PIR1bits 0 3 `i -> -> -> 0 `i `Vuc `i 1344  ]
[e :U 1345 ]
[; ;GLCD.c: 933: }
"933
[e :UE 1342 ]
}
"935
[v _st7565_data `(v ~T0 @X0 1 ef1`uc ]
{
[; ;GLCD.c: 935: void st7565_data(unsigned char data) {
[e :U _st7565_data ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;GLCD.c: 936: LATCbits.LATC0 = 1;;
"936
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[; ;GLCD.c: 937: PIR1bits.SSP1IF = 0;
"937
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;GLCD.c: 938: SSP1BUF = data;
"938
[e = _SSP1BUF _data ]
[; ;GLCD.c: 939: while (!PIR1bits.SSP1IF);
"939
[e $U 1347  ]
[e :U 1348 ]
[e :U 1347 ]
[e $ ! != -> . . _PIR1bits 0 3 `i -> -> -> 0 `i `Vuc `i 1348  ]
[e :U 1349 ]
[; ;GLCD.c: 940: }
"940
[e :UE 1346 ]
}
"942
[v _goto_row `(v ~T0 @X0 1 ef1`uc ]
{
[; ;GLCD.c: 942: void goto_row(unsigned char y) {
[e :U _goto_row ]
[v _y `uc ~T0 @X0 1 r1 ]
[f ]
"943
[v _pattern `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 943: unsigned char pattern;
[; ;GLCD.c: 944: pattern = 0xB0 | (y & 0xBF);
"944
[e = _pattern -> | -> 176 `i & -> _y `i -> 191 `i `uc ]
[; ;GLCD.c: 945: st7565_command(pattern);
"945
[e ( _st7565_command (1 _pattern ]
[; ;GLCD.c: 946: }
"946
[e :UE 1350 ]
}
"949
[v _goto_col `(v ~T0 @X0 1 ef1`uc ]
{
[; ;GLCD.c: 949: void goto_col(unsigned char x) {
[e :U _goto_col ]
[v _x `uc ~T0 @X0 1 r1 ]
[f ]
"950
[v _pattern `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 950: unsigned char pattern;
[; ;GLCD.c: 951: pattern = ((0xF0 & x) >> 4) | 0x10;
"951
[e = _pattern -> | >> & -> 240 `i -> _x `i -> 4 `i -> 16 `i `uc ]
[; ;GLCD.c: 952: st7565_command(pattern);
"952
[e ( _st7565_command (1 _pattern ]
[; ;GLCD.c: 953: pattern = ((0x0F & x)) | 0x00;
"953
[e = _pattern -> | & -> 15 `i -> _x `i -> 0 `i `uc ]
[; ;GLCD.c: 954: st7565_command(pattern);
"954
[e ( _st7565_command (1 _pattern ]
[; ;GLCD.c: 955: }
"955
[e :UE 1351 ]
}
"958
[v _goto_xy `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;GLCD.c: 958: void goto_xy(unsigned char x, unsigned char y) {
[e :U _goto_xy ]
[v _x `uc ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
[f ]
[; ;GLCD.c: 959: goto_col(x);
"959
[e ( _goto_col (1 _x ]
[; ;GLCD.c: 960: goto_row(y);
"960
[e ( _goto_row (1 _y ]
[; ;GLCD.c: 961: }
"961
[e :UE 1352 ]
}
"963
[v _glcd_clrln `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;GLCD.c: 963: void glcd_clrln(unsigned char ln, unsigned char data) {
[e :U _glcd_clrln ]
[v _ln `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
"964
[v _i `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 964: unsigned char i;
[; ;GLCD.c: 965: goto_xy(0, ln);
"965
[e ( _goto_xy (2 , -> -> 0 `i `uc _ln ]
[; ;GLCD.c: 966: for (i = 0; i < 132; i++) {
"966
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 132 `i 1354  ]
[e $U 1355  ]
[e :U 1354 ]
{
[; ;GLCD.c: 967: st7565_data(data);
"967
[e ( _st7565_data (1 _data ]
"968
}
"966
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 132 `i 1354  ]
[e :U 1355 ]
"968
}
[; ;GLCD.c: 968: }
[; ;GLCD.c: 969: }
"969
[e :UE 1353 ]
}
"971
[v _GLCD_sendbuf `(v ~T0 @X0 1 ef1`uc ]
{
[; ;GLCD.c: 971: void GLCD_sendbuf(unsigned char RowAdr) {
[e :U _GLCD_sendbuf ]
[v _RowAdr `uc ~T0 @X0 1 r1 ]
[f ]
"972
[v _i `uc ~T0 @X0 1 a ]
[v _x `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 972: unsigned char i, x = 0;
[e = _x -> -> 0 `i `uc ]
[; ;GLCD.c: 974: goto_xy(0, RowAdr);
"974
[e ( _goto_xy (2 , -> -> 0 `i `uc _RowAdr ]
[; ;GLCD.c: 975: for (i = 0; i < 128; i++) st7565_data(GLCDbuf[x++]);
"975
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 128 `i 1358  ]
[e $U 1359  ]
[e :U 1358 ]
[e ( _st7565_data (1 *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux ]
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 128 `i 1358  ]
[e :U 1359 ]
}
[; ;GLCD.c: 977: goto_xy(0, RowAdr + 1);
"977
[e ( _goto_xy (2 , -> -> 0 `i `uc -> + -> _RowAdr `i -> 1 `i `uc ]
[; ;GLCD.c: 978: for (i = 0; i < 128; i++) st7565_data(GLCDbuf[x++]);
"978
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 128 `i 1361  ]
[e $U 1362  ]
[e :U 1361 ]
[e ( _st7565_data (1 *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux ]
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 128 `i 1361  ]
[e :U 1362 ]
}
[; ;GLCD.c: 979: }
"979
[e :UE 1357 ]
}
"981
[v _glcd_clear `(v ~T0 @X0 1 ef ]
{
[; ;GLCD.c: 981: void glcd_clear(void) {
[e :U _glcd_clear ]
[f ]
"982
[v _i `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 982: unsigned char i;
[; ;GLCD.c: 983: for (i = 0; i < 8; i++) {
"983
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 8 `i 1365  ]
[e $U 1366  ]
[e :U 1365 ]
{
[; ;GLCD.c: 984: glcd_clrln(i, 0);
"984
[e ( _glcd_clrln (2 , _i -> -> 0 `i `uc ]
"985
}
"983
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 8 `i 1365  ]
[e :U 1366 ]
"985
}
[; ;GLCD.c: 985: }
[; ;GLCD.c: 986: }
"986
[e :UE 1364 ]
}
"988
[v _GLCD_write `(v ~T0 @X0 1 ef1`ui ]
{
[; ;GLCD.c: 988: void GLCD_write(unsigned int c) {
[e :U _GLCD_write ]
[v _c `ui ~T0 @X0 1 r1 ]
[f ]
"989
[v _i `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 989: unsigned char i;
[; ;GLCD.c: 990: goto_xy(GLCDx, GLCDy);
"990
[e ( _goto_xy (2 , -> _GLCDx `uc -> _GLCDy `uc ]
[; ;GLCD.c: 991: for (i = 0; i < 5; i++) {
"991
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 1369  ]
[e $U 1370  ]
[e :U 1369 ]
{
[; ;GLCD.c: 992: st7565_data(font[(5 * c) + i]);
"992
[e ( _st7565_data (1 *U + &U _font * -> + * -> -> 5 `i `ui _c -> _i `ui `ux -> -> # *U &U _font `ui `ux ]
"993
}
"991
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 1369  ]
[e :U 1370 ]
"993
}
[; ;GLCD.c: 993: }
[; ;GLCD.c: 994: GLCDx = GLCDx + 6;
"994
[e = _GLCDx + _GLCDx -> -> 6 `i `ui ]
[; ;GLCD.c: 995: }
"995
[e :UE 1368 ]
}
"997
[v _GLCD_buffer_clr `(v ~T0 @X0 1 ef ]
{
[; ;GLCD.c: 997: void GLCD_buffer_clr(void) {
[e :U _GLCD_buffer_clr ]
[f ]
"998
[v _x `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 998: unsigned char x = 0;
[e = _x -> -> 0 `i `uc ]
[; ;GLCD.c: 999: do {
"999
[e :U 1375 ]
{
[; ;GLCD.c: 1000: GLCDbuf[x++] = 0;
"1000
[e = *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux -> -> 0 `i `uc ]
"1001
}
[; ;GLCD.c: 1001: } while (x != 0);
[e $ != -> _x `i -> 0 `i 1375  ]
[e :U 1374 ]
[; ;GLCD.c: 1002: }
"1002
[e :UE 1372 ]
}
"1004
[v _GLCD_write_buf2 `(v ~T0 @X0 1 ef1`ui ]
{
[; ;GLCD.c: 1004: void GLCD_write_buf2(unsigned int c) {
[e :U _GLCD_write_buf2 ]
[v _c `ui ~T0 @X0 1 r1 ]
[f ]
"1005
[v _i `uc ~T0 @X0 1 a ]
[v _ch `uc ~T0 @X0 1 a ]
[v _z1 `uc ~T0 @X0 1 a ]
[v _x `uc ~T0 @X0 1 a ]
[; ;GLCD.c: 1005: unsigned char i, ch, z1, x;
[; ;GLCD.c: 1006: x = GLCDx;
"1006
[e = _x -> _GLCDx `uc ]
[; ;GLCD.c: 1007: for (i = 0; i < 5; i++) {
"1007
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 1377  ]
[e $U 1378  ]
[e :U 1377 ]
{
[; ;GLCD.c: 1008: z1 = 0;
"1008
[e = _z1 -> -> 0 `i `uc ]
[; ;GLCD.c: 1009: ch = font[(5 * c) + i];
"1009
[e = _ch *U + &U _font * -> + * -> -> 5 `i `ui _c -> _i `ui `ux -> -> # *U &U _font `ui `ux ]
[; ;GLCD.c: 1010: if (ch & 0x01) z1 = z1 | 0x3;
"1010
[e $ ! != & -> _ch `i -> 1 `i -> 0 `i 1380  ]
[e = _z1 -> | -> _z1 `i -> 3 `i `uc ]
[e :U 1380 ]
[; ;GLCD.c: 1011: if (ch & 0x02) z1 = z1 | 0xc;
"1011
[e $ ! != & -> _ch `i -> 2 `i -> 0 `i 1381  ]
[e = _z1 -> | -> _z1 `i -> 12 `i `uc ]
[e :U 1381 ]
[; ;GLCD.c: 1012: if (ch & 0x04) z1 = z1 | 0x30;
"1012
[e $ ! != & -> _ch `i -> 4 `i -> 0 `i 1382  ]
[e = _z1 -> | -> _z1 `i -> 48 `i `uc ]
[e :U 1382 ]
[; ;GLCD.c: 1013: if (ch & 0x08) z1 = z1 | 0xc0;
"1013
[e $ ! != & -> _ch `i -> 8 `i -> 0 `i 1383  ]
[e = _z1 -> | -> _z1 `i -> 192 `i `uc ]
[e :U 1383 ]
[; ;GLCD.c: 1014: GLCDbuf[x++] = z1;
"1014
[e = *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux _z1 ]
[; ;GLCD.c: 1015: GLCDbuf[x++] = z1;
"1015
[e = *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux _z1 ]
"1016
}
"1007
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 1377  ]
[e :U 1378 ]
"1016
}
[; ;GLCD.c: 1016: }
[; ;GLCD.c: 1017: x = GLCDx + 128;
"1017
[e = _x -> + _GLCDx -> -> 128 `i `ui `uc ]
[; ;GLCD.c: 1018: for (i = 0; i < 5; i++) {
"1018
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 1384  ]
[e $U 1385  ]
[e :U 1384 ]
{
[; ;GLCD.c: 1019: z1 = 0;
"1019
[e = _z1 -> -> 0 `i `uc ]
[; ;GLCD.c: 1020: ch = font[(5 * c) + i] >> 4;
"1020
[e = _ch -> >> -> *U + &U _font * -> + * -> -> 5 `i `ui _c -> _i `ui `ux -> -> # *U &U _font `ui `ux `i -> 4 `i `uc ]
[; ;GLCD.c: 1021: if (ch & 0x01) z1 = z1 | 0x3;
"1021
[e $ ! != & -> _ch `i -> 1 `i -> 0 `i 1387  ]
[e = _z1 -> | -> _z1 `i -> 3 `i `uc ]
[e :U 1387 ]
[; ;GLCD.c: 1022: if (ch & 0x02) z1 = z1 | 0xc;
"1022
[e $ ! != & -> _ch `i -> 2 `i -> 0 `i 1388  ]
[e = _z1 -> | -> _z1 `i -> 12 `i `uc ]
[e :U 1388 ]
[; ;GLCD.c: 1023: if (ch & 0x04) z1 = z1 | 0x30;
"1023
[e $ ! != & -> _ch `i -> 4 `i -> 0 `i 1389  ]
[e = _z1 -> | -> _z1 `i -> 48 `i `uc ]
[e :U 1389 ]
[; ;GLCD.c: 1024: if (ch & 0x08) z1 = z1 | 0xc0;
"1024
[e $ ! != & -> _ch `i -> 8 `i -> 0 `i 1390  ]
[e = _z1 -> | -> _z1 `i -> 192 `i `uc ]
[e :U 1390 ]
[; ;GLCD.c: 1025: GLCDbuf[x++] = z1;
"1025
[e = *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux _z1 ]
[; ;GLCD.c: 1026: GLCDbuf[x++] = z1;
"1026
[e = *U + &U _GLCDbuf * -> ++ _x -> -> 1 `i `uc `ux -> -> # *U &U _GLCDbuf `ui `ux _z1 ]
"1027
}
"1018
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 1384  ]
[e :U 1385 ]
"1027
}
[; ;GLCD.c: 1027: }
[; ;GLCD.c: 1028: GLCDx = GLCDx + 12;
"1028
[e = _GLCDx + _GLCDx -> -> 12 `i `ui ]
[; ;GLCD.c: 1029: }
"1029
[e :UE 1376 ]
}
"1105
[v _GLCD_print `(v ~T0 @X0 1 ef3`uc`uc`*CFuc ]
{
[; ;GLCD.c: 1105: void GLCD_print(unsigned char x, unsigned char y, const far char* str) {
[e :U _GLCD_print ]
[v _x `uc ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
[v _str `*CFuc ~T0 @X0 1 r3 ]
[f ]
"1106
[v _i `ui ~T0 @X0 1 a ]
[; ;GLCD.c: 1106: unsigned int i = 0;
[e = _i -> -> 0 `i `ui ]
"1107
[v _ascii `ui ~T0 @X0 1 a ]
[; ;GLCD.c: 1107: unsigned int ascii;
[; ;GLCD.c: 1109: GLCDx = x;
"1109
[e = _GLCDx -> _x `ui ]
[; ;GLCD.c: 1110: GLCDy = y;
"1110
[e = _GLCDy -> _y `ui ]
[; ;GLCD.c: 1111: for (i = 0; i < 128; i++) {
"1111
{
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 128 `i `ui 1392  ]
[e $U 1393  ]
[e :U 1392 ]
{
[; ;GLCD.c: 1112: if (str[i] == 0)
"1112
[e $ ! == -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `i -> 0 `i 1395  ]
[; ;GLCD.c: 1113: break;
"1113
[e $U 1393  ]
[e :U 1395 ]
[; ;GLCD.c: 1114: ascii = str[i];
"1114
[e = _ascii -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `ui ]
[; ;GLCD.c: 1115: GLCD_write(ascii);
"1115
[e ( _GLCD_write (1 _ascii ]
"1116
}
"1111
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 128 `i `ui 1392  ]
[e :U 1393 ]
"1116
}
[; ;GLCD.c: 1116: }
[; ;GLCD.c: 1117: }
"1117
[e :UE 1391 ]
}
"1119
[v _GLCD_print2 `(v ~T0 @X0 1 ef2`uc`*CFuc ]
{
[; ;GLCD.c: 1119: void GLCD_print2(unsigned char y, const far char* data) {
[e :U _GLCD_print2 ]
[v _y `uc ~T0 @X0 1 r1 ]
[v _data `*CFuc ~T0 @X0 1 r2 ]
[f ]
[; ;GLCD.c: 1120: GLCD_buffer_clr();
"1120
[e ( _GLCD_buffer_clr ..  ]
[; ;GLCD.c: 1122: GLCDx = 64 - (strlen(data)*6);
"1122
[e = _GLCDx - -> -> 64 `i `ui * ( _strlen (1 -> _data `*Cuc -> -> 6 `i `ui ]
[; ;GLCD.c: 1123: do {
"1123
[e :U 1399 ]
{
[; ;GLCD.c: 1124: GLCD_write_buf2(*data);
"1124
[e ( _GLCD_write_buf2 (1 -> *U _data `ui ]
"1125
}
[; ;GLCD.c: 1125: } while (*++data);
[e $ != -> *U =+ _data * -> -> 1 `i `x -> -> # *U _data `i `x `i -> -> -> 0 `i `CFuc `i 1399  ]
[e :U 1398 ]
[; ;GLCD.c: 1127: GLCD_sendbuf(y);
"1127
[e ( _GLCD_sendbuf (1 _y ]
[; ;GLCD.c: 1128: }
"1128
[e :UE 1396 ]
}
"1130
[v _delayus `(v ~T0 @X0 1 ef1`i ]
{
[; ;GLCD.c: 1130: void delayus(int us) {
[e :U _delayus ]
[v _us `i ~T0 @X0 1 r1 ]
[f ]
[; ;GLCD.c: 1131: while (us--) {
"1131
[e $U 1401  ]
[e :U 1402 ]
{
"1132
}
[e :U 1401 ]
"1131
[e $ != -- _us -> 1 `i -> 0 `i 1402  ]
[e :U 1403 ]
[; ;GLCD.c: 1132: };
[; ;GLCD.c: 1133: }
"1133
[e :UE 1400 ]
}
"1135
[v _GLCD_init `(v ~T0 @X0 1 ef ]
{
[; ;GLCD.c: 1135: void GLCD_init(void) {
[e :U _GLCD_init ]
[f ]
[; ;GLCD.c: 1136: LATCbits.LATC0 = 0;;
"1136
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;GLCD.c: 1137: LATCbits.LATC4 = 0;;
"1137
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;GLCD.c: 1138: delayus(4);
"1138
[e ( _delayus (1 -> 4 `i ]
[; ;GLCD.c: 1139: LATCbits.LATC4 = 1;;
"1139
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;GLCD.c: 1140: delayus(4);
"1140
[e ( _delayus (1 -> 4 `i ]
[; ;GLCD.c: 1142: st7565_command(0xA2);
"1142
[e ( _st7565_command (1 -> -> 162 `i `uc ]
[; ;GLCD.c: 1143: st7565_command(0xC8);
"1143
[e ( _st7565_command (1 -> -> 200 `i `uc ]
[; ;GLCD.c: 1144: st7565_command(0xA0);
"1144
[e ( _st7565_command (1 -> -> 160 `i `uc ]
[; ;GLCD.c: 1145: st7565_command(0xA6);
"1145
[e ( _st7565_command (1 -> -> 166 `i `uc ]
[; ;GLCD.c: 1147: st7565_command(0x20 | 0x04);
"1147
[e ( _st7565_command (1 -> | -> 32 `i -> 4 `i `uc ]
[; ;GLCD.c: 1149: st7565_command(0xF8);
"1149
[e ( _st7565_command (1 -> -> 248 `i `uc ]
[; ;GLCD.c: 1150: st7565_command(0x01);
"1150
[e ( _st7565_command (1 -> -> 1 `i `uc ]
[; ;GLCD.c: 1152: st7565_command(0x81);
"1152
[e ( _st7565_command (1 -> -> 129 `i `uc ]
[; ;GLCD.c: 1153: st7565_command(0x24);
"1153
[e ( _st7565_command (1 -> -> 36 `i `uc ]
[; ;GLCD.c: 1155: st7565_command(0x28 | 0x07);
"1155
[e ( _st7565_command (1 -> | -> 40 `i -> 7 `i `uc ]
[; ;GLCD.c: 1156: st7565_command(0x40);
"1156
[e ( _st7565_command (1 -> -> 64 `i `uc ]
[; ;GLCD.c: 1158: goto_row(0x00);
"1158
[e ( _goto_row (1 -> -> 0 `i `uc ]
[; ;GLCD.c: 1159: goto_col(0x00);
"1159
[e ( _goto_col (1 -> -> 0 `i `uc ]
[; ;GLCD.c: 1160: st7565_command(0xAF);
"1160
[e ( _st7565_command (1 -> -> 175 `i `uc ]
[; ;GLCD.c: 1162: }
"1162
[e :UE 1404 ]
}
"1164
[v _GLCD_version `(v ~T0 @X0 1 ef ]
{
[; ;GLCD.c: 1164: void GLCD_version(void) {
[e :U _GLCD_version ]
[f ]
[; ;GLCD.c: 1165: glcd_clear();
"1165
[e ( _glcd_clear ..  ]
[; ;GLCD.c: 1166: GLCD_print2(2, (const far char *) "Smart EVSE");
"1166
[e ( _GLCD_print2 (2 , -> -> 2 `i `uc -> :s 29C `*CFuc ]
[; ;GLCD.c: 1167: GLCD_print2(4, (const far char *) "Ver ""2.07.VarPV");
"1167
[e ( _GLCD_print2 (2 , -> -> 4 `i `uc -> :s 30C `*CFuc ]
[; ;GLCD.c: 1169: delay(2000);
"1169
[e ( _delay (1 -> -> 2000 `i `ui ]
[; ;GLCD.c: 1170: }
"1170
[e :UE 1405 ]
}
[a 28C 102 111 114 32 77 101 110 117 0 ]
[a 17C 73 79 32 84 101 115 116 0 ]
[a 19C 73 79 32 84 101 115 116 0 ]
[a 20C 80 97 115 115 101 100 0 ]
[a 27C 72 111 108 100 32 50 32 115 101 99 0 ]
[a 30C 86 101 114 32 50 46 48 55 46 86 97 114 80 86 0 ]
[a 2C 67 85 82 82 69 78 84 0 ]
[a 11C 67 85 82 82 69 78 84 0 ]
[a 10C 70 65 85 76 84 0 ]
[a 16C 82 69 83 69 84 0 ]
[a 13C 80 82 69 83 83 0 ]
[a 24C 65 67 67 69 83 83 0 ]
[a 7C 69 82 82 79 82 0 ]
[a 8C 72 73 71 72 32 84 69 77 80 0 ]
[a 22C 82 69 65 68 89 32 84 79 0 ]
[a 15C 84 79 0 ]
[a 1C 69 82 82 79 82 32 78 79 0 ]
[a 3C 69 82 82 79 82 32 78 79 0 ]
[a 14C 66 85 84 84 79 78 0 ]
[a 4C 83 69 82 73 65 76 32 67 79 77 0 ]
[a 9C 82 69 83 73 68 85 65 76 0 ]
[a 5C 67 72 69 67 75 0 ]
[a 6C 87 73 82 73 78 71 0 ]
[a 26C 67 72 65 82 71 73 78 71 0 ]
[a 29C 83 109 97 114 116 32 69 86 83 69 0 ]
[a 12C 68 69 84 69 67 84 69 68 0 ]
[a 25C 68 69 78 73 69 68 0 ]
[a 21C 76 49 32 76 50 32 76 51 0 ]
[a 23C 67 72 65 82 71 69 32 32 0 ]
[a 18C 70 65 73 76 69 68 33 32 32 32 0 ]
