# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../memory.srcs/sources_1/ip/memory_c/sim/memory_c.v" \
"../../../../memory.srcs/sources_1/ip/memory_b/sim/memory_b.v" \
"../../../../memory.srcs/sources_1/ip/memory_a/sim/memory_a.v" \
"../../../../memory.srcs/sources_1/new/memory.v" \
"../../../../memory.srcs/sim_1/new/memory_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
