Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/xololt/repos/UCISW2-main-new/registerTest_isim_beh.exe" -prj "/home/xololt/repos/UCISW2-main-new/registerTest_beh.prj" "work.registerTest" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/xololt/repos/UCISW2-main-new/register.vhd" into library work
Parsing VHDL file "/home/xololt/repos/UCISW2-main-new/registerTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85048 KB
Fuse CPU Usage: 470 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity naszregister [naszregister_default]
Compiling architecture behavior of entity registertest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/xololt/repos/UCISW2-main-new/registerTest_isim_beh.exe
Fuse Memory Usage: 2229720 KB
Fuse CPU Usage: 530 ms
GCC CPU Usage: 250 ms
