--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lhebendanz/Projects/hwsec2/xilinx_install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5514 paths analyzed, 1093 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.376ns.
--------------------------------------------------------------------------------

Paths for end point txi/data_7 (SLICE_X13Y27.D4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_10 (FF)
  Destination:          txi/data_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.683 - 0.738)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_10 to txi/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_10
    SLICE_X11Y36.A1      net (fanout=2)        0.938   txi/etu_cnt<10>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.D4      net (fanout=9)        1.430   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_7_dpot
                                                       txi/data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (1.658ns logic, 3.628ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_9 (FF)
  Destination:          txi/data_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.683 - 0.738)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_9 to txi/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_9
    SLICE_X11Y36.A2      net (fanout=2)        0.736   txi/etu_cnt<9>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.D4      net (fanout=9)        1.430   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_7_dpot
                                                       txi/data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.658ns logic, 3.426ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_6 (FF)
  Destination:          txi/data_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.921ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.683 - 0.741)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_6 to txi/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CQ       Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_6
    SLICE_X11Y36.A3      net (fanout=2)        0.573   txi/etu_cnt<6>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.D4      net (fanout=9)        1.430   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_7_dpot
                                                       txi/data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.658ns logic, 3.263ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_5 (SLICE_X13Y27.B5), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_10 (FF)
  Destination:          txi/data_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.683 - 0.738)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_10 to txi/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_10
    SLICE_X11Y36.A1      net (fanout=2)        0.938   txi/etu_cnt<10>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.B5      net (fanout=9)        1.375   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_5_dpot
                                                       txi/data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (1.658ns logic, 3.573ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_9 (FF)
  Destination:          txi/data_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.683 - 0.738)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_9 to txi/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_9
    SLICE_X11Y36.A2      net (fanout=2)        0.736   txi/etu_cnt<9>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.B5      net (fanout=9)        1.375   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_5_dpot
                                                       txi/data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.658ns logic, 3.371ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_6 (FF)
  Destination:          txi/data_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.683 - 0.741)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_6 to txi/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CQ       Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_6
    SLICE_X11Y36.A3      net (fanout=2)        0.573   txi/etu_cnt<6>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.B5      net (fanout=9)        1.375   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_5_dpot
                                                       txi/data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.658ns logic, 3.208ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_4 (SLICE_X13Y27.A5), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_10 (FF)
  Destination:          txi/data_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.683 - 0.738)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_10 to txi/data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_10
    SLICE_X11Y36.A1      net (fanout=2)        0.938   txi/etu_cnt<10>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.A5      net (fanout=9)        1.370   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_4_dpot
                                                       txi/data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (1.658ns logic, 3.568ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_9 (FF)
  Destination:          txi/data_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.683 - 0.738)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_9 to txi/data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_9
    SLICE_X11Y36.A2      net (fanout=2)        0.736   txi/etu_cnt<9>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.A5      net (fanout=9)        1.370   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_4_dpot
                                                       txi/data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (1.658ns logic, 3.366ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_6 (FF)
  Destination:          txi/data_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.861ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.683 - 0.741)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_6 to txi/data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CQ       Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_6
    SLICE_X11Y36.A3      net (fanout=2)        0.573   txi/etu_cnt<6>
    SLICE_X11Y36.A       Tilo                  0.259   txi/etu_full<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y37.B1       net (fanout=2)        0.732   txi/etu_full<14>1
    SLICE_X9Y37.B        Tilo                  0.259   txi/state_FSM_FFd2
                                                       txi/etu_full<14>3_1
    SLICE_X9Y37.D2       net (fanout=1)        0.528   txi/etu_full<14>3
    SLICE_X9Y37.DMUX     Tilo                  0.337   txi/state_FSM_FFd2
                                                       txi/_n0093_inv1_rstpot
    SLICE_X13Y27.A5      net (fanout=9)        1.370   txi/_n0093_inv1_rstpot
    SLICE_X13Y27.CLK     Tas                   0.373   txi/data<7>
                                                       txi/data_4_dpot
                                                       txi/data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.658ns logic, 3.203ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_gold_buf1_RAMA (SLICE_X8Y23.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_cnt_set_1 (FF)
  Destination:          Mram_gold_buf1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.093 - 0.089)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_cnt_set_1 to Mram_gold_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.234   gold_cnt_set<3>
                                                       gold_cnt_set_1
    SLICE_X8Y23.D2       net (fanout=4)        0.423   gold_cnt_set<1>
    SLICE_X8Y23.CLK      Tah         (-Th)     0.295   gold_data_tx<4>
                                                       Mram_gold_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (-0.061ns logic, 0.423ns route)
                                                       (-16.9% logic, 116.9% route)

--------------------------------------------------------------------------------

Paths for end point Mram_gold_buf1_RAMA_D1 (SLICE_X8Y23.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_cnt_set_1 (FF)
  Destination:          Mram_gold_buf1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.093 - 0.089)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_cnt_set_1 to Mram_gold_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.234   gold_cnt_set<3>
                                                       gold_cnt_set_1
    SLICE_X8Y23.D2       net (fanout=4)        0.423   gold_cnt_set<1>
    SLICE_X8Y23.CLK      Tah         (-Th)     0.295   gold_data_tx<4>
                                                       Mram_gold_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (-0.061ns logic, 0.423ns route)
                                                       (-16.9% logic, 116.9% route)

--------------------------------------------------------------------------------

Paths for end point Mram_gold_buf1_RAMB (SLICE_X8Y23.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_cnt_set_1 (FF)
  Destination:          Mram_gold_buf1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.093 - 0.089)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_cnt_set_1 to Mram_gold_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.234   gold_cnt_set<3>
                                                       gold_cnt_set_1
    SLICE_X8Y23.D2       net (fanout=4)        0.423   gold_cnt_set<1>
    SLICE_X8Y23.CLK      Tah         (-Th)     0.295   gold_data_tx<4>
                                                       Mram_gold_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (-0.061ns logic, 0.423ns route)
                                                       (-16.9% logic, 116.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: gold_data_tx<7>/CLK
  Logical resource: Mram_gold_buf21/DP/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: gold_data_tx<7>/CLK
  Logical resource: Mram_gold_buf22/DP/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.376|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5514 paths, 0 nets, and 1512 connections

Design statistics:
   Minimum period:   5.376ns{1}   (Maximum frequency: 186.012MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 28 15:46:49 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



