<stg><name>send_message</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6">
<![CDATA[
entry:19 %sm_wordCount_V_load = load i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="sm_wordCount_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
entry:20 %meta_type_V_load = load i8 %meta_type_V

]]></Node>
<StgValue><ssdm name="meta_type_V_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %p_Val2_1 = load i32 %meta_requestedIpAddress_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0">
<![CDATA[
entry:22 %switch_ln148 = switch i6 %sm_wordCount_V_load, void, i6 0, void, i6 1, void, i6 3, void, i6 4, void, i6 29, void, i6 30, void %_ifconv, i6 31, void %_ifconv1, i6 37, void

]]></Node>
<StgValue><ssdm name="switch_ln148"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:1 %store_ln235 = store i6 0, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln236 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:0 %icmp_ln870_1 = icmp_eq  i8 %meta_type_V_load, i8 3

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1 %p_Result_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:2 %sendWord_data_V_5 = select i1 %icmp_ln870_1, i8 %p_Result_4, i8 0

]]></Node>
<StgValue><ssdm name="sendWord_data_V_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ifconv1:4 %store_ln345 = store i6 32, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:6 %br_ln229 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:1 %trunc_ln674_1 = trunc i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ifconv:4 %store_ln345 = store i6 31, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:6 %br_ln220 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:1 %store_ln345 = store i6 30, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln200 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:3 %store_ln345 = store i6 5, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln193 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:3 %store_ln345 = store i6 4, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln187 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:1 %store_ln345 = store i6 2, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln172 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
:0 %tmp_i_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %dhcp_requestMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln151 = br i1 %tmp_i_i_i, void %.exit, void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
:0 %dhcp_requestMetaFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %dhcp_requestMetaFifo

]]></Node>
<StgValue><ssdm name="dhcp_requestMetaFifo_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="96">
<![CDATA[
:1 %trunc_ln145 = trunc i96 %dhcp_requestMetaFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %dhcp_requestMetaFifo_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:3 %store_ln145 = store i8 %trunc_ln145_2, i8 %meta_type_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %dhcp_requestMetaFifo_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %store_ln145 = store i32 %trunc_ln145_3, i32 %meta_requestedIpAddress_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:10 %store_ln345 = store i6 1, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln164 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="!0"/>
<literal name="sm_wordCount_V_load" val="!1"/>
<literal name="sm_wordCount_V_load" val="!3"/>
<literal name="sm_wordCount_V_load" val="!4"/>
<literal name="sm_wordCount_V_load" val="!29"/>
<literal name="sm_wordCount_V_load" val="!30"/>
<literal name="sm_wordCount_V_load" val="!31"/>
<literal name="sm_wordCount_V_load" val="!37"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691 = add i6 %sm_wordCount_V_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="!0"/>
<literal name="sm_wordCount_V_load" val="!1"/>
<literal name="sm_wordCount_V_load" val="!3"/>
<literal name="sm_wordCount_V_load" val="!4"/>
<literal name="sm_wordCount_V_load" val="!29"/>
<literal name="sm_wordCount_V_load" val="!30"/>
<literal name="sm_wordCount_V_load" val="!31"/>
<literal name="sm_wordCount_V_load" val="!37"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:2 %store_ln345 = store i6 %add_ln691, i6 %sm_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="!0"/>
<literal name="sm_wordCount_V_load" val="!1"/>
<literal name="sm_wordCount_V_load" val="!3"/>
<literal name="sm_wordCount_V_load" val="!4"/>
<literal name="sm_wordCount_V_load" val="!29"/>
<literal name="sm_wordCount_V_load" val="!30"/>
<literal name="sm_wordCount_V_load" val="!31"/>
<literal name="sm_wordCount_V_load" val="!37"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln180 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_tx_metadata_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tx_length_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tx_data_V_last_V, i8 %m_axis_tx_data_V_strb_V, i8 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tx_data_V_last_V, i8 %m_axis_tx_data_V_strb_V, i8 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tx_data_V_last_V, i8 %m_axis_tx_data_V_strb_V, i8 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tx_data_V_last_V, i8 %m_axis_tx_data_V_strb_V, i8 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:10 %p_Val2_s = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %dhcp_requestMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tx_data_V_last_V, i8 %m_axis_tx_data_V_strb_V, i8 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tx_length_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_tx_metadata_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 15, i8 0, i1 1

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:3 %zext_ln143 = zext i8 %sendWord_data_V_5

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
_ifconv1:5 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %zext_ln143, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:0 %icmp_ln870 = icmp_eq  i8 %meta_type_V_load, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="24" op_2_bw="16" op_3_bw="8" op_4_bw="16">
<![CDATA[
_ifconv:2 %p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i24.i16.i8.i16, i24 %trunc_ln674_1, i16 1074, i8 %meta_type_V_load, i16 309

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3 %sendWord_data_V_3 = select i1 %icmp_ln870, i64 4278255925, i64 %p_Result_3

]]></Node>
<StgValue><ssdm name="sendWord_data_V_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
_ifconv:5 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %sendWord_data_V_3, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 7157207594535223296, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_9_i_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %p_Val2_s, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_9_i_i_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:1 %p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48 0, i16 %p_Result_9_i_i_i

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:2 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_2, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="48">
<![CDATA[
:0 %trunc_ln674 = trunc i48 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln674, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:2 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_1, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 8388608, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln145, i32 393473

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:7 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_s, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:8 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_tx_metadata_V, i128 340282366841710302185042122776764219460

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_tx_length_V, i16 300

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="!0"/>
<literal name="sm_wordCount_V_load" val="!1"/>
<literal name="sm_wordCount_V_load" val="!3"/>
<literal name="sm_wordCount_V_load" val="!4"/>
<literal name="sm_wordCount_V_load" val="!29"/>
<literal name="sm_wordCount_V_load" val="!30"/>
<literal name="sm_wordCount_V_load" val="!31"/>
<literal name="sm_wordCount_V_load" val="!37"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 15, i8 0, i1 1

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
_ifconv1:5 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %zext_ln143, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
_ifconv:5 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %sendWord_data_V_3, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 7157207594535223296, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:2 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_2, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:2 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_1, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 8388608, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:7 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_s, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:8 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_tx_metadata_V, i128 340282366841710302185042122776764219460

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_tx_length_V, i16 300

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sm_wordCount_V_load" val="!0"/>
<literal name="sm_wordCount_V_load" val="!1"/>
<literal name="sm_wordCount_V_load" val="!3"/>
<literal name="sm_wordCount_V_load" val="!4"/>
<literal name="sm_wordCount_V_load" val="!29"/>
<literal name="sm_wordCount_V_load" val="!30"/>
<literal name="sm_wordCount_V_load" val="!31"/>
<literal name="sm_wordCount_V_load" val="!37"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:0 %write_ln345 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 255, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
.exit:0 %ret_ln345 = ret

]]></Node>
<StgValue><ssdm name="ret_ln345"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
