
Matte Box Rev 1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001797c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000042e8  08017b1c  08017b1c  00027b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801be04  0801be04  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  0801be04  0801be04  0002be04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801be0c  0801be0c  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801be0c  0801be0c  0002be0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801be10  0801be10  0002be10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0801be14  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002620  20000238  0801c04c  00030238  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20002858  0801c04c  00032858  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c419  00000000  00000000  00030268  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008057  00000000  00000000  0006c681  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002318  00000000  00000000  000746d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f98  00000000  00000000  000769f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000126c4  00000000  00000000  00078988  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002b2bc  00000000  00000000  0008b04c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b1bf4  00000000  00000000  000b6308  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00167efc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009130  00000000  00000000  00167f78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000238 	.word	0x20000238
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08017b04 	.word	0x08017b04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000023c 	.word	0x2000023c
 80001dc:	08017b04 	.word	0x08017b04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b972 	b.w	8000d78 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9e08      	ldr	r6, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	4688      	mov	r8, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14b      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4615      	mov	r5, r2
 8000abe:	d967      	bls.n	8000b90 <__udivmoddi4+0xe4>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b14a      	cbz	r2, 8000ada <__udivmoddi4+0x2e>
 8000ac6:	f1c2 0720 	rsb	r7, r2, #32
 8000aca:	fa01 f302 	lsl.w	r3, r1, r2
 8000ace:	fa20 f707 	lsr.w	r7, r0, r7
 8000ad2:	4095      	lsls	r5, r2
 8000ad4:	ea47 0803 	orr.w	r8, r7, r3
 8000ad8:	4094      	lsls	r4, r2
 8000ada:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ade:	0c23      	lsrs	r3, r4, #16
 8000ae0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ae4:	fa1f fc85 	uxth.w	ip, r5
 8000ae8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000aec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000af0:	fb07 f10c 	mul.w	r1, r7, ip
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d909      	bls.n	8000b0c <__udivmoddi4+0x60>
 8000af8:	18eb      	adds	r3, r5, r3
 8000afa:	f107 30ff 	add.w	r0, r7, #4294967295
 8000afe:	f080 811b 	bcs.w	8000d38 <__udivmoddi4+0x28c>
 8000b02:	4299      	cmp	r1, r3
 8000b04:	f240 8118 	bls.w	8000d38 <__udivmoddi4+0x28c>
 8000b08:	3f02      	subs	r7, #2
 8000b0a:	442b      	add	r3, r5
 8000b0c:	1a5b      	subs	r3, r3, r1
 8000b0e:	b2a4      	uxth	r4, r4
 8000b10:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b14:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b1c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b20:	45a4      	cmp	ip, r4
 8000b22:	d909      	bls.n	8000b38 <__udivmoddi4+0x8c>
 8000b24:	192c      	adds	r4, r5, r4
 8000b26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2a:	f080 8107 	bcs.w	8000d3c <__udivmoddi4+0x290>
 8000b2e:	45a4      	cmp	ip, r4
 8000b30:	f240 8104 	bls.w	8000d3c <__udivmoddi4+0x290>
 8000b34:	3802      	subs	r0, #2
 8000b36:	442c      	add	r4, r5
 8000b38:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b3c:	eba4 040c 	sub.w	r4, r4, ip
 8000b40:	2700      	movs	r7, #0
 8000b42:	b11e      	cbz	r6, 8000b4c <__udivmoddi4+0xa0>
 8000b44:	40d4      	lsrs	r4, r2
 8000b46:	2300      	movs	r3, #0
 8000b48:	e9c6 4300 	strd	r4, r3, [r6]
 8000b4c:	4639      	mov	r1, r7
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0xbe>
 8000b56:	2e00      	cmp	r6, #0
 8000b58:	f000 80eb 	beq.w	8000d32 <__udivmoddi4+0x286>
 8000b5c:	2700      	movs	r7, #0
 8000b5e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b62:	4638      	mov	r0, r7
 8000b64:	4639      	mov	r1, r7
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	fab3 f783 	clz	r7, r3
 8000b6e:	2f00      	cmp	r7, #0
 8000b70:	d147      	bne.n	8000c02 <__udivmoddi4+0x156>
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d302      	bcc.n	8000b7c <__udivmoddi4+0xd0>
 8000b76:	4282      	cmp	r2, r0
 8000b78:	f200 80fa 	bhi.w	8000d70 <__udivmoddi4+0x2c4>
 8000b7c:	1a84      	subs	r4, r0, r2
 8000b7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b82:	2001      	movs	r0, #1
 8000b84:	4698      	mov	r8, r3
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	d0e0      	beq.n	8000b4c <__udivmoddi4+0xa0>
 8000b8a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b8e:	e7dd      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000b90:	b902      	cbnz	r2, 8000b94 <__udivmoddi4+0xe8>
 8000b92:	deff      	udf	#255	; 0xff
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	f040 808f 	bne.w	8000cbc <__udivmoddi4+0x210>
 8000b9e:	1b49      	subs	r1, r1, r5
 8000ba0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ba4:	fa1f f885 	uxth.w	r8, r5
 8000ba8:	2701      	movs	r7, #1
 8000baa:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bae:	0c23      	lsrs	r3, r4, #16
 8000bb0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bbc:	4299      	cmp	r1, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x124>
 8000bc0:	18eb      	adds	r3, r5, r3
 8000bc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x122>
 8000bc8:	4299      	cmp	r1, r3
 8000bca:	f200 80cd 	bhi.w	8000d68 <__udivmoddi4+0x2bc>
 8000bce:	4684      	mov	ip, r0
 8000bd0:	1a59      	subs	r1, r3, r1
 8000bd2:	b2a3      	uxth	r3, r4
 8000bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bd8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bdc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000be0:	fb08 f800 	mul.w	r8, r8, r0
 8000be4:	45a0      	cmp	r8, r4
 8000be6:	d907      	bls.n	8000bf8 <__udivmoddi4+0x14c>
 8000be8:	192c      	adds	r4, r5, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x14a>
 8000bf0:	45a0      	cmp	r8, r4
 8000bf2:	f200 80b6 	bhi.w	8000d62 <__udivmoddi4+0x2b6>
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	eba4 0408 	sub.w	r4, r4, r8
 8000bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c00:	e79f      	b.n	8000b42 <__udivmoddi4+0x96>
 8000c02:	f1c7 0c20 	rsb	ip, r7, #32
 8000c06:	40bb      	lsls	r3, r7
 8000c08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c10:	fa01 f407 	lsl.w	r4, r1, r7
 8000c14:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c18:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c20:	4325      	orrs	r5, r4
 8000c22:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c26:	0c2c      	lsrs	r4, r5, #16
 8000c28:	fb08 3319 	mls	r3, r8, r9, r3
 8000c2c:	fa1f fa8e 	uxth.w	sl, lr
 8000c30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c34:	fb09 f40a 	mul.w	r4, r9, sl
 8000c38:	429c      	cmp	r4, r3
 8000c3a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c3e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c42:	d90b      	bls.n	8000c5c <__udivmoddi4+0x1b0>
 8000c44:	eb1e 0303 	adds.w	r3, lr, r3
 8000c48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c4c:	f080 8087 	bcs.w	8000d5e <__udivmoddi4+0x2b2>
 8000c50:	429c      	cmp	r4, r3
 8000c52:	f240 8084 	bls.w	8000d5e <__udivmoddi4+0x2b2>
 8000c56:	f1a9 0902 	sub.w	r9, r9, #2
 8000c5a:	4473      	add	r3, lr
 8000c5c:	1b1b      	subs	r3, r3, r4
 8000c5e:	b2ad      	uxth	r5, r5
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c70:	45a2      	cmp	sl, r4
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x1da>
 8000c74:	eb1e 0404 	adds.w	r4, lr, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	d26b      	bcs.n	8000d56 <__udivmoddi4+0x2aa>
 8000c7e:	45a2      	cmp	sl, r4
 8000c80:	d969      	bls.n	8000d56 <__udivmoddi4+0x2aa>
 8000c82:	3802      	subs	r0, #2
 8000c84:	4474      	add	r4, lr
 8000c86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c8e:	eba4 040a 	sub.w	r4, r4, sl
 8000c92:	454c      	cmp	r4, r9
 8000c94:	46c2      	mov	sl, r8
 8000c96:	464b      	mov	r3, r9
 8000c98:	d354      	bcc.n	8000d44 <__udivmoddi4+0x298>
 8000c9a:	d051      	beq.n	8000d40 <__udivmoddi4+0x294>
 8000c9c:	2e00      	cmp	r6, #0
 8000c9e:	d069      	beq.n	8000d74 <__udivmoddi4+0x2c8>
 8000ca0:	ebb1 050a 	subs.w	r5, r1, sl
 8000ca4:	eb64 0403 	sbc.w	r4, r4, r3
 8000ca8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	40fc      	lsrs	r4, r7
 8000cb0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cb4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cb8:	2700      	movs	r7, #0
 8000cba:	e747      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000cbc:	f1c2 0320 	rsb	r3, r2, #32
 8000cc0:	fa20 f703 	lsr.w	r7, r0, r3
 8000cc4:	4095      	lsls	r5, r2
 8000cc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cca:	fa21 f303 	lsr.w	r3, r1, r3
 8000cce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd2:	4338      	orrs	r0, r7
 8000cd4:	0c01      	lsrs	r1, r0, #16
 8000cd6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cda:	fa1f f885 	uxth.w	r8, r5
 8000cde:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb07 f308 	mul.w	r3, r7, r8
 8000cea:	428b      	cmp	r3, r1
 8000cec:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf0:	d907      	bls.n	8000d02 <__udivmoddi4+0x256>
 8000cf2:	1869      	adds	r1, r5, r1
 8000cf4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cf8:	d22f      	bcs.n	8000d5a <__udivmoddi4+0x2ae>
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d92d      	bls.n	8000d5a <__udivmoddi4+0x2ae>
 8000cfe:	3f02      	subs	r7, #2
 8000d00:	4429      	add	r1, r5
 8000d02:	1acb      	subs	r3, r1, r3
 8000d04:	b281      	uxth	r1, r0
 8000d06:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d12:	fb00 f308 	mul.w	r3, r0, r8
 8000d16:	428b      	cmp	r3, r1
 8000d18:	d907      	bls.n	8000d2a <__udivmoddi4+0x27e>
 8000d1a:	1869      	adds	r1, r5, r1
 8000d1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d20:	d217      	bcs.n	8000d52 <__udivmoddi4+0x2a6>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d915      	bls.n	8000d52 <__udivmoddi4+0x2a6>
 8000d26:	3802      	subs	r0, #2
 8000d28:	4429      	add	r1, r5
 8000d2a:	1ac9      	subs	r1, r1, r3
 8000d2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d30:	e73b      	b.n	8000baa <__udivmoddi4+0xfe>
 8000d32:	4637      	mov	r7, r6
 8000d34:	4630      	mov	r0, r6
 8000d36:	e709      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000d38:	4607      	mov	r7, r0
 8000d3a:	e6e7      	b.n	8000b0c <__udivmoddi4+0x60>
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	e6fb      	b.n	8000b38 <__udivmoddi4+0x8c>
 8000d40:	4541      	cmp	r1, r8
 8000d42:	d2ab      	bcs.n	8000c9c <__udivmoddi4+0x1f0>
 8000d44:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d48:	eb69 020e 	sbc.w	r2, r9, lr
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	4613      	mov	r3, r2
 8000d50:	e7a4      	b.n	8000c9c <__udivmoddi4+0x1f0>
 8000d52:	4660      	mov	r0, ip
 8000d54:	e7e9      	b.n	8000d2a <__udivmoddi4+0x27e>
 8000d56:	4618      	mov	r0, r3
 8000d58:	e795      	b.n	8000c86 <__udivmoddi4+0x1da>
 8000d5a:	4667      	mov	r7, ip
 8000d5c:	e7d1      	b.n	8000d02 <__udivmoddi4+0x256>
 8000d5e:	4681      	mov	r9, r0
 8000d60:	e77c      	b.n	8000c5c <__udivmoddi4+0x1b0>
 8000d62:	3802      	subs	r0, #2
 8000d64:	442c      	add	r4, r5
 8000d66:	e747      	b.n	8000bf8 <__udivmoddi4+0x14c>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	442b      	add	r3, r5
 8000d6e:	e72f      	b.n	8000bd0 <__udivmoddi4+0x124>
 8000d70:	4638      	mov	r0, r7
 8000d72:	e708      	b.n	8000b86 <__udivmoddi4+0xda>
 8000d74:	4637      	mov	r7, r6
 8000d76:	e6e9      	b.n	8000b4c <__udivmoddi4+0xa0>

08000d78 <__aeabi_idiv0>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <DWT_Init>:
 * Initialization routine.
 * You might need to enable access to DWT registers on Cortex-M7
 *   DWT->LAR = 0xC5ACCE55
 */
void DWT_Init(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
    //if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000d80:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <DWT_Init+0x2c>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <DWT_Init+0x2c>)
 8000d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d8a:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 8000d8c:	4b07      	ldr	r3, [pc, #28]	; (8000dac <DWT_Init+0x30>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <DWT_Init+0x30>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <DWT_Init+0x30>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6013      	str	r3, [r2, #0]
    //}
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000edf0 	.word	0xe000edf0
 8000dac:	e0001000 	.word	0xe0001000

08000db0 <DWT_Delay>:
 * No need to check an overflow. Let it just tick :)
 *
 * @param uint32_t us  Number of microseconds to delay for
 */
void DWT_Delay(uint32_t us) // microseconds
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 8000db8:	4b0d      	ldr	r3, [pc, #52]	; (8000df0 <DWT_Delay+0x40>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	60fb      	str	r3, [r7, #12]
             delayTicks = us * (SystemCoreClock/1000000);
 8000dbe:	4b0d      	ldr	r3, [pc, #52]	; (8000df4 <DWT_Delay+0x44>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a0d      	ldr	r2, [pc, #52]	; (8000df8 <DWT_Delay+0x48>)
 8000dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc8:	0c9a      	lsrs	r2, r3, #18
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	fb02 f303 	mul.w	r3, r2, r3
 8000dd0:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 8000dd2:	bf00      	nop
 8000dd4:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <DWT_Delay+0x40>)
 8000dd6:	685a      	ldr	r2, [r3, #4]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	68ba      	ldr	r2, [r7, #8]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d8f8      	bhi.n	8000dd4 <DWT_Delay+0x24>
}
 8000de2:	bf00      	nop
 8000de4:	3714      	adds	r7, #20
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e0001000 	.word	0xe0001000
 8000df4:	2000004c 	.word	0x2000004c
 8000df8:	431bde83 	.word	0x431bde83

08000dfc <updateFilterSection>:
 *******************************************************************************/

/*******************************************************************************
 * GLOBAL FUNCTIONS
 *******************************************************************************/
filterSectionStatus_t updateFilterSection(detectedTags_t *dTag, filterSection_t *currentFilters){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
	filterSectionStatus_t status = NO_CHANGE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	77fb      	strb	r3, [r7, #31]
	bool UIDMatched = false;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	77bb      	strb	r3, [r7, #30]
	uint8_t tempZero[10] = {0};
 8000e0e:	f107 030c 	add.w	r3, r7, #12
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	811a      	strh	r2, [r3, #8]
	// For Loop Variables
	uint8_t detectedTag;
	uint8_t currentTag;

	// Look for filters that have been removed
	for (currentTag = 0; currentTag < FILTER_SECTION_SIZE; currentTag++) {
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	773b      	strb	r3, [r7, #28]
 8000e1e:	e07d      	b.n	8000f1c <updateFilterSection+0x120>
		UIDMatched = false;
 8000e20:	2300      	movs	r3, #0
 8000e22:	77bb      	strb	r3, [r7, #30]
		// Take each current filter tag UID and try to locate it within the detected tags.
		for (detectedTag = 0; detectedTag < FILTER_SECTION_SIZE; detectedTag++){
 8000e24:	2300      	movs	r3, #0
 8000e26:	777b      	strb	r3, [r7, #29]
 8000e28:	e02f      	b.n	8000e8a <updateFilterSection+0x8e>
			if (memcmp(dTag->filterTags[detectedTag].tagUID, currentFilters->filter[currentTag].filterTagUID, 8) == 0){
 8000e2a:	7f7a      	ldrb	r2, [r7, #29]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	00db      	lsls	r3, r3, #3
 8000e30:	4413      	add	r3, r2
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	4413      	add	r3, r2
 8000e38:	1c58      	adds	r0, r3, #1
 8000e3a:	7f3a      	ldrb	r2, [r7, #28]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	00db      	lsls	r3, r3, #3
 8000e40:	4413      	add	r3, r2
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	4413      	add	r3, r2
 8000e46:	3308      	adds	r3, #8
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	3303      	adds	r3, #3
 8000e4e:	2208      	movs	r2, #8
 8000e50:	4619      	mov	r1, r3
 8000e52:	f016 fa31 	bl	80172b8 <memcmp>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d113      	bne.n	8000e84 <updateFilterSection+0x88>
				// To Prevent matching 2 empty stages
				if (memcmp(dTag->filterTags[detectedTag].tagUID, tempZero, 8) != 0){
 8000e5c:	7f7a      	ldrb	r2, [r7, #29]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	4413      	add	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	4413      	add	r3, r2
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	f107 010c 	add.w	r1, r7, #12
 8000e70:	2208      	movs	r2, #8
 8000e72:	4618      	mov	r0, r3
 8000e74:	f016 fa20 	bl	80172b8 <memcmp>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d002      	beq.n	8000e84 <updateFilterSection+0x88>
					// Found a match. The tag is still here.
					UIDMatched = true;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	77bb      	strb	r3, [r7, #30]
					break;
 8000e82:	e005      	b.n	8000e90 <updateFilterSection+0x94>
		for (detectedTag = 0; detectedTag < FILTER_SECTION_SIZE; detectedTag++){
 8000e84:	7f7b      	ldrb	r3, [r7, #29]
 8000e86:	3301      	adds	r3, #1
 8000e88:	777b      	strb	r3, [r7, #29]
 8000e8a:	7f7b      	ldrb	r3, [r7, #29]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d9cc      	bls.n	8000e2a <updateFilterSection+0x2e>
				}
			}
		}

		if (!UIDMatched){
 8000e90:	7fbb      	ldrb	r3, [r7, #30]
 8000e92:	f083 0301 	eor.w	r3, r3, #1
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d03c      	beq.n	8000f16 <updateFilterSection+0x11a>
			// Make sure the UID is not all 0's
			if (memcmp(currentFilters->filter[currentTag].filterTagUID, tempZero, 8) != 0){
 8000e9c:	7f3a      	ldrb	r2, [r7, #28]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	4413      	add	r3, r2
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	3308      	adds	r3, #8
 8000eaa:	683a      	ldr	r2, [r7, #0]
 8000eac:	4413      	add	r3, r2
 8000eae:	3303      	adds	r3, #3
 8000eb0:	f107 010c 	add.w	r1, r7, #12
 8000eb4:	2208      	movs	r2, #8
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f016 f9fe 	bl	80172b8 <memcmp>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d029      	beq.n	8000f16 <updateFilterSection+0x11a>
				// A filter has been taken out
				// Clear UID, Name, and Position
				memset(currentFilters->filter[currentTag].filterTagUID, 0x00, 8);
 8000ec2:	7f3a      	ldrb	r2, [r7, #28]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	4413      	add	r3, r2
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	4413      	add	r3, r2
 8000ece:	3308      	adds	r3, #8
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	3303      	adds	r3, #3
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f016 fa06 	bl	80172ec <memset>
				memset(currentFilters->filter[currentTag].filterName, 0x00, 10);
 8000ee0:	7f3a      	ldrb	r2, [r7, #28]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	4413      	add	r3, r2
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	4413      	add	r3, r2
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	220a      	movs	r2, #10
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f016 f9f8 	bl	80172ec <memset>
				currentFilters->filter[currentTag].position = 0;
 8000efc:	7f3a      	ldrb	r2, [r7, #28]
 8000efe:	6839      	ldr	r1, [r7, #0]
 8000f00:	4613      	mov	r3, r2
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	4413      	add	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4413      	add	r3, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	3313      	adds	r3, #19
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
				status = FILTER_REMOVED;
 8000f12:	2301      	movs	r3, #1
 8000f14:	77fb      	strb	r3, [r7, #31]
	for (currentTag = 0; currentTag < FILTER_SECTION_SIZE; currentTag++) {
 8000f16:	7f3b      	ldrb	r3, [r7, #28]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	773b      	strb	r3, [r7, #28]
 8000f1c:	7f3b      	ldrb	r3, [r7, #28]
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	f67f af7e 	bls.w	8000e20 <updateFilterSection+0x24>
			}
		}
	}

	// Look for filters that have been installed
	for (detectedTag = 0; detectedTag < FILTER_SECTION_SIZE; detectedTag++){
 8000f24:	2300      	movs	r3, #0
 8000f26:	777b      	strb	r3, [r7, #29]
 8000f28:	e0e3      	b.n	80010f2 <updateFilterSection+0x2f6>
		UIDMatched = false;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	77bb      	strb	r3, [r7, #30]
		// Loop through each detected UID and try to find it within the current filters
		for (currentTag = 0; currentTag < FILTER_SECTION_SIZE; currentTag++){
 8000f2e:	2300      	movs	r3, #0
 8000f30:	773b      	strb	r3, [r7, #28]
 8000f32:	e01e      	b.n	8000f72 <updateFilterSection+0x176>
			if (memcmp(dTag->filterTags[detectedTag].tagUID, currentFilters->filter[currentTag].filterTagUID, 8) == 0){
 8000f34:	7f7a      	ldrb	r2, [r7, #29]
 8000f36:	4613      	mov	r3, r2
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	4413      	add	r3, r2
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	1c58      	adds	r0, r3, #1
 8000f44:	7f3a      	ldrb	r2, [r7, #28]
 8000f46:	4613      	mov	r3, r2
 8000f48:	00db      	lsls	r3, r3, #3
 8000f4a:	4413      	add	r3, r2
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	4413      	add	r3, r2
 8000f50:	3308      	adds	r3, #8
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	4413      	add	r3, r2
 8000f56:	3303      	adds	r3, #3
 8000f58:	2208      	movs	r2, #8
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f016 f9ac 	bl	80172b8 <memcmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <updateFilterSection+0x170>
				// Found a match. The tag is still installed.
				UIDMatched = true;
 8000f66:	2301      	movs	r3, #1
 8000f68:	77bb      	strb	r3, [r7, #30]
				break;
 8000f6a:	e005      	b.n	8000f78 <updateFilterSection+0x17c>
		for (currentTag = 0; currentTag < FILTER_SECTION_SIZE; currentTag++){
 8000f6c:	7f3b      	ldrb	r3, [r7, #28]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	773b      	strb	r3, [r7, #28]
 8000f72:	7f3b      	ldrb	r3, [r7, #28]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d9dd      	bls.n	8000f34 <updateFilterSection+0x138>
			}
		}

		if (!UIDMatched){
 8000f78:	7fbb      	ldrb	r3, [r7, #30]
 8000f7a:	f083 0301 	eor.w	r3, r3, #1
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 80b3 	beq.w	80010ec <updateFilterSection+0x2f0>
			// Make sure the detected UID is not all 0's
			if (memcmp(dTag->filterTags[detectedTag].tagUID, tempZero, 8) != 0){
 8000f86:	7f7a      	ldrb	r2, [r7, #29]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	00db      	lsls	r3, r3, #3
 8000f8c:	4413      	add	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	4413      	add	r3, r2
 8000f94:	3301      	adds	r3, #1
 8000f96:	f107 010c 	add.w	r1, r7, #12
 8000f9a:	2208      	movs	r2, #8
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f016 f98b 	bl	80172b8 <memcmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f000 80a1 	beq.w	80010ec <updateFilterSection+0x2f0>
				bool filterEmpty; // Holder for the empty filter position
				uint8_t stagePos;
				uint8_t filterPos;

				// Check the name to see if it isn't all zero's
				if (memcmp(dTag->filterTags[detectedTag].tagName, tempZero, 10) != 0){
 8000faa:	7f7a      	ldrb	r2, [r7, #29]
 8000fac:	4613      	mov	r3, r2
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	4413      	add	r3, r2
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	3308      	adds	r3, #8
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	3301      	adds	r3, #1
 8000fbc:	f107 010c 	add.w	r1, r7, #12
 8000fc0:	220a      	movs	r2, #10
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f016 f978 	bl	80172b8 <memcmp>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f000 808c 	beq.w	80010e8 <updateFilterSection+0x2ec>
					// Find first empty stage
					for (stagePos = 0; stagePos < FILTER_SECTION_SIZE; stagePos++){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	767b      	strb	r3, [r7, #25]
 8000fd4:	e021      	b.n	800101a <updateFilterSection+0x21e>
						stageEmpty = true; // Assume the stage is empty
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	76fb      	strb	r3, [r7, #27]
						for (uint8_t curFilter = 0; curFilter < FILTER_SECTION_SIZE; curFilter++){
 8000fda:	2300      	movs	r3, #0
 8000fdc:	75fb      	strb	r3, [r7, #23]
 8000fde:	e013      	b.n	8001008 <updateFilterSection+0x20c>
							if (currentFilters->filter[curFilter].position == stagePos + 1){
 8000fe0:	7dfa      	ldrb	r2, [r7, #23]
 8000fe2:	6839      	ldr	r1, [r7, #0]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	4413      	add	r3, r2
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	4413      	add	r3, r2
 8000fee:	440b      	add	r3, r1
 8000ff0:	3313      	adds	r3, #19
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	7e7b      	ldrb	r3, [r7, #25]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d101      	bne.n	8001002 <updateFilterSection+0x206>
								//There is a filter loaded in this position
								stageEmpty = false;
 8000ffe:	2300      	movs	r3, #0
 8001000:	76fb      	strb	r3, [r7, #27]
						for (uint8_t curFilter = 0; curFilter < FILTER_SECTION_SIZE; curFilter++){
 8001002:	7dfb      	ldrb	r3, [r7, #23]
 8001004:	3301      	adds	r3, #1
 8001006:	75fb      	strb	r3, [r7, #23]
 8001008:	7dfb      	ldrb	r3, [r7, #23]
 800100a:	2b02      	cmp	r3, #2
 800100c:	d9e8      	bls.n	8000fe0 <updateFilterSection+0x1e4>
							}
						}

						if (stageEmpty) {
 800100e:	7efb      	ldrb	r3, [r7, #27]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d106      	bne.n	8001022 <updateFilterSection+0x226>
					for (stagePos = 0; stagePos < FILTER_SECTION_SIZE; stagePos++){
 8001014:	7e7b      	ldrb	r3, [r7, #25]
 8001016:	3301      	adds	r3, #1
 8001018:	767b      	strb	r3, [r7, #25]
 800101a:	7e7b      	ldrb	r3, [r7, #25]
 800101c:	2b02      	cmp	r3, #2
 800101e:	d9da      	bls.n	8000fd6 <updateFilterSection+0x1da>
 8001020:	e000      	b.n	8001024 <updateFilterSection+0x228>
							// Searched through all Filter positions, and this stage is empty
							break; // Break for loop and access stagePos for first empty stage
 8001022:	bf00      	nop
						}
					}

					// There is a scenario where the first position in currentFilters is taken, but assigned to a different slot
					// Find the first open position in currentFilters to prevent overwriting a tag
					for (filterPos = 0; filterPos < FILTER_SECTION_SIZE; filterPos++) {
 8001024:	2300      	movs	r3, #0
 8001026:	763b      	strb	r3, [r7, #24]
 8001028:	e01c      	b.n	8001064 <updateFilterSection+0x268>
						filterEmpty = true;	// Assume there's nothing in the filter position
 800102a:	2301      	movs	r3, #1
 800102c:	76bb      	strb	r3, [r7, #26]
						if (memcmp(currentFilters->filter[filterPos].filterTagUID, tempZero, 10) != 0) {
 800102e:	7e3a      	ldrb	r2, [r7, #24]
 8001030:	4613      	mov	r3, r2
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	4413      	add	r3, r2
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4413      	add	r3, r2
 800103a:	3308      	adds	r3, #8
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	4413      	add	r3, r2
 8001040:	3303      	adds	r3, #3
 8001042:	f107 010c 	add.w	r1, r7, #12
 8001046:	220a      	movs	r2, #10
 8001048:	4618      	mov	r0, r3
 800104a:	f016 f935 	bl	80172b8 <memcmp>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <updateFilterSection+0x25c>
							// Something is in the filter position
							filterEmpty = false;
 8001054:	2300      	movs	r3, #0
 8001056:	76bb      	strb	r3, [r7, #26]
						}

						if (filterEmpty) {
 8001058:	7ebb      	ldrb	r3, [r7, #26]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d106      	bne.n	800106c <updateFilterSection+0x270>
					for (filterPos = 0; filterPos < FILTER_SECTION_SIZE; filterPos++) {
 800105e:	7e3b      	ldrb	r3, [r7, #24]
 8001060:	3301      	adds	r3, #1
 8001062:	763b      	strb	r3, [r7, #24]
 8001064:	7e3b      	ldrb	r3, [r7, #24]
 8001066:	2b02      	cmp	r3, #2
 8001068:	d9df      	bls.n	800102a <updateFilterSection+0x22e>
 800106a:	e000      	b.n	800106e <updateFilterSection+0x272>
							// Found an empty position in currentFilters - OK to write into this position.
							break;
 800106c:	bf00      	nop
						}
					}

					// The first open stage is stored in stagePos
					// Write the new UID, Name, and Position
					memcpy(currentFilters->filter[filterPos].filterTagUID, dTag->filterTags[detectedTag].tagUID, 8);
 800106e:	7e3a      	ldrb	r2, [r7, #24]
 8001070:	4613      	mov	r3, r2
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	4413      	add	r3, r2
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	4413      	add	r3, r2
 800107a:	3308      	adds	r3, #8
 800107c:	683a      	ldr	r2, [r7, #0]
 800107e:	4413      	add	r3, r2
 8001080:	1cd8      	adds	r0, r3, #3
 8001082:	7f7a      	ldrb	r2, [r7, #29]
 8001084:	4613      	mov	r3, r2
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	4413      	add	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	4413      	add	r3, r2
 8001090:	3301      	adds	r3, #1
 8001092:	2208      	movs	r2, #8
 8001094:	4619      	mov	r1, r3
 8001096:	f016 f91e 	bl	80172d6 <memcpy>
					memcpy(currentFilters->filter[filterPos].filterName, dTag->filterTags[detectedTag].tagName, 10);
 800109a:	7e3a      	ldrb	r2, [r7, #24]
 800109c:	4613      	mov	r3, r2
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	4413      	add	r3, r2
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	4413      	add	r3, r2
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	4413      	add	r3, r2
 80010aa:	1c58      	adds	r0, r3, #1
 80010ac:	7f7a      	ldrb	r2, [r7, #29]
 80010ae:	4613      	mov	r3, r2
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	4413      	add	r3, r2
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	3308      	adds	r3, #8
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	4413      	add	r3, r2
 80010bc:	3301      	adds	r3, #1
 80010be:	220a      	movs	r2, #10
 80010c0:	4619      	mov	r1, r3
 80010c2:	f016 f908 	bl	80172d6 <memcpy>
					currentFilters->filter[filterPos].position = stagePos + 1;
 80010c6:	7e3a      	ldrb	r2, [r7, #24]
 80010c8:	7e7b      	ldrb	r3, [r7, #25]
 80010ca:	3301      	adds	r3, #1
 80010cc:	b2d8      	uxtb	r0, r3
 80010ce:	6839      	ldr	r1, [r7, #0]
 80010d0:	4613      	mov	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	4413      	add	r3, r2
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	4413      	add	r3, r2
 80010da:	440b      	add	r3, r1
 80010dc:	3313      	adds	r3, #19
 80010de:	4602      	mov	r2, r0
 80010e0:	701a      	strb	r2, [r3, #0]
					status = FILTER_INSTALLED;
 80010e2:	2302      	movs	r3, #2
 80010e4:	77fb      	strb	r3, [r7, #31]
 80010e6:	e001      	b.n	80010ec <updateFilterSection+0x2f0>
				} else {
					// The name is unknown
					status = UNKNOWN_FILTER_NAME;
 80010e8:	2303      	movs	r3, #3
 80010ea:	77fb      	strb	r3, [r7, #31]
	for (detectedTag = 0; detectedTag < FILTER_SECTION_SIZE; detectedTag++){
 80010ec:	7f7b      	ldrb	r3, [r7, #29]
 80010ee:	3301      	adds	r3, #1
 80010f0:	777b      	strb	r3, [r7, #29]
 80010f2:	7f7b      	ldrb	r3, [r7, #29]
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	f67f af18 	bls.w	8000f2a <updateFilterSection+0x12e>
			}
		}
	}

	// Update the filter counts
	currentFilters->filterCount = dTag->tagCount;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	781a      	ldrb	r2, [r3, #0]
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	701a      	strb	r2, [r3, #0]

	return status;
 8001102:	7ffb      	ldrb	r3, [r7, #31]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3720      	adds	r7, #32
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <setupIOs>:

/*******************************************************************************
 * GLOBAL FUNCTIONS
 *******************************************************************************/

void setupIOs(void){
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af02      	add	r7, sp, #8

	// Initialize the temperature sensor
	LM75B_Init(&hi2c1, AUX_POWER_GPIO_Port, AUX_POWER_Pin);
 8001112:	2220      	movs	r2, #32
 8001114:	4921      	ldr	r1, [pc, #132]	; (800119c <setupIOs+0x90>)
 8001116:	4822      	ldr	r0, [pc, #136]	; (80011a0 <setupIOs+0x94>)
 8001118:	f002 fc3c 	bl	8003994 <LM75B_Init>

	// Initialize and Setup the E-Paper Display
	EPD_Init(EPD_2_0, &hspi2, &epd1);
 800111c:	4a21      	ldr	r2, [pc, #132]	; (80011a4 <setupIOs+0x98>)
 800111e:	4922      	ldr	r1, [pc, #136]	; (80011a8 <setupIOs+0x9c>)
 8001120:	2002      	movs	r0, #2
 8001122:	f000 fdbf 	bl	8001ca4 <EPD_Init>

	// Initialize the GFX Library for the EPD
	Canvas_Init(&canvas1, epd1.dots_per_line, epd1.lines_per_display);
 8001126:	4b1f      	ldr	r3, [pc, #124]	; (80011a4 <setupIOs+0x98>)
 8001128:	8e59      	ldrh	r1, [r3, #50]	; 0x32
 800112a:	4b1e      	ldr	r3, [pc, #120]	; (80011a4 <setupIOs+0x98>)
 800112c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800112e:	461a      	mov	r2, r3
 8001130:	481e      	ldr	r0, [pc, #120]	; (80011ac <setupIOs+0xa0>)
 8001132:	f001 ff75 	bl	8003020 <Canvas_Init>
	// Text rotation for a vertical display orientation
	canvas_SetRotate(&canvas1, ROTATE_90);
 8001136:	2101      	movs	r1, #1
 8001138:	481c      	ldr	r0, [pc, #112]	; (80011ac <setupIOs+0xa0>)
 800113a:	f002 f99b 	bl	8003474 <canvas_SetRotate>

	// Clear the EPD
	EPD_begin(&epd1);
 800113e:	4819      	ldr	r0, [pc, #100]	; (80011a4 <setupIOs+0x98>)
 8001140:	f000 fee4 	bl	8001f0c <EPD_begin>
	EPD_clear(&epd1);
 8001144:	4817      	ldr	r0, [pc, #92]	; (80011a4 <setupIOs+0x98>)
 8001146:	f001 fa6d 	bl	8002624 <EPD_clear>
	EPD_end(&epd1);
 800114a:	4816      	ldr	r0, [pc, #88]	; (80011a4 <setupIOs+0x98>)
 800114c:	f001 f94e 	bl	80023ec <EPD_end>

	// Render a string of text to the buffer image
	canvas_setBGImage(&canvas1, image_background);
 8001150:	4917      	ldr	r1, [pc, #92]	; (80011b0 <setupIOs+0xa4>)
 8001152:	4816      	ldr	r0, [pc, #88]	; (80011ac <setupIOs+0xa0>)
 8001154:	f002 fb77 	bl	8003846 <canvas_setBGImage>
	canvas_DrawStringAt(&canvas1, 10, 3, "FILTERS", &Font16, 1);
 8001158:	2301      	movs	r3, #1
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <setupIOs+0xa8>)
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <setupIOs+0xac>)
 8001162:	2203      	movs	r2, #3
 8001164:	210a      	movs	r1, #10
 8001166:	4811      	ldr	r0, [pc, #68]	; (80011ac <setupIOs+0xa0>)
 8001168:	f002 fb27 	bl	80037ba <canvas_DrawStringAt>
	// Update the EPD with the new image
	canvas_PrintEPD(&canvas1, &epd1);
 800116c:	490d      	ldr	r1, [pc, #52]	; (80011a4 <setupIOs+0x98>)
 800116e:	480f      	ldr	r0, [pc, #60]	; (80011ac <setupIOs+0xa0>)
 8001170:	f002 fb54 	bl	800381c <canvas_PrintEPD>
	//  BQ27441_Init(&hi2c1, &lipo1);
	//  // Setup the Fuel Gauge
	//  BQ27441_Setup(&lipo1);

	// Initialize the SD Card
	dataLoggerInit(SDIO_POWER_GPIO_Port, SDIO_POWER_Pin);
 8001174:	2140      	movs	r1, #64	; 0x40
 8001176:	4811      	ldr	r0, [pc, #68]	; (80011bc <setupIOs+0xb0>)
 8001178:	f000 fb90 	bl	800189c <dataLoggerInit>

	HAL_GPIO_WritePin(RFID_POWER_GPIO_Port, RFID_POWER_Pin, GPIO_PIN_SET);
 800117c:	2201      	movs	r2, #1
 800117e:	2108      	movs	r1, #8
 8001180:	480f      	ldr	r0, [pc, #60]	; (80011c0 <setupIOs+0xb4>)
 8001182:	f004 fcf7 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001186:	2005      	movs	r0, #5
 8001188:	f004 fa04 	bl	8005594 <HAL_Delay>
	spiInit(&hspi1);
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <setupIOs+0xb8>)
 800118e:	f003 fa4b 	bl	8004628 <spiInit>

	rfidControllerInit();
 8001192:	f003 f925 	bl	80043e0 <rfidControllerInit>
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40020400 	.word	0x40020400
 80011a0:	20000fec 	.word	0x20000fec
 80011a4:	20000eec 	.word	0x20000eec
 80011a8:	20000f94 	.word	0x20000f94
 80011ac:	20000f78 	.word	0x20000f78
 80011b0:	08017d30 	.word	0x08017d30
 80011b4:	2000003c 	.word	0x2000003c
 80011b8:	08017b1c 	.word	0x08017b1c
 80011bc:	40020800 	.word	0x40020800
 80011c0:	40020000 	.word	0x40020000
 80011c4:	200010e4 	.word	0x200010e4

080011c8 <processIOs>:


void processIOs(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	; 0x28
 80011cc:	af00      	add	r7, sp, #0
	int8_t tmpTemp;

	while (1) {

		// Keep the RFAL Happy
		rfalWorker();
 80011ce:	f00d fadb 	bl	800e788 <rfalWorker>

		// Check ISR events
		checkISREvents();
 80011d2:	f000 f89d 	bl	8001310 <checkISREvents>

		switch (processState) {
 80011d6:	4b46      	ldr	r3, [pc, #280]	; (80012f0 <processIOs+0x128>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b04      	cmp	r3, #4
 80011dc:	d8f7      	bhi.n	80011ce <processIOs+0x6>
 80011de:	a201      	add	r2, pc, #4	; (adr r2, 80011e4 <processIOs+0x1c>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	080011f9 	.word	0x080011f9
 80011e8:	08001267 	.word	0x08001267
 80011ec:	08001297 	.word	0x08001297
 80011f0:	0800129f 	.word	0x0800129f
 80011f4:	080012bd 	.word	0x080012bd

				// Check on the CLI to see if any new commands are present
				//checkCliStatus();

				// Find filters present in the matte box
				checkFilterTags(&dTags);
 80011f8:	483e      	ldr	r0, [pc, #248]	; (80012f4 <processIOs+0x12c>)
 80011fa:	f003 f911 	bl	8004420 <checkFilterTags>

				// Compare found filter tags with previous filter section
				filterStatus = updateFilterSection(&dTags, &fSection);
 80011fe:	493e      	ldr	r1, [pc, #248]	; (80012f8 <processIOs+0x130>)
 8001200:	483c      	ldr	r0, [pc, #240]	; (80012f4 <processIOs+0x12c>)
 8001202:	f7ff fdfb 	bl	8000dfc <updateFilterSection>
 8001206:	4603      	mov	r3, r0
 8001208:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

				switch (filterStatus) {
 800120c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001210:	2b03      	cmp	r3, #3
 8001212:	d819      	bhi.n	8001248 <processIOs+0x80>
 8001214:	a201      	add	r2, pc, #4	; (adr r2, 800121c <processIOs+0x54>)
 8001216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121a:	bf00      	nop
 800121c:	08001249 	.word	0x08001249
 8001220:	0800122d 	.word	0x0800122d
 8001224:	0800122d 	.word	0x0800122d
 8001228:	08001241 	.word	0x08001241
						break;

					case FILTER_REMOVED:
					case FILTER_INSTALLED:
						// Update the EPD with the new filter line up.
						canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 800122c:	2300      	movs	r3, #0
 800122e:	4a32      	ldr	r2, [pc, #200]	; (80012f8 <processIOs+0x130>)
 8001230:	4932      	ldr	r1, [pc, #200]	; (80012fc <processIOs+0x134>)
 8001232:	4833      	ldr	r0, [pc, #204]	; (8001300 <processIOs+0x138>)
 8001234:	f001 ff38 	bl	80030a8 <canvas_DrawFilters>
						// Log to the SD Card
						SDDataLog(&fSection);
 8001238:	482f      	ldr	r0, [pc, #188]	; (80012f8 <processIOs+0x130>)
 800123a:	f000 fcc7 	bl	8001bcc <SDDataLog>
						break;
 800123e:	e003      	b.n	8001248 <processIOs+0x80>

					case UNKNOWN_FILTER_NAME:
						// Change state
						processState = UPDATE_FILTER_NAME;
 8001240:	4b2b      	ldr	r3, [pc, #172]	; (80012f0 <processIOs+0x128>)
 8001242:	2202      	movs	r2, #2
 8001244:	701a      	strb	r2, [r3, #0]
						break;
 8001246:	bf00      	nop
				}

				// Set the RFID Chip into Wake Up Mode
				ReturnCode err = startWakeUpMode();
 8001248:	f003 f9b6 	bl	80045b8 <startWakeUpMode>
 800124c:	4603      	mov	r3, r0
 800124e:	84bb      	strh	r3, [r7, #36]	; 0x24
				if (err == ERR_NONE) {
 8001250:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001252:	2b00      	cmp	r3, #0
 8001254:	d102      	bne.n	800125c <processIOs+0x94>
					processState = RFID_WAKEUP_MODE;
 8001256:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <processIOs+0x128>)
 8001258:	2203      	movs	r2, #3
 800125a:	701a      	strb	r2, [r3, #0]
				}

//				gotoSleep();
//				SystemClock_Config();

				HAL_Delay(500);
 800125c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001260:	f004 f998 	bl	8005594 <HAL_Delay>
				break;
 8001264:	e043      	b.n	80012ee <processIOs+0x126>

			case CHANGE_FILTER_POS:
				// Wait for another button press. Timeout after X amount of time.
				if (timeoutCtr >= FILTER_POSITION_TIMEOUT) {
 8001266:	4b27      	ldr	r3, [pc, #156]	; (8001304 <processIOs+0x13c>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800126e:	d308      	bcc.n	8001282 <processIOs+0xba>
					// Draw stored
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 8001270:	2300      	movs	r3, #0
 8001272:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <processIOs+0x130>)
 8001274:	4921      	ldr	r1, [pc, #132]	; (80012fc <processIOs+0x134>)
 8001276:	4822      	ldr	r0, [pc, #136]	; (8001300 <processIOs+0x138>)
 8001278:	f001 ff16 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 800127c:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <processIOs+0x128>)
 800127e:	2203      	movs	r2, #3
 8001280:	701a      	strb	r2, [r3, #0]
				}

				HAL_Delay(1);
 8001282:	2001      	movs	r0, #1
 8001284:	f004 f986 	bl	8005594 <HAL_Delay>
				timeoutCtr++;
 8001288:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <processIOs+0x13c>)
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	3301      	adds	r3, #1
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <processIOs+0x13c>)
 8001292:	801a      	strh	r2, [r3, #0]
				break;
 8001294:	e02b      	b.n	80012ee <processIOs+0x126>

			case UPDATE_FILTER_NAME:

				// Place Holder
				processState = NORMAL_OPERATION;
 8001296:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <processIOs+0x128>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
				break;
 800129c:	e027      	b.n	80012ee <processIOs+0x126>

			case RFID_WAKEUP_MODE:
				// Handle an external wake up from the RFID chip
				if (rfalWakeUpModeHasWoke()){
 800129e:	f00e fca3 	bl	800fbe8 <rfalWakeUpModeHasWoke>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d021      	beq.n	80012ec <processIOs+0x124>
					rfalWakeUpModeStop();
 80012a8:	f00e fd8a 	bl	800fdc0 <rfalWakeUpModeStop>
					processState = NORMAL_OPERATION;
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <processIOs+0x128>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
					CDC_Transmit_FS("INTERRUPT\r\n", 11);
 80012b2:	210b      	movs	r1, #11
 80012b4:	4814      	ldr	r0, [pc, #80]	; (8001308 <processIOs+0x140>)
 80012b6:	f015 fb83 	bl	80169c0 <CDC_Transmit_FS>
				}
				break;
 80012ba:	e017      	b.n	80012ec <processIOs+0x124>
//				sprintf(tmpStr, "Amplitude: %d, Phase: %d\r\n", ampMeas, phsMeas);
//
//				CDC_Transmit_FS(tmpStr, strlen((char *)tmpStr));
//				HAL_Delay(100);

				LM75B_ReadTemp(&tmpTemp);
 80012bc:	1cfb      	adds	r3, r7, #3
 80012be:	4618      	mov	r0, r3
 80012c0:	f002 fbac 	bl	8003a1c <LM75B_ReadTemp>
				sprintf(tmpStr, "Temperature: %d\r\n", tmpTemp);
 80012c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012c8:	461a      	mov	r2, r3
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	490f      	ldr	r1, [pc, #60]	; (800130c <processIOs+0x144>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f016 f8cc 	bl	801746c <siprintf>
				CDC_Transmit_FS(tmpStr, strlen((char *)tmpStr));
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7fe ff82 	bl	80001e0 <strlen>
 80012dc:	4603      	mov	r3, r0
 80012de:	b29a      	uxth	r2, r3
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f015 fb6b 	bl	80169c0 <CDC_Transmit_FS>

				break;
 80012ea:	e000      	b.n	80012ee <processIOs+0x126>
				break;
 80012ec:	bf00      	nop
		rfalWorker();
 80012ee:	e76e      	b.n	80011ce <processIOs+0x6>
 80012f0:	20000254 	.word	0x20000254
 80012f4:	20000eb4 	.word	0x20000eb4
 80012f8:	20000f3c 	.word	0x20000f3c
 80012fc:	20000eec 	.word	0x20000eec
 8001300:	20000f78 	.word	0x20000f78
 8001304:	20000f86 	.word	0x20000f86
 8001308:	08017b24 	.word	0x08017b24
 800130c:	08017b30 	.word	0x08017b30

08001310 <checkISREvents>:
}

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
void checkISREvents(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
	bool posFound;
//	int8_t slotIndex[FILTER_SECTION_SIZE] = {-1};

	if (isr_flags > 0){
 8001316:	4ba4      	ldr	r3, [pc, #656]	; (80015a8 <checkISREvents+0x298>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 81c4 	beq.w	80016a8 <checkISREvents+0x398>
		if (isr_flags & INIT_FAT_FS) {
 8001320:	4ba1      	ldr	r3, [pc, #644]	; (80015a8 <checkISREvents+0x298>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <checkISREvents+0x24>
			// An SD Card was inserted, Re-initialize FatFs and DataLogger
			dataLoggerInit(SDIO_POWER_GPIO_Port, SDIO_POWER_Pin);
 800132c:	2140      	movs	r1, #64	; 0x40
 800132e:	489f      	ldr	r0, [pc, #636]	; (80015ac <checkISREvents+0x29c>)
 8001330:	f000 fab4 	bl	800189c <dataLoggerInit>
		}

		if (isr_flags & DEINIT_FAT_FS) {
 8001334:	4b9c      	ldr	r3, [pc, #624]	; (80015a8 <checkISREvents+0x298>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	f003 0302 	and.w	r3, r3, #2
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <checkISREvents+0x34>
			// An SD Card was removed, De-initialize FatFs and DataLogger
			dataLoggerDeInit();
 8001340:	f000 fafe 	bl	8001940 <dataLoggerDeInit>
		}

		if (isr_flags & BTN_1_SH_PRESS) {
 8001344:	4b98      	ldr	r3, [pc, #608]	; (80015a8 <checkISREvents+0x298>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b00      	cmp	r3, #0
 800134e:	d055      	beq.n	80013fc <checkISREvents+0xec>
			// Button 1 was short pressed.
			switch (processState) {
 8001350:	4b97      	ldr	r3, [pc, #604]	; (80015b0 <checkISREvents+0x2a0>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b04      	cmp	r3, #4
 8001356:	d851      	bhi.n	80013fc <checkISREvents+0xec>
 8001358:	a201      	add	r2, pc, #4	; (adr r2, 8001360 <checkISREvents+0x50>)
 800135a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135e:	bf00      	nop
 8001360:	08001375 	.word	0x08001375
 8001364:	080013cd 	.word	0x080013cd
 8001368:	080013fd 	.word	0x080013fd
 800136c:	08001375 	.word	0x08001375
 8001370:	080013fd 	.word	0x080013fd
				case RFID_WAKEUP_MODE:
					// Fall-through
				case NORMAL_OPERATION:
					// Ensure the filter position actually has something in it
					posFound = false;
 8001374:	2300      	movs	r3, #0
 8001376:	71fb      	strb	r3, [r7, #7]
					for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8001378:	2300      	movs	r3, #0
 800137a:	71bb      	strb	r3, [r7, #6]
 800137c:	e010      	b.n	80013a0 <checkISREvents+0x90>

						if (fSection.filter[i].position == 1) {
 800137e:	79ba      	ldrb	r2, [r7, #6]
 8001380:	498c      	ldr	r1, [pc, #560]	; (80015b4 <checkISREvents+0x2a4>)
 8001382:	4613      	mov	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4413      	add	r3, r2
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	4413      	add	r3, r2
 800138c:	440b      	add	r3, r1
 800138e:	3313      	adds	r3, #19
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d101      	bne.n	800139a <checkISREvents+0x8a>
							posFound = true;
 8001396:	2301      	movs	r3, #1
 8001398:	71fb      	strb	r3, [r7, #7]
					for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 800139a:	79bb      	ldrb	r3, [r7, #6]
 800139c:	3301      	adds	r3, #1
 800139e:	71bb      	strb	r3, [r7, #6]
 80013a0:	79bb      	ldrb	r3, [r7, #6]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d9eb      	bls.n	800137e <checkISREvents+0x6e>
						}
					}

					if (posFound) {
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d026      	beq.n	80013fa <checkISREvents+0xea>
						// Change filter position. Store button 1 as the first button.
						changeFilterPos1 = 1;			// Log Button 1 as the first Selected Filter
 80013ac:	4b82      	ldr	r3, [pc, #520]	; (80015b8 <checkISREvents+0x2a8>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	701a      	strb	r2, [r3, #0]
						timeoutCtr = 0;
 80013b2:	4b82      	ldr	r3, [pc, #520]	; (80015bc <checkISREvents+0x2ac>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	801a      	strh	r2, [r3, #0]
						// Highlight the Filter Name
						canvas_DrawFilters(&canvas1, &epd1, &fSection, 1);
 80013b8:	2301      	movs	r3, #1
 80013ba:	4a7e      	ldr	r2, [pc, #504]	; (80015b4 <checkISREvents+0x2a4>)
 80013bc:	4980      	ldr	r1, [pc, #512]	; (80015c0 <checkISREvents+0x2b0>)
 80013be:	4881      	ldr	r0, [pc, #516]	; (80015c4 <checkISREvents+0x2b4>)
 80013c0:	f001 fe72 	bl	80030a8 <canvas_DrawFilters>
						processState = CHANGE_FILTER_POS;
 80013c4:	4b7a      	ldr	r3, [pc, #488]	; (80015b0 <checkISREvents+0x2a0>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	701a      	strb	r2, [r3, #0]
					}
					break;
 80013ca:	e016      	b.n	80013fa <checkISREvents+0xea>
					// Update the Filter Order and redraw the screen
					// We need to know the first button that was pushed
					// If the button is the same, do nothing.

					// Check to see if the same button was pressed
					if (changeFilterPos1 != 1) {
 80013cc:	4b7a      	ldr	r3, [pc, #488]	; (80015b8 <checkISREvents+0x2a8>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d005      	beq.n	80013e0 <checkISREvents+0xd0>
						// A different button was pressed first. Switch the order and continue.
						// EG. Slot 1 button Pressed, then Slot 2
						// Assign position 1 to 2 and 2 to 1
						changeFilterPosition(changeFilterPos1, 1);
 80013d4:	4b78      	ldr	r3, [pc, #480]	; (80015b8 <checkISREvents+0x2a8>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2101      	movs	r1, #1
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 f976 	bl	80016cc <changeFilterPosition>

					}
					changeFilterPos1 = 0;				// Reset Change Filter Position
 80013e0:	4b75      	ldr	r3, [pc, #468]	; (80015b8 <checkISREvents+0x2a8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 80013e6:	2300      	movs	r3, #0
 80013e8:	4a72      	ldr	r2, [pc, #456]	; (80015b4 <checkISREvents+0x2a4>)
 80013ea:	4975      	ldr	r1, [pc, #468]	; (80015c0 <checkISREvents+0x2b0>)
 80013ec:	4875      	ldr	r0, [pc, #468]	; (80015c4 <checkISREvents+0x2b4>)
 80013ee:	f001 fe5b 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 80013f2:	4b6f      	ldr	r3, [pc, #444]	; (80015b0 <checkISREvents+0x2a0>)
 80013f4:	2203      	movs	r2, #3
 80013f6:	701a      	strb	r2, [r3, #0]
					break;
 80013f8:	e000      	b.n	80013fc <checkISREvents+0xec>
					break;
 80013fa:	bf00      	nop
				case TEST_MODE:
					break;
			}
		}

		if (isr_flags & BTN_1_LG_PRESS) {
 80013fc:	4b6a      	ldr	r3, [pc, #424]	; (80015a8 <checkISREvents+0x298>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	f003 0308 	and.w	r3, r3, #8
 8001404:	2b00      	cmp	r3, #0
 8001406:	d028      	beq.n	800145a <checkISREvents+0x14a>
			// Button 1 was long pressed. Update state to Update Filter Name
			switch (processState) {
 8001408:	4b69      	ldr	r3, [pc, #420]	; (80015b0 <checkISREvents+0x2a0>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b04      	cmp	r3, #4
 800140e:	d824      	bhi.n	800145a <checkISREvents+0x14a>
 8001410:	a201      	add	r2, pc, #4	; (adr r2, 8001418 <checkISREvents+0x108>)
 8001412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001416:	bf00      	nop
 8001418:	0800145b 	.word	0x0800145b
 800141c:	0800142d 	.word	0x0800142d
 8001420:	0800145b 	.word	0x0800145b
 8001424:	0800145b 	.word	0x0800145b
 8001428:	0800145b 	.word	0x0800145b
					break;

				case CHANGE_FILTER_POS:
					// Even though a long press was executed, we still want the same function as a short press
					// Check to see if the same button was pressed
					if (changeFilterPos1 != 1) {
 800142c:	4b62      	ldr	r3, [pc, #392]	; (80015b8 <checkISREvents+0x2a8>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d005      	beq.n	8001440 <checkISREvents+0x130>
						// A different button was pressed first. Switch the order and continue.
						// EG. Slot 1 button Pressed, then Slot 2
						// Assign position 1 to 2 and 2 to 1
						changeFilterPosition(changeFilterPos1, 1);
 8001434:	4b60      	ldr	r3, [pc, #384]	; (80015b8 <checkISREvents+0x2a8>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2101      	movs	r1, #1
 800143a:	4618      	mov	r0, r3
 800143c:	f000 f946 	bl	80016cc <changeFilterPosition>

					}
					changeFilterPos1 = 0;				// Reset Change Filter Position
 8001440:	4b5d      	ldr	r3, [pc, #372]	; (80015b8 <checkISREvents+0x2a8>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 8001446:	2300      	movs	r3, #0
 8001448:	4a5a      	ldr	r2, [pc, #360]	; (80015b4 <checkISREvents+0x2a4>)
 800144a:	495d      	ldr	r1, [pc, #372]	; (80015c0 <checkISREvents+0x2b0>)
 800144c:	485d      	ldr	r0, [pc, #372]	; (80015c4 <checkISREvents+0x2b4>)
 800144e:	f001 fe2b 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 8001452:	4b57      	ldr	r3, [pc, #348]	; (80015b0 <checkISREvents+0x2a0>)
 8001454:	2203      	movs	r2, #3
 8001456:	701a      	strb	r2, [r3, #0]
					break;
 8001458:	bf00      	nop
				case TEST_MODE:
					break;
			}
		}

		if (isr_flags & BTN_2_SH_PRESS) {
 800145a:	4b53      	ldr	r3, [pc, #332]	; (80015a8 <checkISREvents+0x298>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	f003 0310 	and.w	r3, r3, #16
 8001462:	2b00      	cmp	r3, #0
 8001464:	d054      	beq.n	8001510 <checkISREvents+0x200>
			// Button 2 was short pressed. Update state to Change Filter Position
			switch (processState) {
 8001466:	4b52      	ldr	r3, [pc, #328]	; (80015b0 <checkISREvents+0x2a0>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b04      	cmp	r3, #4
 800146c:	d850      	bhi.n	8001510 <checkISREvents+0x200>
 800146e:	a201      	add	r2, pc, #4	; (adr r2, 8001474 <checkISREvents+0x164>)
 8001470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001474:	08001489 	.word	0x08001489
 8001478:	080014e1 	.word	0x080014e1
 800147c:	08001511 	.word	0x08001511
 8001480:	08001489 	.word	0x08001489
 8001484:	08001511 	.word	0x08001511
				case RFID_WAKEUP_MODE:
				// Fall-through
				case NORMAL_OPERATION:
					// Ensure the filter position actually has something in it
					posFound = false;
 8001488:	2300      	movs	r3, #0
 800148a:	71fb      	strb	r3, [r7, #7]
					for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 800148c:	2300      	movs	r3, #0
 800148e:	717b      	strb	r3, [r7, #5]
 8001490:	e010      	b.n	80014b4 <checkISREvents+0x1a4>

						if (fSection.filter[i].position == 2) {
 8001492:	797a      	ldrb	r2, [r7, #5]
 8001494:	4947      	ldr	r1, [pc, #284]	; (80015b4 <checkISREvents+0x2a4>)
 8001496:	4613      	mov	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	4413      	add	r3, r2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	4413      	add	r3, r2
 80014a0:	440b      	add	r3, r1
 80014a2:	3313      	adds	r3, #19
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d101      	bne.n	80014ae <checkISREvents+0x19e>
							posFound = true;
 80014aa:	2301      	movs	r3, #1
 80014ac:	71fb      	strb	r3, [r7, #7]
					for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 80014ae:	797b      	ldrb	r3, [r7, #5]
 80014b0:	3301      	adds	r3, #1
 80014b2:	717b      	strb	r3, [r7, #5]
 80014b4:	797b      	ldrb	r3, [r7, #5]
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d9eb      	bls.n	8001492 <checkISREvents+0x182>
						}
					}

					if (posFound) {
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d026      	beq.n	800150e <checkISREvents+0x1fe>
						// Change filter position. Store button 1 as the first button.
						changeFilterPos1 = 2;			// Log Button 2 as the first Selected Filter
 80014c0:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <checkISREvents+0x2a8>)
 80014c2:	2202      	movs	r2, #2
 80014c4:	701a      	strb	r2, [r3, #0]
						timeoutCtr = 0;
 80014c6:	4b3d      	ldr	r3, [pc, #244]	; (80015bc <checkISREvents+0x2ac>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	801a      	strh	r2, [r3, #0]
						// Highlight the Filter Name
						canvas_DrawFilters(&canvas1, &epd1, &fSection, 2);
 80014cc:	2302      	movs	r3, #2
 80014ce:	4a39      	ldr	r2, [pc, #228]	; (80015b4 <checkISREvents+0x2a4>)
 80014d0:	493b      	ldr	r1, [pc, #236]	; (80015c0 <checkISREvents+0x2b0>)
 80014d2:	483c      	ldr	r0, [pc, #240]	; (80015c4 <checkISREvents+0x2b4>)
 80014d4:	f001 fde8 	bl	80030a8 <canvas_DrawFilters>
						processState = CHANGE_FILTER_POS;
 80014d8:	4b35      	ldr	r3, [pc, #212]	; (80015b0 <checkISREvents+0x2a0>)
 80014da:	2201      	movs	r2, #1
 80014dc:	701a      	strb	r2, [r3, #0]
					}
					break;
 80014de:	e016      	b.n	800150e <checkISREvents+0x1fe>
					// Update the Filter Order and redraw the screen
					// We need to know the first button that was pushed
					// If the button is the same, do nothing.

					// Check to see if the same button was pressed
					if (changeFilterPos1 != 2) {
 80014e0:	4b35      	ldr	r3, [pc, #212]	; (80015b8 <checkISREvents+0x2a8>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d005      	beq.n	80014f4 <checkISREvents+0x1e4>
						// A different button was pressed first. Switch the order and continue.
						// EG. Slot 1 button Pressed, then Slot 2
						// Assign position 1 to 2 and 2 to 1
						changeFilterPosition(changeFilterPos1, 2);
 80014e8:	4b33      	ldr	r3, [pc, #204]	; (80015b8 <checkISREvents+0x2a8>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2102      	movs	r1, #2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 f8ec 	bl	80016cc <changeFilterPosition>

					}
					changeFilterPos1 = 0;				// Reset Change Filter Position
 80014f4:	4b30      	ldr	r3, [pc, #192]	; (80015b8 <checkISREvents+0x2a8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 80014fa:	2300      	movs	r3, #0
 80014fc:	4a2d      	ldr	r2, [pc, #180]	; (80015b4 <checkISREvents+0x2a4>)
 80014fe:	4930      	ldr	r1, [pc, #192]	; (80015c0 <checkISREvents+0x2b0>)
 8001500:	4830      	ldr	r0, [pc, #192]	; (80015c4 <checkISREvents+0x2b4>)
 8001502:	f001 fdd1 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 8001506:	4b2a      	ldr	r3, [pc, #168]	; (80015b0 <checkISREvents+0x2a0>)
 8001508:	2203      	movs	r2, #3
 800150a:	701a      	strb	r2, [r3, #0]
					break;
 800150c:	e000      	b.n	8001510 <checkISREvents+0x200>
					break;
 800150e:	bf00      	nop
				case TEST_MODE:
					break;
			}
		}

		if (isr_flags & BTN_2_LG_PRESS) {
 8001510:	4b25      	ldr	r3, [pc, #148]	; (80015a8 <checkISREvents+0x298>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	f003 0320 	and.w	r3, r3, #32
 8001518:	2b00      	cmp	r3, #0
 800151a:	d028      	beq.n	800156e <checkISREvents+0x25e>
			// Button 2 was long pressed. Update state to Update Filter Name
			switch (processState) {
 800151c:	4b24      	ldr	r3, [pc, #144]	; (80015b0 <checkISREvents+0x2a0>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b04      	cmp	r3, #4
 8001522:	d824      	bhi.n	800156e <checkISREvents+0x25e>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <checkISREvents+0x21c>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800156f 	.word	0x0800156f
 8001530:	08001541 	.word	0x08001541
 8001534:	0800156f 	.word	0x0800156f
 8001538:	0800156f 	.word	0x0800156f
 800153c:	0800156f 	.word	0x0800156f
					break;

				case CHANGE_FILTER_POS:
					// Even though a long press was executed, we still want the same function as a short press
					// Check to see if the same button was pressed
					if (changeFilterPos1 != 2) {
 8001540:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <checkISREvents+0x2a8>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b02      	cmp	r3, #2
 8001546:	d005      	beq.n	8001554 <checkISREvents+0x244>
						// A different button was pressed first. Switch the order and continue.
						// EG. Slot 1 button Pressed, then Slot 2
						// Assign position 1 to 2 and 2 to 1
						changeFilterPosition(changeFilterPos1, 2);
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <checkISREvents+0x2a8>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2102      	movs	r1, #2
 800154e:	4618      	mov	r0, r3
 8001550:	f000 f8bc 	bl	80016cc <changeFilterPosition>

					}
					changeFilterPos1 = 0;				// Reset Change Filter Position
 8001554:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <checkISREvents+0x2a8>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 800155a:	2300      	movs	r3, #0
 800155c:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <checkISREvents+0x2a4>)
 800155e:	4918      	ldr	r1, [pc, #96]	; (80015c0 <checkISREvents+0x2b0>)
 8001560:	4818      	ldr	r0, [pc, #96]	; (80015c4 <checkISREvents+0x2b4>)
 8001562:	f001 fda1 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <checkISREvents+0x2a0>)
 8001568:	2203      	movs	r2, #3
 800156a:	701a      	strb	r2, [r3, #0]
					break;
 800156c:	bf00      	nop
				case TEST_MODE:
					break;
			}
		}

		if (isr_flags & BTN_3_SH_PRESS) {
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <checkISREvents+0x298>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001576:	2b00      	cmp	r3, #0
 8001578:	d065      	beq.n	8001646 <checkISREvents+0x336>
			// Button 3 was short pressed. Update state to Change Filter Position
			switch (processState) {
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <checkISREvents+0x2a0>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b04      	cmp	r3, #4
 8001580:	d861      	bhi.n	8001646 <checkISREvents+0x336>
 8001582:	a201      	add	r2, pc, #4	; (adr r2, 8001588 <checkISREvents+0x278>)
 8001584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001588:	0800159d 	.word	0x0800159d
 800158c:	08001617 	.word	0x08001617
 8001590:	08001647 	.word	0x08001647
 8001594:	0800159d 	.word	0x0800159d
 8001598:	08001647 	.word	0x08001647
				case RFID_WAKEUP_MODE:
				// Fall-through
				case NORMAL_OPERATION:
					// Ensure the filter position actually has something in it
					posFound = false;
 800159c:	2300      	movs	r3, #0
 800159e:	71fb      	strb	r3, [r7, #7]
					for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 80015a0:	2300      	movs	r3, #0
 80015a2:	713b      	strb	r3, [r7, #4]
 80015a4:	e021      	b.n	80015ea <checkISREvents+0x2da>
 80015a6:	bf00      	nop
 80015a8:	20000eb0 	.word	0x20000eb0
 80015ac:	40020800 	.word	0x40020800
 80015b0:	20000254 	.word	0x20000254
 80015b4:	20000f3c 	.word	0x20000f3c
 80015b8:	20000f84 	.word	0x20000f84
 80015bc:	20000f86 	.word	0x20000f86
 80015c0:	20000eec 	.word	0x20000eec
 80015c4:	20000f78 	.word	0x20000f78

						if (fSection.filter[i].position == 3) {
 80015c8:	793a      	ldrb	r2, [r7, #4]
 80015ca:	4939      	ldr	r1, [pc, #228]	; (80016b0 <checkISREvents+0x3a0>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4413      	add	r3, r2
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	4413      	add	r3, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	3313      	adds	r3, #19
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b03      	cmp	r3, #3
 80015de:	d101      	bne.n	80015e4 <checkISREvents+0x2d4>
							posFound = true;
 80015e0:	2301      	movs	r3, #1
 80015e2:	71fb      	strb	r3, [r7, #7]
					for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 80015e4:	793b      	ldrb	r3, [r7, #4]
 80015e6:	3301      	adds	r3, #1
 80015e8:	713b      	strb	r3, [r7, #4]
 80015ea:	793b      	ldrb	r3, [r7, #4]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d9eb      	bls.n	80015c8 <checkISREvents+0x2b8>
						}
					}

					if (posFound) {
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d026      	beq.n	8001644 <checkISREvents+0x334>
						// Change filter position. Store button 1 as the first button.
						changeFilterPos1 = 3;			// Log Button 3 as the first Selected Filter
 80015f6:	4b2f      	ldr	r3, [pc, #188]	; (80016b4 <checkISREvents+0x3a4>)
 80015f8:	2203      	movs	r2, #3
 80015fa:	701a      	strb	r2, [r3, #0]
						timeoutCtr = 0;
 80015fc:	4b2e      	ldr	r3, [pc, #184]	; (80016b8 <checkISREvents+0x3a8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	801a      	strh	r2, [r3, #0]
						// Highlight the Filter Name
						canvas_DrawFilters(&canvas1, &epd1, &fSection, 3);
 8001602:	2303      	movs	r3, #3
 8001604:	4a2a      	ldr	r2, [pc, #168]	; (80016b0 <checkISREvents+0x3a0>)
 8001606:	492d      	ldr	r1, [pc, #180]	; (80016bc <checkISREvents+0x3ac>)
 8001608:	482d      	ldr	r0, [pc, #180]	; (80016c0 <checkISREvents+0x3b0>)
 800160a:	f001 fd4d 	bl	80030a8 <canvas_DrawFilters>
						processState = CHANGE_FILTER_POS;
 800160e:	4b2d      	ldr	r3, [pc, #180]	; (80016c4 <checkISREvents+0x3b4>)
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
					}
					break;
 8001614:	e016      	b.n	8001644 <checkISREvents+0x334>
					// Update the Filter Order and redraw the screen
					// We need to know the first button that was pushed
					// If the button is the same, do nothing.

					// Check to see if the same button was pressed
					if (changeFilterPos1 != 3) {
 8001616:	4b27      	ldr	r3, [pc, #156]	; (80016b4 <checkISREvents+0x3a4>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b03      	cmp	r3, #3
 800161c:	d005      	beq.n	800162a <checkISREvents+0x31a>
						// A different button was pressed first. Switch the order and continue.
						// EG. Slot 1 button Pressed, then Slot 2
						// Assign position 1 to 2 and 2 to 1
						changeFilterPosition(changeFilterPos1, 3);
 800161e:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <checkISREvents+0x3a4>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2103      	movs	r1, #3
 8001624:	4618      	mov	r0, r3
 8001626:	f000 f851 	bl	80016cc <changeFilterPosition>
					}
					changeFilterPos1 = 0;				// Reset Change Filter Position
 800162a:	4b22      	ldr	r3, [pc, #136]	; (80016b4 <checkISREvents+0x3a4>)
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 8001630:	2300      	movs	r3, #0
 8001632:	4a1f      	ldr	r2, [pc, #124]	; (80016b0 <checkISREvents+0x3a0>)
 8001634:	4921      	ldr	r1, [pc, #132]	; (80016bc <checkISREvents+0x3ac>)
 8001636:	4822      	ldr	r0, [pc, #136]	; (80016c0 <checkISREvents+0x3b0>)
 8001638:	f001 fd36 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 800163c:	4b21      	ldr	r3, [pc, #132]	; (80016c4 <checkISREvents+0x3b4>)
 800163e:	2203      	movs	r2, #3
 8001640:	701a      	strb	r2, [r3, #0]
					break;
 8001642:	e000      	b.n	8001646 <checkISREvents+0x336>
					break;
 8001644:	bf00      	nop
				case TEST_MODE:
					break;
			}
		}

		if (isr_flags & BTN_3_LG_PRESS) {
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <checkISREvents+0x3b8>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	b25b      	sxtb	r3, r3
 800164c:	2b00      	cmp	r3, #0
 800164e:	da28      	bge.n	80016a2 <checkISREvents+0x392>
			// Button 3 was long pressed. Update state to Update Filter Name
			switch (processState) {
 8001650:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <checkISREvents+0x3b4>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b04      	cmp	r3, #4
 8001656:	d824      	bhi.n	80016a2 <checkISREvents+0x392>
 8001658:	a201      	add	r2, pc, #4	; (adr r2, 8001660 <checkISREvents+0x350>)
 800165a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800165e:	bf00      	nop
 8001660:	080016a3 	.word	0x080016a3
 8001664:	08001675 	.word	0x08001675
 8001668:	080016a3 	.word	0x080016a3
 800166c:	080016a3 	.word	0x080016a3
 8001670:	080016a3 	.word	0x080016a3
					break;

				case CHANGE_FILTER_POS:
					// Even though a long press was executed, we still want the same function as a short press
					// Check to see if the same button was pressed
					if (changeFilterPos1 != 3) {
 8001674:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <checkISREvents+0x3a4>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b03      	cmp	r3, #3
 800167a:	d005      	beq.n	8001688 <checkISREvents+0x378>
						// A different button was pressed first. Switch the order and continue.
						// EG. Slot 1 button Pressed, then Slot 2
						// Assign position 1 to 2 and 2 to 1
						changeFilterPosition(changeFilterPos1, 3);
 800167c:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <checkISREvents+0x3a4>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2103      	movs	r1, #3
 8001682:	4618      	mov	r0, r3
 8001684:	f000 f822 	bl	80016cc <changeFilterPosition>

					}
					changeFilterPos1 = 0;				// Reset Change Filter Position
 8001688:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <checkISREvents+0x3a4>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
					canvas_DrawFilters(&canvas1, &epd1, &fSection, 0);
 800168e:	2300      	movs	r3, #0
 8001690:	4a07      	ldr	r2, [pc, #28]	; (80016b0 <checkISREvents+0x3a0>)
 8001692:	490a      	ldr	r1, [pc, #40]	; (80016bc <checkISREvents+0x3ac>)
 8001694:	480a      	ldr	r0, [pc, #40]	; (80016c0 <checkISREvents+0x3b0>)
 8001696:	f001 fd07 	bl	80030a8 <canvas_DrawFilters>
					processState = RFID_WAKEUP_MODE;
 800169a:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <checkISREvents+0x3b4>)
 800169c:	2203      	movs	r2, #3
 800169e:	701a      	strb	r2, [r3, #0]
					break;
 80016a0:	bf00      	nop
				case TEST_MODE:
					break;
			}
		}

		isr_flags = 0;	// Reset the flag after handling
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <checkISREvents+0x3b8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
	}
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000f3c 	.word	0x20000f3c
 80016b4:	20000f84 	.word	0x20000f84
 80016b8:	20000f86 	.word	0x20000f86
 80016bc:	20000eec 	.word	0x20000eec
 80016c0:	20000f78 	.word	0x20000f78
 80016c4:	20000254 	.word	0x20000254
 80016c8:	20000eb0 	.word	0x20000eb0

080016cc <changeFilterPosition>:

void changeFilterPosition(uint8_t firstBtn, uint8_t secondBtn) {
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	460a      	mov	r2, r1
 80016d6:	71fb      	strb	r3, [r7, #7]
 80016d8:	4613      	mov	r3, r2
 80016da:	71bb      	strb	r3, [r7, #6]
	int8_t slotIndex[FILTER_SECTION_SIZE] = {-1, -1, -1};
 80016dc:	4a5c      	ldr	r2, [pc, #368]	; (8001850 <changeFilterPosition+0x184>)
 80016de:	f107 0308 	add.w	r3, r7, #8
 80016e2:	6812      	ldr	r2, [r2, #0]
 80016e4:	4611      	mov	r1, r2
 80016e6:	8019      	strh	r1, [r3, #0]
 80016e8:	3302      	adds	r3, #2
 80016ea:	0c12      	lsrs	r2, r2, #16
 80016ec:	701a      	strb	r2, [r3, #0]

	// The filter position switch is done with 2 steps.
	// Step 1. Loop through the filter positions, and transfer the positions into the proper slotIndex
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 80016ee:	2300      	movs	r3, #0
 80016f0:	73fb      	strb	r3, [r7, #15]
 80016f2:	e022      	b.n	800173a <changeFilterPosition+0x6e>
		for (uint8_t j = 0; j < FILTER_SECTION_SIZE; j++) {
 80016f4:	2300      	movs	r3, #0
 80016f6:	73bb      	strb	r3, [r7, #14]
 80016f8:	e019      	b.n	800172e <changeFilterPosition+0x62>
			// Look for the filter in the associated slot index
			if (fSection.filter[j].position == i + 1) {
 80016fa:	7bba      	ldrb	r2, [r7, #14]
 80016fc:	4955      	ldr	r1, [pc, #340]	; (8001854 <changeFilterPosition+0x188>)
 80016fe:	4613      	mov	r3, r2
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4413      	add	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4413      	add	r3, r2
 8001708:	440b      	add	r3, r1
 800170a:	3313      	adds	r3, #19
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	7bfb      	ldrb	r3, [r7, #15]
 8001712:	3301      	adds	r3, #1
 8001714:	429a      	cmp	r2, r3
 8001716:	d107      	bne.n	8001728 <changeFilterPosition+0x5c>
				slotIndex[i] = j;
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800171e:	f107 0110 	add.w	r1, r7, #16
 8001722:	440b      	add	r3, r1
 8001724:	f803 2c08 	strb.w	r2, [r3, #-8]
		for (uint8_t j = 0; j < FILTER_SECTION_SIZE; j++) {
 8001728:	7bbb      	ldrb	r3, [r7, #14]
 800172a:	3301      	adds	r3, #1
 800172c:	73bb      	strb	r3, [r7, #14]
 800172e:	7bbb      	ldrb	r3, [r7, #14]
 8001730:	2b02      	cmp	r3, #2
 8001732:	d9e2      	bls.n	80016fa <changeFilterPosition+0x2e>
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	3301      	adds	r3, #1
 8001738:	73fb      	strb	r3, [r7, #15]
 800173a:	7bfb      	ldrb	r3, [r7, #15]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d9d9      	bls.n	80016f4 <changeFilterPosition+0x28>
		}
	}

	// Step 2. If there are any open spots, they will be represented as -1 within slotIndex.
	// We need to overwrite any -1's with usable filter indexes. That is what this loop is doing.
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8001740:	2300      	movs	r3, #0
 8001742:	737b      	strb	r3, [r7, #13]
 8001744:	e030      	b.n	80017a8 <changeFilterPosition+0xdc>
		// Look for the filter in the associated slot index
		if (fSection.filter[i].position == 0) {
 8001746:	7b7a      	ldrb	r2, [r7, #13]
 8001748:	4942      	ldr	r1, [pc, #264]	; (8001854 <changeFilterPosition+0x188>)
 800174a:	4613      	mov	r3, r2
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	4413      	add	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	440b      	add	r3, r1
 8001756:	3313      	adds	r3, #19
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d121      	bne.n	80017a2 <changeFilterPosition+0xd6>
			// Find the first empty position
			uint8_t j = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	733b      	strb	r3, [r7, #12]
			while ((slotIndex[j] >= 0) & (j < FILTER_SECTION_SIZE)){
 8001762:	e002      	b.n	800176a <changeFilterPosition+0x9e>
				j++;
 8001764:	7b3b      	ldrb	r3, [r7, #12]
 8001766:	3301      	adds	r3, #1
 8001768:	733b      	strb	r3, [r7, #12]
			while ((slotIndex[j] >= 0) & (j < FILTER_SECTION_SIZE)){
 800176a:	7b3b      	ldrb	r3, [r7, #12]
 800176c:	f107 0210 	add.w	r2, r7, #16
 8001770:	4413      	add	r3, r2
 8001772:	f913 3c08 	ldrsb.w	r3, [r3, #-8]
 8001776:	43db      	mvns	r3, r3
 8001778:	b2db      	uxtb	r3, r3
 800177a:	09db      	lsrs	r3, r3, #7
 800177c:	b2da      	uxtb	r2, r3
 800177e:	7b3b      	ldrb	r3, [r7, #12]
 8001780:	2b02      	cmp	r3, #2
 8001782:	bf94      	ite	ls
 8001784:	2301      	movls	r3, #1
 8001786:	2300      	movhi	r3, #0
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4013      	ands	r3, r2
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	d1e8      	bne.n	8001764 <changeFilterPosition+0x98>
			}
			slotIndex[j] = i;
 8001792:	7b3b      	ldrb	r3, [r7, #12]
 8001794:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8001798:	f107 0110 	add.w	r1, r7, #16
 800179c:	440b      	add	r3, r1
 800179e:	f803 2c08 	strb.w	r2, [r3, #-8]
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 80017a2:	7b7b      	ldrb	r3, [r7, #13]
 80017a4:	3301      	adds	r3, #1
 80017a6:	737b      	strb	r3, [r7, #13]
 80017a8:	7b7b      	ldrb	r3, [r7, #13]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d9cb      	bls.n	8001746 <changeFilterPosition+0x7a>
	// FYI. slotIndex is the place holder for the fSection.filter index. EG -> It is to be used within fSection.filter[slotIndex]

	// Now, we have a slotIndex that is referencing the proper filter order and we just need to reposition the filters now:
	// 1st button pressed goes to 2nd button slot
	// Check to see if there is a tag in the position
	if (fSection.filter[slotIndex[firstBtn - 1]].position > 0) {
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	f107 0210 	add.w	r2, r7, #16
 80017b6:	4413      	add	r3, r2
 80017b8:	f913 3c08 	ldrsb.w	r3, [r3, #-8]
 80017bc:	461a      	mov	r2, r3
 80017be:	4925      	ldr	r1, [pc, #148]	; (8001854 <changeFilterPosition+0x188>)
 80017c0:	4613      	mov	r3, r2
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	4413      	add	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	4413      	add	r3, r2
 80017ca:	440b      	add	r3, r1
 80017cc:	3313      	adds	r3, #19
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d011      	beq.n	80017f8 <changeFilterPosition+0x12c>
		fSection.filter[slotIndex[firstBtn - 1]].position = secondBtn;
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	f107 0210 	add.w	r2, r7, #16
 80017dc:	4413      	add	r3, r2
 80017de:	f913 3c08 	ldrsb.w	r3, [r3, #-8]
 80017e2:	461a      	mov	r2, r3
 80017e4:	491b      	ldr	r1, [pc, #108]	; (8001854 <changeFilterPosition+0x188>)
 80017e6:	4613      	mov	r3, r2
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	4413      	add	r3, r2
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	4413      	add	r3, r2
 80017f0:	440b      	add	r3, r1
 80017f2:	3313      	adds	r3, #19
 80017f4:	79ba      	ldrb	r2, [r7, #6]
 80017f6:	701a      	strb	r2, [r3, #0]
	}

	// 2nd button pressed goes to 1st button slot
	if (fSection.filter[slotIndex[secondBtn - 1]].position > 0) {
 80017f8:	79bb      	ldrb	r3, [r7, #6]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	f107 0210 	add.w	r2, r7, #16
 8001800:	4413      	add	r3, r2
 8001802:	f913 3c08 	ldrsb.w	r3, [r3, #-8]
 8001806:	461a      	mov	r2, r3
 8001808:	4912      	ldr	r1, [pc, #72]	; (8001854 <changeFilterPosition+0x188>)
 800180a:	4613      	mov	r3, r2
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	4413      	add	r3, r2
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	4413      	add	r3, r2
 8001814:	440b      	add	r3, r1
 8001816:	3313      	adds	r3, #19
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d011      	beq.n	8001842 <changeFilterPosition+0x176>
		fSection.filter[slotIndex[secondBtn - 1]].position = firstBtn;
 800181e:	79bb      	ldrb	r3, [r7, #6]
 8001820:	3b01      	subs	r3, #1
 8001822:	f107 0210 	add.w	r2, r7, #16
 8001826:	4413      	add	r3, r2
 8001828:	f913 3c08 	ldrsb.w	r3, [r3, #-8]
 800182c:	461a      	mov	r2, r3
 800182e:	4909      	ldr	r1, [pc, #36]	; (8001854 <changeFilterPosition+0x188>)
 8001830:	4613      	mov	r3, r2
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	4413      	add	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4413      	add	r3, r2
 800183a:	440b      	add	r3, r1
 800183c:	3313      	adds	r3, #19
 800183e:	79fa      	ldrb	r2, [r7, #7]
 8001840:	701a      	strb	r2, [r3, #0]
	}
}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	08017b44 	.word	0x08017b44
 8001854:	20000f3c 	.word	0x20000f3c

08001858 <isLogDirValid>:
static uint16_t sdPowerPin;

/******************************************************************************
 * PRIVATE FUNCTIONS
 *******************************************************************************/
bool isLogDirValid(void) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b08e      	sub	sp, #56	; 0x38
 800185c:	af00      	add	r7, sp, #0
	bool retVal = false;
 800185e:	2300      	movs	r3, #0
 8001860:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	DIR logDir;

	// Try to open the directory
	FRESULT res = f_opendir(&logDir, DL_LOG_DIR_PATH);
 8001864:	463b      	mov	r3, r7
 8001866:	490c      	ldr	r1, [pc, #48]	; (8001898 <isLogDirValid+0x40>)
 8001868:	4618      	mov	r0, r3
 800186a:	f013 ffd6 	bl	801581a <f_opendir>
 800186e:	4603      	mov	r3, r0
 8001870:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	if (FR_OK == res)
 8001874:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001878:	2b00      	cmp	r3, #0
 800187a:	d106      	bne.n	800188a <isLogDirValid+0x32>
	{
		// The directory exists, close it back up
		f_closedir(&logDir);
 800187c:	463b      	mov	r3, r7
 800187e:	4618      	mov	r0, r3
 8001880:	f014 f83e 	bl	8015900 <f_closedir>
		retVal = true;
 8001884:	2301      	movs	r3, #1
 8001886:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return retVal;
 800188a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800188e:	4618      	mov	r0, r3
 8001890:	3738      	adds	r7, #56	; 0x38
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	08017b48 	.word	0x08017b48

0800189c <dataLoggerInit>:

/********************************************************************************
 * PUBLIC FUNCTIONS
 *******************************************************************************/

DL_error dataLoggerInit(GPIO_TypeDef* sd_Port, uint16_t sd_Pin) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	807b      	strh	r3, [r7, #2]
	DL_error retVal = DATALOG_ERR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]

	// Check RTC. Initialize if needed.
	if (!rtcModuleIsInit()) {
 80018ac:	f002 ff6a 	bl	8004784 <rtcModuleIsInit>
 80018b0:	4603      	mov	r3, r0
 80018b2:	f083 0301 	eor.w	r3, r3, #1
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <dataLoggerInit+0x26>
		rtcModuleInit(&hrtc);
 80018bc:	481b      	ldr	r0, [pc, #108]	; (800192c <dataLoggerInit+0x90>)
 80018be:	f002 ff4d 	bl	800475c <rtcModuleInit>
	}

	//Bind GPIO Port and Pin
	if (sdPowerPort == NULL) {
 80018c2:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <dataLoggerInit+0x94>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d105      	bne.n	80018d6 <dataLoggerInit+0x3a>
		sdPowerPort = sd_Port;
 80018ca:	4a19      	ldr	r2, [pc, #100]	; (8001930 <dataLoggerInit+0x94>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6013      	str	r3, [r2, #0]
		sdPowerPin = sd_Pin;
 80018d0:	4a18      	ldr	r2, [pc, #96]	; (8001934 <dataLoggerInit+0x98>)
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	8013      	strh	r3, [r2, #0]
	}

	if (startSDCard() != DATALOG_OK) {
 80018d6:	f000 f83f 	bl	8001958 <startSDCard>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <dataLoggerInit+0x48>
		return DATALOG_ERR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e01f      	b.n	8001924 <dataLoggerInit+0x88>
	}

	// Verify that FatFs is initialized
	if (FatFsIsModuleInit()) {
 80018e4:	f00b f8f2 	bl	800cacc <FatFsIsModuleInit>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d014      	beq.n	8001918 <dataLoggerInit+0x7c>
		if (!isLogDirValid()) {
 80018ee:	f7ff ffb3 	bl	8001858 <isLogDirValid>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f083 0301 	eor.w	r3, r3, #1
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00e      	beq.n	800191c <dataLoggerInit+0x80>
			// Create the new directory and file
			FRESULT fr;
			fr = f_mkdir(DL_LOG_DIR_PATH);
 80018fe:	480e      	ldr	r0, [pc, #56]	; (8001938 <dataLoggerInit+0x9c>)
 8001900:	f014 f824 	bl	801594c <f_mkdir>
 8001904:	4603      	mov	r3, r0
 8001906:	73bb      	strb	r3, [r7, #14]
			if (fr == FR_OK) {
 8001908:	7bbb      	ldrb	r3, [r7, #14]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d102      	bne.n	8001914 <dataLoggerInit+0x78>
				// The directory was created successfully
				retVal = DATALOG_OK;
 800190e:	2300      	movs	r3, #0
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e003      	b.n	800191c <dataLoggerInit+0x80>
			} else {
				// FatFs Error
				return retVal;
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	e005      	b.n	8001924 <dataLoggerInit+0x88>
			}
		}
	} else {
		// FatFs Not Initialized
		return retVal;
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	e003      	b.n	8001924 <dataLoggerInit+0x88>
	}

	dlModInit = true;
 800191c:	4b07      	ldr	r3, [pc, #28]	; (800193c <dataLoggerInit+0xa0>)
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
	return retVal;
 8001922:	7bfb      	ldrb	r3, [r7, #15]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20001040 	.word	0x20001040
 8001930:	20000258 	.word	0x20000258
 8001934:	2000025c 	.word	0x2000025c
 8001938:	08017b48 	.word	0x08017b48
 800193c:	20000255 	.word	0x20000255

08001940 <dataLoggerDeInit>:

DL_error dataLoggerDeInit(void) {
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	dlModInit = false;
 8001944:	4b03      	ldr	r3, [pc, #12]	; (8001954 <dataLoggerDeInit+0x14>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
	return stopSDCard();
 800194a:	f000 f837 	bl	80019bc <stopSDCard>
 800194e:	4603      	mov	r3, r0
}
 8001950:	4618      	mov	r0, r3
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000255 	.word	0x20000255

08001958 <startSDCard>:

DL_error startSDCard(void) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
	// See if a card is installed
	if (HAL_GPIO_ReadPin(SD_DETECT_GPIO_Port, SD_DETECT_Pin) == GPIO_PIN_SET){
 800195e:	2180      	movs	r1, #128	; 0x80
 8001960:	4813      	ldr	r0, [pc, #76]	; (80019b0 <startSDCard+0x58>)
 8001962:	f004 f8ef 	bl	8005b44 <HAL_GPIO_ReadPin>
 8001966:	4603      	mov	r3, r0
 8001968:	2b01      	cmp	r3, #1
 800196a:	d101      	bne.n	8001970 <startSDCard+0x18>
		// No card is installed.
		return DATALOG_ERR;
 800196c:	2301      	movs	r3, #1
 800196e:	e01a      	b.n	80019a6 <startSDCard+0x4e>
	}

	HAL_GPIO_WritePin(sdPowerPort, sdPowerPin, GPIO_PIN_SET);
 8001970:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <startSDCard+0x5c>)
 8001972:	6818      	ldr	r0, [r3, #0]
 8001974:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <startSDCard+0x60>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	2201      	movs	r2, #1
 800197a:	4619      	mov	r1, r3
 800197c:	f004 f8fa 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001980:	2005      	movs	r0, #5
 8001982:	f003 fe07 	bl	8005594 <HAL_Delay>
	DL_error ret = FatFsInit();
 8001986:	f00b f85b 	bl	800ca40 <FatFsInit>
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]

	// If there is a problem with the FatFs, turn off the power.
	if (ret != DATALOG_OK) {
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d007      	beq.n	80019a4 <startSDCard+0x4c>
		HAL_GPIO_WritePin(sdPowerPort, sdPowerPin, GPIO_PIN_RESET);
 8001994:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <startSDCard+0x5c>)
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <startSDCard+0x60>)
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	2200      	movs	r2, #0
 800199e:	4619      	mov	r1, r3
 80019a0:	f004 f8e8 	bl	8005b74 <HAL_GPIO_WritePin>
	}
	return ret;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40020800 	.word	0x40020800
 80019b4:	20000258 	.word	0x20000258
 80019b8:	2000025c 	.word	0x2000025c

080019bc <stopSDCard>:

DL_error stopSDCard(void) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
	// Unlink the FatFs and turn off the SD Card
	DL_error ret = FatFsDeInit();
 80019c2:	f00b f873 	bl	800caac <FatFsDeInit>
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(sdPowerPort, sdPowerPin, GPIO_PIN_RESET);
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <stopSDCard+0x28>)
 80019cc:	6818      	ldr	r0, [r3, #0]
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <stopSDCard+0x2c>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	2200      	movs	r2, #0
 80019d4:	4619      	mov	r1, r3
 80019d6:	f004 f8cd 	bl	8005b74 <HAL_GPIO_WritePin>
	return ret;
 80019da:	79fb      	ldrb	r3, [r7, #7]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000258 	.word	0x20000258
 80019e8:	2000025c 	.word	0x2000025c

080019ec <logDataToSD>:
/*	This function get's called from the FilterMachine whenever there's
 * a filter change. It first fills out a Log Record, then sends it to
 * this function to be copied to the SD Card.
 * */

DL_error logDataToSD(sdLog_record_t *sdLog) {
 80019ec:	b5b0      	push	{r4, r5, r7, lr}
 80019ee:	b0ba      	sub	sp, #232	; 0xe8
 80019f0:	af02      	add	r7, sp, #8
 80019f2:	6078      	str	r0, [r7, #4]

	// Ensure the modules are initialized
	if (dlModInit) {
 80019f4:	4b6c      	ldr	r3, [pc, #432]	; (8001ba8 <logDataToSD+0x1bc>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f000 80d0 	beq.w	8001b9e <logDataToSD+0x1b2>

		// Verify that the directory has been initialized
		if (!isLogDirValid()) {
 80019fe:	f7ff ff2b 	bl	8001858 <isLogDirValid>
 8001a02:	4603      	mov	r3, r0
 8001a04:	f083 0301 	eor.w	r3, r3, #1
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <logDataToSD+0x26>
			return DATALOG_ERR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0c6      	b.n	8001ba0 <logDataToSD+0x1b4>
		}

		// The log directory is valid. Start organizing the data.
		// Convert all non-string fields
		char dateStamp_s[11] = {0};
 8001a12:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	f8c3 2007 	str.w	r2, [r3, #7]
		char logFileName_s[35] = {0};
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	2223      	movs	r2, #35	; 0x23
 8001a26:	2100      	movs	r1, #0
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f015 fc5f 	bl	80172ec <memset>
		char timeStamp_s[11] = {0};
 8001a2e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	f8c3 2007 	str.w	r2, [r3, #7]

		// Compile the Date
		sprintf(dateStamp_s, "%02d-%02d-%d",
				sdLog->dateTimeStamp.month,
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	7bdb      	ldrb	r3, [r3, #15]
		sprintf(dateStamp_s, "%02d-%02d-%d",
 8001a40:	461a      	mov	r2, r3
				sdLog->dateTimeStamp.day,
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7b9b      	ldrb	r3, [r3, #14]
		sprintf(dateStamp_s, "%02d-%02d-%d",
 8001a46:	4619      	mov	r1, r3
				sdLog->dateTimeStamp.year);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	8a1b      	ldrh	r3, [r3, #16]
		sprintf(dateStamp_s, "%02d-%02d-%d",
 8001a4c:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	460b      	mov	r3, r1
 8001a54:	4955      	ldr	r1, [pc, #340]	; (8001bac <logDataToSD+0x1c0>)
 8001a56:	f015 fd09 	bl	801746c <siprintf>

		// File Name Format: FilterLog_Date_Matte Box ID
		// Example: FilterLog_01-01-2020_LBSA0100P
		sprintf(logFileName_s, "FilterLog_%s_%s.csv",
				dateStamp_s,
				sdLog->matteBoxID);
 8001a5a:	687b      	ldr	r3, [r7, #4]
		sprintf(logFileName_s, "FilterLog_%s_%s.csv",
 8001a5c:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8001a60:	f107 0008 	add.w	r0, r7, #8
 8001a64:	4952      	ldr	r1, [pc, #328]	; (8001bb0 <logDataToSD+0x1c4>)
 8001a66:	f015 fd01 	bl	801746c <siprintf>

		// Compile the time
		sprintf(timeStamp_s, "%02d:%02d:%02d,",
				sdLog->dateTimeStamp.hours,
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	7a9b      	ldrb	r3, [r3, #10]
		sprintf(timeStamp_s, "%02d:%02d:%02d,",
 8001a6e:	461a      	mov	r2, r3
				sdLog->dateTimeStamp.minutes,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7adb      	ldrb	r3, [r3, #11]
		sprintf(timeStamp_s, "%02d:%02d:%02d,",
 8001a74:	4619      	mov	r1, r3
				sdLog->dateTimeStamp.seconds);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7b1b      	ldrb	r3, [r3, #12]
		sprintf(timeStamp_s, "%02d:%02d:%02d,",
 8001a7a:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	460b      	mov	r3, r1
 8001a82:	494c      	ldr	r1, [pc, #304]	; (8001bb4 <logDataToSD+0x1c8>)
 8001a84:	f015 fcf2 	bl	801746c <siprintf>

		// Prepare to write the file
		FRESULT fr;
		FIL* logFil = malloc(sizeof(FIL));
 8001a88:	f44f 700c 	mov.w	r0, #560	; 0x230
 8001a8c:	f015 fc04 	bl	8017298 <malloc>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

		// Change to the directory
		fr = f_chdir(DL_LOG_DIR_PATH);
 8001a96:	4848      	ldr	r0, [pc, #288]	; (8001bb8 <logDataToSD+0x1cc>)
 8001a98:	f013 fe75 	bl	8015786 <f_chdir>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
		// If the file exists, open it. Otherwise, create the log file.
		fr = f_open(logFil, (const TCHAR*) logFileName_s, FA_OPEN_APPEND | FA_WRITE);
 8001aa2:	f107 0308 	add.w	r3, r7, #8
 8001aa6:	2232      	movs	r2, #50	; 0x32
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001aae:	f013 fa8f 	bl	8014fd0 <f_open>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb

		if (fr != FR_OK) {
 8001ab8:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <logDataToSD+0xd8>
			// Can't open the file
			return DATALOG_ERR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e06d      	b.n	8001ba0 <logDataToSD+0x1b4>
		}

		// The file is open and ready. Write the fields to the file.
		// Check to see if the file is empty
		if (logFil->fptr == 0){
 8001ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d12b      	bne.n	8001b26 <logDataToSD+0x13a>
			// Brand New File. Make the Headers
			char headers[100] = {0};
 8001ace:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001ad2:	2264      	movs	r2, #100	; 0x64
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f015 fc08 	bl	80172ec <memset>

			sprintf(headers, "Light Widow Matte Box\nMatte Box ID:,%s\nDate:,%s\nNotes:\n\n",
					sdLog->matteBoxID,
 8001adc:	687a      	ldr	r2, [r7, #4]
			sprintf(headers, "Light Widow Matte Box\nMatte Box ID:,%s\nDate:,%s\nNotes:\n\n",
 8001ade:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001ae2:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8001ae6:	4935      	ldr	r1, [pc, #212]	; (8001bbc <logDataToSD+0x1d0>)
 8001ae8:	f015 fcc0 	bl	801746c <siprintf>
					dateStamp_s);
			const char tmpStr[50] = "Time,Filter Slot 1,Filter Slot 2,Filter Slot 3\n";
 8001aec:	4b34      	ldr	r3, [pc, #208]	; (8001bc0 <logDataToSD+0x1d4>)
 8001aee:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001af2:	461d      	mov	r5, r3
 8001af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001afc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001b04:	2300      	movs	r3, #0
 8001b06:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

			f_puts(headers, (FIL*) logFil);
 8001b0a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001b0e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b12:	4618      	mov	r0, r3
 8001b14:	f014 fcd2 	bl	80164bc <f_puts>
			f_puts(tmpStr, (FIL*) logFil);
 8001b18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b1c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b20:	4618      	mov	r0, r3
 8001b22:	f014 fccb 	bl	80164bc <f_puts>
		}

		// Write the Time Stamp
		f_puts(timeStamp_s, (FIL*) logFil);
 8001b26:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001b2a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f014 fcc4 	bl	80164bc <f_puts>

		// Write the Filter Name in Slot 1
		f_puts(sdLog->filterNames[0].filterName, (FIL*) logFil);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3312      	adds	r3, #18
 8001b38:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f014 fcbd 	bl	80164bc <f_puts>
		f_puts(DL_DELIM, (FIL*) logFil);
 8001b42:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b46:	481f      	ldr	r0, [pc, #124]	; (8001bc4 <logDataToSD+0x1d8>)
 8001b48:	f014 fcb8 	bl	80164bc <f_puts>

		// Write the Filter Name in Slot 2
		f_puts(sdLog->filterNames[1].filterName, (FIL*) logFil);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	331d      	adds	r3, #29
 8001b50:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b54:	4618      	mov	r0, r3
 8001b56:	f014 fcb1 	bl	80164bc <f_puts>
		f_puts(DL_DELIM, (FIL*) logFil);
 8001b5a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b5e:	4819      	ldr	r0, [pc, #100]	; (8001bc4 <logDataToSD+0x1d8>)
 8001b60:	f014 fcac 	bl	80164bc <f_puts>

		// Write the Filter Name in Slot 3
		f_puts(sdLog->filterNames[2].filterName, (FIL*) logFil);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3328      	adds	r3, #40	; 0x28
 8001b68:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f014 fca5 	bl	80164bc <f_puts>

		// Make a new line
		f_puts(DL_ENDL, (FIL*) logFil);
 8001b72:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001b76:	4814      	ldr	r0, [pc, #80]	; (8001bc8 <logDataToSD+0x1dc>)
 8001b78:	f014 fca0 	bl	80164bc <f_puts>

		// Finish and Close the file
		fr = f_close((FIL*) logFil);
 8001b7c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001b80:	f013 fdd7 	bl	8015732 <f_close>
 8001b84:	4603      	mov	r3, r0
 8001b86:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb

		// De-allocate the FatFs
		free(logFil);
 8001b8a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001b8e:	f015 fb8b 	bl	80172a8 <free>

		if (fr == FR_OK) {
 8001b92:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <logDataToSD+0x1b2>
			// The file closed successfully
			return DATALOG_OK;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	e000      	b.n	8001ba0 <logDataToSD+0x1b4>
		}
	}
	return DATALOG_ERR;
 8001b9e:	2301      	movs	r3, #1
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	37e0      	adds	r7, #224	; 0xe0
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ba8:	20000255 	.word	0x20000255
 8001bac:	08017b58 	.word	0x08017b58
 8001bb0:	08017b68 	.word	0x08017b68
 8001bb4:	08017b7c 	.word	0x08017b7c
 8001bb8:	08017b48 	.word	0x08017b48
 8001bbc:	08017b8c 	.word	0x08017b8c
 8001bc0:	08017bd0 	.word	0x08017bd0
 8001bc4:	08017bc8 	.word	0x08017bc8
 8001bc8:	08017bcc 	.word	0x08017bcc

08001bcc <SDDataLog>:

DL_error SDDataLog(filterSection_t *fSection) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b096      	sub	sp, #88	; 0x58
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef dateStamp;
	RTC_TimeTypeDef timeStamp;
	sdLog_record_t sdLog = {0};
 8001bd4:	f107 0308 	add.w	r3, r7, #8
 8001bd8:	2234      	movs	r2, #52	; 0x34
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f015 fb85 	bl	80172ec <memset>

	if (!dlModInit) {
 8001be2:	4b2e      	ldr	r3, [pc, #184]	; (8001c9c <SDDataLog+0xd0>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	f083 0301 	eor.w	r3, r3, #1
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <SDDataLog+0x28>
		return DATALOG_ERR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e04f      	b.n	8001c94 <SDDataLog+0xc8>
	}

	// See if FATFS and SD Card are ready


	strcpy(sdLog.matteBoxID, MATTE_BOX_HW_ID);
 8001bf4:	4a2a      	ldr	r2, [pc, #168]	; (8001ca0 <SDDataLog+0xd4>)
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bfc:	c303      	stmia	r3!, {r0, r1}
 8001bfe:	801a      	strh	r2, [r3, #0]

	// Get the Time and Store it
	rtcGetDateTime(&dateStamp, &timeStamp);
 8001c00:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001c04:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c08:	4611      	mov	r1, r2
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f002 fdc6 	bl	800479c <rtcGetDateTime>

	// Load the DateTime results into the DataLog structure
	sdLog.dateTimeStamp.month = dateStamp.Month;
 8001c10:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001c14:	75fb      	strb	r3, [r7, #23]
	sdLog.dateTimeStamp.day = dateStamp.Date;
 8001c16:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001c1a:	75bb      	strb	r3, [r7, #22]
	sdLog.dateTimeStamp.year = dateStamp.Year + 2000;
 8001c1c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	833b      	strh	r3, [r7, #24]

	sdLog.dateTimeStamp.hours = timeStamp.Hours;
 8001c2a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001c2e:	74bb      	strb	r3, [r7, #18]
	sdLog.dateTimeStamp.minutes = timeStamp.Minutes;
 8001c30:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001c34:	74fb      	strb	r3, [r7, #19]
	sdLog.dateTimeStamp.seconds = timeStamp.Seconds;
 8001c36:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001c3a:	753b      	strb	r3, [r7, #20]

	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001c42:	e01d      	b.n	8001c80 <SDDataLog+0xb4>
		strcpy(&sdLog.filterNames[i].filterName, fSection->filter[i].filterName);
 8001c44:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001c48:	f107 0108 	add.w	r1, r7, #8
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	4413      	add	r3, r2
 8001c56:	3310      	adds	r3, #16
 8001c58:	440b      	add	r3, r1
 8001c5a:	1c98      	adds	r0, r3, #2
 8001c5c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001c60:	4613      	mov	r3, r2
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	4413      	add	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4413      	add	r3, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	3301      	adds	r3, #1
 8001c70:	4619      	mov	r1, r3
 8001c72:	f015 fc1b 	bl	80174ac <strcpy>
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8001c76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001c80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d9dd      	bls.n	8001c44 <SDDataLog+0x78>
	}

	// Log to the SD Card
	return logDataToSD(&sdLog);
 8001c88:	f107 0308 	add.w	r3, r7, #8
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff fead 	bl	80019ec <logDataToSD>
 8001c92:	4603      	mov	r3, r0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3758      	adds	r7, #88	; 0x58
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000255 	.word	0x20000255
 8001ca0:	08017c04 	.word	0x08017c04

08001ca4 <EPD_Init>:
static void SPI_read(EPD_HandleTypeDef *epd, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);

// Global Variables
static bool setTemp = false;

void EPD_Init(EPD_size size, SPI_HandleTypeDef *spi, EPD_HandleTypeDef *epd) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
 8001cb0:	73fb      	strb	r3, [r7, #15]

	DWT_Init();											// Microsecond Delay required by the e-paper
 8001cb2:	f7ff f863 	bl	8000d7c <DWT_Init>

	epd->status = EPD_OK;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
	epd->spi = spi;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68ba      	ldr	r2, [r7, #8]
 8001cc0:	629a      	str	r2, [r3, #40]	; 0x28
	epd->size = size;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	7bfa      	ldrb	r2, [r7, #15]
 8001cc6:	705a      	strb	r2, [r3, #1]

	epd->panel_on_pin = EPD_POWER_Pin;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	805a      	strh	r2, [r3, #2]
	epd->discharge_pin = EPD_DISCHARGE_Pin;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	811a      	strh	r2, [r3, #8]
	epd->reset_pin = EPD_NRST_Pin;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	821a      	strh	r2, [r3, #16]
	epd->busy_pin = EPD_BUSY_Pin;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2204      	movs	r2, #4
 8001cde:	831a      	strh	r2, [r3, #24]
	epd->spi_cs_pin = EPD_SPI_CS_Pin;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	841a      	strh	r2, [r3, #32]

	epd->panel_on_port = EPD_POWER_GPIO_Port;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a81      	ldr	r2, [pc, #516]	; (8001ef0 <EPD_Init+0x24c>)
 8001cea:	605a      	str	r2, [r3, #4]
	epd->discharge_port = EPD_DISCHARGE_GPIO_Port;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a81      	ldr	r2, [pc, #516]	; (8001ef4 <EPD_Init+0x250>)
 8001cf0:	60da      	str	r2, [r3, #12]
	epd->reset_port = EPD_NRST_GPIO_Port;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a7f      	ldr	r2, [pc, #508]	; (8001ef4 <EPD_Init+0x250>)
 8001cf6:	615a      	str	r2, [r3, #20]
	epd->busy_port = EPD_BUSY_GPIO_Port;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a7e      	ldr	r2, [pc, #504]	; (8001ef4 <EPD_Init+0x250>)
 8001cfc:	61da      	str	r2, [r3, #28]
	epd->spi_cs_port = EPD_SPI_CS_GPIO_Port;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a7b      	ldr	r2, [pc, #492]	; (8001ef0 <EPD_Init+0x24c>)
 8001d02:	625a      	str	r2, [r3, #36]	; 0x24

	epd->base_stage_time = 480; // milliseconds
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001d0a:	859a      	strh	r2, [r3, #44]	; 0x2c

	switch (size) {
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d80b      	bhi.n	8001d2c <EPD_Init+0x88>
 8001d14:	a201      	add	r2, pc, #4	; (adr r2, 8001d1c <EPD_Init+0x78>)
 8001d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1a:	bf00      	nop
 8001d1c:	08001d6b 	.word	0x08001d6b
 8001d20:	08001da9 	.word	0x08001da9
 8001d24:	08001de7 	.word	0x08001de7
 8001d28:	08001e2d 	.word	0x08001e2d
		default:
		case EPD_1_44:  // default so no change
			epd->lines_per_display = 96;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2260      	movs	r2, #96	; 0x60
 8001d30:	861a      	strh	r2, [r3, #48]	; 0x30
			epd->dots_per_line = 128;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2280      	movs	r2, #128	; 0x80
 8001d36:	865a      	strh	r2, [r3, #50]	; 0x32
			epd->bytes_per_line = 128 / 8;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2210      	movs	r2, #16
 8001d3c:	869a      	strh	r2, [r3, #52]	; 0x34
			epd->bytes_per_scan = 96 / 4;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2218      	movs	r2, #24
 8001d42:	86da      	strh	r2, [r3, #54]	; 0x36
			static uint8_t cs[] = {0x72, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0xff, 0x00};
			epd->channel_select = cs;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a6c      	ldr	r2, [pc, #432]	; (8001ef8 <EPD_Init+0x254>)
 8001d48:	63da      	str	r2, [r3, #60]	; 0x3c
			epd->channel_select_length = sizeof(cs);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2209      	movs	r2, #9
 8001d4e:	641a      	str	r2, [r3, #64]	; 0x40
			epd->middle_scan = true; // => data-scan-data ELSE: scan-data-scan
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			epd->pre_border_byte = false;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			epd->border_byte = EPD_BORDER_BYTE_ZERO;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
			break;
 8001d68:	e080      	b.n	8001e6c <EPD_Init+0x1c8>

		case EPD_1_9: {
			epd->lines_per_display = 128;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2280      	movs	r2, #128	; 0x80
 8001d6e:	861a      	strh	r2, [r3, #48]	; 0x30
			epd->dots_per_line = 144;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2290      	movs	r2, #144	; 0x90
 8001d74:	865a      	strh	r2, [r3, #50]	; 0x32
			epd->bytes_per_line = 144 / 8;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2212      	movs	r2, #18
 8001d7a:	869a      	strh	r2, [r3, #52]	; 0x34
			epd->middle_scan = false;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			epd->bytes_per_scan = 128 / 4 / 2; // scan/2 - data - scan/2
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2210      	movs	r2, #16
 8001d88:	86da      	strh	r2, [r3, #54]	; 0x36
			static uint8_t cs[] = {0x72, 0x00, 0x00, 0x00, 0x03, 0xfc, 0x00, 0x00, 0xff};
			epd->channel_select = cs;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a5b      	ldr	r2, [pc, #364]	; (8001efc <EPD_Init+0x258>)
 8001d8e:	63da      	str	r2, [r3, #60]	; 0x3c
			epd->channel_select_length = sizeof(cs);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2209      	movs	r2, #9
 8001d94:	641a      	str	r2, [r3, #64]	; 0x40
			epd->pre_border_byte = false;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			epd->border_byte = EPD_BORDER_BYTE_SET;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2202      	movs	r2, #2
 8001da2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
			break;
 8001da6:	e061      	b.n	8001e6c <EPD_Init+0x1c8>
		}

		case EPD_2_0: {
			epd->lines_per_display = 96;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2260      	movs	r2, #96	; 0x60
 8001dac:	861a      	strh	r2, [r3, #48]	; 0x30
			epd->dots_per_line = 200;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	22c8      	movs	r2, #200	; 0xc8
 8001db2:	865a      	strh	r2, [r3, #50]	; 0x32
			epd->bytes_per_line = 200 / 8;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2219      	movs	r2, #25
 8001db8:	869a      	strh	r2, [r3, #52]	; 0x34
			epd->bytes_per_scan = 96 / 4;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2218      	movs	r2, #24
 8001dbe:	86da      	strh	r2, [r3, #54]	; 0x36
			static uint8_t cs[] = {0x72, 0x00, 0x00, 0x00, 0x00, 0x01, 0xff, 0xe0, 0x00};
			epd->channel_select = cs;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a4f      	ldr	r2, [pc, #316]	; (8001f00 <EPD_Init+0x25c>)
 8001dc4:	63da      	str	r2, [r3, #60]	; 0x3c
			epd->channel_select_length = sizeof(cs);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2209      	movs	r2, #9
 8001dca:	641a      	str	r2, [r3, #64]	; 0x40
			epd->middle_scan = true; // => data-scan-data ELSE: scan-data-scan
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			epd->pre_border_byte = true;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			epd->border_byte = EPD_BORDER_BYTE_NONE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
			break;
 8001de4:	e042      	b.n	8001e6c <EPD_Init+0x1c8>
		}

		case EPD_2_6: {
			epd->base_stage_time = 630; // milliseconds
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f240 2276 	movw	r2, #630	; 0x276
 8001dec:	859a      	strh	r2, [r3, #44]	; 0x2c
			epd->lines_per_display = 128;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2280      	movs	r2, #128	; 0x80
 8001df2:	861a      	strh	r2, [r3, #48]	; 0x30
			epd->dots_per_line = 232;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	22e8      	movs	r2, #232	; 0xe8
 8001df8:	865a      	strh	r2, [r3, #50]	; 0x32
			epd->bytes_per_line = 232 / 8;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	221d      	movs	r2, #29
 8001dfe:	869a      	strh	r2, [r3, #52]	; 0x34
			epd->middle_scan = false;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			epd->bytes_per_scan = 128 / 4 / 2; // scan/2 - data - scan/2
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2210      	movs	r2, #16
 8001e0c:	86da      	strh	r2, [r3, #54]	; 0x36
			static uint8_t cs[] = {0x72, 0x00, 0x00, 0x1f, 0xe0, 0x00, 0x00, 0x00, 0xff};
			epd->channel_select = cs;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a3c      	ldr	r2, [pc, #240]	; (8001f04 <EPD_Init+0x260>)
 8001e12:	63da      	str	r2, [r3, #60]	; 0x3c
			epd->channel_select_length = sizeof(cs);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2209      	movs	r2, #9
 8001e18:	641a      	str	r2, [r3, #64]	; 0x40
			epd->pre_border_byte = false;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			epd->border_byte = EPD_BORDER_BYTE_SET;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2202      	movs	r2, #2
 8001e26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
			break;
 8001e2a:	e01f      	b.n	8001e6c <EPD_Init+0x1c8>
		}

		case EPD_2_7: {
			epd->base_stage_time = 630; // milliseconds
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f240 2276 	movw	r2, #630	; 0x276
 8001e32:	859a      	strh	r2, [r3, #44]	; 0x2c
			epd->lines_per_display = 176;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	22b0      	movs	r2, #176	; 0xb0
 8001e38:	861a      	strh	r2, [r3, #48]	; 0x30
			epd->dots_per_line = 264;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f44f 7284 	mov.w	r2, #264	; 0x108
 8001e40:	865a      	strh	r2, [r3, #50]	; 0x32
			epd->bytes_per_line = 264 / 8;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2221      	movs	r2, #33	; 0x21
 8001e46:	869a      	strh	r2, [r3, #52]	; 0x34
			epd->bytes_per_scan = 176 / 4;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	222c      	movs	r2, #44	; 0x2c
 8001e4c:	86da      	strh	r2, [r3, #54]	; 0x36
			static uint8_t cs[] = {0x72, 0x00, 0x00, 0x00, 0x7f, 0xff, 0xfe, 0x00, 0x00};
			epd->channel_select = cs;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a2d      	ldr	r2, [pc, #180]	; (8001f08 <EPD_Init+0x264>)
 8001e52:	63da      	str	r2, [r3, #60]	; 0x3c
			epd->channel_select_length = sizeof(cs);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2209      	movs	r2, #9
 8001e58:	641a      	str	r2, [r3, #64]	; 0x40
			epd->pre_border_byte = true;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			epd->border_byte = EPD_BORDER_BYTE_NONE;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
			break;
 8001e6a:	bf00      	nop
		}
	}

	// an initial default temperature
	epd->factored_stage_time = epd->base_stage_time;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	85da      	strh	r2, [r3, #46]	; 0x2e

	// Set a base temperature
	EPD_set_temperature(epd, 25);
 8001e74:	2119      	movs	r1, #25
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f000 fbaa 	bl	80025d0 <EPD_set_temperature>

	// buffer for frame line
	if (epd->middle_scan) {
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d00a      	beq.n	8001e9c <EPD_Init+0x1f8>
		epd->line_buffer_size = 2 * epd->bytes_per_line
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001e8a:	005b      	lsls	r3, r3, #1
			+ epd->bytes_per_scan
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
 8001e90:	4413      	add	r3, r2
			+ 3; // command byte, pre_border_byte, border byte
 8001e92:	3303      	adds	r3, #3
 8001e94:	461a      	mov	r2, r3
		epd->line_buffer_size = 2 * epd->bytes_per_line
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	649a      	str	r2, [r3, #72]	; 0x48
 8001e9a:	e00a      	b.n	8001eb2 <EPD_Init+0x20e>
	} else {
		epd->line_buffer_size = epd->bytes_per_line
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001ea0:	461a      	mov	r2, r3
			+ 2 * epd->bytes_per_scan
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	4413      	add	r3, r2
			+ 3; // command byte, pre_border_byte, border byte
 8001eaa:	3303      	adds	r3, #3
 8001eac:	461a      	mov	r2, r3
		epd->line_buffer_size = epd->bytes_per_line
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	649a      	str	r2, [r3, #72]	; 0x48
	}

	epd->line_buffer = malloc(epd->line_buffer_size + 4096);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f015 f9ec 	bl	8017298 <malloc>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	645a      	str	r2, [r3, #68]	; 0x44

	// ensure zero
	memset(epd->line_buffer, 0x00, epd->line_buffer_size);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	f015 fa0a 	bl	80172ec <memset>

	// ensure I/O is all set to ZERO
	power_off(epd);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 fb4d 	bl	8002578 <power_off>

	// COG state for partial update
	epd->COG_on = false;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40020800 	.word	0x40020800
 8001ef4:	40020000 	.word	0x40020000
 8001ef8:	20000000 	.word	0x20000000
 8001efc:	2000000c 	.word	0x2000000c
 8001f00:	20000018 	.word	0x20000018
 8001f04:	20000024 	.word	0x20000024
 8001f08:	20000030 	.word	0x20000030

08001f0c <EPD_begin>:
	return epd->status;
}


// starts an EPD sequence
void EPD_begin(EPD_HandleTypeDef *epd) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b0a8      	sub	sp, #160	; 0xa0
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	int8_t currentTemperature;

	// Nothing to do when COG still on
	if (epd->COG_on) {
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f040 823f 	bne.w	800239e <EPD_begin+0x492>
		return;
	}

	if (setTemp) {
 8001f20:	4b6f      	ldr	r3, [pc, #444]	; (80020e0 <EPD_begin+0x1d4>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d015      	beq.n	8001f54 <EPD_begin+0x48>
		// setTemp flag is set from outside to prevent over-sampling
		if (LM75B_ReadTemp(&currentTemperature) == LM75B_OK) {
 8001f28:	f107 030f 	add.w	r3, r7, #15
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f001 fd75 	bl	8003a1c <LM75B_ReadTemp>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d106      	bne.n	8001f46 <EPD_begin+0x3a>
			EPD_set_temperature(epd, currentTemperature);
 8001f38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 fb46 	bl	80025d0 <EPD_set_temperature>
 8001f44:	e003      	b.n	8001f4e <EPD_begin+0x42>
		} else {
			EPD_set_temperature(epd, 25);
 8001f46:	2119      	movs	r1, #25
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 fb41 	bl	80025d0 <EPD_set_temperature>
		}
		setTemp = false;
 8001f4e:	4b64      	ldr	r3, [pc, #400]	; (80020e0 <EPD_begin+0x1d4>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
	}

	// assume OK
	epd->status = EPD_OK;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	701a      	strb	r2, [r3, #0]

	// power up sequence
	HAL_GPIO_WritePin(epd->reset_port, epd->reset_pin, LOW);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6958      	ldr	r0, [r3, #20]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	8a1b      	ldrh	r3, [r3, #16]
 8001f62:	2200      	movs	r2, #0
 8001f64:	4619      	mov	r1, r3
 8001f66:	f003 fe05 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(epd->panel_on_port, epd->panel_on_pin, LOW);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6858      	ldr	r0, [r3, #4]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	885b      	ldrh	r3, [r3, #2]
 8001f72:	2200      	movs	r2, #0
 8001f74:	4619      	mov	r1, r3
 8001f76:	f003 fdfd 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(epd->discharge_port, epd->discharge_pin, LOW);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68d8      	ldr	r0, [r3, #12]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	891b      	ldrh	r3, [r3, #8]
 8001f82:	2200      	movs	r2, #0
 8001f84:	4619      	mov	r1, r3
 8001f86:	f003 fdf5 	bl	8005b74 <HAL_GPIO_WritePin>

	Delay_ms(5);
 8001f8a:	2005      	movs	r0, #5
 8001f8c:	f003 fb02 	bl	8005594 <HAL_Delay>
	HAL_GPIO_WritePin(epd->spi_cs_port, epd->spi_cs_pin, HIGH);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	8c1b      	ldrh	r3, [r3, #32]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f003 fdea 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(epd->panel_on_port, epd->panel_on_pin, HIGH);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6858      	ldr	r0, [r3, #4]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	885b      	ldrh	r3, [r3, #2]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4619      	mov	r1, r3
 8001fac:	f003 fde2 	bl	8005b74 <HAL_GPIO_WritePin>
	Delay_ms(10);
 8001fb0:	200a      	movs	r0, #10
 8001fb2:	f003 faef 	bl	8005594 <HAL_Delay>

	HAL_GPIO_WritePin(epd->reset_port, epd->reset_pin, HIGH);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6958      	ldr	r0, [r3, #20]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	8a1b      	ldrh	r3, [r3, #16]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f003 fdd7 	bl	8005b74 <HAL_GPIO_WritePin>
	Delay_ms(5);
 8001fc6:	2005      	movs	r0, #5
 8001fc8:	f003 fae4 	bl	8005594 <HAL_Delay>

	HAL_GPIO_WritePin(epd->reset_port, epd->reset_pin, LOW);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6958      	ldr	r0, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	8a1b      	ldrh	r3, [r3, #16]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f003 fdcc 	bl	8005b74 <HAL_GPIO_WritePin>
	Delay_ms(5);
 8001fdc:	2005      	movs	r0, #5
 8001fde:	f003 fad9 	bl	8005594 <HAL_Delay>

	HAL_GPIO_WritePin(epd->reset_port, epd->reset_pin, HIGH);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6958      	ldr	r0, [r3, #20]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	8a1b      	ldrh	r3, [r3, #16]
 8001fea:	2201      	movs	r2, #1
 8001fec:	4619      	mov	r1, r3
 8001fee:	f003 fdc1 	bl	8005b74 <HAL_GPIO_WritePin>
	Delay_ms(5);
 8001ff2:	2005      	movs	r0, #5
 8001ff4:	f003 face 	bl	8005594 <HAL_Delay>

	// wait for COG to become ready
	while (HIGH == HAL_GPIO_ReadPin(epd->busy_port, epd->busy_pin)) {
 8001ff8:	e002      	b.n	8002000 <EPD_begin+0xf4>
		Delay_us(10);
 8001ffa:	200a      	movs	r0, #10
 8001ffc:	f7fe fed8 	bl	8000db0 <DWT_Delay>
	while (HIGH == HAL_GPIO_ReadPin(epd->busy_port, epd->busy_pin)) {
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69da      	ldr	r2, [r3, #28]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	8b1b      	ldrh	r3, [r3, #24]
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f003 fd9a 	bl	8005b44 <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
 8002012:	2b01      	cmp	r3, #1
 8002014:	d0f1      	beq.n	8001ffa <EPD_begin+0xee>
	}

	// read the COG ID
	uint8_t receive_buffer[2];
	SPI_read(epd, CU8(0x71, 0x00), receive_buffer, sizeof(receive_buffer));
 8002016:	2371      	movs	r3, #113	; 0x71
 8002018:	743b      	strb	r3, [r7, #16]
 800201a:	2300      	movs	r3, #0
 800201c:	747b      	strb	r3, [r7, #17]
 800201e:	f107 020c 	add.w	r2, r7, #12
 8002022:	f107 0110 	add.w	r1, r7, #16
 8002026:	2302      	movs	r3, #2
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f000 ffcf 	bl	8002fcc <SPI_read>
	SPI_read(epd, CU8(0x71, 0x00), receive_buffer, sizeof(receive_buffer));
 800202e:	2371      	movs	r3, #113	; 0x71
 8002030:	753b      	strb	r3, [r7, #20]
 8002032:	2300      	movs	r3, #0
 8002034:	757b      	strb	r3, [r7, #21]
 8002036:	f107 020c 	add.w	r2, r7, #12
 800203a:	f107 0114 	add.w	r1, r7, #20
 800203e:	2302      	movs	r3, #2
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 ffc3 	bl	8002fcc <SPI_read>
	int cog_id = receive_buffer[1];
 8002046:	7b7b      	ldrb	r3, [r7, #13]
 8002048:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	if (0x02 != (0x0f & cog_id)) {
 800204c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	2b02      	cmp	r3, #2
 8002056:	d006      	beq.n	8002066 <EPD_begin+0x15a>
		epd->status = EPD_UNSUPPORTED_COG;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	701a      	strb	r2, [r3, #0]
		power_off(epd);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 fa8a 	bl	8002578 <power_off>
		return;
 8002064:	e19c      	b.n	80023a0 <EPD_begin+0x494>
	}

	// Disable OE
	SPI_send(epd, CU8(0x70, 0x02), 2);
 8002066:	4b1f      	ldr	r3, [pc, #124]	; (80020e4 <EPD_begin+0x1d8>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	833b      	strh	r3, [r7, #24]
 800206c:	f107 0318 	add.w	r3, r7, #24
 8002070:	2202      	movs	r2, #2
 8002072:	4619      	mov	r1, r3
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f000 ff83 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x40), 2);
 800207a:	4b1b      	ldr	r3, [pc, #108]	; (80020e8 <EPD_begin+0x1dc>)
 800207c:	881b      	ldrh	r3, [r3, #0]
 800207e:	83bb      	strh	r3, [r7, #28]
 8002080:	f107 031c 	add.w	r3, r7, #28
 8002084:	2202      	movs	r2, #2
 8002086:	4619      	mov	r1, r3
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 ff79 	bl	8002f80 <SPI_send>

	// check breakage
	SPI_send(epd, CU8(0x70, 0x0f), 2);
 800208e:	4b17      	ldr	r3, [pc, #92]	; (80020ec <EPD_begin+0x1e0>)
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	843b      	strh	r3, [r7, #32]
 8002094:	f107 0320 	add.w	r3, r7, #32
 8002098:	2202      	movs	r2, #2
 800209a:	4619      	mov	r1, r3
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 ff6f 	bl	8002f80 <SPI_send>
	SPI_read(epd, CU8(0x73, 0x00), receive_buffer, sizeof(receive_buffer));
 80020a2:	2373      	movs	r3, #115	; 0x73
 80020a4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80020a8:	2300      	movs	r3, #0
 80020aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80020ae:	f107 020c 	add.w	r2, r7, #12
 80020b2:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80020b6:	2302      	movs	r3, #2
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 ff87 	bl	8002fcc <SPI_read>
	int broken_panel = receive_buffer[1];
 80020be:	7b7b      	ldrb	r3, [r7, #13]
 80020c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	if (0x00 == (0x80 & broken_panel)) {
 80020c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80020c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d10f      	bne.n	80020f0 <EPD_begin+0x1e4>
		epd->status = EPD_PANEL_BROKEN;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2202      	movs	r2, #2
 80020d4:	701a      	strb	r2, [r3, #0]
		power_off(epd);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 fa4e 	bl	8002578 <power_off>
		return;
 80020dc:	e160      	b.n	80023a0 <EPD_begin+0x494>
 80020de:	bf00      	nop
 80020e0:	2000025e 	.word	0x2000025e
 80020e4:	08017c34 	.word	0x08017c34
 80020e8:	08017c38 	.word	0x08017c38
 80020ec:	08017c3c 	.word	0x08017c3c
	}

	// power saving mode
	SPI_send(epd, CU8(0x70, 0x0b), 2);
 80020f0:	4bad      	ldr	r3, [pc, #692]	; (80023a8 <EPD_begin+0x49c>)
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	853b      	strh	r3, [r7, #40]	; 0x28
 80020f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020fa:	2202      	movs	r2, #2
 80020fc:	4619      	mov	r1, r3
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 ff3e 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x02), 2);
 8002104:	4ba9      	ldr	r3, [pc, #676]	; (80023ac <EPD_begin+0x4a0>)
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800210a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800210e:	2202      	movs	r2, #2
 8002110:	4619      	mov	r1, r3
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 ff34 	bl	8002f80 <SPI_send>

	// channel select
	SPI_send(epd, CU8(0x70, 0x01), 2);
 8002118:	4ba5      	ldr	r3, [pc, #660]	; (80023b0 <EPD_begin+0x4a4>)
 800211a:	881b      	ldrh	r3, [r3, #0]
 800211c:	863b      	strh	r3, [r7, #48]	; 0x30
 800211e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002122:	2202      	movs	r2, #2
 8002124:	4619      	mov	r1, r3
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 ff2a 	bl	8002f80 <SPI_send>
	SPI_send(epd, epd->channel_select, epd->channel_select_length);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	b29b      	uxth	r3, r3
 8002136:	461a      	mov	r2, r3
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 ff21 	bl	8002f80 <SPI_send>

	// high power mode osc
	SPI_send(epd, CU8(0x70, 0x07), 2);
 800213e:	4b9d      	ldr	r3, [pc, #628]	; (80023b4 <EPD_begin+0x4a8>)
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	86bb      	strh	r3, [r7, #52]	; 0x34
 8002144:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002148:	2202      	movs	r2, #2
 800214a:	4619      	mov	r1, r3
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f000 ff17 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0xd1), 2);
 8002152:	4b99      	ldr	r3, [pc, #612]	; (80023b8 <EPD_begin+0x4ac>)
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	873b      	strh	r3, [r7, #56]	; 0x38
 8002158:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800215c:	2202      	movs	r2, #2
 800215e:	4619      	mov	r1, r3
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 ff0d 	bl	8002f80 <SPI_send>

	// power setting
	SPI_send(epd, CU8(0x70, 0x08), 2);
 8002166:	4b95      	ldr	r3, [pc, #596]	; (80023bc <EPD_begin+0x4b0>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800216c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002170:	2202      	movs	r2, #2
 8002172:	4619      	mov	r1, r3
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 ff03 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x02), 2);
 800217a:	4b8c      	ldr	r3, [pc, #560]	; (80023ac <EPD_begin+0x4a0>)
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8002182:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002186:	2202      	movs	r2, #2
 8002188:	4619      	mov	r1, r3
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fef8 	bl	8002f80 <SPI_send>

	// Vcom level
	SPI_send(epd, CU8(0x70, 0x09), 2);
 8002190:	4b8b      	ldr	r3, [pc, #556]	; (80023c0 <EPD_begin+0x4b4>)
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002198:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800219c:	2202      	movs	r2, #2
 800219e:	4619      	mov	r1, r3
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 feed 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0xc2), 2);
 80021a6:	4b87      	ldr	r3, [pc, #540]	; (80023c4 <EPD_begin+0x4b8>)
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80021ae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021b2:	2202      	movs	r2, #2
 80021b4:	4619      	mov	r1, r3
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 fee2 	bl	8002f80 <SPI_send>

	// power setting
	SPI_send(epd, CU8(0x70, 0x04), 2);
 80021bc:	4b82      	ldr	r3, [pc, #520]	; (80023c8 <EPD_begin+0x4bc>)
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80021c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021c8:	2202      	movs	r2, #2
 80021ca:	4619      	mov	r1, r3
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 fed7 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x03), 2);
 80021d2:	4b7e      	ldr	r3, [pc, #504]	; (80023cc <EPD_begin+0x4c0>)
 80021d4:	881b      	ldrh	r3, [r3, #0]
 80021d6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80021da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80021de:	2202      	movs	r2, #2
 80021e0:	4619      	mov	r1, r3
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 fecc 	bl	8002f80 <SPI_send>

	// driver latch on
	SPI_send(epd, CU8(0x70, 0x03), 2);
 80021e8:	4b79      	ldr	r3, [pc, #484]	; (80023d0 <EPD_begin+0x4c4>)
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80021f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021f4:	2202      	movs	r2, #2
 80021f6:	4619      	mov	r1, r3
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 fec1 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x01), 2);
 80021fe:	4b75      	ldr	r3, [pc, #468]	; (80023d4 <EPD_begin+0x4c8>)
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8002206:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800220a:	2202      	movs	r2, #2
 800220c:	4619      	mov	r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 feb6 	bl	8002f80 <SPI_send>

	// driver latch off
	SPI_send(epd, CU8(0x70, 0x03), 2);
 8002214:	4b6e      	ldr	r3, [pc, #440]	; (80023d0 <EPD_begin+0x4c4>)
 8002216:	881b      	ldrh	r3, [r3, #0]
 8002218:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800221c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002220:	2202      	movs	r2, #2
 8002222:	4619      	mov	r1, r3
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 feab 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x00), 2);
 800222a:	2372      	movs	r3, #114	; 0x72
 800222c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8002230:	2300      	movs	r3, #0
 8002232:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
 8002236:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800223a:	2202      	movs	r2, #2
 800223c:	4619      	mov	r1, r3
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 fe9e 	bl	8002f80 <SPI_send>

	Delay_ms(5);
 8002244:	2005      	movs	r0, #5
 8002246:	f003 f9a5 	bl	8005594 <HAL_Delay>

	bool dc_ok = false;
 800224a:	2300      	movs	r3, #0
 800224c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

	for (int i = 0; i < 4; ++i) {
 8002250:	2300      	movs	r3, #0
 8002252:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002256:	e075      	b.n	8002344 <EPD_begin+0x438>
		// charge pump positive voltage on - VGH/VDL on
		SPI_send(epd, CU8(0x70, 0x05), 2);
 8002258:	4b5f      	ldr	r3, [pc, #380]	; (80023d8 <EPD_begin+0x4cc>)
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8002260:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002264:	2202      	movs	r2, #2
 8002266:	4619      	mov	r1, r3
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 fe89 	bl	8002f80 <SPI_send>
		SPI_send(epd, CU8(0x72, 0x01), 2);
 800226e:	4b59      	ldr	r3, [pc, #356]	; (80023d4 <EPD_begin+0x4c8>)
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8002276:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800227a:	2202      	movs	r2, #2
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fe7e 	bl	8002f80 <SPI_send>

		Delay_ms(240);
 8002284:	20f0      	movs	r0, #240	; 0xf0
 8002286:	f003 f985 	bl	8005594 <HAL_Delay>

		// charge pump negative voltage on - VGL/VDL on
		SPI_send(epd, CU8(0x70, 0x05), 2);
 800228a:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <EPD_begin+0x4cc>)
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8002292:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002296:	2202      	movs	r2, #2
 8002298:	4619      	mov	r1, r3
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 fe70 	bl	8002f80 <SPI_send>
		SPI_send(epd, CU8(0x72, 0x03), 2);
 80022a0:	4b4a      	ldr	r3, [pc, #296]	; (80023cc <EPD_begin+0x4c0>)
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 80022a8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80022ac:	2202      	movs	r2, #2
 80022ae:	4619      	mov	r1, r3
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 fe65 	bl	8002f80 <SPI_send>

		Delay_ms(40);
 80022b6:	2028      	movs	r0, #40	; 0x28
 80022b8:	f003 f96c 	bl	8005594 <HAL_Delay>

		// charge pump Vcom on - Vcom driver on
		SPI_send(epd, CU8(0x70, 0x05), 2);
 80022bc:	4b46      	ldr	r3, [pc, #280]	; (80023d8 <EPD_begin+0x4cc>)
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 80022c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80022c8:	2202      	movs	r2, #2
 80022ca:	4619      	mov	r1, r3
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 fe57 	bl	8002f80 <SPI_send>
		SPI_send(epd, CU8(0x72, 0x0f), 2);
 80022d2:	4b42      	ldr	r3, [pc, #264]	; (80023dc <EPD_begin+0x4d0>)
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80022da:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80022de:	2202      	movs	r2, #2
 80022e0:	4619      	mov	r1, r3
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f000 fe4c 	bl	8002f80 <SPI_send>

		Delay_ms(40);
 80022e8:	2028      	movs	r0, #40	; 0x28
 80022ea:	f003 f953 	bl	8005594 <HAL_Delay>

		// check DC/DC
		SPI_send(epd, CU8(0x70, 0x0f), 2);
 80022ee:	4b3c      	ldr	r3, [pc, #240]	; (80023e0 <EPD_begin+0x4d4>)
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80022f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80022fa:	2202      	movs	r2, #2
 80022fc:	4619      	mov	r1, r3
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 fe3e 	bl	8002f80 <SPI_send>
		SPI_read(epd, CU8(0x73, 0x00), receive_buffer, sizeof(receive_buffer));
 8002304:	2373      	movs	r3, #115	; 0x73
 8002306:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
 800230a:	2300      	movs	r3, #0
 800230c:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8002310:	f107 020c 	add.w	r2, r7, #12
 8002314:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002318:	2302      	movs	r3, #2
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f000 fe56 	bl	8002fcc <SPI_read>
		int dc_state = receive_buffer[1];
 8002320:	7b7b      	ldrb	r3, [r7, #13]
 8002322:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		if (0x40 == (0x40 & dc_state)) {
 8002326:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800232a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <EPD_begin+0x42e>
			dc_ok = true;
 8002332:	2301      	movs	r3, #1
 8002334:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			break;
 8002338:	e008      	b.n	800234c <EPD_begin+0x440>
	for (int i = 0; i < 4; ++i) {
 800233a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800233e:	3301      	adds	r3, #1
 8002340:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002348:	2b03      	cmp	r3, #3
 800234a:	dd85      	ble.n	8002258 <EPD_begin+0x34c>
		}
	}
	if (!dc_ok) {
 800234c:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002350:	f083 0301 	eor.w	r3, r3, #1
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d006      	beq.n	8002368 <EPD_begin+0x45c>
		epd->status = EPD_DC_FAILED;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2203      	movs	r2, #3
 800235e:	701a      	strb	r2, [r3, #0]
		power_off(epd);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f909 	bl	8002578 <power_off>
		return;
 8002366:	e01b      	b.n	80023a0 <EPD_begin+0x494>
	}

	// output enable to disable
	SPI_send(epd, CU8(0x70, 0x02), 2);
 8002368:	4b1e      	ldr	r3, [pc, #120]	; (80023e4 <EPD_begin+0x4d8>)
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8002370:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002374:	2202      	movs	r2, #2
 8002376:	4619      	mov	r1, r3
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 fe01 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x04), 2);
 800237e:	4b1a      	ldr	r3, [pc, #104]	; (80023e8 <EPD_begin+0x4dc>)
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8002386:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800238a:	2202      	movs	r2, #2
 800238c:	4619      	mov	r1, r3
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fdf6 	bl	8002f80 <SPI_send>

	epd->COG_on = true;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800239c:	e000      	b.n	80023a0 <EPD_begin+0x494>
		return;
 800239e:	bf00      	nop
}
 80023a0:	37a0      	adds	r7, #160	; 0xa0
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	08017c40 	.word	0x08017c40
 80023ac:	08017c44 	.word	0x08017c44
 80023b0:	08017c48 	.word	0x08017c48
 80023b4:	08017c4c 	.word	0x08017c4c
 80023b8:	08017c50 	.word	0x08017c50
 80023bc:	08017c54 	.word	0x08017c54
 80023c0:	08017c58 	.word	0x08017c58
 80023c4:	08017c5c 	.word	0x08017c5c
 80023c8:	08017c60 	.word	0x08017c60
 80023cc:	08017c64 	.word	0x08017c64
 80023d0:	08017c68 	.word	0x08017c68
 80023d4:	08017c6c 	.word	0x08017c6c
 80023d8:	08017c70 	.word	0x08017c70
 80023dc:	08017c74 	.word	0x08017c74
 80023e0:	08017c3c 	.word	0x08017c3c
 80023e4:	08017c34 	.word	0x08017c34
 80023e8:	08017c78 	.word	0x08017c78

080023ec <EPD_end>:


void EPD_end(EPD_HandleTypeDef *epd) {
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b090      	sub	sp, #64	; 0x40
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]

	nothing_frame(epd);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 fa48 	bl	800288a <nothing_frame>

	if (EPD_2_7 == epd->size) {
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	785b      	ldrb	r3, [r3, #1]
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d103      	bne.n	800240a <EPD_end+0x1e>
		dummy_line(epd);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 fa60 	bl	80028c8 <dummy_line>
 8002408:	e005      	b.n	8002416 <EPD_end+0x2a>
//		Delay_ms(25);
//		digitalWrite(epd->EPD_Pin_BORDER, LOW);
//		Delay_ms(200);
//		digitalWrite(epd->EPD_Pin_BORDER, HIGH);
	} else {
		border_dummy_line(epd);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 fa6f 	bl	80028ee <border_dummy_line>
		Delay_ms(200);
 8002410:	20c8      	movs	r0, #200	; 0xc8
 8002412:	f003 f8bf 	bl	8005594 <HAL_Delay>
	}

	// ??? - not described in datasheet
	SPI_send(epd, CU8(0x70, 0x0b), 2);
 8002416:	4b50      	ldr	r3, [pc, #320]	; (8002558 <EPD_end+0x16c>)
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	813b      	strh	r3, [r7, #8]
 800241c:	f107 0308 	add.w	r3, r7, #8
 8002420:	2202      	movs	r2, #2
 8002422:	4619      	mov	r1, r3
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 fdab 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x00), 2);
 800242a:	2372      	movs	r3, #114	; 0x72
 800242c:	733b      	strb	r3, [r7, #12]
 800242e:	2300      	movs	r3, #0
 8002430:	737b      	strb	r3, [r7, #13]
 8002432:	f107 030c 	add.w	r3, r7, #12
 8002436:	2202      	movs	r2, #2
 8002438:	4619      	mov	r1, r3
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 fda0 	bl	8002f80 <SPI_send>

	// latch reset turn on
	SPI_send(epd, CU8(0x70, 0x03), 2);
 8002440:	4b46      	ldr	r3, [pc, #280]	; (800255c <EPD_end+0x170>)
 8002442:	881b      	ldrh	r3, [r3, #0]
 8002444:	823b      	strh	r3, [r7, #16]
 8002446:	f107 0310 	add.w	r3, r7, #16
 800244a:	2202      	movs	r2, #2
 800244c:	4619      	mov	r1, r3
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 fd96 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x01), 2);
 8002454:	4b42      	ldr	r3, [pc, #264]	; (8002560 <EPD_end+0x174>)
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	82bb      	strh	r3, [r7, #20]
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	2202      	movs	r2, #2
 8002460:	4619      	mov	r1, r3
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 fd8c 	bl	8002f80 <SPI_send>

	// power off charge pump Vcom
	SPI_send(epd, CU8(0x70, 0x05), 2);
 8002468:	4b3e      	ldr	r3, [pc, #248]	; (8002564 <EPD_end+0x178>)
 800246a:	881b      	ldrh	r3, [r3, #0]
 800246c:	833b      	strh	r3, [r7, #24]
 800246e:	f107 0318 	add.w	r3, r7, #24
 8002472:	2202      	movs	r2, #2
 8002474:	4619      	mov	r1, r3
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 fd82 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x03), 2);
 800247c:	4b3a      	ldr	r3, [pc, #232]	; (8002568 <EPD_end+0x17c>)
 800247e:	881b      	ldrh	r3, [r3, #0]
 8002480:	83bb      	strh	r3, [r7, #28]
 8002482:	f107 031c 	add.w	r3, r7, #28
 8002486:	2202      	movs	r2, #2
 8002488:	4619      	mov	r1, r3
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 fd78 	bl	8002f80 <SPI_send>

	// power off charge pump neg voltage
	SPI_send(epd, CU8(0x70, 0x05), 2);
 8002490:	4b34      	ldr	r3, [pc, #208]	; (8002564 <EPD_end+0x178>)
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	843b      	strh	r3, [r7, #32]
 8002496:	f107 0320 	add.w	r3, r7, #32
 800249a:	2202      	movs	r2, #2
 800249c:	4619      	mov	r1, r3
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 fd6e 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x01), 2);
 80024a4:	4b2e      	ldr	r3, [pc, #184]	; (8002560 <EPD_end+0x174>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	84bb      	strh	r3, [r7, #36]	; 0x24
 80024aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ae:	2202      	movs	r2, #2
 80024b0:	4619      	mov	r1, r3
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 fd64 	bl	8002f80 <SPI_send>

	Delay_ms(120);
 80024b8:	2078      	movs	r0, #120	; 0x78
 80024ba:	f003 f86b 	bl	8005594 <HAL_Delay>

	// discharge internal
	SPI_send(epd, CU8(0x70, 0x04), 2);
 80024be:	4b2b      	ldr	r3, [pc, #172]	; (800256c <EPD_end+0x180>)
 80024c0:	881b      	ldrh	r3, [r3, #0]
 80024c2:	853b      	strh	r3, [r7, #40]	; 0x28
 80024c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024c8:	2202      	movs	r2, #2
 80024ca:	4619      	mov	r1, r3
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 fd57 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x80), 2);
 80024d2:	4b27      	ldr	r3, [pc, #156]	; (8002570 <EPD_end+0x184>)
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80024d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024dc:	2202      	movs	r2, #2
 80024de:	4619      	mov	r1, r3
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 fd4d 	bl	8002f80 <SPI_send>

	// turn off all charge pumps
	SPI_send(epd, CU8(0x70, 0x05), 2);
 80024e6:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <EPD_end+0x178>)
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	863b      	strh	r3, [r7, #48]	; 0x30
 80024ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80024f0:	2202      	movs	r2, #2
 80024f2:	4619      	mov	r1, r3
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 fd43 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x00), 2);
 80024fa:	2372      	movs	r3, #114	; 0x72
 80024fc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002500:	2300      	movs	r3, #0
 8002502:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002506:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800250a:	2202      	movs	r2, #2
 800250c:	4619      	mov	r1, r3
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 fd36 	bl	8002f80 <SPI_send>

	// turn of osc
	SPI_send(epd, CU8(0x70, 0x07), 2);
 8002514:	4b17      	ldr	r3, [pc, #92]	; (8002574 <EPD_end+0x188>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	873b      	strh	r3, [r7, #56]	; 0x38
 800251a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800251e:	2202      	movs	r2, #2
 8002520:	4619      	mov	r1, r3
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 fd2c 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x01), 2);
 8002528:	4b0d      	ldr	r3, [pc, #52]	; (8002560 <EPD_end+0x174>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800252e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002532:	2202      	movs	r2, #2
 8002534:	4619      	mov	r1, r3
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 fd22 	bl	8002f80 <SPI_send>

	Delay_ms(50);
 800253c:	2032      	movs	r0, #50	; 0x32
 800253e:	f003 f829 	bl	8005594 <HAL_Delay>

	power_off(epd);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f818 	bl	8002578 <power_off>

	epd->COG_on = false;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8002550:	bf00      	nop
 8002552:	3740      	adds	r7, #64	; 0x40
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	08017c40 	.word	0x08017c40
 800255c:	08017c68 	.word	0x08017c68
 8002560:	08017c6c 	.word	0x08017c6c
 8002564:	08017c70 	.word	0x08017c70
 8002568:	08017c64 	.word	0x08017c64
 800256c:	08017c60 	.word	0x08017c60
 8002570:	08017c7c 	.word	0x08017c7c
 8002574:	08017c4c 	.word	0x08017c4c

08002578 <power_off>:


static void power_off(EPD_HandleTypeDef *epd) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]

	// turn of power and all signals
	HAL_GPIO_WritePin(epd->reset_port, epd->reset_pin, LOW);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6958      	ldr	r0, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	8a1b      	ldrh	r3, [r3, #16]
 8002588:	2200      	movs	r2, #0
 800258a:	4619      	mov	r1, r3
 800258c:	f003 faf2 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(epd->panel_on_port, epd->panel_on_pin, LOW);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6858      	ldr	r0, [r3, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	885b      	ldrh	r3, [r3, #2]
 8002598:	2200      	movs	r2, #0
 800259a:	4619      	mov	r1, r3
 800259c:	f003 faea 	bl	8005b74 <HAL_GPIO_WritePin>

	// ensure SPI MOSI and CLOCK are Low before CS Low
//	SPI_off(epd->spi);

	HAL_GPIO_WritePin(epd->discharge_port, epd->discharge_pin, HIGH);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68d8      	ldr	r0, [r3, #12]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	891b      	ldrh	r3, [r3, #8]
 80025a8:	2201      	movs	r2, #1
 80025aa:	4619      	mov	r1, r3
 80025ac:	f003 fae2 	bl	8005b74 <HAL_GPIO_WritePin>
	Delay_ms(150);
 80025b0:	2096      	movs	r0, #150	; 0x96
 80025b2:	f002 ffef 	bl	8005594 <HAL_Delay>
	HAL_GPIO_WritePin(epd->discharge_port, epd->discharge_pin, LOW);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68d8      	ldr	r0, [r3, #12]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	891b      	ldrh	r3, [r3, #8]
 80025be:	2200      	movs	r2, #0
 80025c0:	4619      	mov	r1, r3
 80025c2:	f003 fad7 	bl	8005b74 <HAL_GPIO_WritePin>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <EPD_set_temperature>:


void EPD_set_temperature(EPD_HandleTypeDef *epd, int temperature) {
 80025d0:	b590      	push	{r4, r7, lr}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
	epd->factored_stage_time = epd->base_stage_time * temperature_to_factor_10x(temperature) / 10;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025de:	461c      	mov	r4, r3
 80025e0:	6838      	ldr	r0, [r7, #0]
 80025e2:	f000 f86a 	bl	80026ba <temperature_to_factor_10x>
 80025e6:	4603      	mov	r3, r0
 80025e8:	fb03 f304 	mul.w	r3, r3, r4
 80025ec:	4a06      	ldr	r2, [pc, #24]	; (8002608 <EPD_set_temperature+0x38>)
 80025ee:	fb82 1203 	smull	r1, r2, r2, r3
 80025f2:	1092      	asrs	r2, r2, #2
 80025f4:	17db      	asrs	r3, r3, #31
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	85da      	strh	r2, [r3, #46]	; 0x2e
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	bd90      	pop	{r4, r7, pc}
 8002606:	bf00      	nop
 8002608:	66666667 	.word	0x66666667

0800260c <EPD_set_enable_temperature>:

void EPD_set_enable_temperature(void){
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
	setTemp = true;
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <EPD_set_enable_temperature+0x14>)
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
}
 8002616:	bf00      	nop
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	2000025e 	.word	0x2000025e

08002624 <EPD_clear>:
//	epd->factored_stage_time = pu_stagetime;
//}


// clear display (anything -> white)
void EPD_clear(EPD_HandleTypeDef *epd) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
	frame_fixed_repeat(epd, 0xff, EPD_compensate);
 800262c:	2200      	movs	r2, #0
 800262e:	21ff      	movs	r1, #255	; 0xff
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 f8e5 	bl	8002800 <frame_fixed_repeat>
	frame_fixed_repeat(epd, 0xff, EPD_white);
 8002636:	2201      	movs	r2, #1
 8002638:	21ff      	movs	r1, #255	; 0xff
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f8e0 	bl	8002800 <frame_fixed_repeat>
	frame_fixed_repeat(epd, 0xaa, EPD_inverse);
 8002640:	2202      	movs	r2, #2
 8002642:	21aa      	movs	r1, #170	; 0xaa
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 f8db 	bl	8002800 <frame_fixed_repeat>
	frame_fixed_repeat(epd, 0xaa, EPD_normal);
 800264a:	2203      	movs	r2, #3
 800264c:	21aa      	movs	r1, #170	; 0xaa
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f8d6 	bl	8002800 <frame_fixed_repeat>
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <EPD_image_0>:

// assuming a clear (white) screen output an image
void EPD_image_0(EPD_HandleTypeDef *epd, const uint8_t *image) {
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
	frame_fixed_repeat(epd, 0xaa, EPD_compensate);
 8002666:	2200      	movs	r2, #0
 8002668:	21aa      	movs	r1, #170	; 0xaa
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f8c8 	bl	8002800 <frame_fixed_repeat>
	frame_fixed_repeat(epd, 0xaa, EPD_white);
 8002670:	2201      	movs	r2, #1
 8002672:	21aa      	movs	r1, #170	; 0xaa
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 f8c3 	bl	8002800 <frame_fixed_repeat>
	frame_data_repeat(epd, image, NULL, EPD_inverse);
 800267a:	2302      	movs	r3, #2
 800267c:	2200      	movs	r2, #0
 800267e:	6839      	ldr	r1, [r7, #0]
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 f8e0 	bl	8002846 <frame_data_repeat>
	frame_data_repeat(epd, image, NULL, EPD_normal);
 8002686:	2303      	movs	r3, #3
 8002688:	2200      	movs	r2, #0
 800268a:	6839      	ldr	r1, [r7, #0]
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f8da 	bl	8002846 <frame_data_repeat>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <EPD_partial_image>:
	frame_data_repeat(epd, new_image, NULL, EPD_inverse);
	frame_data_repeat(epd, new_image, NULL, EPD_normal);
}

// change from old image to new image
void EPD_partial_image(EPD_HandleTypeDef *epd, const uint8_t *old_image, const uint8_t *new_image) {
 800269a:	b580      	push	{r7, lr}
 800269c:	b084      	sub	sp, #16
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
	// Only need last stage for partial update
	// See discussion on issue #19 in the repaper/gratis repository on github
	frame_data_repeat(epd, new_image, old_image, EPD_normal);
 80026a6:	2303      	movs	r3, #3
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f8ca 	bl	8002846 <frame_data_repeat>
}
 80026b2:	bf00      	nop
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <temperature_to_factor_10x>:
// internal functions
// ==================

// convert a temperature in Celsius to
// the scale factor for frame_*_repeat methods
static int temperature_to_factor_10x(int temperature) {
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
	if (temperature <= -10) {
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f113 0f09 	cmn.w	r3, #9
 80026c8:	da01      	bge.n	80026ce <temperature_to_factor_10x+0x14>
		return 170;
 80026ca:	23aa      	movs	r3, #170	; 0xaa
 80026cc:	e01f      	b.n	800270e <temperature_to_factor_10x+0x54>
	} else if (temperature <= -5) {
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f113 0f04 	cmn.w	r3, #4
 80026d4:	da01      	bge.n	80026da <temperature_to_factor_10x+0x20>
		return 120;
 80026d6:	2378      	movs	r3, #120	; 0x78
 80026d8:	e019      	b.n	800270e <temperature_to_factor_10x+0x54>
	} else if (temperature <= 5) {
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b05      	cmp	r3, #5
 80026de:	dc01      	bgt.n	80026e4 <temperature_to_factor_10x+0x2a>
		return 80;
 80026e0:	2350      	movs	r3, #80	; 0x50
 80026e2:	e014      	b.n	800270e <temperature_to_factor_10x+0x54>
	} else if (temperature <= 10) {
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b0a      	cmp	r3, #10
 80026e8:	dc01      	bgt.n	80026ee <temperature_to_factor_10x+0x34>
		return 40;
 80026ea:	2328      	movs	r3, #40	; 0x28
 80026ec:	e00f      	b.n	800270e <temperature_to_factor_10x+0x54>
	} else if (temperature <= 15) {
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2b0f      	cmp	r3, #15
 80026f2:	dc01      	bgt.n	80026f8 <temperature_to_factor_10x+0x3e>
		return 30;
 80026f4:	231e      	movs	r3, #30
 80026f6:	e00a      	b.n	800270e <temperature_to_factor_10x+0x54>
	} else if (temperature <= 20) {
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b14      	cmp	r3, #20
 80026fc:	dc01      	bgt.n	8002702 <temperature_to_factor_10x+0x48>
		return 20;
 80026fe:	2314      	movs	r3, #20
 8002700:	e005      	b.n	800270e <temperature_to_factor_10x+0x54>
	} else if (temperature <= 40) {
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b28      	cmp	r3, #40	; 0x28
 8002706:	dc01      	bgt.n	800270c <temperature_to_factor_10x+0x52>
		return 10;
 8002708:	230a      	movs	r3, #10
 800270a:	e000      	b.n	800270e <temperature_to_factor_10x+0x54>
	}
	return 7;
 800270c:	2307      	movs	r3, #7
}
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <frame_fixed>:
// The 2.7” frame of data is 176 lines * 264 dots.

// the image is arranged by line which matches the display size
// so smallest would have 96 * 32 bytes

static void frame_fixed(EPD_HandleTypeDef *epd, uint8_t fixed_value, EPD_stage stage) {
 800271a:	b580      	push	{r7, lr}
 800271c:	b086      	sub	sp, #24
 800271e:	af02      	add	r7, sp, #8
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	70fb      	strb	r3, [r7, #3]
 8002726:	4613      	mov	r3, r2
 8002728:	70bb      	strb	r3, [r7, #2]
	for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
 800272a:	2300      	movs	r3, #0
 800272c:	73fb      	strb	r3, [r7, #15]
 800272e:	e00e      	b.n	800274e <frame_fixed+0x34>
		one_line(epd, l, NULL, fixed_value, NULL, stage);
 8002730:	7bfb      	ldrb	r3, [r7, #15]
 8002732:	b299      	uxth	r1, r3
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	78bb      	ldrb	r3, [r7, #2]
 8002738:	9301      	str	r3, [sp, #4]
 800273a:	2300      	movs	r3, #0
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	4613      	mov	r3, r2
 8002740:	2200      	movs	r2, #0
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 fb06 	bl	8002d54 <one_line>
	for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
 8002748:	7bfb      	ldrb	r3, [r7, #15]
 800274a:	3301      	adds	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	b29a      	uxth	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002756:	429a      	cmp	r2, r3
 8002758:	d3ea      	bcc.n	8002730 <frame_fixed+0x16>
	}
}
 800275a:	bf00      	nop
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <frame_data>:


static void frame_data(EPD_HandleTypeDef *epd, const uint8_t *image, const uint8_t *mask, EPD_stage stage) {
 8002762:	b580      	push	{r7, lr}
 8002764:	b088      	sub	sp, #32
 8002766:	af02      	add	r7, sp, #8
 8002768:	60f8      	str	r0, [r7, #12]
 800276a:	60b9      	str	r1, [r7, #8]
 800276c:	607a      	str	r2, [r7, #4]
 800276e:	70fb      	strb	r3, [r7, #3]
	if (NULL == mask) {
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d11e      	bne.n	80027b4 <frame_data+0x52>
		for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
 8002776:	2300      	movs	r3, #0
 8002778:	75fb      	strb	r3, [r7, #23]
 800277a:	e014      	b.n	80027a6 <frame_data+0x44>
			one_line(epd, l, &image[l * epd->bytes_per_line], 0, NULL, stage);
 800277c:	7dfb      	ldrb	r3, [r7, #23]
 800277e:	b299      	uxth	r1, r3
 8002780:	7dfb      	ldrb	r3, [r7, #23]
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8002786:	fb02 f303 	mul.w	r3, r2, r3
 800278a:	461a      	mov	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	441a      	add	r2, r3
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	9301      	str	r3, [sp, #4]
 8002794:	2300      	movs	r3, #0
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	2300      	movs	r3, #0
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fada 	bl	8002d54 <one_line>
		for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
 80027a0:	7dfb      	ldrb	r3, [r7, #23]
 80027a2:	3301      	adds	r3, #1
 80027a4:	75fb      	strb	r3, [r7, #23]
 80027a6:	7dfb      	ldrb	r3, [r7, #23]
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d3e4      	bcc.n	800277c <frame_data+0x1a>
		for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
			size_t n = l * epd->bytes_per_line;
			one_line(epd, l, &image[n], 0, &mask[n], stage);
		}
	}
}
 80027b2:	e021      	b.n	80027f8 <frame_data+0x96>
		for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
 80027b4:	2300      	movs	r3, #0
 80027b6:	75bb      	strb	r3, [r7, #22]
 80027b8:	e018      	b.n	80027ec <frame_data+0x8a>
			size_t n = l * epd->bytes_per_line;
 80027ba:	7dbb      	ldrb	r3, [r7, #22]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 80027c0:	fb02 f303 	mul.w	r3, r2, r3
 80027c4:	613b      	str	r3, [r7, #16]
			one_line(epd, l, &image[n], 0, &mask[n], stage);
 80027c6:	7dbb      	ldrb	r3, [r7, #22]
 80027c8:	b299      	uxth	r1, r3
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	18d0      	adds	r0, r2, r3
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4413      	add	r3, r2
 80027d6:	78fa      	ldrb	r2, [r7, #3]
 80027d8:	9201      	str	r2, [sp, #4]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2300      	movs	r3, #0
 80027de:	4602      	mov	r2, r0
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 fab7 	bl	8002d54 <one_line>
		for (uint8_t l = 0; l < epd->lines_per_display ; ++l) {
 80027e6:	7dbb      	ldrb	r3, [r7, #22]
 80027e8:	3301      	adds	r3, #1
 80027ea:	75bb      	strb	r3, [r7, #22]
 80027ec:	7dbb      	ldrb	r3, [r7, #22]
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d3e0      	bcc.n	80027ba <frame_data+0x58>
}
 80027f8:	bf00      	nop
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <frame_fixed_repeat>:


static void frame_fixed_repeat(EPD_HandleTypeDef *epd, uint8_t fixed_value, EPD_stage stage) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	460b      	mov	r3, r1
 800280a:	70fb      	strb	r3, [r7, #3]
 800280c:	4613      	mov	r3, r2
 800280e:	70bb      	strb	r3, [r7, #2]
	int iters = 0;
 8002810:	2300      	movs	r3, #0
 8002812:	60fb      	str	r3, [r7, #12]
	uint32_t startTime = HAL_GetTick();
 8002814:	f002 feb2 	bl	800557c <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]

	do {
		frame_fixed(epd, fixed_value, stage);
 800281a:	78ba      	ldrb	r2, [r7, #2]
 800281c:	78fb      	ldrb	r3, [r7, #3]
 800281e:	4619      	mov	r1, r3
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff ff7a 	bl	800271a <frame_fixed>
		iters++;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3301      	adds	r3, #1
 800282a:	60fb      	str	r3, [r7, #12]
	} while (HAL_GetTick() - startTime < epd->factored_stage_time);
 800282c:	f002 fea6 	bl	800557c <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800283a:	4293      	cmp	r3, r2
 800283c:	d3ed      	bcc.n	800281a <frame_fixed_repeat+0x1a>
}
 800283e:	bf00      	nop
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <frame_data_repeat>:


static void frame_data_repeat(EPD_HandleTypeDef *epd, const uint8_t *image, const uint8_t *mask, EPD_stage stage) {
 8002846:	b580      	push	{r7, lr}
 8002848:	b086      	sub	sp, #24
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
 8002852:	70fb      	strb	r3, [r7, #3]
	int iters = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
	uint32_t startTime = HAL_GetTick();
 8002858:	f002 fe90 	bl	800557c <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

	do {
		frame_data(epd, image, mask, stage);
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	68b9      	ldr	r1, [r7, #8]
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f7ff ff7c 	bl	8002762 <frame_data>
		iters++;
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3301      	adds	r3, #1
 800286e:	617b      	str	r3, [r7, #20]
	} while (HAL_GetTick() - startTime < epd->factored_stage_time);
 8002870:	f002 fe84 	bl	800557c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800287e:	4293      	cmp	r3, r2
 8002880:	d3ed      	bcc.n	800285e <frame_data_repeat+0x18>
}
 8002882:	bf00      	nop
 8002884:	3718      	adds	r7, #24
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <nothing_frame>:



static void nothing_frame(EPD_HandleTypeDef *epd) {
 800288a:	b580      	push	{r7, lr}
 800288c:	b086      	sub	sp, #24
 800288e:	af02      	add	r7, sp, #8
 8002890:	6078      	str	r0, [r7, #4]
	for (int line = 0; line < epd->lines_per_display; ++line) {
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
 8002896:	e00d      	b.n	80028b4 <nothing_frame+0x2a>
		one_line(epd, 0x7fffu, NULL, 0x00, NULL, EPD_compensate);
 8002898:	2300      	movs	r3, #0
 800289a:	9301      	str	r3, [sp, #4]
 800289c:	2300      	movs	r3, #0
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	2300      	movs	r3, #0
 80028a2:	2200      	movs	r2, #0
 80028a4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 fa53 	bl	8002d54 <one_line>
	for (int line = 0; line < epd->lines_per_display; ++line) {
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	3301      	adds	r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80028b8:	461a      	mov	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	4293      	cmp	r3, r2
 80028be:	dbeb      	blt.n	8002898 <nothing_frame+0xe>
	}
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <dummy_line>:


static void dummy_line(EPD_HandleTypeDef *epd) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	6078      	str	r0, [r7, #4]
	one_line(epd, 0x7fffu, NULL, 0x00, NULL, EPD_compensate);
 80028d0:	2300      	movs	r3, #0
 80028d2:	9301      	str	r3, [sp, #4]
 80028d4:	2300      	movs	r3, #0
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	2300      	movs	r3, #0
 80028da:	2200      	movs	r2, #0
 80028dc:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fa37 	bl	8002d54 <one_line>
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <border_dummy_line>:


static void border_dummy_line(EPD_HandleTypeDef *epd) {
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b084      	sub	sp, #16
 80028f2:	af02      	add	r7, sp, #8
 80028f4:	6078      	str	r0, [r7, #4]
	one_line(epd, 0x7fffu, NULL, 0x00, NULL, EPD_normal);
 80028f6:	2303      	movs	r3, #3
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	2300      	movs	r3, #0
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	2300      	movs	r3, #0
 8002900:	2200      	movs	r2, #0
 8002902:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 fa24 	bl	8002d54 <one_line>
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <even_pixels>:


// pixels on display are numbered from 1 so even is actually bits 1,3,5,...
static void even_pixels(EPD_HandleTypeDef *epd, uint8_t **pp, const uint8_t *data, uint8_t fixed_value, const uint8_t *mask, EPD_stage stage) {
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	70fb      	strb	r3, [r7, #3]

	for (uint16_t b = 0; b < epd->bytes_per_line; ++b) {
 8002922:	2300      	movs	r3, #0
 8002924:	82fb      	strh	r3, [r7, #22]
 8002926:	e098      	b.n	8002a5a <even_pixels+0x146>
		if (NULL != data) {
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 808b 	beq.w	8002a46 <even_pixels+0x132>
			uint8_t pixels = data[b] & 0xaa;
 8002930:	8afb      	ldrh	r3, [r7, #22]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	4413      	add	r3, r2
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 800293c:	757b      	strb	r3, [r7, #21]
			uint8_t pixel_mask = 0xff;
 800293e:	23ff      	movs	r3, #255	; 0xff
 8002940:	753b      	strb	r3, [r7, #20]
			if (NULL != mask) {
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00f      	beq.n	8002968 <even_pixels+0x54>
				pixel_mask = (mask[b] ^ pixels) & 0xaa;
 8002948:	8afb      	ldrh	r3, [r7, #22]
 800294a:	6a3a      	ldr	r2, [r7, #32]
 800294c:	4413      	add	r3, r2
 800294e:	781a      	ldrb	r2, [r3, #0]
 8002950:	7d7b      	ldrb	r3, [r7, #21]
 8002952:	4053      	eors	r3, r2
 8002954:	b2db      	uxtb	r3, r3
 8002956:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 800295a:	753b      	strb	r3, [r7, #20]
				pixel_mask |= pixel_mask >> 1;
 800295c:	7d3b      	ldrb	r3, [r7, #20]
 800295e:	085b      	lsrs	r3, r3, #1
 8002960:	b2da      	uxtb	r2, r3
 8002962:	7d3b      	ldrb	r3, [r7, #20]
 8002964:	4313      	orrs	r3, r2
 8002966:	753b      	strb	r3, [r7, #20]
			}
			switch(stage) {
 8002968:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800296c:	2b03      	cmp	r3, #3
 800296e:	d82e      	bhi.n	80029ce <even_pixels+0xba>
 8002970:	a201      	add	r2, pc, #4	; (adr r2, 8002978 <even_pixels+0x64>)
 8002972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002976:	bf00      	nop
 8002978:	08002989 	.word	0x08002989
 800297c:	0800299d 	.word	0x0800299d
 8002980:	080029af 	.word	0x080029af
 8002984:	080029c1 	.word	0x080029c1
			case EPD_compensate:  // B -> W, W -> B (Current Image)
				pixels = 0xaa | ((pixels ^ 0xaa) >> 1);
 8002988:	7d7b      	ldrb	r3, [r7, #21]
 800298a:	085b      	lsrs	r3, r3, #1
 800298c:	b2db      	uxtb	r3, r3
 800298e:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002992:	b2db      	uxtb	r3, r3
 8002994:	f063 0355 	orn	r3, r3, #85	; 0x55
 8002998:	757b      	strb	r3, [r7, #21]
				break;
 800299a:	e018      	b.n	80029ce <even_pixels+0xba>
			case EPD_white:       // B -> N, W -> W (Current Image)
				pixels = 0x55 + ((pixels ^ 0xaa) >> 1);
 800299c:	7d7b      	ldrb	r3, [r7, #21]
 800299e:	085b      	lsrs	r3, r3, #1
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	3355      	adds	r3, #85	; 0x55
 80029aa:	757b      	strb	r3, [r7, #21]
				break;
 80029ac:	e00f      	b.n	80029ce <even_pixels+0xba>
			case EPD_inverse:     // B -> N, W -> B (New Image)
				pixels = 0x55 | (pixels ^ 0xaa);
 80029ae:	7d7b      	ldrb	r3, [r7, #21]
 80029b0:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 80029b4:	43db      	mvns	r3, r3
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 80029bc:	757b      	strb	r3, [r7, #21]
				break;
 80029be:	e006      	b.n	80029ce <even_pixels+0xba>
			case EPD_normal:       // B -> B, W -> W (New Image)
				pixels = 0xaa | (pixels >> 1);
 80029c0:	7d7b      	ldrb	r3, [r7, #21]
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	f063 0355 	orn	r3, r3, #85	; 0x55
 80029ca:	757b      	strb	r3, [r7, #21]
				break;
 80029cc:	bf00      	nop
			}
			pixels = (pixels & pixel_mask) | (~pixel_mask & 0x55);
 80029ce:	7d7a      	ldrb	r2, [r7, #21]
 80029d0:	7d3b      	ldrb	r3, [r7, #20]
 80029d2:	4013      	ands	r3, r2
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	b25a      	sxtb	r2, r3
 80029d8:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80029dc:	43db      	mvns	r3, r3
 80029de:	b25b      	sxtb	r3, r3
 80029e0:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80029e4:	b25b      	sxtb	r3, r3
 80029e6:	4313      	orrs	r3, r2
 80029e8:	b25b      	sxtb	r3, r3
 80029ea:	757b      	strb	r3, [r7, #21]
			uint8_t p1 = (pixels >> 6) & 0x03;
 80029ec:	7d7b      	ldrb	r3, [r7, #21]
 80029ee:	099b      	lsrs	r3, r3, #6
 80029f0:	74fb      	strb	r3, [r7, #19]
			uint8_t p2 = (pixels >> 4) & 0x03;
 80029f2:	7d7b      	ldrb	r3, [r7, #21]
 80029f4:	091b      	lsrs	r3, r3, #4
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	74bb      	strb	r3, [r7, #18]
			uint8_t p3 = (pixels >> 2) & 0x03;
 80029fe:	7d7b      	ldrb	r3, [r7, #21]
 8002a00:	089b      	lsrs	r3, r3, #2
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	747b      	strb	r3, [r7, #17]
			uint8_t p4 = (pixels >> 0) & 0x03;
 8002a0a:	7d7b      	ldrb	r3, [r7, #21]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	743b      	strb	r3, [r7, #16]
			pixels = (p1 << 0) | (p2 << 2) | (p3 << 4) | (p4 << 6);
 8002a12:	7cbb      	ldrb	r3, [r7, #18]
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	b25a      	sxtb	r2, r3
 8002a18:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	b25a      	sxtb	r2, r3
 8002a20:	7c7b      	ldrb	r3, [r7, #17]
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	b25b      	sxtb	r3, r3
 8002a26:	4313      	orrs	r3, r2
 8002a28:	b25a      	sxtb	r2, r3
 8002a2a:	7c3b      	ldrb	r3, [r7, #16]
 8002a2c:	019b      	lsls	r3, r3, #6
 8002a2e:	b25b      	sxtb	r3, r3
 8002a30:	4313      	orrs	r3, r2
 8002a32:	b25b      	sxtb	r3, r3
 8002a34:	757b      	strb	r3, [r7, #21]
			*(*pp)++ = pixels;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	1c59      	adds	r1, r3, #1
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	6011      	str	r1, [r2, #0]
 8002a40:	7d7a      	ldrb	r2, [r7, #21]
 8002a42:	701a      	strb	r2, [r3, #0]
 8002a44:	e006      	b.n	8002a54 <even_pixels+0x140>
		} else {
			*(*pp)++ = fixed_value;
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	1c59      	adds	r1, r3, #1
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	6011      	str	r1, [r2, #0]
 8002a50:	78fa      	ldrb	r2, [r7, #3]
 8002a52:	701a      	strb	r2, [r3, #0]
	for (uint16_t b = 0; b < epd->bytes_per_line; ++b) {
 8002a54:	8afb      	ldrh	r3, [r7, #22]
 8002a56:	3301      	adds	r3, #1
 8002a58:	82fb      	strh	r3, [r7, #22]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002a5e:	8afa      	ldrh	r2, [r7, #22]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	f4ff af61 	bcc.w	8002928 <even_pixels+0x14>
		}
	}
}
 8002a66:	bf00      	nop
 8002a68:	371c      	adds	r7, #28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop

08002a74 <odd_pixels>:

// pixels on display are numbered from 1 so odd is actually bits 0,2,4,...
static void odd_pixels(EPD_HandleTypeDef *epd, uint8_t **pp, const uint8_t *data, uint8_t fixed_value, const uint8_t *mask, EPD_stage stage) {
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
 8002a80:	70fb      	strb	r3, [r7, #3]
	for (uint16_t b = epd->bytes_per_line; b > 0; --b) {
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002a86:	82fb      	strh	r3, [r7, #22]
 8002a88:	e072      	b.n	8002b70 <odd_pixels+0xfc>
		if (NULL != data) {
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d065      	beq.n	8002b5c <odd_pixels+0xe8>
			uint8_t pixels = data[b - 1] & 0x55;
 8002a90:	8afb      	ldrh	r3, [r7, #22]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	4413      	add	r3, r2
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8002a9e:	757b      	strb	r3, [r7, #21]
			uint8_t pixel_mask = 0xff;
 8002aa0:	23ff      	movs	r3, #255	; 0xff
 8002aa2:	753b      	strb	r3, [r7, #20]
			if (NULL != mask) {
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d012      	beq.n	8002ad0 <odd_pixels+0x5c>
				pixel_mask = (mask[b - 1] ^ pixels) & 0x55;
 8002aaa:	8afb      	ldrh	r3, [r7, #22]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	6a3a      	ldr	r2, [r7, #32]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	781a      	ldrb	r2, [r3, #0]
 8002ab4:	7d7b      	ldrb	r3, [r7, #21]
 8002ab6:	4053      	eors	r3, r2
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8002abe:	753b      	strb	r3, [r7, #20]
				pixel_mask |= pixel_mask << 1;
 8002ac0:	7d3b      	ldrb	r3, [r7, #20]
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	b25a      	sxtb	r2, r3
 8002ac6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b25b      	sxtb	r3, r3
 8002ace:	753b      	strb	r3, [r7, #20]
			}
			switch(stage) {
 8002ad0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d82a      	bhi.n	8002b2e <odd_pixels+0xba>
 8002ad8:	a201      	add	r2, pc, #4	; (adr r2, 8002ae0 <odd_pixels+0x6c>)
 8002ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ade:	bf00      	nop
 8002ae0:	08002af1 	.word	0x08002af1
 8002ae4:	08002b01 	.word	0x08002b01
 8002ae8:	08002b0f 	.word	0x08002b0f
 8002aec:	08002b25 	.word	0x08002b25
			case EPD_compensate:  // B -> W, W -> B (Current Image)
				pixels = 0xaa | (pixels ^ 0x55);
 8002af0:	7d7b      	ldrb	r3, [r7, #21]
 8002af2:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	f063 0355 	orn	r3, r3, #85	; 0x55
 8002afc:	757b      	strb	r3, [r7, #21]
				break;
 8002afe:	e016      	b.n	8002b2e <odd_pixels+0xba>
			case EPD_white:       // B -> N, W -> W (Current Image)
				pixels = 0x55 + (pixels ^ 0x55);
 8002b00:	7d7b      	ldrb	r3, [r7, #21]
 8002b02:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	3355      	adds	r3, #85	; 0x55
 8002b0a:	757b      	strb	r3, [r7, #21]
				break;
 8002b0c:	e00f      	b.n	8002b2e <odd_pixels+0xba>
			case EPD_inverse:     // B -> N, W -> B (New Image)
				pixels = 0x55 | ((pixels ^ 0x55) << 1);
 8002b0e:	7d7b      	ldrb	r3, [r7, #21]
 8002b10:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	b25b      	sxtb	r3, r3
 8002b1a:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 8002b1e:	b25b      	sxtb	r3, r3
 8002b20:	757b      	strb	r3, [r7, #21]
				break;
 8002b22:	e004      	b.n	8002b2e <odd_pixels+0xba>
			case EPD_normal:       // B -> B, W -> W (New Image)
				pixels = 0xaa | pixels;
 8002b24:	7d7b      	ldrb	r3, [r7, #21]
 8002b26:	f063 0355 	orn	r3, r3, #85	; 0x55
 8002b2a:	757b      	strb	r3, [r7, #21]
				break;
 8002b2c:	bf00      	nop
			}
			pixels = (pixels & pixel_mask) | (~pixel_mask & 0x55);
 8002b2e:	7d7a      	ldrb	r2, [r7, #21]
 8002b30:	7d3b      	ldrb	r3, [r7, #20]
 8002b32:	4013      	ands	r3, r2
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	b25a      	sxtb	r2, r3
 8002b38:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	b25b      	sxtb	r3, r3
 8002b40:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8002b44:	b25b      	sxtb	r3, r3
 8002b46:	4313      	orrs	r3, r2
 8002b48:	b25b      	sxtb	r3, r3
 8002b4a:	757b      	strb	r3, [r7, #21]
			*(*pp)++ = pixels;
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	1c59      	adds	r1, r3, #1
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	6011      	str	r1, [r2, #0]
 8002b56:	7d7a      	ldrb	r2, [r7, #21]
 8002b58:	701a      	strb	r2, [r3, #0]
 8002b5a:	e006      	b.n	8002b6a <odd_pixels+0xf6>
		} else {
			*(*pp)++ = fixed_value;
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	1c59      	adds	r1, r3, #1
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	6011      	str	r1, [r2, #0]
 8002b66:	78fa      	ldrb	r2, [r7, #3]
 8002b68:	701a      	strb	r2, [r3, #0]
	for (uint16_t b = epd->bytes_per_line; b > 0; --b) {
 8002b6a:	8afb      	ldrh	r3, [r7, #22]
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	82fb      	strh	r3, [r7, #22]
 8002b70:	8afb      	ldrh	r3, [r7, #22]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d189      	bne.n	8002a8a <odd_pixels+0x16>
		}
	}
}
 8002b76:	bf00      	nop
 8002b78:	371c      	adds	r7, #28
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop

08002b84 <interleave_bits>:

// interleave bits: (byte)76543210 -> (16 bit).7.6.5.4.3.2.1
static inline uint16_t interleave_bits(uint16_t value) {
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	80fb      	strh	r3, [r7, #6]
	value = (value | (value << 4)) & 0x0f0f;
 8002b8e:	88fb      	ldrh	r3, [r7, #6]
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	b21a      	sxth	r2, r3
 8002b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	b21b      	sxth	r3, r3
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	80fb      	strh	r3, [r7, #6]
	value = (value | (value << 2)) & 0x3333;
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	b21a      	sxth	r2, r3
 8002bac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	b21b      	sxth	r3, r3
 8002bb4:	b29a      	uxth	r2, r3
 8002bb6:	f243 3333 	movw	r3, #13107	; 0x3333
 8002bba:	4013      	ands	r3, r2
 8002bbc:	80fb      	strh	r3, [r7, #6]
	value = (value | (value << 1)) & 0x5555;
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	b21a      	sxth	r2, r3
 8002bc4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	b21b      	sxth	r3, r3
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	f245 5355 	movw	r3, #21845	; 0x5555
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	80fb      	strh	r3, [r7, #6]
	return value;
 8002bd6:	88fb      	ldrh	r3, [r7, #6]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <all_pixels>:

// pixels on display are numbered from 1
static void all_pixels(EPD_HandleTypeDef *epd, uint8_t **pp, const uint8_t *data, uint8_t fixed_value, const uint8_t *mask, EPD_stage stage) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	70fb      	strb	r3, [r7, #3]
	for (uint16_t b = epd->bytes_per_line; b > 0; --b) {
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002bf6:	82fb      	strh	r3, [r7, #22]
 8002bf8:	e0a1      	b.n	8002d3e <all_pixels+0x15a>
		if (NULL != data) {
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 808d 	beq.w	8002d1c <all_pixels+0x138>
			uint16_t pixels = interleave_bits(data[b - 1]);
 8002c02:	8afb      	ldrh	r3, [r7, #22]
 8002c04:	3b01      	subs	r3, #1
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	4413      	add	r3, r2
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff ffb8 	bl	8002b84 <interleave_bits>
 8002c14:	4603      	mov	r3, r0
 8002c16:	82bb      	strh	r3, [r7, #20]

			uint16_t pixel_mask = 0xffff;
 8002c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c1c:	827b      	strh	r3, [r7, #18]
			if (NULL != mask) {
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d01a      	beq.n	8002c5a <all_pixels+0x76>
				uint16_t pixel_mask = interleave_bits(mask[b - 1]);
 8002c24:	8afb      	ldrh	r3, [r7, #22]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	6a3a      	ldr	r2, [r7, #32]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ffa7 	bl	8002b84 <interleave_bits>
 8002c36:	4603      	mov	r3, r0
 8002c38:	823b      	strh	r3, [r7, #16]
				pixel_mask = (pixel_mask ^ pixels) & 0x5555;
 8002c3a:	8a3a      	ldrh	r2, [r7, #16]
 8002c3c:	8abb      	ldrh	r3, [r7, #20]
 8002c3e:	4053      	eors	r3, r2
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	f245 5355 	movw	r3, #21845	; 0x5555
 8002c46:	4013      	ands	r3, r2
 8002c48:	823b      	strh	r3, [r7, #16]
				pixel_mask |= pixel_mask << 1;
 8002c4a:	8a3b      	ldrh	r3, [r7, #16]
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	b21a      	sxth	r2, r3
 8002c50:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	b21b      	sxth	r3, r3
 8002c58:	823b      	strh	r3, [r7, #16]
			}
			switch(stage) {
 8002c5a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c5e:	2b03      	cmp	r3, #3
 8002c60:	d839      	bhi.n	8002cd6 <all_pixels+0xf2>
 8002c62:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <all_pixels+0x84>)
 8002c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c68:	08002c79 	.word	0x08002c79
 8002c6c:	08002c8d 	.word	0x08002c8d
 8002c70:	08002ca3 	.word	0x08002ca3
 8002c74:	08002cc1 	.word	0x08002cc1
			case EPD_compensate:  // B -> W, W -> B (Current Image)
				pixels = 0xaaaa | (pixels ^ 0x5555);
 8002c78:	8abb      	ldrh	r3, [r7, #20]
 8002c7a:	f483 43aa 	eor.w	r3, r3, #21760	; 0x5500
 8002c7e:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	4b32      	ldr	r3, [pc, #200]	; (8002d50 <all_pixels+0x16c>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	82bb      	strh	r3, [r7, #20]
				break;
 8002c8a:	e024      	b.n	8002cd6 <all_pixels+0xf2>
			case EPD_white:       // B -> N, W -> W (Current Image)
				pixels = 0x5555 + (pixels ^ 0x5555);
 8002c8c:	8abb      	ldrh	r3, [r7, #20]
 8002c8e:	f483 43aa 	eor.w	r3, r3, #21760	; 0x5500
 8002c92:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8002c9c:	3355      	adds	r3, #85	; 0x55
 8002c9e:	82bb      	strh	r3, [r7, #20]
				break;
 8002ca0:	e019      	b.n	8002cd6 <all_pixels+0xf2>
			case EPD_inverse:     // B -> N, W -> B (New Image)
				pixels = 0x5555 | ((pixels ^ 0x5555) << 1);
 8002ca2:	8abb      	ldrh	r3, [r7, #20]
 8002ca4:	f483 43aa 	eor.w	r3, r3, #21760	; 0x5500
 8002ca8:	f083 0355 	eor.w	r3, r3, #85	; 0x55
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	b21b      	sxth	r3, r3
 8002cb2:	f443 43aa 	orr.w	r3, r3, #21760	; 0x5500
 8002cb6:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 8002cba:	b21b      	sxth	r3, r3
 8002cbc:	82bb      	strh	r3, [r7, #20]
				break;
 8002cbe:	e00a      	b.n	8002cd6 <all_pixels+0xf2>
			case EPD_normal:       // B -> B, W -> W (New Image)
				pixels = 0xaaaa | pixels;
 8002cc0:	8abb      	ldrh	r3, [r7, #20]
 8002cc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002cc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002cca:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 8002cce:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
 8002cd2:	82bb      	strh	r3, [r7, #20]
				break;
 8002cd4:	bf00      	nop
			}
			pixels = (pixels & pixel_mask) | (~pixel_mask & 0x5555);
 8002cd6:	8aba      	ldrh	r2, [r7, #20]
 8002cd8:	8a7b      	ldrh	r3, [r7, #18]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	b21a      	sxth	r2, r3
 8002ce0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	b219      	sxth	r1, r3
 8002ce8:	f245 5355 	movw	r3, #21845	; 0x5555
 8002cec:	400b      	ands	r3, r1
 8002cee:	b21b      	sxth	r3, r3
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	b21b      	sxth	r3, r3
 8002cf4:	82bb      	strh	r3, [r7, #20]
			*(*pp)++ = pixels >> 8;
 8002cf6:	8abb      	ldrh	r3, [r7, #20]
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	b298      	uxth	r0, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	1c59      	adds	r1, r3, #1
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	6011      	str	r1, [r2, #0]
 8002d06:	b2c2      	uxtb	r2, r0
 8002d08:	701a      	strb	r2, [r3, #0]
			*(*pp)++ = pixels;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	1c59      	adds	r1, r3, #1
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	6011      	str	r1, [r2, #0]
 8002d14:	8aba      	ldrh	r2, [r7, #20]
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	701a      	strb	r2, [r3, #0]
 8002d1a:	e00d      	b.n	8002d38 <all_pixels+0x154>
		} else {
			*(*pp)++ = fixed_value;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	1c59      	adds	r1, r3, #1
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	6011      	str	r1, [r2, #0]
 8002d26:	78fa      	ldrb	r2, [r7, #3]
 8002d28:	701a      	strb	r2, [r3, #0]
			*(*pp)++ = fixed_value;
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	1c59      	adds	r1, r3, #1
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	6011      	str	r1, [r2, #0]
 8002d34:	78fa      	ldrb	r2, [r7, #3]
 8002d36:	701a      	strb	r2, [r3, #0]
	for (uint16_t b = epd->bytes_per_line; b > 0; --b) {
 8002d38:	8afb      	ldrh	r3, [r7, #22]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	82fb      	strh	r3, [r7, #22]
 8002d3e:	8afb      	ldrh	r3, [r7, #22]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f47f af5a 	bne.w	8002bfa <all_pixels+0x16>
		}
	}
}
 8002d46:	bf00      	nop
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	ffffaaaa 	.word	0xffffaaaa

08002d54 <one_line>:

// output one line of scan and data bytes to the display
static void one_line(EPD_HandleTypeDef *epd, uint16_t line, const uint8_t *data, uint8_t fixed_value, const uint8_t *mask, EPD_stage stage) {
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08c      	sub	sp, #48	; 0x30
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	460b      	mov	r3, r1
 8002d62:	817b      	strh	r3, [r7, #10]
 8002d64:	4613      	mov	r3, r2
 8002d66:	727b      	strb	r3, [r7, #9]

	// send data
	SPI_send(epd, CU8(0x70, 0x0a), 2);
 8002d68:	4b82      	ldr	r3, [pc, #520]	; (8002f74 <one_line+0x220>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	833b      	strh	r3, [r7, #24]
 8002d6e:	f107 0318 	add.w	r3, r7, #24
 8002d72:	2202      	movs	r2, #2
 8002d74:	4619      	mov	r1, r3
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 f902 	bl	8002f80 <SPI_send>

	// Start Loading the line buffer
	uint8_t *p = epd->line_buffer;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d80:	617b      	str	r3, [r7, #20]

	*p++ = 0x72;
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	617a      	str	r2, [r7, #20]
 8002d88:	2272      	movs	r2, #114	; 0x72
 8002d8a:	701a      	strb	r2, [r3, #0]

	if (epd->pre_border_byte) {
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d004      	beq.n	8002da0 <one_line+0x4c>
		*p++ = 0x00;
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	617a      	str	r2, [r7, #20]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]
	}

	if (epd->middle_scan) {
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d03e      	beq.n	8002e28 <one_line+0xd4>
		// data bytes
		odd_pixels(epd, &p, data, fixed_value, mask, stage);
 8002daa:	7a7a      	ldrb	r2, [r7, #9]
 8002dac:	f107 0114 	add.w	r1, r7, #20
 8002db0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002db4:	9301      	str	r3, [sp, #4]
 8002db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f7ff fe58 	bl	8002a74 <odd_pixels>

		// scan line
		for (uint16_t b = epd->bytes_per_scan; b > 0; --b) {
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dc8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002dca:	e01c      	b.n	8002e06 <one_line+0xb2>
			if (line / 4 == b - 1) {
 8002dcc:	897b      	ldrh	r3, [r7, #10]
 8002dce:	089b      	lsrs	r3, r3, #2
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d10c      	bne.n	8002df6 <one_line+0xa2>
				*p++ = 0x03 << (2 * (line & 0x03));
 8002ddc:	897b      	ldrh	r3, [r7, #10]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	2203      	movs	r2, #3
 8002de6:	fa02 f103 	lsl.w	r1, r2, r3
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	617a      	str	r2, [r7, #20]
 8002df0:	b2ca      	uxtb	r2, r1
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	e004      	b.n	8002e00 <one_line+0xac>
			} else {
				*p++ = 0x00;
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	617a      	str	r2, [r7, #20]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
		for (uint16_t b = epd->bytes_per_scan; b > 0; --b) {
 8002e00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e02:	3b01      	subs	r3, #1
 8002e04:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002e06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1df      	bne.n	8002dcc <one_line+0x78>
			}
		}

		// data bytes
		even_pixels(epd, &p, data, fixed_value, mask, stage);
 8002e0c:	7a7a      	ldrb	r2, [r7, #9]
 8002e0e:	f107 0114 	add.w	r1, r7, #20
 8002e12:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002e16:	9301      	str	r3, [sp, #4]
 8002e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f7ff fd77 	bl	8002914 <even_pixels>
 8002e26:	e05b      	b.n	8002ee0 <one_line+0x18c>

	} else {
		// even scan line, but as lines on display are numbered from 1, line: 1,3,5,...
		for (uint16_t b = 0; b < epd->bytes_per_scan; ++b) {
 8002e28:	2300      	movs	r3, #0
 8002e2a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002e2c:	e01e      	b.n	8002e6c <one_line+0x118>
			if (0 != (line & 0x01) && line / 8 == b) {
 8002e2e:	897b      	ldrh	r3, [r7, #10]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d011      	beq.n	8002e5c <one_line+0x108>
 8002e38:	897b      	ldrh	r3, [r7, #10]
 8002e3a:	08db      	lsrs	r3, r3, #3
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d10b      	bne.n	8002e5c <one_line+0x108>
				*p++ = 0xc0 >> (line & 0x06);
 8002e44:	897b      	ldrh	r3, [r7, #10]
 8002e46:	f003 0306 	and.w	r3, r3, #6
 8002e4a:	22c0      	movs	r2, #192	; 0xc0
 8002e4c:	fa42 f103 	asr.w	r1, r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	1c5a      	adds	r2, r3, #1
 8002e54:	617a      	str	r2, [r7, #20]
 8002e56:	b2ca      	uxtb	r2, r1
 8002e58:	701a      	strb	r2, [r3, #0]
 8002e5a:	e004      	b.n	8002e66 <one_line+0x112>
			} else {
				*p++ = 0x00;
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	617a      	str	r2, [r7, #20]
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
		for (uint16_t b = 0; b < epd->bytes_per_scan; ++b) {
 8002e66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002e68:	3301      	adds	r3, #1
 8002e6a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e70:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d3db      	bcc.n	8002e2e <one_line+0xda>
			}
		}

		// data bytes
		all_pixels(epd, &p, data, fixed_value, mask, stage);
 8002e76:	7a7a      	ldrb	r2, [r7, #9]
 8002e78:	f107 0114 	add.w	r1, r7, #20
 8002e7c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002e80:	9301      	str	r3, [sp, #4]
 8002e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	4613      	mov	r3, r2
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f7ff feaa 	bl	8002be4 <all_pixels>

		// odd scan line, but as lines on display are numbered from 1, line: 0,2,4,6,...
		for (uint16_t b = epd->bytes_per_scan; b > 0; --b) {
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e94:	847b      	strh	r3, [r7, #34]	; 0x22
 8002e96:	e020      	b.n	8002eda <one_line+0x186>
			if (0 == (line & 0x01) && line / 8 == b - 1) {
 8002e98:	897b      	ldrh	r3, [r7, #10]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d113      	bne.n	8002eca <one_line+0x176>
 8002ea2:	897b      	ldrh	r3, [r7, #10]
 8002ea4:	08db      	lsrs	r3, r3, #3
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002eac:	3b01      	subs	r3, #1
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d10b      	bne.n	8002eca <one_line+0x176>
				*p++ = 0x03 << (line & 0x06);
 8002eb2:	897b      	ldrh	r3, [r7, #10]
 8002eb4:	f003 0306 	and.w	r3, r3, #6
 8002eb8:	2203      	movs	r2, #3
 8002eba:	fa02 f103 	lsl.w	r1, r2, r3
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	617a      	str	r2, [r7, #20]
 8002ec4:	b2ca      	uxtb	r2, r1
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	e004      	b.n	8002ed4 <one_line+0x180>
			} else {
				*p++ = 0x00;
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	1c5a      	adds	r2, r3, #1
 8002ece:	617a      	str	r2, [r7, #20]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
		for (uint16_t b = epd->bytes_per_scan; b > 0; --b) {
 8002ed4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	847b      	strh	r3, [r7, #34]	; 0x22
 8002eda:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1db      	bne.n	8002e98 <one_line+0x144>
			}
		}
	}

	// post data border byte
	switch (epd->border_byte) {
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d003      	beq.n	8002ef2 <one_line+0x19e>
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d007      	beq.n	8002efe <one_line+0x1aa>
 8002eee:	2b00      	cmp	r3, #0
	case EPD_BORDER_BYTE_NONE:  // no border byte requred
		break;
 8002ef0:	e01b      	b.n	8002f2a <one_line+0x1d6>

	case EPD_BORDER_BYTE_ZERO:  // border byte == 0x00 requred
		*p++ = 0x00;
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	1c5a      	adds	r2, r3, #1
 8002ef6:	617a      	str	r2, [r7, #20]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	701a      	strb	r2, [r3, #0]
		break;
 8002efc:	e015      	b.n	8002f2a <one_line+0x1d6>

	case EPD_BORDER_BYTE_SET:   // border byte needs to be set
		switch(stage) {
 8002efe:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	db10      	blt.n	8002f28 <one_line+0x1d4>
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	dd02      	ble.n	8002f10 <one_line+0x1bc>
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d006      	beq.n	8002f1c <one_line+0x1c8>
			break;
		case EPD_normal:
			*p++ = 0xaa;
			break;
		}
		break;
 8002f0e:	e00b      	b.n	8002f28 <one_line+0x1d4>
			*p++ = 0x00;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	617a      	str	r2, [r7, #20]
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]
			break;
 8002f1a:	e005      	b.n	8002f28 <one_line+0x1d4>
			*p++ = 0xaa;
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	617a      	str	r2, [r7, #20]
 8002f22:	22aa      	movs	r2, #170	; 0xaa
 8002f24:	701a      	strb	r2, [r3, #0]
			break;
 8002f26:	bf00      	nop
		break;
 8002f28:	bf00      	nop
	}
	// send the accumulated line buffer
	SPI_send(epd, epd->line_buffer, p - epd->line_buffer);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	461a      	mov	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f81f 	bl	8002f80 <SPI_send>

	// output data to panel
	SPI_send(epd, CU8(0x70, 0x02), 2);
 8002f42:	4b0d      	ldr	r3, [pc, #52]	; (8002f78 <one_line+0x224>)
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	83bb      	strh	r3, [r7, #28]
 8002f48:	f107 031c 	add.w	r3, r7, #28
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	4619      	mov	r1, r3
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f815 	bl	8002f80 <SPI_send>
	SPI_send(epd, CU8(0x72, 0x07), 2);
 8002f56:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <one_line+0x228>)
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	843b      	strh	r3, [r7, #32]
 8002f5c:	f107 0320 	add.w	r3, r7, #32
 8002f60:	2202      	movs	r2, #2
 8002f62:	4619      	mov	r1, r3
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 f80b 	bl	8002f80 <SPI_send>

	//Delay_ms(1);
}
 8002f6a:	bf00      	nop
 8002f6c:	3728      	adds	r7, #40	; 0x28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	08017c80 	.word	0x08017c80
 8002f78:	08017c34 	.word	0x08017c34
 8002f7c:	08017c84 	.word	0x08017c84

08002f80 <SPI_send>:


// Low Level SPI Commands
// SPI Send Function.
static void SPI_send(EPD_HandleTypeDef *epd, uint8_t *pData, uint16_t Size) {
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80fb      	strh	r3, [r7, #6]
	// Write CS Low
	HAL_GPIO_WritePin(epd->spi_cs_port, epd->spi_cs_pin, LOW);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8c1b      	ldrh	r3, [r3, #32]
 8002f96:	2200      	movs	r2, #0
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f002 fdeb 	bl	8005b74 <HAL_GPIO_WritePin>
	// Send Data
	HAL_SPI_Transmit(epd->spi, pData, Size, 1000);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002fa2:	88fa      	ldrh	r2, [r7, #6]
 8002fa4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	f007 f8a3 	bl	800a0f4 <HAL_SPI_Transmit>
	// Write CS High
	HAL_GPIO_WritePin(epd->spi_cs_port, epd->spi_cs_pin, HIGH);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8c1b      	ldrh	r3, [r3, #32]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	4619      	mov	r1, r3
 8002fba:	f002 fddb 	bl	8005b74 <HAL_GPIO_WritePin>
	// Delay for 10us
	Delay_us(10);
 8002fbe:	200a      	movs	r0, #10
 8002fc0:	f7fd fef6 	bl	8000db0 <DWT_Delay>
}
 8002fc4:	bf00      	nop
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <SPI_read>:

// SPI Read Function
static void SPI_read(EPD_HandleTypeDef *epd, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size){
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af02      	add	r7, sp, #8
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	807b      	strh	r3, [r7, #2]
	// Write CS Low
	HAL_GPIO_WritePin(epd->spi_cs_port, epd->spi_cs_pin, LOW);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8c1b      	ldrh	r3, [r3, #32]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	f002 fdc5 	bl	8005b74 <HAL_GPIO_WritePin>
	// Send Data
	HAL_SPI_TransmitReceive(epd->spi, pTxData, pRxData, Size, 1000);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002fee:	887a      	ldrh	r2, [r7, #2]
 8002ff0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	68b9      	ldr	r1, [r7, #8]
 8002ffc:	f007 f9ae 	bl	800a35c <HAL_SPI_TransmitReceive>
	// Write CS High
	HAL_GPIO_WritePin(epd->spi_cs_port, epd->spi_cs_pin, HIGH);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8c1b      	ldrh	r3, [r3, #32]
 8003008:	2201      	movs	r2, #1
 800300a:	4619      	mov	r1, r3
 800300c:	f002 fdb2 	bl	8005b74 <HAL_GPIO_WritePin>
	// Delay for 10us
	Delay_us(10);
 8003010:	200a      	movs	r0, #10
 8003012:	f7fd fecd 	bl	8000db0 <DWT_Delay>
}
 8003016:	bf00      	nop
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
	...

08003020 <Canvas_Init>:

/************************************************************************************************
 * GLOBAL FUNCTIONS
 ***********************************************************************************************/

Canvas_error Canvas_Init(Canvas* canvas, uint16_t width, uint16_t height) {
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	807b      	strh	r3, [r7, #2]
 800302c:	4613      	mov	r3, r2
 800302e:	803b      	strh	r3, [r7, #0]
	// Allocate memory for the buffer canvas depending on display size
	b_canvas = (uint8_t *)malloc(width * height);
 8003030:	887b      	ldrh	r3, [r7, #2]
 8003032:	883a      	ldrh	r2, [r7, #0]
 8003034:	fb02 f303 	mul.w	r3, r2, r3
 8003038:	4618      	mov	r0, r3
 800303a:	f014 f92d 	bl	8017298 <malloc>
 800303e:	4603      	mov	r3, r0
 8003040:	461a      	mov	r2, r3
 8003042:	4b18      	ldr	r3, [pc, #96]	; (80030a4 <Canvas_Init+0x84>)
 8003044:	601a      	str	r2, [r3, #0]
	memset(b_canvas, 0x00, width * height);
 8003046:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <Canvas_Init+0x84>)
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	887b      	ldrh	r3, [r7, #2]
 800304c:	883a      	ldrh	r2, [r7, #0]
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	461a      	mov	r2, r3
 8003054:	2100      	movs	r1, #0
 8003056:	f014 f949 	bl	80172ec <memset>

	if (b_canvas == NULL){
 800305a:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <Canvas_Init+0x84>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <Canvas_Init+0x46>
		return CANVAS_MEM_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e01a      	b.n	800309c <Canvas_Init+0x7c>
	}
	canvas->rotate = ROTATE_0;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	721a      	strb	r2, [r3, #8]
	canvas->image = b_canvas;
 800306c:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <Canvas_Init+0x84>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	601a      	str	r2, [r3, #0]
	/* 1 byte = 8 pixels, so the width should be the multiple of 8 */
	canvas->width = width % 8 ? width + 8 - (width % 8) : width;
 8003074:	887b      	ldrh	r3, [r7, #2]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	b29b      	uxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d006      	beq.n	800308e <Canvas_Init+0x6e>
 8003080:	887b      	ldrh	r3, [r7, #2]
 8003082:	f023 0307 	bic.w	r3, r3, #7
 8003086:	b29b      	uxth	r3, r3
 8003088:	3308      	adds	r3, #8
 800308a:	b29b      	uxth	r3, r3
 800308c:	e000      	b.n	8003090 <Canvas_Init+0x70>
 800308e:	887b      	ldrh	r3, [r7, #2]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	8093      	strh	r3, [r2, #4]
	canvas->height = height;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	883a      	ldrh	r2, [r7, #0]
 8003098:	80da      	strh	r2, [r3, #6]

	return CANVAS_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000f88 	.word	0x20000f88

080030a8 <canvas_DrawFilters>:

// Responsible for taking the software filter set model and updating the EPD
void canvas_DrawFilters(Canvas* canvas, EPD_HandleTypeDef* epd, filterSection_t *currentFilters, uint8_t invPosition) {
 80030a8:	b590      	push	{r4, r7, lr}
 80030aa:	f6ad 1da4 	subw	sp, sp, #2468	; 0x9a4
 80030ae:	af02      	add	r7, sp, #8
 80030b0:	f107 040c 	add.w	r4, r7, #12
 80030b4:	6020      	str	r0, [r4, #0]
 80030b6:	f107 0008 	add.w	r0, r7, #8
 80030ba:	6001      	str	r1, [r0, #0]
 80030bc:	1d39      	adds	r1, r7, #4
 80030be:	600a      	str	r2, [r1, #0]
 80030c0:	461a      	mov	r2, r3
 80030c2:	1cfb      	adds	r3, r7, #3
 80030c4:	701a      	strb	r2, [r3, #0]
	// If it has been refreshed 5+ times, perform a full refresh
// invPosition inverts the color/filter name on a specific position. 0 = no invert, >0 = position is inverted

// TODO - Find out how many filter slots are installed and draw the canvas correctly

	uint8_t tmpName[10] = {0};
 80030c6:	f607 1384 	addw	r3, r7, #2436	; 0x984
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	605a      	str	r2, [r3, #4]
 80030d0:	811a      	strh	r2, [r3, #8]

	uint8_t prevImage[2400];
	static uint8_t refreshCount = 0;	// Keep track of how many times the screen has been updated

	// Store the current image so that a partial update can be compared
	memcpy(prevImage, canvas->image, 2400);
 80030d2:	f107 030c 	add.w	r3, r7, #12
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80030de:	4610      	mov	r0, r2
 80030e0:	4619      	mov	r1, r3
 80030e2:	f44f 6316 	mov.w	r3, #2400	; 0x960
 80030e6:	461a      	mov	r2, r3
 80030e8:	f014 f8f5 	bl	80172d6 <memcpy>

	//Start with a clear BG
	canvas_setBGImage(canvas, image_background);
 80030ec:	f107 030c 	add.w	r3, r7, #12
 80030f0:	497f      	ldr	r1, [pc, #508]	; (80032f0 <canvas_DrawFilters+0x248>)
 80030f2:	6818      	ldr	r0, [r3, #0]
 80030f4:	f000 fba7 	bl	8003846 <canvas_setBGImage>
	canvas_DrawStringAt(canvas, 10, 3, "FILTERS", &Font16, 1);
 80030f8:	f107 000c 	add.w	r0, r7, #12
 80030fc:	2301      	movs	r3, #1
 80030fe:	9301      	str	r3, [sp, #4]
 8003100:	4b7c      	ldr	r3, [pc, #496]	; (80032f4 <canvas_DrawFilters+0x24c>)
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	4b7c      	ldr	r3, [pc, #496]	; (80032f8 <canvas_DrawFilters+0x250>)
 8003106:	2203      	movs	r2, #3
 8003108:	210a      	movs	r1, #10
 800310a:	6800      	ldr	r0, [r0, #0]
 800310c:	f000 fb55 	bl	80037ba <canvas_DrawStringAt>

	// If a position is inverted, draw a filled rectangle in that position
	if (invPosition > 0) {
 8003110:	1cfb      	adds	r3, r7, #3
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d02e      	beq.n	8003176 <canvas_DrawFilters+0xce>
		switch (invPosition) {
 8003118:	1cfb      	adds	r3, r7, #3
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	2b02      	cmp	r3, #2
 800311e:	d010      	beq.n	8003142 <canvas_DrawFilters+0x9a>
 8003120:	2b03      	cmp	r3, #3
 8003122:	d01b      	beq.n	800315c <canvas_DrawFilters+0xb4>
 8003124:	2b01      	cmp	r3, #1
 8003126:	d126      	bne.n	8003176 <canvas_DrawFilters+0xce>
			case 1:
				canvas_DrawFilledRectangle(canvas, 2, 19, 93, 75, false);
 8003128:	f107 000c 	add.w	r0, r7, #12
 800312c:	2300      	movs	r3, #0
 800312e:	9301      	str	r3, [sp, #4]
 8003130:	234b      	movs	r3, #75	; 0x4b
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	235d      	movs	r3, #93	; 0x5d
 8003136:	2213      	movs	r2, #19
 8003138:	2102      	movs	r1, #2
 800313a:	6800      	ldr	r0, [r0, #0]
 800313c:	f000 fbb1 	bl	80038a2 <canvas_DrawFilledRectangle>
				break;
 8003140:	e019      	b.n	8003176 <canvas_DrawFilters+0xce>
			case 2:
				canvas_DrawFilledRectangle(canvas, 2, 82, 93, 137, false);
 8003142:	f107 000c 	add.w	r0, r7, #12
 8003146:	2300      	movs	r3, #0
 8003148:	9301      	str	r3, [sp, #4]
 800314a:	2389      	movs	r3, #137	; 0x89
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	235d      	movs	r3, #93	; 0x5d
 8003150:	2252      	movs	r2, #82	; 0x52
 8003152:	2102      	movs	r1, #2
 8003154:	6800      	ldr	r0, [r0, #0]
 8003156:	f000 fba4 	bl	80038a2 <canvas_DrawFilledRectangle>
				break;
 800315a:	e00c      	b.n	8003176 <canvas_DrawFilters+0xce>
			case 3:
				canvas_DrawFilledRectangle(canvas, 2, 144, 93, 198, false);
 800315c:	f107 000c 	add.w	r0, r7, #12
 8003160:	2300      	movs	r3, #0
 8003162:	9301      	str	r3, [sp, #4]
 8003164:	23c6      	movs	r3, #198	; 0xc6
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	235d      	movs	r3, #93	; 0x5d
 800316a:	2290      	movs	r2, #144	; 0x90
 800316c:	2102      	movs	r1, #2
 800316e:	6800      	ldr	r0, [r0, #0]
 8003170:	f000 fb97 	bl	80038a2 <canvas_DrawFilledRectangle>
				break;
 8003174:	bf00      	nop
		}
	}

	// Loop through all filter stages
	for (uint8_t filterStage = 1; filterStage <= FILTER_SECTION_SIZE; filterStage++){
 8003176:	2301      	movs	r3, #1
 8003178:	f887 3996 	strb.w	r3, [r7, #2454]	; 0x996
 800317c:	e148      	b.n	8003410 <canvas_DrawFilters+0x368>
		// Try to find a filter in the current position
		for (uint8_t filter = 0; filter < FILTER_SECTION_SIZE; filter++){
 800317e:	2300      	movs	r3, #0
 8003180:	f887 3995 	strb.w	r3, [r7, #2453]	; 0x995
 8003184:	e13a      	b.n	80033fc <canvas_DrawFilters+0x354>
			if (currentFilters->filter[filter].position == filterStage){
 8003186:	f897 2995 	ldrb.w	r2, [r7, #2453]	; 0x995
 800318a:	1d3b      	adds	r3, r7, #4
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	4613      	mov	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	4413      	add	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	440b      	add	r3, r1
 800319a:	3313      	adds	r3, #19
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	f897 2996 	ldrb.w	r2, [r7, #2454]	; 0x996
 80031a2:	429a      	cmp	r2, r3
 80031a4:	f040 8125 	bne.w	80033f2 <canvas_DrawFilters+0x34a>
				// Found a filter loaded in the current position
				// Store the name into tmpName
				memcpy(tmpName, currentFilters->filter[filter].filterName, 10);
 80031a8:	f897 2995 	ldrb.w	r2, [r7, #2453]	; 0x995
 80031ac:	1d39      	adds	r1, r7, #4
 80031ae:	4613      	mov	r3, r2
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	4413      	add	r3, r2
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	4413      	add	r3, r2
 80031b8:	680a      	ldr	r2, [r1, #0]
 80031ba:	4413      	add	r3, r2
 80031bc:	1c5a      	adds	r2, r3, #1
 80031be:	f607 1384 	addw	r3, r7, #2436	; 0x984
 80031c2:	6810      	ldr	r0, [r2, #0]
 80031c4:	6851      	ldr	r1, [r2, #4]
 80031c6:	c303      	stmia	r3!, {r0, r1}
 80031c8:	8912      	ldrh	r2, [r2, #8]
 80031ca:	801a      	strh	r2, [r3, #0]

				// "0x00" is a signal that there isn't any more data
				for (nameLen = 0; nameLen < 10; nameLen++){
 80031cc:	2300      	movs	r3, #0
 80031ce:	f887 3997 	strb.w	r3, [r7, #2455]	; 0x997
 80031d2:	e00d      	b.n	80031f0 <canvas_DrawFilters+0x148>
					if (tmpName[nameLen] == 0x00){
 80031d4:	f897 3997 	ldrb.w	r3, [r7, #2455]	; 0x997
 80031d8:	f607 1298 	addw	r2, r7, #2456	; 0x998
 80031dc:	4413      	add	r3, r2
 80031de:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d009      	beq.n	80031fa <canvas_DrawFilters+0x152>
				for (nameLen = 0; nameLen < 10; nameLen++){
 80031e6:	f897 3997 	ldrb.w	r3, [r7, #2455]	; 0x997
 80031ea:	3301      	adds	r3, #1
 80031ec:	f887 3997 	strb.w	r3, [r7, #2455]	; 0x997
 80031f0:	f897 3997 	ldrb.w	r3, [r7, #2455]	; 0x997
 80031f4:	2b09      	cmp	r3, #9
 80031f6:	d9ed      	bls.n	80031d4 <canvas_DrawFilters+0x12c>
 80031f8:	e000      	b.n	80031fc <canvas_DrawFilters+0x154>
						break;
 80031fa:	bf00      	nop
					}
				}

				// At this point, nameIndex has the length of the Name
				if (nameLen <= 5){
 80031fc:	f897 3997 	ldrb.w	r3, [r7, #2455]	; 0x997
 8003200:	2b05      	cmp	r3, #5
 8003202:	d85f      	bhi.n	80032c4 <canvas_DrawFilters+0x21c>
					// Only 1 row needed
					// Find the starting Y pixel
					uint8_t sectionHeight;
					sectionHeight = epd->dots_per_line - 15;			// Account for the header
 8003204:	f107 0308 	add.w	r3, r7, #8
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800320c:	b2db      	uxtb	r3, r3
 800320e:	3b0f      	subs	r3, #15
 8003210:	f887 3991 	strb.w	r3, [r7, #2449]	; 0x991
					sectionHeight /= FILTER_SECTION_SIZE;					// Account for the number of filters
 8003214:	f897 3991 	ldrb.w	r3, [r7, #2449]	; 0x991
 8003218:	4a38      	ldr	r2, [pc, #224]	; (80032fc <canvas_DrawFilters+0x254>)
 800321a:	fba2 2303 	umull	r2, r3, r2, r3
 800321e:	085b      	lsrs	r3, r3, #1
 8003220:	f887 3991 	strb.w	r3, [r7, #2449]	; 0x991
					startPixelY = sectionHeight * (filterStage - 1);  	// Get the correct section
 8003224:	f897 3996 	ldrb.w	r3, [r7, #2454]	; 0x996
 8003228:	3b01      	subs	r3, #1
 800322a:	b2db      	uxtb	r3, r3
 800322c:	f897 2991 	ldrb.w	r2, [r7, #2449]	; 0x991
 8003230:	fb12 f303 	smulbb	r3, r2, r3
 8003234:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
					startPixelY += sectionHeight / 2;					// Get to the center of the section
 8003238:	f897 3991 	ldrb.w	r3, [r7, #2449]	; 0x991
 800323c:	085b      	lsrs	r3, r3, #1
 800323e:	b2da      	uxtb	r2, r3
 8003240:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 8003244:	4413      	add	r3, r2
 8003246:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
					startPixelY -= 12;									// Account for the text height (assuming font24)
 800324a:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 800324e:	3b0c      	subs	r3, #12
 8003250:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
					startPixelY += 15;									// Re-incorporate the header length
 8003254:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 8003258:	330f      	adds	r3, #15
 800325a:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992

					// Find the staring X pixel
					startPixelX = epd->lines_per_display / 2;	// Find the center of the line
 800325e:	f107 0308 	add.w	r3, r7, #8
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003266:	085b      	lsrs	r3, r3, #1
 8003268:	b29b      	uxth	r3, r3
 800326a:	f887 3990 	strb.w	r3, [r7, #2448]	; 0x990
					startPixelX -= (nameLen * 17) / 2;			// difference of the center of text and center of line
 800326e:	f897 2997 	ldrb.w	r2, [r7, #2455]	; 0x997
 8003272:	4613      	mov	r3, r2
 8003274:	011b      	lsls	r3, r3, #4
 8003276:	4413      	add	r3, r2
 8003278:	0fda      	lsrs	r2, r3, #31
 800327a:	4413      	add	r3, r2
 800327c:	105b      	asrs	r3, r3, #1
 800327e:	425b      	negs	r3, r3
 8003280:	b2da      	uxtb	r2, r3
 8003282:	f897 3990 	ldrb.w	r3, [r7, #2448]	; 0x990
 8003286:	4413      	add	r3, r2
 8003288:	f887 3990 	strb.w	r3, [r7, #2448]	; 0x990

					// Draw Text
					canvas_DrawStringAt(canvas, startPixelX, startPixelY, tmpName, &Font24, filterStage == invPosition ? 1 : 0);
 800328c:	f897 3990 	ldrb.w	r3, [r7, #2448]	; 0x990
 8003290:	b299      	uxth	r1, r3
 8003292:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 8003296:	b29c      	uxth	r4, r3
 8003298:	1cfb      	adds	r3, r7, #3
 800329a:	f897 2996 	ldrb.w	r2, [r7, #2454]	; 0x996
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	bf0c      	ite	eq
 80032a4:	2301      	moveq	r3, #1
 80032a6:	2300      	movne	r3, #0
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	f607 1284 	addw	r2, r7, #2436	; 0x984
 80032ae:	f107 000c 	add.w	r0, r7, #12
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	4b12      	ldr	r3, [pc, #72]	; (8003300 <canvas_DrawFilters+0x258>)
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	4613      	mov	r3, r2
 80032ba:	4622      	mov	r2, r4
 80032bc:	6800      	ldr	r0, [r0, #0]
 80032be:	f000 fa7c 	bl	80037ba <canvas_DrawStringAt>
 80032c2:	e096      	b.n	80033f2 <canvas_DrawFilters+0x34a>

				} else {
					// Need to split into 2 rows
					uint8_t topLine[6] = {0};							// Top Line Holder
 80032c4:	f107 031c 	add.w	r3, r7, #28
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	809a      	strh	r2, [r3, #4]
					uint8_t botLine[6] = {0};							// Bottom Line Holder
 80032ce:	f107 0314 	add.w	r3, r7, #20
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	809a      	strh	r2, [r3, #4]
					memcpy(topLine, tmpName, 5);
 80032d8:	f607 1184 	addw	r1, r7, #2436	; 0x984
 80032dc:	f107 031c 	add.w	r3, r7, #28
 80032e0:	2205      	movs	r2, #5
 80032e2:	4618      	mov	r0, r3
 80032e4:	f013 fff7 	bl	80172d6 <memcpy>

					for (uint8_t i = 5; i < 10; i++){
 80032e8:	2305      	movs	r3, #5
 80032ea:	f887 3994 	strb.w	r3, [r7, #2452]	; 0x994
 80032ee:	e01b      	b.n	8003328 <canvas_DrawFilters+0x280>
 80032f0:	08018690 	.word	0x08018690
 80032f4:	2000003c 	.word	0x2000003c
 80032f8:	08017c88 	.word	0x08017c88
 80032fc:	aaaaaaab 	.word	0xaaaaaaab
 8003300:	20000044 	.word	0x20000044
						botLine[i - 5] = tmpName[i];
 8003304:	f897 2994 	ldrb.w	r2, [r7, #2452]	; 0x994
 8003308:	f897 3994 	ldrb.w	r3, [r7, #2452]	; 0x994
 800330c:	3b05      	subs	r3, #5
 800330e:	f607 1198 	addw	r1, r7, #2456	; 0x998
 8003312:	440a      	add	r2, r1
 8003314:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8003318:	f107 0214 	add.w	r2, r7, #20
 800331c:	54d1      	strb	r1, [r2, r3]
					for (uint8_t i = 5; i < 10; i++){
 800331e:	f897 3994 	ldrb.w	r3, [r7, #2452]	; 0x994
 8003322:	3301      	adds	r3, #1
 8003324:	f887 3994 	strb.w	r3, [r7, #2452]	; 0x994
 8003328:	f897 3994 	ldrb.w	r3, [r7, #2452]	; 0x994
 800332c:	2b09      	cmp	r3, #9
 800332e:	d9e9      	bls.n	8003304 <canvas_DrawFilters+0x25c>
					}

					// Find the starting Y pixel
					uint8_t sectionHeight;
					sectionHeight = epd->dots_per_line - 15;			// Account for the header
 8003330:	f107 0308 	add.w	r3, r7, #8
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003338:	b2db      	uxtb	r3, r3
 800333a:	3b0f      	subs	r3, #15
 800333c:	f887 3993 	strb.w	r3, [r7, #2451]	; 0x993
					sectionHeight /= FILTER_SECTION_SIZE;					// Account for the number of filters
 8003340:	f897 3993 	ldrb.w	r3, [r7, #2451]	; 0x993
 8003344:	4a48      	ldr	r2, [pc, #288]	; (8003468 <canvas_DrawFilters+0x3c0>)
 8003346:	fba2 2303 	umull	r2, r3, r2, r3
 800334a:	085b      	lsrs	r3, r3, #1
 800334c:	f887 3993 	strb.w	r3, [r7, #2451]	; 0x993
					startPixelY = sectionHeight * (filterStage - 1);  	// Get the correct section
 8003350:	f897 3996 	ldrb.w	r3, [r7, #2454]	; 0x996
 8003354:	3b01      	subs	r3, #1
 8003356:	b2db      	uxtb	r3, r3
 8003358:	f897 2993 	ldrb.w	r2, [r7, #2451]	; 0x993
 800335c:	fb12 f303 	smulbb	r3, r2, r3
 8003360:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
					startPixelY += sectionHeight / 2;					// Get to the center of the section
 8003364:	f897 3993 	ldrb.w	r3, [r7, #2451]	; 0x993
 8003368:	085b      	lsrs	r3, r3, #1
 800336a:	b2da      	uxtb	r2, r3
 800336c:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 8003370:	4413      	add	r3, r2
 8003372:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
					startPixelY -= 24;									// Account for the text height (assuming font24)
 8003376:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 800337a:	3b18      	subs	r3, #24
 800337c:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
					startPixelY += 15;									// Re-incorporate the header length
 8003380:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 8003384:	330f      	adds	r3, #15
 8003386:	f887 3992 	strb.w	r3, [r7, #2450]	; 0x992
//					// Find the staring X pixel
//					startPixelX = epd->lines_per_display / 2;	// Find the center of the line
//					startPixelX -= (nameLen * 17) / 2;			// difference of the center of text and center of line

					// Draw text
					canvas_DrawStringAt(canvas, 6, startPixelY, topLine, &Font24, filterStage == invPosition ? 1 : 0);
 800338a:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 800338e:	b299      	uxth	r1, r3
 8003390:	1cfb      	adds	r3, r7, #3
 8003392:	f897 2996 	ldrb.w	r2, [r7, #2454]	; 0x996
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	bf0c      	ite	eq
 800339c:	2301      	moveq	r3, #1
 800339e:	2300      	movne	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	f107 021c 	add.w	r2, r7, #28
 80033a6:	f107 000c 	add.w	r0, r7, #12
 80033aa:	9301      	str	r3, [sp, #4]
 80033ac:	4b2f      	ldr	r3, [pc, #188]	; (800346c <canvas_DrawFilters+0x3c4>)
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	460a      	mov	r2, r1
 80033b4:	2106      	movs	r1, #6
 80033b6:	6800      	ldr	r0, [r0, #0]
 80033b8:	f000 f9ff 	bl	80037ba <canvas_DrawStringAt>

//					// Find the staring X pixel
//					startPixelX = epd->lines_per_display / 2;	// Find the center of the line
//					startPixelX -= (nameLen * 17) / 2;			// difference of the center of text and center of line

					canvas_DrawStringAt(canvas, 6, startPixelY + 24, botLine, &Font24, filterStage == invPosition ? 1 : 0);
 80033bc:	f897 3992 	ldrb.w	r3, [r7, #2450]	; 0x992
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	3318      	adds	r3, #24
 80033c4:	b299      	uxth	r1, r3
 80033c6:	1cfb      	adds	r3, r7, #3
 80033c8:	f897 2996 	ldrb.w	r2, [r7, #2454]	; 0x996
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	bf0c      	ite	eq
 80033d2:	2301      	moveq	r3, #1
 80033d4:	2300      	movne	r3, #0
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	f107 0214 	add.w	r2, r7, #20
 80033dc:	f107 000c 	add.w	r0, r7, #12
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	4b22      	ldr	r3, [pc, #136]	; (800346c <canvas_DrawFilters+0x3c4>)
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	4613      	mov	r3, r2
 80033e8:	460a      	mov	r2, r1
 80033ea:	2106      	movs	r1, #6
 80033ec:	6800      	ldr	r0, [r0, #0]
 80033ee:	f000 f9e4 	bl	80037ba <canvas_DrawStringAt>
		for (uint8_t filter = 0; filter < FILTER_SECTION_SIZE; filter++){
 80033f2:	f897 3995 	ldrb.w	r3, [r7, #2453]	; 0x995
 80033f6:	3301      	adds	r3, #1
 80033f8:	f887 3995 	strb.w	r3, [r7, #2453]	; 0x995
 80033fc:	f897 3995 	ldrb.w	r3, [r7, #2453]	; 0x995
 8003400:	2b02      	cmp	r3, #2
 8003402:	f67f aec0 	bls.w	8003186 <canvas_DrawFilters+0xde>
	for (uint8_t filterStage = 1; filterStage <= FILTER_SECTION_SIZE; filterStage++){
 8003406:	f897 3996 	ldrb.w	r3, [r7, #2454]	; 0x996
 800340a:	3301      	adds	r3, #1
 800340c:	f887 3996 	strb.w	r3, [r7, #2454]	; 0x996
 8003410:	f897 3996 	ldrb.w	r3, [r7, #2454]	; 0x996
 8003414:	2b03      	cmp	r3, #3
 8003416:	f67f aeb2 	bls.w	800317e <canvas_DrawFilters+0xd6>
			}
		}
	}

	// Print the rendered image
	if (refreshCount < CYCLES_UNTIL_REFRESH){
 800341a:	4b15      	ldr	r3, [pc, #84]	; (8003470 <canvas_DrawFilters+0x3c8>)
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	2b05      	cmp	r3, #5
 8003420:	d810      	bhi.n	8003444 <canvas_DrawFilters+0x39c>
		canvas_UpdateEPD(canvas, epd, prevImage);
 8003422:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8003426:	f107 0108 	add.w	r1, r7, #8
 800342a:	f107 030c 	add.w	r3, r7, #12
 800342e:	6809      	ldr	r1, [r1, #0]
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	f000 fa1f 	bl	8003874 <canvas_UpdateEPD>
		refreshCount++;
 8003436:	4b0e      	ldr	r3, [pc, #56]	; (8003470 <canvas_DrawFilters+0x3c8>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	3301      	adds	r3, #1
 800343c:	b2da      	uxtb	r2, r3
 800343e:	4b0c      	ldr	r3, [pc, #48]	; (8003470 <canvas_DrawFilters+0x3c8>)
 8003440:	701a      	strb	r2, [r3, #0]
	} else {
		EPD_set_enable_temperature();
		canvas_PrintEPD(canvas, epd);
		refreshCount = 0;
	}
}
 8003442:	e00c      	b.n	800345e <canvas_DrawFilters+0x3b6>
		EPD_set_enable_temperature();
 8003444:	f7ff f8e2 	bl	800260c <EPD_set_enable_temperature>
		canvas_PrintEPD(canvas, epd);
 8003448:	f107 0208 	add.w	r2, r7, #8
 800344c:	f107 030c 	add.w	r3, r7, #12
 8003450:	6811      	ldr	r1, [r2, #0]
 8003452:	6818      	ldr	r0, [r3, #0]
 8003454:	f000 f9e2 	bl	800381c <canvas_PrintEPD>
		refreshCount = 0;
 8003458:	4b05      	ldr	r3, [pc, #20]	; (8003470 <canvas_DrawFilters+0x3c8>)
 800345a:	2200      	movs	r2, #0
 800345c:	701a      	strb	r2, [r3, #0]
}
 800345e:	bf00      	nop
 8003460:	f607 179c 	addw	r7, r7, #2460	; 0x99c
 8003464:	46bd      	mov	sp, r7
 8003466:	bd90      	pop	{r4, r7, pc}
 8003468:	aaaaaaab 	.word	0xaaaaaaab
 800346c:	20000044 	.word	0x20000044
 8003470:	2000025f 	.word	0x2000025f

08003474 <canvas_SetRotate>:

void canvas_SetRotate(Canvas* canvas, uint8_t rotate) {
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	70fb      	strb	r3, [r7, #3]
	canvas->rotate = rotate;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	721a      	strb	r2, [r3, #8]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
	...

08003494 <canvas_DrawAbsolutePixel>:

/**
 *  @brief: this draws a pixel by absolute coordinates.
 *          this function won't be affected by the rotate parameter.
 */
void canvas_DrawAbsolutePixel(Canvas* canvas, uint16_t x, uint16_t y, int colored) {
 8003494:	b480      	push	{r7}
 8003496:	b087      	sub	sp, #28
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	607b      	str	r3, [r7, #4]
 800349e:	460b      	mov	r3, r1
 80034a0:	817b      	strh	r3, [r7, #10]
 80034a2:	4613      	mov	r3, r2
 80034a4:	813b      	strh	r3, [r7, #8]

	// swap x order. 7 to 0, 6 to 1, 5 to 2, etc.
	// 1. Get bit position
	uint8_t bit_pos = x % 8;
 80034a6:	897b      	ldrh	r3, [r7, #10]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	75fb      	strb	r3, [r7, #23]

	switch (bit_pos){
 80034b0:	7dfb      	ldrb	r3, [r7, #23]
 80034b2:	2b07      	cmp	r3, #7
 80034b4:	d82a      	bhi.n	800350c <canvas_DrawAbsolutePixel+0x78>
 80034b6:	a201      	add	r2, pc, #4	; (adr r2, 80034bc <canvas_DrawAbsolutePixel+0x28>)
 80034b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034bc:	080034dd 	.word	0x080034dd
 80034c0:	080034e3 	.word	0x080034e3
 80034c4:	080034e9 	.word	0x080034e9
 80034c8:	080034ef 	.word	0x080034ef
 80034cc:	080034f5 	.word	0x080034f5
 80034d0:	080034fb 	.word	0x080034fb
 80034d4:	08003501 	.word	0x08003501
 80034d8:	08003507 	.word	0x08003507
		case 0:
			bit_pos = 7;
 80034dc:	2307      	movs	r3, #7
 80034de:	75fb      	strb	r3, [r7, #23]
			break;
 80034e0:	e014      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 1:
			bit_pos = 6;
 80034e2:	2306      	movs	r3, #6
 80034e4:	75fb      	strb	r3, [r7, #23]
			break;
 80034e6:	e011      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 2:
			bit_pos = 5;
 80034e8:	2305      	movs	r3, #5
 80034ea:	75fb      	strb	r3, [r7, #23]
			break;
 80034ec:	e00e      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 3:
			bit_pos = 4;
 80034ee:	2304      	movs	r3, #4
 80034f0:	75fb      	strb	r3, [r7, #23]
			break;
 80034f2:	e00b      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 4:
			bit_pos = 3;
 80034f4:	2303      	movs	r3, #3
 80034f6:	75fb      	strb	r3, [r7, #23]
			break;
 80034f8:	e008      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 5:
			bit_pos = 2;
 80034fa:	2302      	movs	r3, #2
 80034fc:	75fb      	strb	r3, [r7, #23]
			break;
 80034fe:	e005      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 6:
			bit_pos = 1;
 8003500:	2301      	movs	r3, #1
 8003502:	75fb      	strb	r3, [r7, #23]
			break;
 8003504:	e002      	b.n	800350c <canvas_DrawAbsolutePixel+0x78>
		case 7:
			bit_pos = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	75fb      	strb	r3, [r7, #23]
			break;
 800350a:	bf00      	nop
	}

    if (x < 0 || x >= canvas->width || y < 0 || y >= canvas->height) {
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	889b      	ldrh	r3, [r3, #4]
 8003510:	897a      	ldrh	r2, [r7, #10]
 8003512:	429a      	cmp	r2, r3
 8003514:	d249      	bcs.n	80035aa <canvas_DrawAbsolutePixel+0x116>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	88db      	ldrh	r3, [r3, #6]
 800351a:	893a      	ldrh	r2, [r7, #8]
 800351c:	429a      	cmp	r2, r3
 800351e:	d244      	bcs.n	80035aa <canvas_DrawAbsolutePixel+0x116>
        	canvas->image[(x + y * canvas->width) / 8] |= 0x80 >> (bit_pos);
        } else {
        	canvas->image[(x + y * canvas->width) / 8] &= ~(0x80 >> (bit_pos));
        }
    } else {
        if (colored) {
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d021      	beq.n	800356a <canvas_DrawAbsolutePixel+0xd6>
        	canvas->image[(x + y * canvas->width) / 8] &= ~(0x80 >> (bit_pos));
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	8979      	ldrh	r1, [r7, #10]
 800352c:	893b      	ldrh	r3, [r7, #8]
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	8880      	ldrh	r0, [r0, #4]
 8003532:	fb00 f303 	mul.w	r3, r0, r3
 8003536:	440b      	add	r3, r1
 8003538:	2b00      	cmp	r3, #0
 800353a:	da00      	bge.n	800353e <canvas_DrawAbsolutePixel+0xaa>
 800353c:	3307      	adds	r3, #7
 800353e:	10db      	asrs	r3, r3, #3
 8003540:	4618      	mov	r0, r3
 8003542:	4603      	mov	r3, r0
 8003544:	4413      	add	r3, r2
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	b25a      	sxtb	r2, r3
 800354a:	7dfb      	ldrb	r3, [r7, #23]
 800354c:	2180      	movs	r1, #128	; 0x80
 800354e:	fa41 f303 	asr.w	r3, r1, r3
 8003552:	b25b      	sxtb	r3, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	b25b      	sxtb	r3, r3
 8003558:	4013      	ands	r3, r2
 800355a:	b25a      	sxtb	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4601      	mov	r1, r0
 8003562:	440b      	add	r3, r1
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	701a      	strb	r2, [r3, #0]
 8003568:	e020      	b.n	80035ac <canvas_DrawAbsolutePixel+0x118>
        } else {
        	canvas->image[(x + y * canvas->width) / 8] |= 0x80 >> (bit_pos);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	8979      	ldrh	r1, [r7, #10]
 8003570:	893b      	ldrh	r3, [r7, #8]
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	8880      	ldrh	r0, [r0, #4]
 8003576:	fb00 f303 	mul.w	r3, r0, r3
 800357a:	440b      	add	r3, r1
 800357c:	2b00      	cmp	r3, #0
 800357e:	da00      	bge.n	8003582 <canvas_DrawAbsolutePixel+0xee>
 8003580:	3307      	adds	r3, #7
 8003582:	10db      	asrs	r3, r3, #3
 8003584:	4618      	mov	r0, r3
 8003586:	4603      	mov	r3, r0
 8003588:	4413      	add	r3, r2
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	b25a      	sxtb	r2, r3
 800358e:	7dfb      	ldrb	r3, [r7, #23]
 8003590:	2180      	movs	r1, #128	; 0x80
 8003592:	fa41 f303 	asr.w	r3, r1, r3
 8003596:	b25b      	sxtb	r3, r3
 8003598:	4313      	orrs	r3, r2
 800359a:	b25a      	sxtb	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4601      	mov	r1, r0
 80035a2:	440b      	add	r3, r1
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	e000      	b.n	80035ac <canvas_DrawAbsolutePixel+0x118>
        return;
 80035aa:	bf00      	nop
        }
    }
}
 80035ac:	371c      	adds	r7, #28
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop

080035b8 <canvas_DrawPixel>:

/**
 *  @brief: this draws a pixel by the coordinates
 */
void canvas_DrawPixel(Canvas* canvas, uint16_t x, uint16_t y, int colored) {
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	607b      	str	r3, [r7, #4]
 80035c2:	460b      	mov	r3, r1
 80035c4:	817b      	strh	r3, [r7, #10]
 80035c6:	4613      	mov	r3, r2
 80035c8:	813b      	strh	r3, [r7, #8]
    int point_temp;
    if (canvas->rotate == ROTATE_0) {
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	7a1b      	ldrb	r3, [r3, #8]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d110      	bne.n	80035f4 <canvas_DrawPixel+0x3c>
        if(x < 0 || x >= canvas->width || y < 0 || y >= canvas->height) {
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	889b      	ldrh	r3, [r3, #4]
 80035d6:	897a      	ldrh	r2, [r7, #10]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d267      	bcs.n	80036ac <canvas_DrawPixel+0xf4>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	88db      	ldrh	r3, [r3, #6]
 80035e0:	893a      	ldrh	r2, [r7, #8]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d262      	bcs.n	80036ac <canvas_DrawPixel+0xf4>
            return;
        }
        canvas_DrawAbsolutePixel(canvas, x, y, colored);
 80035e6:	893a      	ldrh	r2, [r7, #8]
 80035e8:	8979      	ldrh	r1, [r7, #10]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f7ff ff51 	bl	8003494 <canvas_DrawAbsolutePixel>
 80035f2:	e062      	b.n	80036ba <canvas_DrawPixel+0x102>
    } else if (canvas->rotate == ROTATE_90) {
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	7a1b      	ldrb	r3, [r3, #8]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d119      	bne.n	8003630 <canvas_DrawPixel+0x78>
        if(x < 0 || x >= canvas->height || y < 0 || y >= canvas->width) {
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	88db      	ldrh	r3, [r3, #6]
 8003600:	897a      	ldrh	r2, [r7, #10]
 8003602:	429a      	cmp	r2, r3
 8003604:	d254      	bcs.n	80036b0 <canvas_DrawPixel+0xf8>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	889b      	ldrh	r3, [r3, #4]
 800360a:	893a      	ldrh	r2, [r7, #8]
 800360c:	429a      	cmp	r2, r3
 800360e:	d24f      	bcs.n	80036b0 <canvas_DrawPixel+0xf8>
          return;
        }
        point_temp = x;
 8003610:	897b      	ldrh	r3, [r7, #10]
 8003612:	617b      	str	r3, [r7, #20]
        x = canvas->width - y;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	889a      	ldrh	r2, [r3, #4]
 8003618:	893b      	ldrh	r3, [r7, #8]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	817b      	strh	r3, [r7, #10]
        y = point_temp;
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	813b      	strh	r3, [r7, #8]
        canvas_DrawAbsolutePixel(canvas, x, y, colored);
 8003622:	893a      	ldrh	r2, [r7, #8]
 8003624:	8979      	ldrh	r1, [r7, #10]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f7ff ff33 	bl	8003494 <canvas_DrawAbsolutePixel>
 800362e:	e044      	b.n	80036ba <canvas_DrawPixel+0x102>
    } else if (canvas->rotate == ROTATE_180) {
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	7a1b      	ldrb	r3, [r3, #8]
 8003634:	2b02      	cmp	r3, #2
 8003636:	d11a      	bne.n	800366e <canvas_DrawPixel+0xb6>
        if(x < 0 || x >= canvas->width || y < 0 || y >= canvas->height) {
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	889b      	ldrh	r3, [r3, #4]
 800363c:	897a      	ldrh	r2, [r7, #10]
 800363e:	429a      	cmp	r2, r3
 8003640:	d238      	bcs.n	80036b4 <canvas_DrawPixel+0xfc>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	88db      	ldrh	r3, [r3, #6]
 8003646:	893a      	ldrh	r2, [r7, #8]
 8003648:	429a      	cmp	r2, r3
 800364a:	d233      	bcs.n	80036b4 <canvas_DrawPixel+0xfc>
          return;
        }
        x = canvas->width - x;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	889a      	ldrh	r2, [r3, #4]
 8003650:	897b      	ldrh	r3, [r7, #10]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	817b      	strh	r3, [r7, #10]
        y = canvas->height - y;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	88da      	ldrh	r2, [r3, #6]
 800365a:	893b      	ldrh	r3, [r7, #8]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	813b      	strh	r3, [r7, #8]
        canvas_DrawAbsolutePixel(canvas, x, y, colored);
 8003660:	893a      	ldrh	r2, [r7, #8]
 8003662:	8979      	ldrh	r1, [r7, #10]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f7ff ff14 	bl	8003494 <canvas_DrawAbsolutePixel>
 800366c:	e025      	b.n	80036ba <canvas_DrawPixel+0x102>
    } else if (canvas->rotate == ROTATE_270) {
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	7a1b      	ldrb	r3, [r3, #8]
 8003672:	2b03      	cmp	r3, #3
 8003674:	d121      	bne.n	80036ba <canvas_DrawPixel+0x102>
        if(x < 0 || x >= canvas->height || y < 0 || y >= canvas->width) {
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	88db      	ldrh	r3, [r3, #6]
 800367a:	897a      	ldrh	r2, [r7, #10]
 800367c:	429a      	cmp	r2, r3
 800367e:	d21b      	bcs.n	80036b8 <canvas_DrawPixel+0x100>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	889b      	ldrh	r3, [r3, #4]
 8003684:	893a      	ldrh	r2, [r7, #8]
 8003686:	429a      	cmp	r2, r3
 8003688:	d216      	bcs.n	80036b8 <canvas_DrawPixel+0x100>
          return;
        }
        point_temp = x;
 800368a:	897b      	ldrh	r3, [r7, #10]
 800368c:	617b      	str	r3, [r7, #20]
        x = y;
 800368e:	893b      	ldrh	r3, [r7, #8]
 8003690:	817b      	strh	r3, [r7, #10]
        y = canvas->height - point_temp;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	88da      	ldrh	r2, [r3, #6]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	b29b      	uxth	r3, r3
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	813b      	strh	r3, [r7, #8]
        canvas_DrawAbsolutePixel(canvas, x, y, colored);
 800369e:	893a      	ldrh	r2, [r7, #8]
 80036a0:	8979      	ldrh	r1, [r7, #10]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f7ff fef5 	bl	8003494 <canvas_DrawAbsolutePixel>
 80036aa:	e006      	b.n	80036ba <canvas_DrawPixel+0x102>
            return;
 80036ac:	bf00      	nop
 80036ae:	e004      	b.n	80036ba <canvas_DrawPixel+0x102>
          return;
 80036b0:	bf00      	nop
 80036b2:	e002      	b.n	80036ba <canvas_DrawPixel+0x102>
          return;
 80036b4:	bf00      	nop
 80036b6:	e000      	b.n	80036ba <canvas_DrawPixel+0x102>
          return;
 80036b8:	bf00      	nop
    }
}
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <canvas_DrawCharAt>:

/**
 *  @brief: this draws a character on the frame buffer but not refresh
 */
void canvas_DrawCharAt(Canvas* canvas, uint16_t x, uint16_t y, char ascii_char, sFONT* font, int colored) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	4608      	mov	r0, r1
 80036ca:	4611      	mov	r1, r2
 80036cc:	461a      	mov	r2, r3
 80036ce:	4603      	mov	r3, r0
 80036d0:	817b      	strh	r3, [r7, #10]
 80036d2:	460b      	mov	r3, r1
 80036d4:	813b      	strh	r3, [r7, #8]
 80036d6:	4613      	mov	r3, r2
 80036d8:	71fb      	strb	r3, [r7, #7]
    int i, j;
    unsigned int char_offset = (ascii_char - ' ') * font->Height * (font->Width / 8 + (font->Width % 8 ? 1 : 0));
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	3b20      	subs	r3, #32
 80036de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036e0:	88d2      	ldrh	r2, [r2, #6]
 80036e2:	fb02 f303 	mul.w	r3, r2, r3
 80036e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036e8:	8892      	ldrh	r2, [r2, #4]
 80036ea:	08d2      	lsrs	r2, r2, #3
 80036ec:	b292      	uxth	r2, r2
 80036ee:	4611      	mov	r1, r2
 80036f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036f2:	8892      	ldrh	r2, [r2, #4]
 80036f4:	f002 0207 	and.w	r2, r2, #7
 80036f8:	b292      	uxth	r2, r2
 80036fa:	2a00      	cmp	r2, #0
 80036fc:	bf14      	ite	ne
 80036fe:	2201      	movne	r2, #1
 8003700:	2200      	moveq	r2, #0
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	440a      	add	r2, r1
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	613b      	str	r3, [r7, #16]
    const unsigned char* ptr = &font->table[char_offset];
 800370c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	4413      	add	r3, r2
 8003714:	617b      	str	r3, [r7, #20]

    for (j = 0; j < font->Height; j++) {
 8003716:	2300      	movs	r3, #0
 8003718:	61bb      	str	r3, [r7, #24]
 800371a:	e044      	b.n	80037a6 <canvas_DrawCharAt+0xe6>
        for (i = 0; i < font->Width; i++) {
 800371c:	2300      	movs	r3, #0
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	e02e      	b.n	8003780 <canvas_DrawCharAt+0xc0>
            if (*ptr & (0x80 >> (i % 8))) {
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	4619      	mov	r1, r3
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	425a      	negs	r2, r3
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	f002 0207 	and.w	r2, r2, #7
 8003734:	bf58      	it	pl
 8003736:	4253      	negpl	r3, r2
 8003738:	2280      	movs	r2, #128	; 0x80
 800373a:	fa42 f303 	asr.w	r3, r2, r3
 800373e:	400b      	ands	r3, r1
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00d      	beq.n	8003760 <canvas_DrawCharAt+0xa0>
                canvas_DrawPixel(canvas, x + i, y + j, colored);
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	b29a      	uxth	r2, r3
 8003748:	897b      	ldrh	r3, [r7, #10]
 800374a:	4413      	add	r3, r2
 800374c:	b299      	uxth	r1, r3
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	b29a      	uxth	r2, r3
 8003752:	893b      	ldrh	r3, [r7, #8]
 8003754:	4413      	add	r3, r2
 8003756:	b29a      	uxth	r2, r3
 8003758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f7ff ff2c 	bl	80035b8 <canvas_DrawPixel>
            }
            if (i % 8 == 7) {
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	425a      	negs	r2, r3
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	f002 0207 	and.w	r2, r2, #7
 800376c:	bf58      	it	pl
 800376e:	4253      	negpl	r3, r2
 8003770:	2b07      	cmp	r3, #7
 8003772:	d102      	bne.n	800377a <canvas_DrawCharAt+0xba>
                ptr++;
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	3301      	adds	r3, #1
 8003778:	617b      	str	r3, [r7, #20]
        for (i = 0; i < font->Width; i++) {
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3301      	adds	r3, #1
 800377e:	61fb      	str	r3, [r7, #28]
 8003780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003782:	889b      	ldrh	r3, [r3, #4]
 8003784:	461a      	mov	r2, r3
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	4293      	cmp	r3, r2
 800378a:	dbca      	blt.n	8003722 <canvas_DrawCharAt+0x62>
            }
        }
        if (font->Width % 8 != 0) {
 800378c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800378e:	889b      	ldrh	r3, [r3, #4]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <canvas_DrawCharAt+0xe0>
            ptr++;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	3301      	adds	r3, #1
 800379e:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->Height; j++) {
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	3301      	adds	r3, #1
 80037a4:	61bb      	str	r3, [r7, #24]
 80037a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a8:	88db      	ldrh	r3, [r3, #6]
 80037aa:	461a      	mov	r2, r3
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	4293      	cmp	r3, r2
 80037b0:	dbb4      	blt.n	800371c <canvas_DrawCharAt+0x5c>
        }
    }
}
 80037b2:	bf00      	nop
 80037b4:	3720      	adds	r7, #32
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <canvas_DrawStringAt>:

/**
*  @brief: this displays a string on the frame buffer but not refresh
*/
void canvas_DrawStringAt(Canvas* canvas, uint16_t x, uint16_t y, const char* text, sFONT* font, int colored) {
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b08a      	sub	sp, #40	; 0x28
 80037be:	af02      	add	r7, sp, #8
 80037c0:	60f8      	str	r0, [r7, #12]
 80037c2:	607b      	str	r3, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	817b      	strh	r3, [r7, #10]
 80037c8:	4613      	mov	r3, r2
 80037ca:	813b      	strh	r3, [r7, #8]
    const char* p_text = text;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	61fb      	str	r3, [r7, #28]
    unsigned int counter = 0;
 80037d0:	2300      	movs	r3, #0
 80037d2:	61bb      	str	r3, [r7, #24]
    int refcolumn = x;
 80037d4:	897b      	ldrh	r3, [r7, #10]
 80037d6:	617b      	str	r3, [r7, #20]

    /* Send the string character by character on EPD */
    while (*p_text != 0) {
 80037d8:	e018      	b.n	800380c <canvas_DrawStringAt+0x52>
        /* Display one character on EPD */
        canvas_DrawCharAt(canvas, refcolumn, y, *p_text, font, colored);
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	b299      	uxth	r1, r3
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	7818      	ldrb	r0, [r3, #0]
 80037e2:	893a      	ldrh	r2, [r7, #8]
 80037e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e6:	9301      	str	r3, [sp, #4]
 80037e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	4603      	mov	r3, r0
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f7ff ff66 	bl	80036c0 <canvas_DrawCharAt>
        /* Decrement the column position by 16 */
        refcolumn += font->Width;
 80037f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f6:	889b      	ldrh	r3, [r3, #4]
 80037f8:	461a      	mov	r2, r3
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	4413      	add	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
        /* Point on the next character */
        p_text++;
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	3301      	adds	r3, #1
 8003804:	61fb      	str	r3, [r7, #28]
        counter++;
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	3301      	adds	r3, #1
 800380a:	61bb      	str	r3, [r7, #24]
    while (*p_text != 0) {
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1e2      	bne.n	80037da <canvas_DrawStringAt+0x20>
    }
}
 8003814:	bf00      	nop
 8003816:	3720      	adds	r7, #32
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <canvas_PrintEPD>:

/**
*  @brief:
*/
void canvas_PrintEPD(Canvas* canvas, EPD_HandleTypeDef* epd){
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]

	EPD_begin(epd);
 8003826:	6838      	ldr	r0, [r7, #0]
 8003828:	f7fe fb70 	bl	8001f0c <EPD_begin>
	EPD_image_0(epd, canvas->image);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4619      	mov	r1, r3
 8003832:	6838      	ldr	r0, [r7, #0]
 8003834:	f7fe ff12 	bl	800265c <EPD_image_0>
	EPD_end(epd);
 8003838:	6838      	ldr	r0, [r7, #0]
 800383a:	f7fe fdd7 	bl	80023ec <EPD_end>
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <canvas_setBGImage>:

/**
*  @brief: This updates the canvas background image
*/
void canvas_setBGImage(Canvas* canvas, const uint8_t* bg_image){
 8003846:	b580      	push	{r7, lr}
 8003848:	b084      	sub	sp, #16
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
 800384e:	6039      	str	r1, [r7, #0]
	uint16_t size = canvas->width * canvas->height;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	889a      	ldrh	r2, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	88db      	ldrh	r3, [r3, #6]
 8003858:	fb12 f303 	smulbb	r3, r2, r3
 800385c:	81fb      	strh	r3, [r7, #14]
	memcpy(canvas->image, bg_image, size);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	89fa      	ldrh	r2, [r7, #14]
 8003864:	6839      	ldr	r1, [r7, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f013 fd35 	bl	80172d6 <memcpy>
}
 800386c:	bf00      	nop
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <canvas_UpdateEPD>:

void canvas_UpdateEPD(Canvas* canvas, EPD_HandleTypeDef* epd, uint8_t* old_img){
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]

	EPD_begin(epd);
 8003880:	68b8      	ldr	r0, [r7, #8]
 8003882:	f7fe fb43 	bl	8001f0c <EPD_begin>
	EPD_partial_image(epd, old_img, canvas->image);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	68b8      	ldr	r0, [r7, #8]
 8003890:	f7fe ff03 	bl	800269a <EPD_partial_image>
	EPD_end(epd);
 8003894:	68b8      	ldr	r0, [r7, #8]
 8003896:	f7fe fda9 	bl	80023ec <EPD_end>
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <canvas_DrawFilledRectangle>:
 ***********************************************************************************************/

/**
*  @brief: this draws a filled rectangle
*/
void canvas_DrawFilledRectangle(Canvas* canvas, uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1, uint8_t colored) {
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b08a      	sub	sp, #40	; 0x28
 80038a6:	af02      	add	r7, sp, #8
 80038a8:	6078      	str	r0, [r7, #4]
 80038aa:	4608      	mov	r0, r1
 80038ac:	4611      	mov	r1, r2
 80038ae:	461a      	mov	r2, r3
 80038b0:	4603      	mov	r3, r0
 80038b2:	70fb      	strb	r3, [r7, #3]
 80038b4:	460b      	mov	r3, r1
 80038b6:	70bb      	strb	r3, [r7, #2]
 80038b8:	4613      	mov	r3, r2
 80038ba:	707b      	strb	r3, [r7, #1]
    int min_x, min_y, max_x, max_y;
    int i;
    min_x = x1 > x0 ? x0 : x1;
 80038bc:	787a      	ldrb	r2, [r7, #1]
 80038be:	78fb      	ldrb	r3, [r7, #3]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d901      	bls.n	80038c8 <canvas_DrawFilledRectangle+0x26>
 80038c4:	78fb      	ldrb	r3, [r7, #3]
 80038c6:	e000      	b.n	80038ca <canvas_DrawFilledRectangle+0x28>
 80038c8:	787b      	ldrb	r3, [r7, #1]
 80038ca:	61bb      	str	r3, [r7, #24]
    max_x = x1 > x0 ? x1 : x0;
 80038cc:	787a      	ldrb	r2, [r7, #1]
 80038ce:	78fb      	ldrb	r3, [r7, #3]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d901      	bls.n	80038d8 <canvas_DrawFilledRectangle+0x36>
 80038d4:	787b      	ldrb	r3, [r7, #1]
 80038d6:	e000      	b.n	80038da <canvas_DrawFilledRectangle+0x38>
 80038d8:	78fb      	ldrb	r3, [r7, #3]
 80038da:	617b      	str	r3, [r7, #20]
    min_y = y1 > y0 ? y0 : y1;
 80038dc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80038e0:	78bb      	ldrb	r3, [r7, #2]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d901      	bls.n	80038ea <canvas_DrawFilledRectangle+0x48>
 80038e6:	78bb      	ldrb	r3, [r7, #2]
 80038e8:	e001      	b.n	80038ee <canvas_DrawFilledRectangle+0x4c>
 80038ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80038ee:	613b      	str	r3, [r7, #16]
    max_y = y1 > y0 ? y1 : y0;
 80038f0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80038f4:	78bb      	ldrb	r3, [r7, #2]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d902      	bls.n	8003900 <canvas_DrawFilledRectangle+0x5e>
 80038fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80038fe:	e000      	b.n	8003902 <canvas_DrawFilledRectangle+0x60>
 8003900:	78bb      	ldrb	r3, [r7, #2]
 8003902:	60fb      	str	r3, [r7, #12]

    for (i = min_x; i <= max_x; i++) {
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	61fb      	str	r3, [r7, #28]
 8003908:	e016      	b.n	8003938 <canvas_DrawFilledRectangle+0x96>
      canvas_DrawVerticalLine(canvas, i, min_y, max_y - min_y + 1, colored);
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	b2d9      	uxtb	r1, r3
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	b2d8      	uxtb	r0, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	b2da      	uxtb	r2, r3
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	b2db      	uxtb	r3, r3
 800391e:	3301      	adds	r3, #1
 8003920:	b2da      	uxtb	r2, r3
 8003922:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	4613      	mov	r3, r2
 800392a:	4602      	mov	r2, r0
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 f80b 	bl	8003948 <canvas_DrawVerticalLine>
    for (i = min_x; i <= max_x; i++) {
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3301      	adds	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
 8003938:	69fa      	ldr	r2, [r7, #28]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	429a      	cmp	r2, r3
 800393e:	dde4      	ble.n	800390a <canvas_DrawFilledRectangle+0x68>
    }
}
 8003940:	bf00      	nop
 8003942:	3720      	adds	r7, #32
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <canvas_DrawVerticalLine>:


/**
*  @brief: this draws a vertical line on the frame buffer
*/
void canvas_DrawVerticalLine(Canvas* canvas, uint8_t x, uint8_t y, uint8_t line_height, uint8_t colored) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	70fb      	strb	r3, [r7, #3]
 800395a:	460b      	mov	r3, r1
 800395c:	70bb      	strb	r3, [r7, #2]
 800395e:	4613      	mov	r3, r2
 8003960:	707b      	strb	r3, [r7, #1]
    int i;
    for (i = y; i < y + line_height; i++) {
 8003962:	78bb      	ldrb	r3, [r7, #2]
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	e00a      	b.n	800397e <canvas_DrawVerticalLine+0x36>
        canvas_DrawPixel(canvas, x, i, colored);
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	b299      	uxth	r1, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	b29a      	uxth	r2, r3
 8003970:	7e3b      	ldrb	r3, [r7, #24]
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff fe20 	bl	80035b8 <canvas_DrawPixel>
    for (i = y; i < y + line_height; i++) {
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	3301      	adds	r3, #1
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	78ba      	ldrb	r2, [r7, #2]
 8003980:	787b      	ldrb	r3, [r7, #1]
 8003982:	4413      	add	r3, r2
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	429a      	cmp	r2, r3
 8003988:	dbee      	blt.n	8003968 <canvas_DrawVerticalLine+0x20>
    }
}
 800398a:	bf00      	nop
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <LM75B_Init>:
LM75B_error LM75B_i2cWriteBytes(uint8_t subAddr, uint8_t *src, uint8_t Size);

/********************************************************************************
 * PUBLIC FUNCTIONS
 *******************************************************************************/
LM75B_error LM75B_Init(I2C_HandleTypeDef *hi2c, GPIO_TypeDef *Power_Port, uint16_t Power_Pin) {
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	4613      	mov	r3, r2
 80039a0:	80fb      	strh	r3, [r7, #6]
	// Setup the Power and Comms
	pi2c = hi2c;
 80039a2:	4a1a      	ldr	r2, [pc, #104]	; (8003a0c <LM75B_Init+0x78>)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6013      	str	r3, [r2, #0]
	LM75BPowerPort = Power_Port;
 80039a8:	4a19      	ldr	r2, [pc, #100]	; (8003a10 <LM75B_Init+0x7c>)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	6013      	str	r3, [r2, #0]
	LM75BPowerPin = Power_Pin;
 80039ae:	4a19      	ldr	r2, [pc, #100]	; (8003a14 <LM75B_Init+0x80>)
 80039b0:	88fb      	ldrh	r3, [r7, #6]
 80039b2:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(LM75BPowerPort, LM75BPowerPin, GPIO_PIN_SET);
 80039b4:	4b16      	ldr	r3, [pc, #88]	; (8003a10 <LM75B_Init+0x7c>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	4b16      	ldr	r3, [pc, #88]	; (8003a14 <LM75B_Init+0x80>)
 80039ba:	881b      	ldrh	r3, [r3, #0]
 80039bc:	2201      	movs	r2, #1
 80039be:	4619      	mov	r1, r3
 80039c0:	f002 f8d8 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_Delay(1); // Small delay to ensure stable power
 80039c4:	2001      	movs	r0, #1
 80039c6:	f001 fde5 	bl	8005594 <HAL_Delay>

	// Read the configuration register and see if I2C Returns an issue
	uint8_t tempConfig;
	LM75B_error status = readConfigReg(&tempConfig);
 80039ca:	f107 0316 	add.w	r3, r7, #22
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 f88a 	bl	8003ae8 <readConfigReg>
 80039d4:	4603      	mov	r3, r0
 80039d6:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(LM75BPowerPort, LM75BPowerPin, GPIO_PIN_RESET);
 80039d8:	4b0d      	ldr	r3, [pc, #52]	; (8003a10 <LM75B_Init+0x7c>)
 80039da:	6818      	ldr	r0, [r3, #0]
 80039dc:	4b0d      	ldr	r3, [pc, #52]	; (8003a14 <LM75B_Init+0x80>)
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	2200      	movs	r2, #0
 80039e2:	4619      	mov	r1, r3
 80039e4:	f002 f8c6 	bl	8005b74 <HAL_GPIO_WritePin>

	if (status != LM75B_OK) {
 80039e8:	7dfb      	ldrb	r3, [r7, #23]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d001      	beq.n	80039f2 <LM75B_Init+0x5e>
		return LM75B_ERR;
 80039ee:	2300      	movs	r3, #0
 80039f0:	e008      	b.n	8003a04 <LM75B_Init+0x70>
	}

	if (tempConfig == 0x00){
 80039f2:	7dbb      	ldrb	r3, [r7, #22]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d104      	bne.n	8003a02 <LM75B_Init+0x6e>
		LM75BInitialized = true;
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <LM75B_Init+0x84>)
 80039fa:	2201      	movs	r2, #1
 80039fc:	701a      	strb	r2, [r3, #0]
		return LM75B_OK;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <LM75B_Init+0x70>
	}

	return LM75B_ERR;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	20000260 	.word	0x20000260
 8003a10:	20000f90 	.word	0x20000f90
 8003a14:	20000f8c 	.word	0x20000f8c
 8003a18:	20000264 	.word	0x20000264

08003a1c <LM75B_ReadTemp>:

LM75B_error LM75B_ReadTemp(int8_t *temp) {
 8003a1c:	b590      	push	{r4, r7, lr}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
	if (!LM75BInitialized) {
 8003a24:	4b2d      	ldr	r3, [pc, #180]	; (8003adc <LM75B_ReadTemp+0xc0>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	f083 0301 	eor.w	r3, r3, #1
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <LM75B_ReadTemp+0x1a>
		return LM75B_ERR;
 8003a32:	2300      	movs	r3, #0
 8003a34:	e04d      	b.n	8003ad2 <LM75B_ReadTemp+0xb6>
	}

	HAL_GPIO_WritePin(LM75BPowerPort, LM75BPowerPin, GPIO_PIN_SET);
 8003a36:	4b2a      	ldr	r3, [pc, #168]	; (8003ae0 <LM75B_ReadTemp+0xc4>)
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	4b2a      	ldr	r3, [pc, #168]	; (8003ae4 <LM75B_ReadTemp+0xc8>)
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	4619      	mov	r1, r3
 8003a42:	f002 f897 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_Delay(50); // Small delay to ensure stable power and to allow LM75B to acquire a temp reading
 8003a46:	2032      	movs	r0, #50	; 0x32
 8003a48:	f001 fda4 	bl	8005594 <HAL_Delay>

	// Read the temperature register
	uint8_t tempReg[2] = {0};
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	813b      	strh	r3, [r7, #8]
	LM75B_i2cReadBytes(TEMP_REG, tempReg, 2);
 8003a50:	f107 0308 	add.w	r3, r7, #8
 8003a54:	2202      	movs	r2, #2
 8003a56:	4619      	mov	r1, r3
 8003a58:	2000      	movs	r0, #0
 8003a5a:	f000 f853 	bl	8003b04 <LM75B_i2cReadBytes>

	// Shutdown to conserve power
	HAL_GPIO_WritePin(LM75BPowerPort, LM75BPowerPin, GPIO_PIN_RESET);
 8003a5e:	4b20      	ldr	r3, [pc, #128]	; (8003ae0 <LM75B_ReadTemp+0xc4>)
 8003a60:	6818      	ldr	r0, [r3, #0]
 8003a62:	4b20      	ldr	r3, [pc, #128]	; (8003ae4 <LM75B_ReadTemp+0xc8>)
 8003a64:	881b      	ldrh	r3, [r3, #0]
 8003a66:	2200      	movs	r2, #0
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f002 f883 	bl	8005b74 <HAL_GPIO_WritePin>

	// Convert Array into signed integer
	int16_t temperature = (tempReg[0] << 8) | tempReg[1];
 8003a6e:	7a3b      	ldrb	r3, [r7, #8]
 8003a70:	021b      	lsls	r3, r3, #8
 8003a72:	b21a      	sxth	r2, r3
 8003a74:	7a7b      	ldrb	r3, [r7, #9]
 8003a76:	b21b      	sxth	r3, r3
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	81fb      	strh	r3, [r7, #14]

	temperature = temperature >> 5;		// The temperature only uses the 11 most significant bits.
 8003a7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a80:	115b      	asrs	r3, r3, #5
 8003a82:	81fb      	strh	r3, [r7, #14]
	temperature *= 0.125;				// 0.125 deg C Resolution
 8003a84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fc fd53 	bl	8000534 <__aeabi_i2d>
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003a96:	f7fc fdb7 	bl	8000608 <__aeabi_dmul>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	f7fc ffc3 	bl	8000a2c <__aeabi_d2iz>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	81fb      	strh	r3, [r7, #14]

	// Check to see if temp is Negative
	int8_t checktemp = (uint8_t) temperature;
 8003aaa:	89fb      	ldrh	r3, [r7, #14]
 8003aac:	737b      	strb	r3, [r7, #13]

	if (checktemp & (1 << 7)) {
 8003aae:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	da09      	bge.n	8003aca <LM75B_ReadTemp+0xae>
		// We are negative, Strip the negative qualifier and send result
		*temp = (checktemp & (0x7F)) * -1;
 8003ab6:	7b7b      	ldrb	r3, [r7, #13]
 8003ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	425b      	negs	r3, r3
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	b25a      	sxtb	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	701a      	strb	r2, [r3, #0]
 8003ac8:	e002      	b.n	8003ad0 <LM75B_ReadTemp+0xb4>
	} else {
		*temp = checktemp;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	7b7a      	ldrb	r2, [r7, #13]
 8003ace:	701a      	strb	r2, [r3, #0]
	}

	return LM75B_OK;
 8003ad0:	2301      	movs	r3, #1
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3714      	adds	r7, #20
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd90      	pop	{r4, r7, pc}
 8003ada:	bf00      	nop
 8003adc:	20000264 	.word	0x20000264
 8003ae0:	20000f90 	.word	0x20000f90
 8003ae4:	20000f8c 	.word	0x20000f8c

08003ae8 <readConfigReg>:

/********************************************************************************
 * PRIVATE FUNCTIONS
 *******************************************************************************/
LM75B_error readConfigReg(uint8_t *confReg) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	// Reads and returns the configuration register
	return LM75B_i2cReadBytes(CONFIG_REG, confReg, 1);
 8003af0:	2201      	movs	r2, #1
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	2001      	movs	r0, #1
 8003af6:	f000 f805 	bl	8003b04 <LM75B_i2cReadBytes>
 8003afa:	4603      	mov	r3, r0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3708      	adds	r7, #8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <LM75B_i2cReadBytes>:

/********************************************************************************
 * I2C READ AND WRITE ROUTINES
 *******************************************************************************/

LM75B_error LM75B_i2cReadBytes(uint8_t subAddr, uint8_t *dest, uint8_t Size) {
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af04      	add	r7, sp, #16
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	6039      	str	r1, [r7, #0]
 8003b0e:	71fb      	strb	r3, [r7, #7]
 8003b10:	4613      	mov	r3, r2
 8003b12:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(pi2c, LM75B_I2C_ADDR, subAddr, I2C_MEMADD_SIZE_8BIT, dest, Size, LM75B_I2C_TIMEOUT);
 8003b14:	4b0e      	ldr	r3, [pc, #56]	; (8003b50 <LM75B_i2cReadBytes+0x4c>)
 8003b16:	6818      	ldr	r0, [r3, #0]
 8003b18:	79fb      	ldrb	r3, [r7, #7]
 8003b1a:	b299      	uxth	r1, r3
 8003b1c:	79bb      	ldrb	r3, [r7, #6]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b24:	9202      	str	r2, [sp, #8]
 8003b26:	9301      	str	r3, [sp, #4]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	460a      	mov	r2, r1
 8003b30:	2190      	movs	r1, #144	; 0x90
 8003b32:	f002 f995 	bl	8005e60 <HAL_I2C_Mem_Read>
 8003b36:	4603      	mov	r3, r0
 8003b38:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK){
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <LM75B_i2cReadBytes+0x40>
		return LM75B_ERR;
 8003b40:	2300      	movs	r3, #0
 8003b42:	e000      	b.n	8003b46 <LM75B_i2cReadBytes+0x42>
	}
	return LM75B_OK;
 8003b44:	2301      	movs	r3, #1
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000260 	.word	0x20000260

08003b54 <iso15693Initialize>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
ReturnCode iso15693Initialize( bool useSlowTX, bool useFastRX )
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	460a      	mov	r2, r1
 8003b5e:	71fb      	strb	r3, [r7, #7]
 8003b60:	4613      	mov	r3, r2
 8003b62:	71bb      	strb	r3, [r7, #6]
    ReturnCode err;

    err = rfalSetMode( RFAL_MODE_POLL_NFCV, useSlowTX?(RFAL_BR_1p66):(RFAL_BR_26p48), useFastRX?(RFAL_BR_52p97):(RFAL_BR_26p48) );
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <iso15693Initialize+0x1a>
 8003b6a:	21ed      	movs	r1, #237	; 0xed
 8003b6c:	e000      	b.n	8003b70 <iso15693Initialize+0x1c>
 8003b6e:	21ec      	movs	r1, #236	; 0xec
 8003b70:	79bb      	ldrb	r3, [r7, #6]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <iso15693Initialize+0x26>
 8003b76:	23eb      	movs	r3, #235	; 0xeb
 8003b78:	e000      	b.n	8003b7c <iso15693Initialize+0x28>
 8003b7a:	23ec      	movs	r3, #236	; 0xec
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	2007      	movs	r0, #7
 8003b80:	f009 fe9e 	bl	800d8c0 <rfalSetMode>
 8003b84:	4603      	mov	r3, r0
 8003b86:	81fb      	strh	r3, [r7, #14]
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NFC );
 8003b88:	2001      	movs	r0, #1
 8003b8a:	f00a fac5 	bl	800e118 <rfalSetErrorHandling>

    rfalSetGT( RFAL_GT_NFCV );
 8003b8e:	4809      	ldr	r0, [pc, #36]	; (8003bb4 <iso15693Initialize+0x60>)
 8003b90:	f00a fb0e 	bl	800e1b0 <rfalSetGT>
    rfalSetFDTListen( rfalConv64fcTo1fc(ISO15693_MASK_FDT_LISTEN) );
 8003b94:	f44f 5082 	mov.w	r0, #4160	; 0x1040
 8003b98:	f00a faf6 	bl	800e188 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCV_POLLER );
 8003b9c:	f44f 5083 	mov.w	r0, #4192	; 0x1060
 8003ba0:	f00a fadc 	bl	800e15c <rfalSetFDTPoll>

    rfalFieldOnAndStartGT();
 8003ba4:	f00a fb32 	bl	800e20c <rfalFieldOnAndStartGT>

    return err;
 8003ba8:	89fb      	ldrh	r3, [r7, #14]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	000108d8 	.word	0x000108d8

08003bb8 <iso15693Deinitialize>:

ReturnCode iso15693Deinitialize(uint8_t keep_on)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	71fb      	strb	r3, [r7, #7]
    if (!keep_on)
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d103      	bne.n	8003bd0 <iso15693Deinitialize+0x18>
    {
        return rfalFieldOff();
 8003bc8:	f00a fb88 	bl	800e2dc <rfalFieldOff>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	e000      	b.n	8003bd2 <iso15693Deinitialize+0x1a>
    }
    return ERR_NONE;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <iso15693Inventory>:
                    uint8_t maskLength,
                    uint8_t* mask,
                    iso15693ProximityCard_t* cards,
                    uint8_t maxCards,
                    uint8_t* cardsFound)
{
 8003bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003be0:	b091      	sub	sp, #68	; 0x44
 8003be2:	af02      	add	r7, sp, #8
 8003be4:	60ba      	str	r2, [r7, #8]
 8003be6:	607b      	str	r3, [r7, #4]
 8003be8:	4603      	mov	r3, r0
 8003bea:	73fb      	strb	r3, [r7, #15]
 8003bec:	460b      	mov	r3, r1
 8003bee:	73bb      	strb	r3, [r7, #14]
    int8_t slot; /* number of the slot currently being processed */
    uint8_t slotNumPos; /* gives the position of the slot number within the mask */
    int8_t currColSlot; /* index of the slot whose collision is currently processed */
    uint16_t colSlots; /* 16 bit long marker holding all slots with collisions (indicated by set bit */
    uint64_t collisions; /* 64 bit long marker holding all unresolved collisions within 64bit UID */
    iso15693ProximityCard_t* crdptr = cards; /* pointer to the card currently used */
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	61fb      	str	r3, [r7, #28]
    uint8_t crdidx = 0; /* index of the card currently used */
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	76fb      	strb	r3, [r7, #27]

    if (maxCards == 0)
 8003bf8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d102      	bne.n	8003c06 <iso15693Inventory+0x2a>
    {
        err = ERR_NOMEM;
 8003c00:	2301      	movs	r3, #1
 8003c02:	86fb      	strh	r3, [r7, #54]	; 0x36
        goto out;
 8003c04:	e2f8      	b.n	80041f8 <iso15693Inventory+0x61c>
    }

    ST_MEMSET(iso15693DirMarker, 0, ISO15693_NUM_UID_BITS);
 8003c06:	2240      	movs	r2, #64	; 0x40
 8003c08:	2100      	movs	r1, #0
 8003c0a:	48aa      	ldr	r0, [pc, #680]	; (8003eb4 <iso15693Inventory+0x2d8>)
 8003c0c:	f013 fb6e 	bl	80172ec <memset>

    /* set inventory flag */
    iso15693Buffer[0] = ISO15693_REQ_FLAG_INVENTORY;
 8003c10:	4ba9      	ldr	r3, [pc, #676]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003c12:	2204      	movs	r2, #4
 8003c14:	701a      	strb	r2, [r3, #0]

    /* if number of slot is 1 then set the appropriate flag */
    if (ISO15693_NUM_SLOTS_1 == slotcnt)
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d106      	bne.n	8003c2a <iso15693Inventory+0x4e>
    {
        iso15693Buffer[0] |= ISO15693_REQ_FLAG_1_SLOT;
 8003c1c:	4ba6      	ldr	r3, [pc, #664]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	f043 0320 	orr.w	r3, r3, #32
 8003c24:	b2da      	uxtb	r2, r3
 8003c26:	4ba4      	ldr	r3, [pc, #656]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003c28:	701a      	strb	r2, [r3, #0]
    }
    iso15693Buffer[1] = ISO15693_CMD_INVENTORY;
 8003c2a:	4ba3      	ldr	r3, [pc, #652]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	705a      	strb	r2, [r3, #1]
    iso15693Buffer[2] = maskLength;
 8003c30:	4aa1      	ldr	r2, [pc, #644]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003c32:	7bbb      	ldrb	r3, [r7, #14]
 8003c34:	7093      	strb	r3, [r2, #2]

    /* convert maskLength from number of bits to bytes */
    maskLengthBytes = (maskLength >> 3) + (((maskLength & 7) > 0) ? 1 : 0);
 8003c36:	7bbb      	ldrb	r3, [r7, #14]
 8003c38:	08db      	lsrs	r3, r3, #3
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	7bba      	ldrb	r2, [r7, #14]
 8003c3e:	f002 0207 	and.w	r2, r2, #7
 8003c42:	2a00      	cmp	r2, #0
 8003c44:	bfcc      	ite	gt
 8003c46:	2201      	movgt	r2, #1
 8003c48:	2200      	movle	r2, #0
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if ((maskLengthBytes + 3) > ISO15693_BUFFER_SIZE)
 8003c52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c56:	3303      	adds	r3, #3
 8003c58:	2b48      	cmp	r3, #72	; 0x48
 8003c5a:	dd02      	ble.n	8003c62 <iso15693Inventory+0x86>
    {
        err = ERR_NOMEM;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	86fb      	strh	r3, [r7, #54]	; 0x36
        goto out;
 8003c60:	e2ca      	b.n	80041f8 <iso15693Inventory+0x61c>
    }

    /* mask out unneeded bits */
    if (maskLength & 7)
 8003c62:	7bbb      	ldrb	r3, [r7, #14]
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d017      	beq.n	8003c9c <iso15693Inventory+0xc0>
    {
        bitmask = (1 << (maskLength & 7)) - 1;
 8003c6c:	7bbb      	ldrb	r3, [r7, #14]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	2201      	movs	r2, #1
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	76bb      	strb	r3, [r7, #26]
        mask[maskLengthBytes-1] &= bitmask;
 8003c7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c82:	3b01      	subs	r3, #1
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	4413      	add	r3, r2
 8003c88:	7819      	ldrb	r1, [r3, #0]
 8003c8a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	4413      	add	r3, r2
 8003c94:	7eba      	ldrb	r2, [r7, #26]
 8003c96:	400a      	ands	r2, r1
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	701a      	strb	r2, [r3, #0]
    }
    ST_MEMCPY(&iso15693Buffer[3], mask, maskLengthBytes);
 8003c9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	68b9      	ldr	r1, [r7, #8]
 8003ca4:	4885      	ldr	r0, [pc, #532]	; (8003ebc <iso15693Inventory+0x2e0>)
 8003ca6:	f013 fb16 	bl	80172d6 <memcpy>

    slotNumPos = maskLength & 7;
 8003caa:	7bbb      	ldrb	r3, [r7, #14]
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	767b      	strb	r3, [r7, #25]
    currColPos = 0;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
    collisions = 0;
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    colSlots = 0;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	85fb      	strh	r3, [r7, #46]	; 0x2e
    currColSlot = -1;
 8003cc8:	23ff      	movs	r3, #255	; 0xff
 8003cca:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    slot = (slotcnt == ISO15693_NUM_SLOTS_1) ? -1 : 15;
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d102      	bne.n	8003cda <iso15693Inventory+0xfe>
 8003cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd8:	e000      	b.n	8003cdc <iso15693Inventory+0x100>
 8003cda:	230f      	movs	r3, #15
 8003cdc:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            /* inner loop iterates once over all slots (in case of slot count 16)
               or only one iteration in case of slot count 1.
               After first 16 slot iterations (slot count 16) slot count is
               changed to 1 */

            if ((slotcnt == ISO15693_NUM_SLOTS_1) || (slot == 15))
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <iso15693Inventory+0x112>
 8003ce6:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8003cea:	2b0f      	cmp	r3, #15
 8003cec:	d10e      	bne.n	8003d0c <iso15693Inventory+0x130>
            {
                /* send the request. Note: CRC is appended by physical layer.
                   Add 3 to mask for flag field, command field and mask length */
                err = rfalISO15693TransceiveAnticollisionFrame(iso15693Buffer, (3 + maskLengthBytes),
 8003cee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cf2:	3303      	adds	r3, #3
 8003cf4:	b2d9      	uxtb	r1, r3
 8003cf6:	f107 0316 	add.w	r3, r7, #22
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	230c      	movs	r3, #12
 8003cfe:	69fa      	ldr	r2, [r7, #28]
 8003d00:	486d      	ldr	r0, [pc, #436]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003d02:	f00b fc93 	bl	800f62c <rfalISO15693TransceiveAnticollisionFrame>
 8003d06:	4603      	mov	r3, r0
 8003d08:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003d0a:	e00b      	b.n	8003d24 <iso15693Inventory+0x148>
                            (uint8_t*)crdptr, sizeof(iso15693ProximityCard_t), &actlength);
            }
            else
            {
                HAL_Delay(5); /* this is a worst case delay for sending EOF. t3min depends on modulation depth and data rate */
 8003d0c:	2005      	movs	r0, #5
 8003d0e:	f001 fc41 	bl	8005594 <HAL_Delay>
                /* in case if slot count 16 slot is incremented by just sending EOF */
                err = rfalISO15693TransceiveEOFAnticollision(
 8003d12:	f107 0316 	add.w	r3, r7, #22
 8003d16:	461a      	mov	r2, r3
 8003d18:	210c      	movs	r1, #12
 8003d1a:	69f8      	ldr	r0, [r7, #28]
 8003d1c:	f00b fd3e 	bl	800f79c <rfalISO15693TransceiveEOFAnticollision>
 8003d20:	4603      	mov	r3, r0
 8003d22:	86fb      	strh	r3, [r7, #54]	; 0x36
                            (uint8_t*)crdptr, sizeof(iso15693ProximityCard_t), &actlength);
            }

            bitsBeforeCol = actlength%8;
 8003d24:	8afb      	ldrh	r3, [r7, #22]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	763b      	strb	r3, [r7, #24]
            actlength /= 8;
 8003d2e:	8afb      	ldrh	r3, [r7, #22]
 8003d30:	08db      	lsrs	r3, r3, #3
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	82fb      	strh	r3, [r7, #22]

            if (ERR_RF_COLLISION == err) do
 8003d36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003d38:	2b1d      	cmp	r3, #29
 8003d3a:	f040 80a1 	bne.w	8003e80 <iso15693Inventory+0x2a4>
            {
                if (actlength < 2)
 8003d3e:	8afb      	ldrh	r3, [r7, #22]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d802      	bhi.n	8003d4a <iso15693Inventory+0x16e>
                {
                    /* collision before actually receiving UID!!! This should
                    not happen since we ignored collisions in these bytes. */
                    err = ERR_RF_COLLISION;
 8003d44:	231d      	movs	r3, #29
 8003d46:	86fb      	strh	r3, [r7, #54]	; 0x36
                    goto out;
 8003d48:	e256      	b.n	80041f8 <iso15693Inventory+0x61c>
                }
                if ((actlength - 2 + (bitsBeforeCol ? 1 : 0)) < maskLengthBytes)
 8003d4a:	8afb      	ldrh	r3, [r7, #22]
 8003d4c:	3b02      	subs	r3, #2
 8003d4e:	7e3a      	ldrb	r2, [r7, #24]
 8003d50:	2a00      	cmp	r2, #0
 8003d52:	bf14      	ite	ne
 8003d54:	2201      	movne	r2, #1
 8003d56:	2200      	moveq	r2, #0
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	441a      	add	r2, r3
 8003d5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d60:	429a      	cmp	r2, r3
 8003d62:	da02      	bge.n	8003d6a <iso15693Inventory+0x18e>
                {
                    /* we provided a mask but received fewer bytes which
                     * should not happen. Treat this as timeout and continue. */
                    err = ERR_TIMEOUT;
 8003d64:	2304      	movs	r3, #4
 8003d66:	86fb      	strh	r3, [r7, #54]	; 0x36
                    break;
 8003d68:	e08a      	b.n	8003e80 <iso15693Inventory+0x2a4>
                }

                if (ISO15693_NUM_SLOTS_1 == slotcnt)
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d17a      	bne.n	8003e66 <iso15693Inventory+0x28a>
                {
                    /* in case slot count is 1 collision needs to be resolved */
                    /* find position of collision within received UID and
                       update mask and mask length appropriately */
                    iso15693Buffer[2] = ((actlength - 2) << 3) + bitsBeforeCol + 1;
 8003d70:	8afb      	ldrh	r3, [r7, #22]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	3b02      	subs	r3, #2
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	7e3b      	ldrb	r3, [r7, #24]
 8003d7e:	4413      	add	r3, r2
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	3301      	adds	r3, #1
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	4b4c      	ldr	r3, [pc, #304]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003d88:	709a      	strb	r2, [r3, #2]
                    if (iso15693Buffer[2] > ISO15693_NUM_UID_BITS)
 8003d8a:	4b4b      	ldr	r3, [pc, #300]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003d8c:	789b      	ldrb	r3, [r3, #2]
 8003d8e:	2b40      	cmp	r3, #64	; 0x40
 8003d90:	d902      	bls.n	8003d98 <iso15693Inventory+0x1bc>
                    { /* The collision is inside the CRC: This should not happen,
                         treat this as a timeout and continue */
                        err = ERR_TIMEOUT;
 8003d92:	2304      	movs	r3, #4
 8003d94:	86fb      	strh	r3, [r7, #54]	; 0x36
                        break;
 8003d96:	e073      	b.n	8003e80 <iso15693Inventory+0x2a4>
                    }
                    currColPos = iso15693Buffer[2] - 1;
 8003d98:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003d9a:	789b      	ldrb	r3, [r3, #2]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                    collisions |= ((uint64_t)1 << (uint64_t)currColPos);
 8003da2:	f897 1032 	ldrb.w	r1, [r7, #50]	; 0x32
 8003da6:	f04f 0201 	mov.w	r2, #1
 8003daa:	f04f 0300 	mov.w	r3, #0
 8003dae:	f1a1 0620 	sub.w	r6, r1, #32
 8003db2:	f1c1 0020 	rsb	r0, r1, #32
 8003db6:	fa03 f501 	lsl.w	r5, r3, r1
 8003dba:	fa02 f606 	lsl.w	r6, r2, r6
 8003dbe:	4335      	orrs	r5, r6
 8003dc0:	fa22 f000 	lsr.w	r0, r2, r0
 8003dc4:	4305      	orrs	r5, r0
 8003dc6:	fa02 f401 	lsl.w	r4, r2, r1
 8003dca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003dce:	ea42 0004 	orr.w	r0, r2, r4
 8003dd2:	ea43 0105 	orr.w	r1, r3, r5
 8003dd6:	e9c7 0108 	strd	r0, r1, [r7, #32]
                    maskLengthBytes = actlength - 1;
 8003dda:	8afb      	ldrh	r3, [r7, #22]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	3b01      	subs	r3, #1
 8003de0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

                    /* copy received UID to mask */
                    ST_MEMCPY(&iso15693Buffer[3], crdptr->uid, maskLengthBytes);
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	3302      	adds	r3, #2
 8003de8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8003dec:	4619      	mov	r1, r3
 8003dee:	4833      	ldr	r0, [pc, #204]	; (8003ebc <iso15693Inventory+0x2e0>)
 8003df0:	f013 fa71 	bl	80172d6 <memcpy>
                    bitmask = (1 << bitsBeforeCol) - 1;
 8003df4:	7e3b      	ldrb	r3, [r7, #24]
 8003df6:	2201      	movs	r2, #1
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	76bb      	strb	r3, [r7, #26]

                    /* clear bit where collision happened which means try
                       left branch of the tree first */
                    iso15693Buffer[2+maskLengthBytes] &= bitmask;
 8003e02:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003e06:	3302      	adds	r3, #2
 8003e08:	4a2b      	ldr	r2, [pc, #172]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003e0a:	5cd1      	ldrb	r1, [r2, r3]
 8003e0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003e10:	3302      	adds	r3, #2
 8003e12:	7eba      	ldrb	r2, [r7, #26]
 8003e14:	400a      	ands	r2, r1
 8003e16:	b2d1      	uxtb	r1, r2
 8003e18:	4a27      	ldr	r2, [pc, #156]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003e1a:	54d1      	strb	r1, [r2, r3]

                    if (1 == iso15693DirMarker[currColPos])
 8003e1c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003e20:	4a24      	ldr	r2, [pc, #144]	; (8003eb4 <iso15693Inventory+0x2d8>)
 8003e22:	5cd3      	ldrb	r3, [r2, r3]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d115      	bne.n	8003e54 <iso15693Inventory+0x278>
                    {
                        /* if left branch has been tried out before (dirMarker set to 1)
                           the set the bit where collision happened to 1, i.e.
                           try right branch */
                        iso15693Buffer[2+maskLengthBytes] |= (1 << (currColPos & 7));
 8003e28:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	4a22      	ldr	r2, [pc, #136]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003e30:	5cd3      	ldrb	r3, [r2, r3]
 8003e32:	b25a      	sxtb	r2, r3
 8003e34:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	2101      	movs	r1, #1
 8003e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e42:	b25b      	sxtb	r3, r3
 8003e44:	4313      	orrs	r3, r2
 8003e46:	b25a      	sxtb	r2, r3
 8003e48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	b2d1      	uxtb	r1, r2
 8003e50:	4a19      	ldr	r2, [pc, #100]	; (8003eb8 <iso15693Inventory+0x2dc>)
 8003e52:	54d1      	strb	r1, [r2, r3]
                    }
                    /* in any case increment dirMarker to indicate the way we chose */
                    iso15693DirMarker[currColPos]++;
 8003e54:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003e58:	4a16      	ldr	r2, [pc, #88]	; (8003eb4 <iso15693Inventory+0x2d8>)
 8003e5a:	5cd2      	ldrb	r2, [r2, r3]
 8003e5c:	3201      	adds	r2, #1
 8003e5e:	b2d1      	uxtb	r1, r2
 8003e60:	4a14      	ldr	r2, [pc, #80]	; (8003eb4 <iso15693Inventory+0x2d8>)
 8003e62:	54d1      	strb	r1, [r2, r3]
 8003e64:	e00c      	b.n	8003e80 <iso15693Inventory+0x2a4>
                }
                else
                {
                    /* in case of slot count 16 just mark that there is a collision
                    within this slot. Resolve it later when switching back to slot count 1 */
                    colSlots |= 1 << (15 - slot);
 8003e66:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8003e6a:	f1c3 030f 	rsb	r3, r3, #15
 8003e6e:	2201      	movs	r2, #1
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	b21a      	sxth	r2, r3
 8003e76:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	b21b      	sxth	r3, r3
 8003e7e:	85fb      	strh	r3, [r7, #46]	; 0x2e
                }
            } while(0);
            if (ERR_RF_COLLISION != err)
 8003e80:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003e82:	2b1d      	cmp	r3, #29
 8003e84:	f000 80c8 	beq.w	8004018 <iso15693Inventory+0x43c>
            {
                if (ERR_NONE == err)
 8003e88:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10b      	bne.n	8003ea6 <iso15693Inventory+0x2ca>
                {
                    /* received all bytes without collision - store UID */
                    crdidx++;
 8003e8e:	7efb      	ldrb	r3, [r7, #27]
 8003e90:	3301      	adds	r3, #1
 8003e92:	76fb      	strb	r3, [r7, #27]
                    if (crdidx >= maxCards)
 8003e94:	7efa      	ldrb	r2, [r7, #27]
 8003e96:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	f080 81a9 	bcs.w	80041f2 <iso15693Inventory+0x616>
                    {
                        goto out_max_cards;
                    }
                    crdptr++;
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	330c      	adds	r3, #12
 8003ea4:	61fb      	str	r3, [r7, #28]
                }

                if (ISO15693_NUM_SLOTS_1 == slotcnt)
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f040 80b5 	bne.w	8004018 <iso15693Inventory+0x43c>
                {

                    i = ISO15693_NUM_UID_BITS;
 8003eae:	2340      	movs	r3, #64	; 0x40
 8003eb0:	86bb      	strh	r3, [r7, #52]	; 0x34
                    /* a collisions has been resolved. Go back in the tree to find
                     next collision */
                    while (i--)
 8003eb2:	e091      	b.n	8003fd8 <iso15693Inventory+0x3fc>
 8003eb4:	200002b4 	.word	0x200002b4
 8003eb8:	20000268 	.word	0x20000268
 8003ebc:	2000026b 	.word	0x2000026b
                    {
                        if (collisions & ((uint64_t)1 << (uint64_t)i))
 8003ec0:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8003ec2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ec6:	f1c1 0620 	rsb	r6, r1, #32
 8003eca:	f1a1 0020 	sub.w	r0, r1, #32
 8003ece:	fa22 f801 	lsr.w	r8, r2, r1
 8003ed2:	fa03 f606 	lsl.w	r6, r3, r6
 8003ed6:	ea48 0806 	orr.w	r8, r8, r6
 8003eda:	fa23 f000 	lsr.w	r0, r3, r0
 8003ede:	ea48 0800 	orr.w	r8, r8, r0
 8003ee2:	fa23 f901 	lsr.w	r9, r3, r1
 8003ee6:	f04f 0201 	mov.w	r2, #1
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	ea02 0008 	and.w	r0, r2, r8
 8003ef2:	ea03 0109 	and.w	r1, r3, r9
 8003ef6:	ea50 0301 	orrs.w	r3, r0, r1
 8003efa:	d06d      	beq.n	8003fd8 <iso15693Inventory+0x3fc>
                        {
                            if (iso15693DirMarker[i] > 1)
 8003efc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003efe:	4ab2      	ldr	r2, [pc, #712]	; (80041c8 <iso15693Inventory+0x5ec>)
 8003f00:	5cd3      	ldrb	r3, [r2, r3]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d939      	bls.n	8003f7a <iso15693Inventory+0x39e>
                            {
                                /* dirMarker 2 means that both paths (left 'n right)
                                   have been tried (=resolved). Remove this collision */
                                collisions &= ~((uint64_t)((uint64_t)1 << (uint64_t)i));
 8003f06:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8003f08:	f04f 0201 	mov.w	r2, #1
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	f1a1 0620 	sub.w	r6, r1, #32
 8003f14:	f1c1 0020 	rsb	r0, r1, #32
 8003f18:	fa03 fb01 	lsl.w	fp, r3, r1
 8003f1c:	fa02 f606 	lsl.w	r6, r2, r6
 8003f20:	ea4b 0b06 	orr.w	fp, fp, r6
 8003f24:	fa22 f000 	lsr.w	r0, r2, r0
 8003f28:	ea4b 0b00 	orr.w	fp, fp, r0
 8003f2c:	fa02 fa01 	lsl.w	sl, r2, r1
 8003f30:	ea6f 020a 	mvn.w	r2, sl
 8003f34:	ea6f 030b 	mvn.w	r3, fp
 8003f38:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003f3c:	ea02 0200 	and.w	r2, r2, r0
 8003f40:	ea03 0301 	and.w	r3, r3, r1
 8003f44:	e9c7 2308 	strd	r2, r3, [r7, #32]
                                iso15693DirMarker[i] = 0;
 8003f48:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003f4a:	4a9f      	ldr	r2, [pc, #636]	; (80041c8 <iso15693Inventory+0x5ec>)
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	54d1      	strb	r1, [r2, r3]
                                if (currColSlot >= 0)
 8003f50:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	db3f      	blt.n	8003fd8 <iso15693Inventory+0x3fc>
                                {
                                    /* if this collision was within a slot unmark
                                       also this slot */
                                    colSlots &= ~(1 << currColSlot);
 8003f58:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	b21b      	sxth	r3, r3
 8003f64:	43db      	mvns	r3, r3
 8003f66:	b21a      	sxth	r2, r3
 8003f68:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	b21b      	sxth	r3, r3
 8003f70:	85fb      	strh	r3, [r7, #46]	; 0x2e
                                    currColSlot = -1;
 8003f72:	23ff      	movs	r3, #255	; 0xff
 8003f74:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003f78:	e02e      	b.n	8003fd8 <iso15693Inventory+0x3fc>
                            else
                            {
                                /* update collision position. dirMarker 1
                                also means that left branch was tried before.
                                Switch to right branch now */
                                currColPos = i;
 8003f7a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003f7c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                                iso15693Buffer[2] = currColPos + 1;
 8003f80:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003f84:	3301      	adds	r3, #1
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	4b90      	ldr	r3, [pc, #576]	; (80041cc <iso15693Inventory+0x5f0>)
 8003f8a:	709a      	strb	r2, [r3, #2]
                                maskLengthBytes = (currColPos >> 3) + 1;
 8003f8c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003f90:	08db      	lsrs	r3, r3, #3
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	3301      	adds	r3, #1
 8003f96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                                iso15693Buffer[2+maskLengthBytes] |= (1 << (currColPos & 7));
 8003f9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003f9e:	3302      	adds	r3, #2
 8003fa0:	4a8a      	ldr	r2, [pc, #552]	; (80041cc <iso15693Inventory+0x5f0>)
 8003fa2:	5cd3      	ldrb	r3, [r2, r3]
 8003fa4:	b25a      	sxtb	r2, r3
 8003fa6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	2101      	movs	r1, #1
 8003fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb4:	b25b      	sxtb	r3, r3
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	b25a      	sxtb	r2, r3
 8003fba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003fbe:	3302      	adds	r3, #2
 8003fc0:	b2d1      	uxtb	r1, r2
 8003fc2:	4a82      	ldr	r2, [pc, #520]	; (80041cc <iso15693Inventory+0x5f0>)
 8003fc4:	54d1      	strb	r1, [r2, r3]
                                iso15693DirMarker[currColPos]++;
 8003fc6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003fca:	4a7f      	ldr	r2, [pc, #508]	; (80041c8 <iso15693Inventory+0x5ec>)
 8003fcc:	5cd2      	ldrb	r2, [r2, r3]
 8003fce:	3201      	adds	r2, #1
 8003fd0:	b2d1      	uxtb	r1, r2
 8003fd2:	4a7d      	ldr	r2, [pc, #500]	; (80041c8 <iso15693Inventory+0x5ec>)
 8003fd4:	54d1      	strb	r1, [r2, r3]
                                break;
 8003fd6:	e005      	b.n	8003fe4 <iso15693Inventory+0x408>
                    while (i--)
 8003fd8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003fda:	1e5a      	subs	r2, r3, #1
 8003fdc:	86ba      	strh	r2, [r7, #52]	; 0x34
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f47f af6e 	bne.w	8003ec0 <iso15693Inventory+0x2e4>
                            }
                        }
                    }

                    if ((currColSlot >= 0) && (iso15693DirMarker[currColPos] == 0))
 8003fe4:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	db15      	blt.n	8004018 <iso15693Inventory+0x43c>
 8003fec:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003ff0:	4a75      	ldr	r2, [pc, #468]	; (80041c8 <iso15693Inventory+0x5ec>)
 8003ff2:	5cd3      	ldrb	r3, [r2, r3]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10f      	bne.n	8004018 <iso15693Inventory+0x43c>
                    {
                        /* a slot where a collision was found before has been processed
                           with no collision. So unmark this slot */
                        colSlots &= ~(1 << currColSlot);
 8003ff8:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8004002:	b21b      	sxth	r3, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	b21a      	sxth	r2, r3
 8004008:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800400c:	4013      	ands	r3, r2
 800400e:	b21b      	sxth	r3, r3
 8004010:	85fb      	strh	r3, [r7, #46]	; 0x2e
                        currColSlot = -1;
 8004012:	23ff      	movs	r3, #255	; 0xff
 8004014:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
                    }
                }
            }

            if (slot >= 0)
 8004018:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800401c:	2b00      	cmp	r3, #0
 800401e:	db06      	blt.n	800402e <iso15693Inventory+0x452>
            {
                slot--;
 8004020:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8004024:	b2db      	uxtb	r3, r3
 8004026:	3b01      	subs	r3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            }
        } while (slot >= 0);
 800402e:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8004032:	2b00      	cmp	r3, #0
 8004034:	f6bf ae54 	bge.w	8003ce0 <iso15693Inventory+0x104>

        /* after 16 iterations switch back to slot count 0 which means
         a normal binary tree search */
        if (ISO15693_NUM_SLOTS_16 == slotcnt)
 8004038:	7bfb      	ldrb	r3, [r7, #15]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d108      	bne.n	8004050 <iso15693Inventory+0x474>
        {
            slotcnt = ISO15693_NUM_SLOTS_1;
 800403e:	2300      	movs	r3, #0
 8004040:	73fb      	strb	r3, [r7, #15]
            iso15693Buffer[0] |= ISO15693_REQ_FLAG_1_SLOT;
 8004042:	4b62      	ldr	r3, [pc, #392]	; (80041cc <iso15693Inventory+0x5f0>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	f043 0320 	orr.w	r3, r3, #32
 800404a:	b2da      	uxtb	r2, r3
 800404c:	4b5f      	ldr	r3, [pc, #380]	; (80041cc <iso15693Inventory+0x5f0>)
 800404e:	701a      	strb	r2, [r3, #0]
        }
        if (!collisions && (ISO15693_NUM_SLOTS_1 == slotcnt))
 8004050:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004054:	4313      	orrs	r3, r2
 8004056:	f040 80c2 	bne.w	80041de <iso15693Inventory+0x602>
 800405a:	7bfb      	ldrb	r3, [r7, #15]
 800405c:	2b00      	cmp	r3, #0
 800405e:	f040 80be 	bne.w	80041de <iso15693Inventory+0x602>
        {
            /* if all collisions are resolved check the slots for open collisions */
            for (i = 0; i < 16; i++)
 8004062:	2300      	movs	r3, #0
 8004064:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004066:	e0b6      	b.n	80041d6 <iso15693Inventory+0x5fa>
            {
                if ((1 << i) & colSlots)
 8004068:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800406a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800406c:	fa42 f303 	asr.w	r3, r2, r3
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 80ab 	beq.w	80041d0 <iso15693Inventory+0x5f4>
                {
                    /* found a slot with unresolved collision.
                       Reset mask length to original value and append slot number to mask */
                    maskLengthBytes = (maskLength >> 3) + (((maskLength & 7) > 0) ? 1 : 0);
 800407a:	7bbb      	ldrb	r3, [r7, #14]
 800407c:	08db      	lsrs	r3, r3, #3
 800407e:	b2db      	uxtb	r3, r3
 8004080:	7bba      	ldrb	r2, [r7, #14]
 8004082:	f002 0207 	and.w	r2, r2, #7
 8004086:	2a00      	cmp	r2, #0
 8004088:	bfcc      	ite	gt
 800408a:	2201      	movgt	r2, #1
 800408c:	2200      	movle	r2, #0
 800408e:	b2d2      	uxtb	r2, r2
 8004090:	4413      	add	r3, r2
 8004092:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                    if (slotNumPos == 0)
 8004096:	7e7b      	ldrb	r3, [r7, #25]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d104      	bne.n	80040a6 <iso15693Inventory+0x4ca>
                    {
                        /* add an additional byte in case slot number starts at LSB */
                        maskLengthBytes++;
 800409c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80040a0:	3301      	adds	r3, #1
 80040a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                    }
                    if (slotNumPos > 4)
 80040a6:	7e7b      	ldrb	r3, [r7, #25]
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d95b      	bls.n	8004164 <iso15693Inventory+0x588>
                    {
                        /* also if slot number would overlap add an additional byte */
                        maskLengthBytes++;
 80040ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80040b0:	3301      	adds	r3, #1
 80040b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                        /* add slot number to mask */
                        iso15693Buffer[2+maskLengthBytes] &= ~((1 << (8 - slotNumPos)) - 1);
 80040b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80040ba:	3302      	adds	r3, #2
 80040bc:	4a43      	ldr	r2, [pc, #268]	; (80041cc <iso15693Inventory+0x5f0>)
 80040be:	5cd3      	ldrb	r3, [r2, r3]
 80040c0:	b25a      	sxtb	r2, r3
 80040c2:	7e7b      	ldrb	r3, [r7, #25]
 80040c4:	f1c3 0308 	rsb	r3, r3, #8
 80040c8:	2101      	movs	r1, #1
 80040ca:	fa01 f303 	lsl.w	r3, r1, r3
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	425b      	negs	r3, r3
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	b25b      	sxtb	r3, r3
 80040d6:	4013      	ands	r3, r2
 80040d8:	b25a      	sxtb	r2, r3
 80040da:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80040de:	3302      	adds	r3, #2
 80040e0:	b2d1      	uxtb	r1, r2
 80040e2:	4a3a      	ldr	r2, [pc, #232]	; (80041cc <iso15693Inventory+0x5f0>)
 80040e4:	54d1      	strb	r1, [r2, r3]
                        iso15693Buffer[2+maskLengthBytes] |= i >> (8 - slotNumPos);
 80040e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80040ea:	3302      	adds	r3, #2
 80040ec:	4a37      	ldr	r2, [pc, #220]	; (80041cc <iso15693Inventory+0x5f0>)
 80040ee:	5cd3      	ldrb	r3, [r2, r3]
 80040f0:	b25a      	sxtb	r2, r3
 80040f2:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 80040f4:	7e7b      	ldrb	r3, [r7, #25]
 80040f6:	f1c3 0308 	rsb	r3, r3, #8
 80040fa:	fa41 f303 	asr.w	r3, r1, r3
 80040fe:	b25b      	sxtb	r3, r3
 8004100:	4313      	orrs	r3, r2
 8004102:	b25a      	sxtb	r2, r3
 8004104:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004108:	3302      	adds	r3, #2
 800410a:	b2d1      	uxtb	r1, r2
 800410c:	4a2f      	ldr	r2, [pc, #188]	; (80041cc <iso15693Inventory+0x5f0>)
 800410e:	54d1      	strb	r1, [r2, r3]
                        iso15693Buffer[1+maskLengthBytes] &= (1 << slotNumPos) - 1;
 8004110:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004114:	3301      	adds	r3, #1
 8004116:	4a2d      	ldr	r2, [pc, #180]	; (80041cc <iso15693Inventory+0x5f0>)
 8004118:	5cd3      	ldrb	r3, [r2, r3]
 800411a:	b25a      	sxtb	r2, r3
 800411c:	7e7b      	ldrb	r3, [r7, #25]
 800411e:	2101      	movs	r1, #1
 8004120:	fa01 f303 	lsl.w	r3, r1, r3
 8004124:	b2db      	uxtb	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b2db      	uxtb	r3, r3
 800412a:	b25b      	sxtb	r3, r3
 800412c:	4013      	ands	r3, r2
 800412e:	b25a      	sxtb	r2, r3
 8004130:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004134:	3301      	adds	r3, #1
 8004136:	b2d1      	uxtb	r1, r2
 8004138:	4a24      	ldr	r2, [pc, #144]	; (80041cc <iso15693Inventory+0x5f0>)
 800413a:	54d1      	strb	r1, [r2, r3]
                        iso15693Buffer[1+maskLengthBytes] |= (i << slotNumPos);
 800413c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004140:	3301      	adds	r3, #1
 8004142:	4a22      	ldr	r2, [pc, #136]	; (80041cc <iso15693Inventory+0x5f0>)
 8004144:	5cd3      	ldrb	r3, [r2, r3]
 8004146:	b25a      	sxtb	r2, r3
 8004148:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 800414a:	7e7b      	ldrb	r3, [r7, #25]
 800414c:	fa01 f303 	lsl.w	r3, r1, r3
 8004150:	b25b      	sxtb	r3, r3
 8004152:	4313      	orrs	r3, r2
 8004154:	b25a      	sxtb	r2, r3
 8004156:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800415a:	3301      	adds	r3, #1
 800415c:	b2d1      	uxtb	r1, r2
 800415e:	4a1b      	ldr	r2, [pc, #108]	; (80041cc <iso15693Inventory+0x5f0>)
 8004160:	54d1      	strb	r1, [r2, r3]
 8004162:	e028      	b.n	80041b6 <iso15693Inventory+0x5da>
                    }
                    else
                    {
                        /* add slot number to mask */
                        iso15693Buffer[2+maskLengthBytes] &= (1 << slotNumPos) - 1;
 8004164:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004168:	3302      	adds	r3, #2
 800416a:	4a18      	ldr	r2, [pc, #96]	; (80041cc <iso15693Inventory+0x5f0>)
 800416c:	5cd3      	ldrb	r3, [r2, r3]
 800416e:	b25a      	sxtb	r2, r3
 8004170:	7e7b      	ldrb	r3, [r7, #25]
 8004172:	2101      	movs	r1, #1
 8004174:	fa01 f303 	lsl.w	r3, r1, r3
 8004178:	b2db      	uxtb	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b2db      	uxtb	r3, r3
 800417e:	b25b      	sxtb	r3, r3
 8004180:	4013      	ands	r3, r2
 8004182:	b25a      	sxtb	r2, r3
 8004184:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004188:	3302      	adds	r3, #2
 800418a:	b2d1      	uxtb	r1, r2
 800418c:	4a0f      	ldr	r2, [pc, #60]	; (80041cc <iso15693Inventory+0x5f0>)
 800418e:	54d1      	strb	r1, [r2, r3]
                        iso15693Buffer[2+maskLengthBytes] |= (i << slotNumPos);
 8004190:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004194:	3302      	adds	r3, #2
 8004196:	4a0d      	ldr	r2, [pc, #52]	; (80041cc <iso15693Inventory+0x5f0>)
 8004198:	5cd3      	ldrb	r3, [r2, r3]
 800419a:	b25a      	sxtb	r2, r3
 800419c:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 800419e:	7e7b      	ldrb	r3, [r7, #25]
 80041a0:	fa01 f303 	lsl.w	r3, r1, r3
 80041a4:	b25b      	sxtb	r3, r3
 80041a6:	4313      	orrs	r3, r2
 80041a8:	b25a      	sxtb	r2, r3
 80041aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80041ae:	3302      	adds	r3, #2
 80041b0:	b2d1      	uxtb	r1, r2
 80041b2:	4a06      	ldr	r2, [pc, #24]	; (80041cc <iso15693Inventory+0x5f0>)
 80041b4:	54d1      	strb	r1, [r2, r3]
                    }
                    /* in any case number of mask bits needs to be incremented by 4 */
                    iso15693Buffer[2] = maskLength + 4;
 80041b6:	7bbb      	ldrb	r3, [r7, #14]
 80041b8:	3304      	adds	r3, #4
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	4b03      	ldr	r3, [pc, #12]	; (80041cc <iso15693Inventory+0x5f0>)
 80041be:	709a      	strb	r2, [r3, #2]
                    currColSlot = i;
 80041c0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80041c2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
                    break;
 80041c6:	e00a      	b.n	80041de <iso15693Inventory+0x602>
 80041c8:	200002b4 	.word	0x200002b4
 80041cc:	20000268 	.word	0x20000268
            for (i = 0; i < 16; i++)
 80041d0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80041d2:	3301      	adds	r3, #1
 80041d4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80041d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80041d8:	2b0f      	cmp	r3, #15
 80041da:	f67f af45 	bls.w	8004068 <iso15693Inventory+0x48c>
            }

        }

        /* do not stop before all collisions in all slots are resolved */
    } while (collisions || colSlots);
 80041de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	f47f ad7c 	bne.w	8003ce0 <iso15693Inventory+0x104>
 80041e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f47f ad78 	bne.w	8003ce0 <iso15693Inventory+0x104>

out_max_cards:
 80041f0:	e000      	b.n	80041f4 <iso15693Inventory+0x618>
                        goto out_max_cards;
 80041f2:	bf00      	nop
    err = ERR_NONE;
 80041f4:	2300      	movs	r3, #0
 80041f6:	86fb      	strh	r3, [r7, #54]	; 0x36
out:
    *cardsFound = crdidx;
 80041f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041fa:	7efa      	ldrb	r2, [r7, #27]
 80041fc:	701a      	strb	r2, [r3, #0]

    if (*cardsFound == 0)
 80041fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <iso15693Inventory+0x62e>
    {
        err = ERR_NOTFOUND;
 8004206:	2316      	movs	r3, #22
 8004208:	86fb      	strh	r3, [r7, #54]	; 0x36
    }

    return err;
 800420a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
}
 800420c:	4618      	mov	r0, r3
 800420e:	373c      	adds	r7, #60	; 0x3c
 8004210:	46bd      	mov	sp, r7
 8004212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004216:	bf00      	nop

08004218 <iso15693SelectPicc>:
            0,
            ISO15693_FWT);
}

ReturnCode iso15693SelectPicc(const iso15693ProximityCard_t* card)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b08a      	sub	sp, #40	; 0x28
 800421c:	af06      	add	r7, sp, #24
 800421e:	6078      	str	r0, [r7, #4]
    uint16_t actlength;
    ReturnCode err;

    err = iso15693SendRequest(ISO15693_CMD_SELECT,
 8004220:	4b12      	ldr	r3, [pc, #72]	; (800426c <iso15693SelectPicc+0x54>)
 8004222:	7819      	ldrb	r1, [r3, #0]
 8004224:	2351      	movs	r3, #81	; 0x51
 8004226:	9304      	str	r3, [sp, #16]
 8004228:	2300      	movs	r3, #0
 800422a:	9303      	str	r3, [sp, #12]
 800422c:	2300      	movs	r3, #0
 800422e:	9302      	str	r3, [sp, #8]
 8004230:	f107 030c 	add.w	r3, r7, #12
 8004234:	9301      	str	r3, [sp, #4]
 8004236:	2304      	movs	r3, #4
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	4b0d      	ldr	r3, [pc, #52]	; (8004270 <iso15693SelectPicc+0x58>)
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	2025      	movs	r0, #37	; 0x25
 8004240:	f000 f876 	bl	8004330 <iso15693SendRequest>
 8004244:	4603      	mov	r3, r0
 8004246:	81fb      	strh	r3, [r7, #14]
            4,
            &actlength,
            NULL,
            0,
            ISO15693_FWT);
    EVAL_ERR_NE_GOTO(ERR_NONE, err, out);
 8004248:	89fb      	ldrh	r3, [r7, #14]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <iso15693SelectPicc+0x44>

    if (iso15693Buffer[0] != 0)
 800424e:	4b08      	ldr	r3, [pc, #32]	; (8004270 <iso15693SelectPicc+0x58>)
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d004      	beq.n	8004260 <iso15693SelectPicc+0x48>
    {
        err = ERR_NOMSG;
 8004256:	2306      	movs	r3, #6
 8004258:	81fb      	strh	r3, [r7, #14]
 800425a:	e002      	b.n	8004262 <iso15693SelectPicc+0x4a>
    EVAL_ERR_NE_GOTO(ERR_NONE, err, out);
 800425c:	bf00      	nop
 800425e:	e000      	b.n	8004262 <iso15693SelectPicc+0x4a>
    }

out:
 8004260:	bf00      	nop
    return err;
 8004262:	89fb      	ldrh	r3, [r7, #14]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	200002f4 	.word	0x200002f4
 8004270:	20000268 	.word	0x20000268

08004274 <iso15693ReadMultipleBlocks>:



ReturnCode iso15693ReadMultipleBlocks(const iso15693ProximityCard_t* card, uint8_t startblock, uint8_t numBlocks,
                                        uint8_t* res_flags, uint8_t* data, uint16_t dataLen, uint16_t *actLen )
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b08c      	sub	sp, #48	; 0x30
 8004278:	af06      	add	r7, sp, #24
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	607b      	str	r3, [r7, #4]
 800427e:	460b      	mov	r3, r1
 8004280:	72fb      	strb	r3, [r7, #11]
 8004282:	4613      	mov	r3, r2
 8004284:	72bb      	strb	r3, [r7, #10]
    ReturnCode err;
    uint16_t actlength;
    uint8_t addData[2];

    addData[0] = startblock;
 8004286:	7afb      	ldrb	r3, [r7, #11]
 8004288:	743b      	strb	r3, [r7, #16]
    addData[1] = numBlocks - 1;
 800428a:	7abb      	ldrb	r3, [r7, #10]
 800428c:	3b01      	subs	r3, #1
 800428e:	b2db      	uxtb	r3, r3
 8004290:	747b      	strb	r3, [r7, #17]

    err = iso15693SendRequest(ISO15693_CMD_READ_MULTIPLE_BLOCKS,
 8004292:	4b24      	ldr	r3, [pc, #144]	; (8004324 <iso15693ReadMultipleBlocks+0xb0>)
 8004294:	7819      	ldrb	r1, [r3, #0]
 8004296:	2351      	movs	r3, #81	; 0x51
 8004298:	9304      	str	r3, [sp, #16]
 800429a:	2302      	movs	r3, #2
 800429c:	9303      	str	r3, [sp, #12]
 800429e:	f107 0310 	add.w	r3, r7, #16
 80042a2:	9302      	str	r3, [sp, #8]
 80042a4:	f107 0314 	add.w	r3, r7, #20
 80042a8:	9301      	str	r3, [sp, #4]
 80042aa:	2348      	movs	r3, #72	; 0x48
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	4b1e      	ldr	r3, [pc, #120]	; (8004328 <iso15693ReadMultipleBlocks+0xb4>)
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	2023      	movs	r0, #35	; 0x23
 80042b4:	f000 f83c 	bl	8004330 <iso15693SendRequest>
 80042b8:	4603      	mov	r3, r0
 80042ba:	82fb      	strh	r3, [r7, #22]
            ISO15693_BUFFER_SIZE,
            &actlength,
            addData,
            2,
            ISO15693_FWT);
    EVAL_ERR_NE_GOTO(ERR_NONE, err, out);
 80042bc:	8afb      	ldrh	r3, [r7, #22]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d128      	bne.n	8004314 <iso15693ReadMultipleBlocks+0xa0>

    if (actlength >= 2)
 80042c2:	8abb      	ldrh	r3, [r7, #20]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d927      	bls.n	8004318 <iso15693ReadMultipleBlocks+0xa4>
    {
        *res_flags = iso15693Buffer[0];
 80042c8:	4b17      	ldr	r3, [pc, #92]	; (8004328 <iso15693ReadMultipleBlocks+0xb4>)
 80042ca:	781a      	ldrb	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	701a      	strb	r2, [r3, #0]
        if (*res_flags & ISO15693_RESP_FLAG_ERROR)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d006      	beq.n	80042ea <iso15693ReadMultipleBlocks+0x76>
        {
            *actLen = 0;
 80042dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042de:	2200      	movs	r2, #0
 80042e0:	801a      	strh	r2, [r3, #0]
            err = iso15693Buffer[1];
 80042e2:	4b11      	ldr	r3, [pc, #68]	; (8004328 <iso15693ReadMultipleBlocks+0xb4>)
 80042e4:	785b      	ldrb	r3, [r3, #1]
 80042e6:	82fb      	strh	r3, [r7, #22]
 80042e8:	e017      	b.n	800431a <iso15693ReadMultipleBlocks+0xa6>
        }
        else
        {
            *actLen = ((( actlength > dataLen ) ? dataLen : actlength) - 1);
 80042ea:	8abb      	ldrh	r3, [r7, #20]
 80042ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d203      	bcs.n	80042fa <iso15693ReadMultipleBlocks+0x86>
 80042f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80042f4:	3b01      	subs	r3, #1
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	e002      	b.n	8004300 <iso15693ReadMultipleBlocks+0x8c>
 80042fa:	8abb      	ldrh	r3, [r7, #20]
 80042fc:	3b01      	subs	r3, #1
 80042fe:	b29b      	uxth	r3, r3
 8004300:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004302:	8013      	strh	r3, [r2, #0]
            ST_MEMCPY( data, &iso15693Buffer[1], *actLen );
 8004304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004306:	881b      	ldrh	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	4908      	ldr	r1, [pc, #32]	; (800432c <iso15693ReadMultipleBlocks+0xb8>)
 800430c:	6a38      	ldr	r0, [r7, #32]
 800430e:	f012 ffe2 	bl	80172d6 <memcpy>
 8004312:	e002      	b.n	800431a <iso15693ReadMultipleBlocks+0xa6>
    EVAL_ERR_NE_GOTO(ERR_NONE, err, out);
 8004314:	bf00      	nop
 8004316:	e000      	b.n	800431a <iso15693ReadMultipleBlocks+0xa6>
        }
    }

out:
 8004318:	bf00      	nop
    return err;
 800431a:	8afb      	ldrh	r3, [r7, #22]

}
 800431c:	4618      	mov	r0, r3
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	200002f4 	.word	0x200002f4
 8004328:	20000268 	.word	0x20000268
 800432c:	20000269 	.word	0x20000269

08004330 <iso15693SendRequest>:
                uint16_t rcvbuffer_len,
                uint16_t* actlength,
                uint8_t* addSendData,
                uint8_t addSendDataLength,
                uint32_t no_response_time_64fcs)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08a      	sub	sp, #40	; 0x28
 8004334:	af04      	add	r7, sp, #16
 8004336:	60ba      	str	r2, [r7, #8]
 8004338:	607b      	str	r3, [r7, #4]
 800433a:	4603      	mov	r3, r0
 800433c:	73fb      	strb	r3, [r7, #15]
 800433e:	460b      	mov	r3, r1
 8004340:	73bb      	strb	r3, [r7, #14]
    uint8_t length;


    /* sanity checks first */
    if ((ISO15693_UID_LENGTH + addSendDataLength + 2) > ISO15693_BUFFER_SIZE)
 8004342:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004346:	330a      	adds	r3, #10
 8004348:	2b48      	cmp	r3, #72	; 0x48
 800434a:	dd01      	ble.n	8004350 <iso15693SendRequest+0x20>
    {
        return ERR_NOMEM;
 800434c:	2301      	movs	r3, #1
 800434e:	e03f      	b.n	80043d0 <iso15693SendRequest+0xa0>
    }

    /* FLAG_SELECT and FLAG_ADDRESS will be added as required below */
    flags &= (~(ISO15693_REQ_FLAG_SELECT|ISO15693_REQ_FLAG_ADDRESS));
 8004350:	7bbb      	ldrb	r3, [r7, #14]
 8004352:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004356:	73bb      	strb	r3, [r7, #14]
    if (card == NULL)
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d108      	bne.n	8004370 <iso15693SendRequest+0x40>
    {
        /* uid is NULL which means that selected PICC (using #iso15693SelectPicc)
           is used */
        /* set select flag */
        iso15693Buffer[0] = flags | ISO15693_REQ_FLAG_SELECT;
 800435e:	7bbb      	ldrb	r3, [r7, #14]
 8004360:	f043 0310 	orr.w	r3, r3, #16
 8004364:	b2da      	uxtb	r2, r3
 8004366:	4b1c      	ldr	r3, [pc, #112]	; (80043d8 <iso15693SendRequest+0xa8>)
 8004368:	701a      	strb	r2, [r3, #0]
        length = 2;
 800436a:	2302      	movs	r3, #2
 800436c:	75fb      	strb	r3, [r7, #23]
 800436e:	e00e      	b.n	800438e <iso15693SendRequest+0x5e>
    }
    else
    {
        /* set address flag */
        iso15693Buffer[0] = flags | ISO15693_REQ_FLAG_ADDRESS;
 8004370:	7bbb      	ldrb	r3, [r7, #14]
 8004372:	f043 0320 	orr.w	r3, r3, #32
 8004376:	b2da      	uxtb	r2, r3
 8004378:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <iso15693SendRequest+0xa8>)
 800437a:	701a      	strb	r2, [r3, #0]
        /* copy UID */
        ST_MEMCPY((void*)&iso15693Buffer[2], (void*)card->uid, ISO15693_UID_LENGTH);
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	3302      	adds	r3, #2
 8004380:	2208      	movs	r2, #8
 8004382:	4619      	mov	r1, r3
 8004384:	4815      	ldr	r0, [pc, #84]	; (80043dc <iso15693SendRequest+0xac>)
 8004386:	f012 ffa6 	bl	80172d6 <memcpy>
        length = 2 + ISO15693_UID_LENGTH;
 800438a:	230a      	movs	r3, #10
 800438c:	75fb      	strb	r3, [r7, #23]
    }

    iso15693Buffer[1] = cmd;
 800438e:	4a12      	ldr	r2, [pc, #72]	; (80043d8 <iso15693SendRequest+0xa8>)
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	7053      	strb	r3, [r2, #1]

    /* append additional data to be sent */
    ST_MEMCPY(&iso15693Buffer[length], addSendData, addSendDataLength);
 8004394:	7dfb      	ldrb	r3, [r7, #23]
 8004396:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <iso15693SendRequest+0xa8>)
 8004398:	4413      	add	r3, r2
 800439a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800439e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043a0:	4618      	mov	r0, r3
 80043a2:	f012 ff98 	bl	80172d6 <memcpy>
    length += addSendDataLength;
 80043a6:	7dfa      	ldrb	r2, [r7, #23]
 80043a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80043ac:	4413      	add	r3, r2
 80043ae:	75fb      	strb	r3, [r7, #23]

    return rfalTransceiveBlockingTxRx( iso15693Buffer, length, rcvbuffer, rcvbuffer_len, actlength,
 80043b0:	7dfb      	ldrb	r3, [r7, #23]
 80043b2:	b299      	uxth	r1, r3
 80043b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b6:	021b      	lsls	r3, r3, #8
 80043b8:	8c3a      	ldrh	r2, [r7, #32]
 80043ba:	9302      	str	r3, [sp, #8]
 80043bc:	2300      	movs	r3, #0
 80043be:	9301      	str	r3, [sp, #4]
 80043c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	4613      	mov	r3, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4803      	ldr	r0, [pc, #12]	; (80043d8 <iso15693SendRequest+0xa8>)
 80043ca:	f00a f965 	bl	800e698 <rfalTransceiveBlockingTxRx>
 80043ce:	4603      	mov	r3, r0
                                     (RFAL_TXRX_FLAGS_CRC_TX_AUTO | RFAL_TXRX_FLAGS_CRC_RX_REMV | RFAL_TXRX_FLAGS_NFCIP1_OFF | RFAL_TXRX_FLAGS_AGC_ON | RFAL_TXRX_FLAGS_PAR_RX_REMV),
                                      rfalConv64fcTo1fc( no_response_time_64fcs * 4 ) );

}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20000268 	.word	0x20000268
 80043dc:	2000026a 	.word	0x2000026a

080043e0 <rfidControllerInit>:
 *******************************************************************************/

/*******************************************************************************
 * GLOBAL FUNCTIONS
 *******************************************************************************/
ReturnCode rfidControllerInit(void) {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
	ReturnCode err = ERR_NONE;
 80043e6:	2300      	movs	r3, #0
 80043e8:	80fb      	strh	r3, [r7, #6]
	struct st25r3916AatTuneResult tuningStatus;

	rfalAnalogConfigInitialize();                                                     /* Initialize RFAL's Analog Configs */
 80043ea:	f008 fd11 	bl	800ce10 <rfalAnalogConfigInitialize>

	if ((err = rfalInitialize()) == ERR_NONE) {
 80043ee:	f009 f9f1 	bl	800d7d4 <rfalInitialize>
 80043f2:	4603      	mov	r3, r0
 80043f4:	80fb      	strh	r3, [r7, #6]
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d102      	bne.n	8004402 <rfidControllerInit+0x22>
		rfidInitialized = true;
 80043fc:	4b07      	ldr	r3, [pc, #28]	; (800441c <rfidControllerInit+0x3c>)
 80043fe:	2201      	movs	r2, #1
 8004400:	701a      	strb	r2, [r3, #0]
	}

	err = st25r3916AatTune(NULL, &tuningStatus);
 8004402:	463b      	mov	r3, r7
 8004404:	4619      	mov	r1, r3
 8004406:	2000      	movs	r0, #0
 8004408:	f00c f8e4 	bl	80105d4 <st25r3916AatTune>
 800440c:	4603      	mov	r3, r0
 800440e:	80fb      	strh	r3, [r7, #6]

	return err;
 8004410:	88fb      	ldrh	r3, [r7, #6]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	200002f5 	.word	0x200002f5

08004420 <checkFilterTags>:

ReturnCode checkFilterTags(detectedTags_t *dTags) {
 8004420:	b580      	push	{r7, lr}
 8004422:	b08e      	sub	sp, #56	; 0x38
 8004424:	af04      	add	r7, sp, #16
 8004426:	6078      	str	r0, [r7, #4]
	ReturnCode err = ERR_NONE;
 8004428:	2300      	movs	r3, #0
 800442a:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t  resFlags;
	uint16_t actLen;

	uint8_t rxNameBuffer[16];

	if (!rfidInitialized) return ERR_PARAM;
 800442c:	4b5f      	ldr	r3, [pc, #380]	; (80045ac <checkFilterTags+0x18c>)
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	f083 0301 	eor.w	r3, r3, #1
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <checkFilterTags+0x1e>
 800443a:	2307      	movs	r3, #7
 800443c:	e0b1      	b.n	80045a2 <checkFilterTags+0x182>

	// Reset dTags
	dTags->tagCount = 0;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8004444:	2300      	movs	r3, #0
 8004446:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800444a:	e021      	b.n	8004490 <checkFilterTags+0x70>
		memset(dTags->filterTags[i].tagUID, 0, ISO15693_UID_LENGTH);
 800444c:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8004450:	4613      	mov	r3, r2
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4413      	add	r3, r2
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	4413      	add	r3, r2
 800445c:	3301      	adds	r3, #1
 800445e:	2208      	movs	r2, #8
 8004460:	2100      	movs	r1, #0
 8004462:	4618      	mov	r0, r3
 8004464:	f012 ff42 	bl	80172ec <memset>
		memset(dTags->filterTags[i].tagName, 0, FILTER_NAME_LEN);
 8004468:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800446c:	4613      	mov	r3, r2
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	4413      	add	r3, r2
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	3308      	adds	r3, #8
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	4413      	add	r3, r2
 800447a:	3301      	adds	r3, #1
 800447c:	220a      	movs	r2, #10
 800447e:	2100      	movs	r1, #0
 8004480:	4618      	mov	r0, r3
 8004482:	f012 ff33 	bl	80172ec <memset>
	for (uint8_t i = 0; i < FILTER_SECTION_SIZE; i++) {
 8004486:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800448a:	3301      	adds	r3, #1
 800448c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8004490:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004494:	2b02      	cmp	r3, #2
 8004496:	d9d9      	bls.n	800444c <checkFilterTags+0x2c>
	}

	crdptr = NULL;
 8004498:	2300      	movs	r3, #0
 800449a:	623b      	str	r3, [r7, #32]

	// Initialize the Reader. Turn the field on and get ready to detect cards.
	if ((err = iso15693Initialize(false, false)) != ERR_NONE) goto deinitReader;
 800449c:	2100      	movs	r1, #0
 800449e:	2000      	movs	r0, #0
 80044a0:	f7ff fb58 	bl	8003b54 <iso15693Initialize>
 80044a4:	4603      	mov	r3, r0
 80044a6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d16e      	bne.n	800458c <checkFilterTags+0x16c>

	// Get the card inventory. This will load the [cards] variable with UIDs and update the [crdcnt] variable
	if ((err = iso15693Inventory(ISO15693_NUM_SLOTS_1, 0, NULL, cards, FILTER_SECTION_SIZE, &crdcnt)) != ERR_NONE) goto deinitReader;
 80044ae:	4b40      	ldr	r3, [pc, #256]	; (80045b0 <checkFilterTags+0x190>)
 80044b0:	9301      	str	r3, [sp, #4]
 80044b2:	2303      	movs	r3, #3
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	4b3f      	ldr	r3, [pc, #252]	; (80045b4 <checkFilterTags+0x194>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	2100      	movs	r1, #0
 80044bc:	2000      	movs	r0, #0
 80044be:	f7ff fb8d 	bl	8003bdc <iso15693Inventory>
 80044c2:	4603      	mov	r3, r0
 80044c4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044c6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d161      	bne.n	8004590 <checkFilterTags+0x170>

	// Get the Filter names stored on each tag
	for (uint8_t i = 0; i < crdcnt; i++) {
 80044cc:	2300      	movs	r3, #0
 80044ce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80044d2:	e050      	b.n	8004576 <checkFilterTags+0x156>
		// Loop through each card by updating the UID pointer, selecting the card, read the mem block, and update the filter section name.
		// Select the next card
		crdptr = &cards[i];
 80044d4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80044d8:	4613      	mov	r3, r2
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4a34      	ldr	r2, [pc, #208]	; (80045b4 <checkFilterTags+0x194>)
 80044e2:	4413      	add	r3, r2
 80044e4:	623b      	str	r3, [r7, #32]
		if ((err = iso15693SelectPicc(crdptr)) != ERR_NONE) goto deinitReader;
 80044e6:	6a38      	ldr	r0, [r7, #32]
 80044e8:	f7ff fe96 	bl	8004218 <iso15693SelectPicc>
 80044ec:	4603      	mov	r3, r0
 80044ee:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d14e      	bne.n	8004594 <checkFilterTags+0x174>

		// Read the Memory Block
		if ((err = iso15693ReadMultipleBlocks(crdptr, 0, 4, &resFlags, rxNameBuffer, sizeof(rxNameBuffer) + 1, &actLen)) != ERR_NONE) goto deinitReader;
 80044f6:	f107 021f 	add.w	r2, r7, #31
 80044fa:	f107 031c 	add.w	r3, r7, #28
 80044fe:	9302      	str	r3, [sp, #8]
 8004500:	2311      	movs	r3, #17
 8004502:	9301      	str	r3, [sp, #4]
 8004504:	f107 030c 	add.w	r3, r7, #12
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	4613      	mov	r3, r2
 800450c:	2204      	movs	r2, #4
 800450e:	2100      	movs	r1, #0
 8004510:	6a38      	ldr	r0, [r7, #32]
 8004512:	f7ff feaf 	bl	8004274 <iso15693ReadMultipleBlocks>
 8004516:	4603      	mov	r3, r0
 8004518:	84fb      	strh	r3, [r7, #38]	; 0x26
 800451a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800451c:	2b00      	cmp	r3, #0
 800451e:	d13b      	bne.n	8004598 <checkFilterTags+0x178>

		// Copy the UID and Filter Name into the filterSection
		memcpy(dTags->filterTags[i].tagUID, cards[i].uid, ISO15693_UID_LENGTH);
 8004520:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004524:	4613      	mov	r3, r2
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4413      	add	r3, r2
 800452a:	005b      	lsls	r3, r3, #1
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	4413      	add	r3, r2
 8004530:	1c58      	adds	r0, r3, #1
 8004532:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004536:	4613      	mov	r3, r2
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4a1d      	ldr	r2, [pc, #116]	; (80045b4 <checkFilterTags+0x194>)
 8004540:	4413      	add	r3, r2
 8004542:	3302      	adds	r3, #2
 8004544:	2208      	movs	r2, #8
 8004546:	4619      	mov	r1, r3
 8004548:	f012 fec5 	bl	80172d6 <memcpy>
		memcpy(dTags->filterTags[i].tagName, rxNameBuffer, FILTER_NAME_LEN);
 800454c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004550:	4613      	mov	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	4413      	add	r3, r2
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	3308      	adds	r3, #8
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	4413      	add	r3, r2
 800455e:	3301      	adds	r3, #1
 8004560:	f107 010c 	add.w	r1, r7, #12
 8004564:	220a      	movs	r2, #10
 8004566:	4618      	mov	r0, r3
 8004568:	f012 feb5 	bl	80172d6 <memcpy>
	for (uint8_t i = 0; i < crdcnt; i++) {
 800456c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004570:	3301      	adds	r3, #1
 8004572:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8004576:	4b0e      	ldr	r3, [pc, #56]	; (80045b0 <checkFilterTags+0x190>)
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800457e:	429a      	cmp	r2, r3
 8004580:	d3a8      	bcc.n	80044d4 <checkFilterTags+0xb4>
	}

	dTags->tagCount = crdcnt;
 8004582:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <checkFilterTags+0x190>)
 8004584:	781a      	ldrb	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	701a      	strb	r2, [r3, #0]
 800458a:	e006      	b.n	800459a <checkFilterTags+0x17a>
	if ((err = iso15693Initialize(false, false)) != ERR_NONE) goto deinitReader;
 800458c:	bf00      	nop
 800458e:	e004      	b.n	800459a <checkFilterTags+0x17a>
	if ((err = iso15693Inventory(ISO15693_NUM_SLOTS_1, 0, NULL, cards, FILTER_SECTION_SIZE, &crdcnt)) != ERR_NONE) goto deinitReader;
 8004590:	bf00      	nop
 8004592:	e002      	b.n	800459a <checkFilterTags+0x17a>
		if ((err = iso15693SelectPicc(crdptr)) != ERR_NONE) goto deinitReader;
 8004594:	bf00      	nop
 8004596:	e000      	b.n	800459a <checkFilterTags+0x17a>
		if ((err = iso15693ReadMultipleBlocks(crdptr, 0, 4, &resFlags, rxNameBuffer, sizeof(rxNameBuffer) + 1, &actLen)) != ERR_NONE) goto deinitReader;
 8004598:	bf00      	nop

	// Deinitialize the Reader
	deinitReader:
		iso15693Deinitialize(false);
 800459a:	2000      	movs	r0, #0
 800459c:	f7ff fb0c 	bl	8003bb8 <iso15693Deinitialize>

	return err;
 80045a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3728      	adds	r7, #40	; 0x28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	200002f5 	.word	0x200002f5
 80045b0:	200002f6 	.word	0x200002f6
 80045b4:	200002f8 	.word	0x200002f8

080045b8 <startWakeUpMode>:

ReturnCode startWakeUpMode(void) {
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
	rfalWakeUpConfig wkupConfig;

	// Set up the Wake Up Configuration
	wkupConfig.period = RFAL_WUM_PERIOD_100MS;
 80045be:	2310      	movs	r3, #16
 80045c0:	703b      	strb	r3, [r7, #0]
	wkupConfig.irqTout = false;
 80045c2:	2300      	movs	r3, #0
 80045c4:	707b      	strb	r3, [r7, #1]
	wkupConfig.swTagDetect = true;
 80045c6:	2301      	movs	r3, #1
 80045c8:	70bb      	strb	r3, [r7, #2]

	// Inductive Amplitude Wake Up
	wkupConfig.indAmp.enabled = false;
 80045ca:	2300      	movs	r3, #0
 80045cc:	70fb      	strb	r3, [r7, #3]
	wkupConfig.indAmp.delta = 1;
 80045ce:	2301      	movs	r3, #1
 80045d0:	713b      	strb	r3, [r7, #4]
	wkupConfig.indAmp.reference = RFAL_WUM_REFERENCE_AUTO;
 80045d2:	23ff      	movs	r3, #255	; 0xff
 80045d4:	717b      	strb	r3, [r7, #5]
	wkupConfig.indAmp.autoAvg = true;
 80045d6:	2301      	movs	r3, #1
 80045d8:	71bb      	strb	r3, [r7, #6]
	wkupConfig.indAmp.aaInclMeas = true;
 80045da:	2301      	movs	r3, #1
 80045dc:	71fb      	strb	r3, [r7, #7]
	wkupConfig.indAmp.aaWeight = RFAL_WUM_AA_WEIGHT_16;
 80045de:	2302      	movs	r3, #2
 80045e0:	723b      	strb	r3, [r7, #8]

	// Inductive Phase Wake Up - Disabled
	wkupConfig.indPha.enabled = true;
 80045e2:	2301      	movs	r3, #1
 80045e4:	727b      	strb	r3, [r7, #9]
	wkupConfig.indPha.delta = 4;
 80045e6:	2304      	movs	r3, #4
 80045e8:	72bb      	strb	r3, [r7, #10]
	wkupConfig.indPha.reference = RFAL_WUM_REFERENCE_AUTO;
 80045ea:	23ff      	movs	r3, #255	; 0xff
 80045ec:	72fb      	strb	r3, [r7, #11]
	wkupConfig.indPha.autoAvg = true;
 80045ee:	2301      	movs	r3, #1
 80045f0:	733b      	strb	r3, [r7, #12]
	wkupConfig.indPha.aaInclMeas = true;
 80045f2:	2301      	movs	r3, #1
 80045f4:	737b      	strb	r3, [r7, #13]
	wkupConfig.indPha.aaWeight = RFAL_WUM_AA_WEIGHT_8;
 80045f6:	2301      	movs	r3, #1
 80045f8:	73bb      	strb	r3, [r7, #14]

//	// Capacitive Wake Up - Disabled
	wkupConfig.cap.enabled = false;
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
	wkupConfig.cap.delta = 1;
 80045fe:	2301      	movs	r3, #1
 8004600:	743b      	strb	r3, [r7, #16]
	wkupConfig.cap.reference = RFAL_WUM_REFERENCE_AUTO;
 8004602:	23ff      	movs	r3, #255	; 0xff
 8004604:	747b      	strb	r3, [r7, #17]
	wkupConfig.cap.autoAvg = true;
 8004606:	2301      	movs	r3, #1
 8004608:	74bb      	strb	r3, [r7, #18]
	wkupConfig.cap.aaInclMeas = true;
 800460a:	2301      	movs	r3, #1
 800460c:	74fb      	strb	r3, [r7, #19]
	wkupConfig.cap.aaWeight = RFAL_WUM_AA_WEIGHT_16;
 800460e:	2302      	movs	r3, #2
 8004610:	753b      	strb	r3, [r7, #20]

	ReturnCode err = rfalWakeUpModeStart(&wkupConfig);
 8004612:	463b      	mov	r3, r7
 8004614:	4618      	mov	r0, r3
 8004616:	f00b f8e1 	bl	800f7dc <rfalWakeUpModeStart>
 800461a:	4603      	mov	r3, r0
 800461c:	82fb      	strh	r3, [r7, #22]

	return err;
 800461e:	8afb      	ldrh	r3, [r7, #22]
}
 8004620:	4618      	mov	r0, r3
 8004622:	3718      	adds	r7, #24
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <spiInit>:

SPI_HandleTypeDef *pSpi = 0;


void spiInit(SPI_HandleTypeDef *hspi)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
    pSpi = hspi;
 8004630:	4a08      	ldr	r2, [pc, #32]	; (8004654 <spiInit+0x2c>)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6013      	str	r3, [r2, #0]

    /* enabling SPI block will put SCLK to output, guaranteeing proper state when spiSelect() gets called */
    __HAL_SPI_ENABLE(hspi);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004644:	601a      	str	r2, [r3, #0]
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	2000071c 	.word	0x2000071c

08004658 <spiSelect>:

void spiSelect(GPIO_TypeDef *ssPort, uint16_t ssPin)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	807b      	strh	r3, [r7, #2]
  HAL_GPIO_WritePin(ssPort, ssPin, GPIO_PIN_RESET);
 8004664:	887b      	ldrh	r3, [r7, #2]
 8004666:	2200      	movs	r2, #0
 8004668:	4619      	mov	r1, r3
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f001 fa82 	bl	8005b74 <HAL_GPIO_WritePin>
}     
 8004670:	bf00      	nop
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <spiDeselect>:

void spiDeselect(GPIO_TypeDef *ssPort, uint16_t ssPin)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	460b      	mov	r3, r1
 8004682:	807b      	strh	r3, [r7, #2]
   HAL_GPIO_WritePin(ssPort, ssPin, GPIO_PIN_SET);
 8004684:	887b      	ldrh	r3, [r7, #2]
 8004686:	2201      	movs	r2, #1
 8004688:	4619      	mov	r1, r3
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f001 fa72 	bl	8005b74 <HAL_GPIO_WritePin>
}
 8004690:	bf00      	nop
 8004692:	3708      	adds	r7, #8
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <spiTxRx>:

HAL_StatusTypeDef spiTxRx(const uint8_t *txData, uint8_t *rxData, uint16_t length)
{  
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af02      	add	r7, sp, #8
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	4613      	mov	r3, r2
 80046a4:	80fb      	strh	r3, [r7, #6]
  if(pSpi == 0)
 80046a6:	4b18      	ldr	r3, [pc, #96]	; (8004708 <spiTxRx+0x70>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <spiTxRx+0x1a>
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e026      	b.n	8004700 <spiTxRx+0x68>
  
  if(length > SPI_BUF_LEN)
 80046b2:	88fb      	ldrh	r3, [r7, #6]
 80046b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046b8:	d901      	bls.n	80046be <spiTxRx+0x26>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e020      	b.n	8004700 <spiTxRx+0x68>
  }
  
  /* Initialize Tx data*/
  if(txData != NULL)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d006      	beq.n	80046d2 <spiTxRx+0x3a>
  {
    memcpy(txBuf, txData, length );
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	461a      	mov	r2, r3
 80046c8:	68f9      	ldr	r1, [r7, #12]
 80046ca:	4810      	ldr	r0, [pc, #64]	; (800470c <spiTxRx+0x74>)
 80046cc:	f012 fe03 	bl	80172d6 <memcpy>
 80046d0:	e005      	b.n	80046de <spiTxRx+0x46>
  }
  else
  {
    memset(txBuf, 0x00, length );
 80046d2:	88fb      	ldrh	r3, [r7, #6]
 80046d4:	461a      	mov	r2, r3
 80046d6:	2100      	movs	r1, #0
 80046d8:	480c      	ldr	r0, [pc, #48]	; (800470c <spiTxRx+0x74>)
 80046da:	f012 fe07 	bl	80172ec <memset>
  }

  return HAL_SPI_TransmitReceive(pSpi, txBuf, (rxData != NULL) ? rxData : rxBuf, length, SPI_TIMEOUT);
 80046de:	4b0a      	ldr	r3, [pc, #40]	; (8004708 <spiTxRx+0x70>)
 80046e0:	6818      	ldr	r0, [r3, #0]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d001      	beq.n	80046ec <spiTxRx+0x54>
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	e000      	b.n	80046ee <spiTxRx+0x56>
 80046ec:	4a08      	ldr	r2, [pc, #32]	; (8004710 <spiTxRx+0x78>)
 80046ee:	88f9      	ldrh	r1, [r7, #6]
 80046f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	460b      	mov	r3, r1
 80046f8:	4904      	ldr	r1, [pc, #16]	; (800470c <spiTxRx+0x74>)
 80046fa:	f005 fe2f 	bl	800a35c <HAL_SPI_TransmitReceive>
 80046fe:	4603      	mov	r3, r0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	2000071c 	.word	0x2000071c
 800470c:	2000031c 	.word	0x2000031c
 8004710:	2000051c 	.word	0x2000051c

08004714 <timerCalculateTimer>:
*/


/*******************************************************************************/
uint32_t timerCalculateTimer( uint16_t time )
{  
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	80fb      	strh	r3, [r7, #6]
  return (platformGetSysTick() + time);
 800471e:	f000 ff2d 	bl	800557c <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	88fb      	ldrh	r3, [r7, #6]
 8004726:	4413      	add	r3, r2
}
 8004728:	4618      	mov	r0, r3
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <timerIsExpired>:


/*******************************************************************************/
bool timerIsExpired( uint32_t timer )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t uDiff;
  int32_t sDiff;
  
  uDiff = (timer - platformGetSysTick());   /* Calculate the diff between the timers */
 8004738:	f000 ff20 	bl	800557c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	1a9b      	subs	r3, r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
  sDiff = uDiff;                            /* Convert the diff to a signed var      */
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	60bb      	str	r3, [r7, #8]
   *    Signaling not expired: acceptable!
   * 2) Time roll-over case will be handled correctly: super!
   */
  
  /* Check if the given timer has expired already */
  if( sDiff < 0 )
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	da01      	bge.n	8004752 <timerIsExpired+0x22>
  {
    return true;
 800474e:	2301      	movs	r3, #1
 8004750:	e000      	b.n	8004754 <timerIsExpired+0x24>
  }
  
  return false;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <rtcModuleInit>:
 *******************************************************************************/

/********************************************************************************
 * PUBLIC FUNCTIONS
 *******************************************************************************/
void rtcModuleInit(RTC_HandleTypeDef *hrtc) {
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
	// Register the Handle
	pRtcHandle = hrtc;
 8004764:	4a05      	ldr	r2, [pc, #20]	; (800477c <rtcModuleInit+0x20>)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6013      	str	r3, [r2, #0]
	rtcModInit = true;
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <rtcModuleInit+0x24>)
 800476c:	2201      	movs	r2, #1
 800476e:	701a      	strb	r2, [r3, #0]
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr
 800477c:	20000720 	.word	0x20000720
 8004780:	20000724 	.word	0x20000724

08004784 <rtcModuleIsInit>:

bool rtcModuleIsInit( void ) {
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
	return rtcModInit;
 8004788:	4b03      	ldr	r3, [pc, #12]	; (8004798 <rtcModuleIsInit+0x14>)
 800478a:	781b      	ldrb	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	20000724 	.word	0x20000724

0800479c <rtcGetDateTime>:
	}

	return RTC_OK;
}

RTC_error rtcGetDateTime(RTC_DateTypeDef* dateRet, RTC_TimeTypeDef* timeRet) {
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
	// Check If Module is Initialized
	if (!rtcModInit) {
 80047a6:	4b13      	ldr	r3, [pc, #76]	; (80047f4 <rtcGetDateTime+0x58>)
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	f083 0301 	eor.w	r3, r3, #1
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <rtcGetDateTime+0x1c>
		return RTC_ERR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e018      	b.n	80047ea <rtcGetDateTime+0x4e>
	}

	// Get the Time
	if (HAL_RTC_GetTime(pRtcHandle, timeRet, RTC_FORMAT_BIN) != HAL_OK) {
 80047b8:	4b0f      	ldr	r3, [pc, #60]	; (80047f8 <rtcGetDateTime+0x5c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2200      	movs	r2, #0
 80047be:	6839      	ldr	r1, [r7, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f004 f80b 	bl	80087dc <HAL_RTC_GetTime>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <rtcGetDateTime+0x34>
		// There was an issue communicating with the RTC
		return RTC_ERR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e00c      	b.n	80047ea <rtcGetDateTime+0x4e>
	}

	// Get the Date
	if (HAL_RTC_GetDate(pRtcHandle, dateRet, RTC_FORMAT_BIN) != HAL_OK) {
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <rtcGetDateTime+0x5c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2200      	movs	r2, #0
 80047d6:	6879      	ldr	r1, [r7, #4]
 80047d8:	4618      	mov	r0, r3
 80047da:	f004 f904 	bl	80089e6 <HAL_RTC_GetDate>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <rtcGetDateTime+0x4c>
		// There was an issue communicating with the RTC
		return RTC_ERR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e000      	b.n	80047ea <rtcGetDateTime+0x4e>
	}

	return RTC_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000724 	.word	0x20000724
 80047f8:	20000720 	.word	0x20000720

080047fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004800:	f000 fe56 	bl	80054b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004804:	f000 f814 	bl	8004830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004808:	f000 f9a8 	bl	8004b5c <MX_GPIO_Init>
  MX_I2C1_Init();
 800480c:	f000 f892 	bl	8004934 <MX_I2C1_Init>
  MX_SDIO_SD_Init();
 8004810:	f000 f918 	bl	8004a44 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8004814:	f000 f936 	bl	8004a84 <MX_SPI1_Init>
  MX_SPI2_Init();
 8004818:	f000 f96a 	bl	8004af0 <MX_SPI2_Init>
//  MX_FATFS_Init();
  MX_USB_DEVICE_Init();
 800481c:	f011 fffa 	bl	8016814 <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 8004820:	f000 f8b6 	bl	8004990 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  setupIOs();						/* Main Setup 			*/
 8004824:	f7fc fc72 	bl	800110c <setupIOs>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  processIOs();					/* Main Process 		*/
 8004828:	f7fc fcce 	bl	80011c8 <processIOs>
 800482c:	e7fc      	b.n	8004828 <main+0x2c>
	...

08004830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b09a      	sub	sp, #104	; 0x68
 8004834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004836:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800483a:	2230      	movs	r2, #48	; 0x30
 800483c:	2100      	movs	r1, #0
 800483e:	4618      	mov	r0, r3
 8004840:	f012 fd54 	bl	80172ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	605a      	str	r2, [r3, #4]
 800484e:	609a      	str	r2, [r3, #8]
 8004850:	60da      	str	r2, [r3, #12]
 8004852:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004854:	f107 030c 	add.w	r3, r7, #12
 8004858:	2200      	movs	r2, #0
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	605a      	str	r2, [r3, #4]
 800485e:	609a      	str	r2, [r3, #8]
 8004860:	60da      	str	r2, [r3, #12]
 8004862:	611a      	str	r2, [r3, #16]
 8004864:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004866:	2300      	movs	r3, #0
 8004868:	60bb      	str	r3, [r7, #8]
 800486a:	4b30      	ldr	r3, [pc, #192]	; (800492c <SystemClock_Config+0xfc>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	4a2f      	ldr	r2, [pc, #188]	; (800492c <SystemClock_Config+0xfc>)
 8004870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004874:	6413      	str	r3, [r2, #64]	; 0x40
 8004876:	4b2d      	ldr	r3, [pc, #180]	; (800492c <SystemClock_Config+0xfc>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800487e:	60bb      	str	r3, [r7, #8]
 8004880:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004882:	2300      	movs	r3, #0
 8004884:	607b      	str	r3, [r7, #4]
 8004886:	4b2a      	ldr	r3, [pc, #168]	; (8004930 <SystemClock_Config+0x100>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a29      	ldr	r2, [pc, #164]	; (8004930 <SystemClock_Config+0x100>)
 800488c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	4b27      	ldr	r3, [pc, #156]	; (8004930 <SystemClock_Config+0x100>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800489a:	607b      	str	r3, [r7, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800489e:	230a      	movs	r3, #10
 80048a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80048a2:	2301      	movs	r3, #1
 80048a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80048a6:	2310      	movs	r3, #16
 80048a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80048aa:	2301      	movs	r3, #1
 80048ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048ae:	2302      	movs	r3, #2
 80048b0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80048b2:	2300      	movs	r3, #0
 80048b4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 8;
 80048b6:	2308      	movs	r3, #8
 80048b8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 72;
 80048ba:	2348      	movs	r3, #72	; 0x48
 80048bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048be:	2302      	movs	r3, #2
 80048c0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80048c2:	2303      	movs	r3, #3
 80048c4:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048ca:	4618      	mov	r0, r3
 80048cc:	f003 f8fa 	bl	8007ac4 <HAL_RCC_OscConfig>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80048d6:	f000 fa31 	bl	8004d3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048da:	230f      	movs	r3, #15
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048de:	2302      	movs	r3, #2
 80048e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048e2:	2300      	movs	r3, #0
 80048e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80048e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80048ec:	2300      	movs	r3, #0
 80048ee:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80048f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048f4:	2102      	movs	r1, #2
 80048f6:	4618      	mov	r0, r3
 80048f8:	f003 fb54 	bl	8007fa4 <HAL_RCC_ClockConfig>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8004902:	f000 fa1b 	bl	8004d3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004906:	2302      	movs	r3, #2
 8004908:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800490a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800490e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004910:	f107 030c 	add.w	r3, r7, #12
 8004914:	4618      	mov	r0, r3
 8004916:	f003 fd23 	bl	8008360 <HAL_RCCEx_PeriphCLKConfig>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8004920:	f000 fa0c 	bl	8004d3c <Error_Handler>
  }
}
 8004924:	bf00      	nop
 8004926:	3768      	adds	r7, #104	; 0x68
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40023800 	.word	0x40023800
 8004930:	40007000 	.word	0x40007000

08004934 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004938:	4b12      	ldr	r3, [pc, #72]	; (8004984 <MX_I2C1_Init+0x50>)
 800493a:	4a13      	ldr	r2, [pc, #76]	; (8004988 <MX_I2C1_Init+0x54>)
 800493c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800493e:	4b11      	ldr	r3, [pc, #68]	; (8004984 <MX_I2C1_Init+0x50>)
 8004940:	4a12      	ldr	r2, [pc, #72]	; (800498c <MX_I2C1_Init+0x58>)
 8004942:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004944:	4b0f      	ldr	r3, [pc, #60]	; (8004984 <MX_I2C1_Init+0x50>)
 8004946:	2200      	movs	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800494a:	4b0e      	ldr	r3, [pc, #56]	; (8004984 <MX_I2C1_Init+0x50>)
 800494c:	2200      	movs	r2, #0
 800494e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004950:	4b0c      	ldr	r3, [pc, #48]	; (8004984 <MX_I2C1_Init+0x50>)
 8004952:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004956:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004958:	4b0a      	ldr	r3, [pc, #40]	; (8004984 <MX_I2C1_Init+0x50>)
 800495a:	2200      	movs	r2, #0
 800495c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800495e:	4b09      	ldr	r3, [pc, #36]	; (8004984 <MX_I2C1_Init+0x50>)
 8004960:	2200      	movs	r2, #0
 8004962:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004964:	4b07      	ldr	r3, [pc, #28]	; (8004984 <MX_I2C1_Init+0x50>)
 8004966:	2200      	movs	r2, #0
 8004968:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800496a:	4b06      	ldr	r3, [pc, #24]	; (8004984 <MX_I2C1_Init+0x50>)
 800496c:	2200      	movs	r2, #0
 800496e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004970:	4804      	ldr	r0, [pc, #16]	; (8004984 <MX_I2C1_Init+0x50>)
 8004972:	f001 f93d 	bl	8005bf0 <HAL_I2C_Init>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800497c:	f000 f9de 	bl	8004d3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004980:	bf00      	nop
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20000fec 	.word	0x20000fec
 8004988:	40005400 	.word	0x40005400
 800498c:	00061a80 	.word	0x00061a80

08004990 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004996:	1d3b      	adds	r3, r7, #4
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	605a      	str	r2, [r3, #4]
 800499e:	609a      	str	r2, [r3, #8]
 80049a0:	60da      	str	r2, [r3, #12]
 80049a2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80049a4:	2300      	movs	r3, #0
 80049a6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80049a8:	4b24      	ldr	r3, [pc, #144]	; (8004a3c <MX_RTC_Init+0xac>)
 80049aa:	4a25      	ldr	r2, [pc, #148]	; (8004a40 <MX_RTC_Init+0xb0>)
 80049ac:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80049ae:	4b23      	ldr	r3, [pc, #140]	; (8004a3c <MX_RTC_Init+0xac>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80049b4:	4b21      	ldr	r3, [pc, #132]	; (8004a3c <MX_RTC_Init+0xac>)
 80049b6:	227f      	movs	r2, #127	; 0x7f
 80049b8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80049ba:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <MX_RTC_Init+0xac>)
 80049bc:	22ff      	movs	r2, #255	; 0xff
 80049be:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80049c0:	4b1e      	ldr	r3, [pc, #120]	; (8004a3c <MX_RTC_Init+0xac>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80049c6:	4b1d      	ldr	r3, [pc, #116]	; (8004a3c <MX_RTC_Init+0xac>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80049cc:	4b1b      	ldr	r3, [pc, #108]	; (8004a3c <MX_RTC_Init+0xac>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80049d2:	481a      	ldr	r0, [pc, #104]	; (8004a3c <MX_RTC_Init+0xac>)
 80049d4:	f003 fdb4 	bl	8008540 <HAL_RTC_Init>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80049de:	f000 f9ad 	bl	8004d3c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 80049e2:	2300      	movs	r3, #0
 80049e4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80049e6:	2300      	movs	r3, #0
 80049e8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80049ea:	2300      	movs	r3, #0
 80049ec:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80049ee:	2300      	movs	r3, #0
 80049f0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80049f2:	2300      	movs	r3, #0
 80049f4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80049f6:	1d3b      	adds	r3, r7, #4
 80049f8:	2201      	movs	r2, #1
 80049fa:	4619      	mov	r1, r3
 80049fc:	480f      	ldr	r0, [pc, #60]	; (8004a3c <MX_RTC_Init+0xac>)
 80049fe:	f003 fe30 	bl	8008662 <HAL_RTC_SetTime>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004a08:	f000 f998 	bl	8004d3c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004a10:	2301      	movs	r3, #1
 8004a12:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004a14:	2301      	movs	r3, #1
 8004a16:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004a1c:	463b      	mov	r3, r7
 8004a1e:	2201      	movs	r2, #1
 8004a20:	4619      	mov	r1, r3
 8004a22:	4806      	ldr	r0, [pc, #24]	; (8004a3c <MX_RTC_Init+0xac>)
 8004a24:	f003 ff38 	bl	8008898 <HAL_RTC_SetDate>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8004a2e:	f000 f985 	bl	8004d3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004a32:	bf00      	nop
 8004a34:	3718      	adds	r7, #24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20001040 	.word	0x20001040
 8004a40:	40002800 	.word	0x40002800

08004a44 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004a48:	4b0c      	ldr	r3, [pc, #48]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a4a:	4a0d      	ldr	r2, [pc, #52]	; (8004a80 <MX_SDIO_SD_Init+0x3c>)
 8004a4c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004a4e:	4b0b      	ldr	r3, [pc, #44]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004a54:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004a5a:	4b08      	ldr	r3, [pc, #32]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004a60:	4b06      	ldr	r3, [pc, #24]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004a66:	4b05      	ldr	r3, [pc, #20]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8004a6c:	4b03      	ldr	r3, [pc, #12]	; (8004a7c <MX_SDIO_SD_Init+0x38>)
 8004a6e:	2202      	movs	r2, #2
 8004a70:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004a72:	bf00      	nop
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	20001060 	.word	0x20001060
 8004a80:	40012c00 	.word	0x40012c00

08004a84 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004a88:	4b17      	ldr	r3, [pc, #92]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004a8a:	4a18      	ldr	r2, [pc, #96]	; (8004aec <MX_SPI1_Init+0x68>)
 8004a8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a8e:	4b16      	ldr	r3, [pc, #88]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004a90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a96:	4b14      	ldr	r3, [pc, #80]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a9c:	4b12      	ldr	r3, [pc, #72]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004aa2:	4b11      	ldr	r3, [pc, #68]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004aa8:	4b0f      	ldr	r3, [pc, #60]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004aaa:	2201      	movs	r2, #1
 8004aac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004aae:	4b0e      	ldr	r3, [pc, #56]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004ab0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ab4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004ab6:	4b0c      	ldr	r3, [pc, #48]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004ab8:	2210      	movs	r2, #16
 8004aba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004abc:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ac2:	4b09      	ldr	r3, [pc, #36]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ac8:	4b07      	ldr	r3, [pc, #28]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004ace:	4b06      	ldr	r3, [pc, #24]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004ad0:	220a      	movs	r2, #10
 8004ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004ad4:	4804      	ldr	r0, [pc, #16]	; (8004ae8 <MX_SPI1_Init+0x64>)
 8004ad6:	f005 faa9 	bl	800a02c <HAL_SPI_Init>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004ae0:	f000 f92c 	bl	8004d3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004ae4:	bf00      	nop
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	200010e4 	.word	0x200010e4
 8004aec:	40013000 	.word	0x40013000

08004af0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004af4:	4b17      	ldr	r3, [pc, #92]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004af6:	4a18      	ldr	r2, [pc, #96]	; (8004b58 <MX_SPI2_Init+0x68>)
 8004af8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004afa:	4b16      	ldr	r3, [pc, #88]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004afc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004b00:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004b02:	4b14      	ldr	r3, [pc, #80]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b08:	4b12      	ldr	r3, [pc, #72]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b0e:	4b11      	ldr	r3, [pc, #68]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004b14:	4b0f      	ldr	r3, [pc, #60]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004b1a:	4b0e      	ldr	r3, [pc, #56]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b20:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004b22:	4b0c      	ldr	r3, [pc, #48]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b24:	2208      	movs	r2, #8
 8004b26:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004b28:	4b0a      	ldr	r3, [pc, #40]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004b2e:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b34:	4b07      	ldr	r3, [pc, #28]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004b3a:	4b06      	ldr	r3, [pc, #24]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b3c:	220a      	movs	r2, #10
 8004b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004b40:	4804      	ldr	r0, [pc, #16]	; (8004b54 <MX_SPI2_Init+0x64>)
 8004b42:	f005 fa73 	bl	800a02c <HAL_SPI_Init>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d001      	beq.n	8004b50 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004b4c:	f000 f8f6 	bl	8004d3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004b50:	bf00      	nop
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	20000f94 	.word	0x20000f94
 8004b58:	40003800 	.word	0x40003800

08004b5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08a      	sub	sp, #40	; 0x28
 8004b60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b62:	f107 0314 	add.w	r3, r7, #20
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	605a      	str	r2, [r3, #4]
 8004b6c:	609a      	str	r2, [r3, #8]
 8004b6e:	60da      	str	r2, [r3, #12]
 8004b70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b72:	2300      	movs	r3, #0
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	4b6b      	ldr	r3, [pc, #428]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	4a6a      	ldr	r2, [pc, #424]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004b7c:	f043 0304 	orr.w	r3, r3, #4
 8004b80:	6313      	str	r3, [r2, #48]	; 0x30
 8004b82:	4b68      	ldr	r3, [pc, #416]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b86:	f003 0304 	and.w	r3, r3, #4
 8004b8a:	613b      	str	r3, [r7, #16]
 8004b8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b8e:	2300      	movs	r3, #0
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	4b64      	ldr	r3, [pc, #400]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b96:	4a63      	ldr	r2, [pc, #396]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004b98:	f043 0301 	orr.w	r3, r3, #1
 8004b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004b9e:	4b61      	ldr	r3, [pc, #388]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004baa:	2300      	movs	r3, #0
 8004bac:	60bb      	str	r3, [r7, #8]
 8004bae:	4b5d      	ldr	r3, [pc, #372]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	4a5c      	ldr	r2, [pc, #368]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004bb4:	f043 0302 	orr.w	r3, r3, #2
 8004bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bba:	4b5a      	ldr	r3, [pc, #360]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	60bb      	str	r3, [r7, #8]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	607b      	str	r3, [r7, #4]
 8004bca:	4b56      	ldr	r3, [pc, #344]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	4a55      	ldr	r2, [pc, #340]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004bd0:	f043 0308 	orr.w	r3, r3, #8
 8004bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8004bd6:	4b53      	ldr	r3, [pc, #332]	; (8004d24 <MX_GPIO_Init+0x1c8>)
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bda:	f003 0308 	and.w	r3, r3, #8
 8004bde:	607b      	str	r3, [r7, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EPD_POWER_Pin|EPD_SPI_CS_Pin|SDIO_POWER_Pin, GPIO_PIN_RESET);
 8004be2:	2200      	movs	r2, #0
 8004be4:	2143      	movs	r1, #67	; 0x43
 8004be6:	4850      	ldr	r0, [pc, #320]	; (8004d28 <MX_GPIO_Init+0x1cc>)
 8004be8:	f000 ffc4 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EPD_DISCHARGE_Pin|EPD_NRST_Pin|RFID_POWER_Pin|RF_SPI_BSS_Pin 
 8004bec:	2200      	movs	r2, #0
 8004bee:	f240 711b 	movw	r1, #1819	; 0x71b
 8004bf2:	484e      	ldr	r0, [pc, #312]	; (8004d2c <MX_GPIO_Init+0x1d0>)
 8004bf4:	f000 ffbe 	bl	8005b74 <HAL_GPIO_WritePin>
                          |USB_RENUM_Pin|DBG_OUT_TX_Pin|DBG_OUT_RX_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|AUX_POWER_Pin, GPIO_PIN_RESET);
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2123      	movs	r1, #35	; 0x23
 8004bfc:	484c      	ldr	r0, [pc, #304]	; (8004d30 <MX_GPIO_Init+0x1d4>)
 8004bfe:	f000 ffb9 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EPD_POWER_Pin EPD_SPI_CS_Pin SDIO_POWER_Pin */
  GPIO_InitStruct.Pin = EPD_POWER_Pin|EPD_SPI_CS_Pin|SDIO_POWER_Pin;
 8004c02:	2343      	movs	r3, #67	; 0x43
 8004c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c06:	2301      	movs	r3, #1
 8004c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c12:	f107 0314 	add.w	r3, r7, #20
 8004c16:	4619      	mov	r1, r3
 8004c18:	4843      	ldr	r0, [pc, #268]	; (8004d28 <MX_GPIO_Init+0x1cc>)
 8004c1a:	f000 fe11 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pins : EPD_DISCHARGE_Pin EPD_NRST_Pin RFID_POWER_Pin RF_SPI_BSS_Pin 
                           USB_RENUM_Pin DBG_OUT_TX_Pin DBG_OUT_RX_Pin */
  GPIO_InitStruct.Pin = EPD_DISCHARGE_Pin|EPD_NRST_Pin|RFID_POWER_Pin|RF_SPI_BSS_Pin 
 8004c1e:	f240 731b 	movw	r3, #1819	; 0x71b
 8004c22:	617b      	str	r3, [r7, #20]
                          |USB_RENUM_Pin|DBG_OUT_TX_Pin|DBG_OUT_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c24:	2301      	movs	r3, #1
 8004c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c30:	f107 0314 	add.w	r3, r7, #20
 8004c34:	4619      	mov	r1, r3
 8004c36:	483d      	ldr	r0, [pc, #244]	; (8004d2c <MX_GPIO_Init+0x1d0>)
 8004c38:	f000 fe02 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pin : EPD_BUSY_Pin */
  GPIO_InitStruct.Pin = EPD_BUSY_Pin;
 8004c3c:	2304      	movs	r3, #4
 8004c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c40:	2300      	movs	r3, #0
 8004c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c44:	2300      	movs	r3, #0
 8004c46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EPD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8004c48:	f107 0314 	add.w	r3, r7, #20
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4837      	ldr	r0, [pc, #220]	; (8004d2c <MX_GPIO_Init+0x1d0>)
 8004c50:	f000 fdf6 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_IRQ_Pin */
  GPIO_InitStruct.Pin = RF_IRQ_Pin;
 8004c54:	2310      	movs	r3, #16
 8004c56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c58:	4b36      	ldr	r3, [pc, #216]	; (8004d34 <MX_GPIO_Init+0x1d8>)
 8004c5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	4619      	mov	r1, r3
 8004c66:	4830      	ldr	r0, [pc, #192]	; (8004d28 <MX_GPIO_Init+0x1cc>)
 8004c68:	f000 fdea 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin AUX_POWER_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|AUX_POWER_Pin;
 8004c6c:	2323      	movs	r3, #35	; 0x23
 8004c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c70:	2301      	movs	r3, #1
 8004c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c74:	2300      	movs	r3, #0
 8004c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c7c:	f107 0314 	add.w	r3, r7, #20
 8004c80:	4619      	mov	r1, r3
 8004c82:	482b      	ldr	r0, [pc, #172]	; (8004d30 <MX_GPIO_Init+0x1d4>)
 8004c84:	f000 fddc 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_INPUT1_Pin B_INPUT2_Pin B_INPUT3_Pin */
  GPIO_InitStruct.Pin = B_INPUT1_Pin|B_INPUT2_Pin|B_INPUT3_Pin;
 8004c88:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004c8e:	4b2a      	ldr	r3, [pc, #168]	; (8004d38 <MX_GPIO_Init+0x1dc>)
 8004c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004c92:	2302      	movs	r3, #2
 8004c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c96:	f107 0314 	add.w	r3, r7, #20
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4824      	ldr	r0, [pc, #144]	; (8004d30 <MX_GPIO_Init+0x1d4>)
 8004c9e:	f000 fdcf 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DETECT_Pin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin;
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004ca6:	4b24      	ldr	r3, [pc, #144]	; (8004d38 <MX_GPIO_Init+0x1dc>)
 8004ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004caa:	2301      	movs	r3, #1
 8004cac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8004cae:	f107 0314 	add.w	r3, r7, #20
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	481c      	ldr	r0, [pc, #112]	; (8004d28 <MX_GPIO_Init+0x1cc>)
 8004cb6:	f000 fdc3 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pin : TC_SIGNAL_Pin */
  GPIO_InitStruct.Pin = TC_SIGNAL_Pin;
 8004cba:	2310      	movs	r3, #16
 8004cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TC_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 8004cc6:	f107 0314 	add.w	r3, r7, #20
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4818      	ldr	r0, [pc, #96]	; (8004d30 <MX_GPIO_Init+0x1d4>)
 8004cce:	f000 fdb7 	bl	8005840 <HAL_GPIO_Init>

  /*Configure GPIO pins : TEMP_IRQ_Pin LOW_BAT_IRQ_Pin */
  GPIO_InitStruct.Pin = TEMP_IRQ_Pin|LOW_BAT_IRQ_Pin;
 8004cd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004cd8:	4b16      	ldr	r3, [pc, #88]	; (8004d34 <MX_GPIO_Init+0x1d8>)
 8004cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ce0:	f107 0314 	add.w	r3, r7, #20
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	4812      	ldr	r0, [pc, #72]	; (8004d30 <MX_GPIO_Init+0x1d4>)
 8004ce8:	f000 fdaa 	bl	8005840 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8004cec:	2200      	movs	r2, #0
 8004cee:	2100      	movs	r1, #0
 8004cf0:	200a      	movs	r0, #10
 8004cf2:	f000 fd4c 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004cf6:	200a      	movs	r0, #10
 8004cf8:	f000 fd65 	bl	80057c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	2100      	movs	r1, #0
 8004d00:	2017      	movs	r0, #23
 8004d02:	f000 fd44 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004d06:	2017      	movs	r0, #23
 8004d08:	f000 fd5d 	bl	80057c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2100      	movs	r1, #0
 8004d10:	2028      	movs	r0, #40	; 0x28
 8004d12:	f000 fd3c 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004d16:	2028      	movs	r0, #40	; 0x28
 8004d18:	f000 fd55 	bl	80057c6 <HAL_NVIC_EnableIRQ>

}
 8004d1c:	bf00      	nop
 8004d1e:	3728      	adds	r7, #40	; 0x28
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40023800 	.word	0x40023800
 8004d28:	40020800 	.word	0x40020800
 8004d2c:	40020000 	.word	0x40020000
 8004d30:	40020400 	.word	0x40020400
 8004d34:	10110000 	.word	0x10110000
 8004d38:	10310000 	.word	0x10310000

08004d3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004d40:	bf00      	nop
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
	...

08004d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	607b      	str	r3, [r7, #4]
 8004d56:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d5a:	4a0f      	ldr	r2, [pc, #60]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d60:	6453      	str	r3, [r2, #68]	; 0x44
 8004d62:	4b0d      	ldr	r3, [pc, #52]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d6a:	607b      	str	r3, [r7, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	603b      	str	r3, [r7, #0]
 8004d72:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	4a08      	ldr	r2, [pc, #32]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d7e:	4b06      	ldr	r3, [pc, #24]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d8a:	bf00      	nop
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	40023800 	.word	0x40023800

08004d9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08a      	sub	sp, #40	; 0x28
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da4:	f107 0314 	add.w	r3, r7, #20
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	605a      	str	r2, [r3, #4]
 8004dae:	609a      	str	r2, [r3, #8]
 8004db0:	60da      	str	r2, [r3, #12]
 8004db2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a19      	ldr	r2, [pc, #100]	; (8004e20 <HAL_I2C_MspInit+0x84>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d12b      	bne.n	8004e16 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	613b      	str	r3, [r7, #16]
 8004dc2:	4b18      	ldr	r3, [pc, #96]	; (8004e24 <HAL_I2C_MspInit+0x88>)
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc6:	4a17      	ldr	r2, [pc, #92]	; (8004e24 <HAL_I2C_MspInit+0x88>)
 8004dc8:	f043 0302 	orr.w	r3, r3, #2
 8004dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8004dce:	4b15      	ldr	r3, [pc, #84]	; (8004e24 <HAL_I2C_MspInit+0x88>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	613b      	str	r3, [r7, #16]
 8004dd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = AUX_I2C_SCL_Pin|AUX_I2C_SDA_Pin;
 8004dda:	23c0      	movs	r3, #192	; 0xc0
 8004ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004dde:	2312      	movs	r3, #18
 8004de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004de2:	2301      	movs	r3, #1
 8004de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de6:	2303      	movs	r3, #3
 8004de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004dea:	2304      	movs	r3, #4
 8004dec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dee:	f107 0314 	add.w	r3, r7, #20
 8004df2:	4619      	mov	r1, r3
 8004df4:	480c      	ldr	r0, [pc, #48]	; (8004e28 <HAL_I2C_MspInit+0x8c>)
 8004df6:	f000 fd23 	bl	8005840 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	4b09      	ldr	r3, [pc, #36]	; (8004e24 <HAL_I2C_MspInit+0x88>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	4a08      	ldr	r2, [pc, #32]	; (8004e24 <HAL_I2C_MspInit+0x88>)
 8004e04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e08:	6413      	str	r3, [r2, #64]	; 0x40
 8004e0a:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <HAL_I2C_MspInit+0x88>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004e16:	bf00      	nop
 8004e18:	3728      	adds	r7, #40	; 0x28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	40005400 	.word	0x40005400
 8004e24:	40023800 	.word	0x40023800
 8004e28:	40020400 	.word	0x40020400

08004e2c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a05      	ldr	r2, [pc, #20]	; (8004e50 <HAL_RTC_MspInit+0x24>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d102      	bne.n	8004e44 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004e3e:	4b05      	ldr	r3, [pc, #20]	; (8004e54 <HAL_RTC_MspInit+0x28>)
 8004e40:	2201      	movs	r2, #1
 8004e42:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	40002800 	.word	0x40002800
 8004e54:	42470e3c 	.word	0x42470e3c

08004e58 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08c      	sub	sp, #48	; 0x30
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e60:	f107 031c 	add.w	r3, r7, #28
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	605a      	str	r2, [r3, #4]
 8004e6a:	609a      	str	r2, [r3, #8]
 8004e6c:	60da      	str	r2, [r3, #12]
 8004e6e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a3c      	ldr	r2, [pc, #240]	; (8004f68 <HAL_SD_MspInit+0x110>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d171      	bne.n	8004f5e <HAL_SD_MspInit+0x106>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	61bb      	str	r3, [r7, #24]
 8004e7e:	4b3b      	ldr	r3, [pc, #236]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e82:	4a3a      	ldr	r2, [pc, #232]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004e84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004e88:	6453      	str	r3, [r2, #68]	; 0x44
 8004e8a:	4b38      	ldr	r3, [pc, #224]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e92:	61bb      	str	r3, [r7, #24]
 8004e94:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	617b      	str	r3, [r7, #20]
 8004e9a:	4b34      	ldr	r3, [pc, #208]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	4a33      	ldr	r2, [pc, #204]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ea0:	f043 0302 	orr.w	r3, r3, #2
 8004ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ea6:	4b31      	ldr	r3, [pc, #196]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	617b      	str	r3, [r7, #20]
 8004eb0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	613b      	str	r3, [r7, #16]
 8004eb6:	4b2d      	ldr	r3, [pc, #180]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	4a2c      	ldr	r2, [pc, #176]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ebc:	f043 0304 	orr.w	r3, r3, #4
 8004ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ec2:	4b2a      	ldr	r3, [pc, #168]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	f003 0304 	and.w	r3, r3, #4
 8004eca:	613b      	str	r3, [r7, #16]
 8004ecc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ece:	2300      	movs	r3, #0
 8004ed0:	60fb      	str	r3, [r7, #12]
 8004ed2:	4b26      	ldr	r3, [pc, #152]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed6:	4a25      	ldr	r2, [pc, #148]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ed8:	f043 0308 	orr.w	r3, r3, #8
 8004edc:	6313      	str	r3, [r2, #48]	; 0x30
 8004ede:	4b23      	ldr	r3, [pc, #140]	; (8004f6c <HAL_SD_MspInit+0x114>)
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee2:	f003 0308 	and.w	r3, r3, #8
 8004ee6:	60fb      	str	r3, [r7, #12]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PC10     ------> SDIO_D2
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004eea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004efc:	230c      	movs	r3, #12
 8004efe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f00:	f107 031c 	add.w	r3, r7, #28
 8004f04:	4619      	mov	r1, r3
 8004f06:	481a      	ldr	r0, [pc, #104]	; (8004f70 <HAL_SD_MspInit+0x118>)
 8004f08:	f000 fc9a 	bl	8005840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8004f0c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8004f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f12:	2302      	movs	r3, #2
 8004f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004f1e:	230c      	movs	r3, #12
 8004f20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f22:	f107 031c 	add.w	r3, r7, #28
 8004f26:	4619      	mov	r1, r3
 8004f28:	4812      	ldr	r0, [pc, #72]	; (8004f74 <HAL_SD_MspInit+0x11c>)
 8004f2a:	f000 fc89 	bl	8005840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f2e:	2304      	movs	r3, #4
 8004f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f32:	2302      	movs	r3, #2
 8004f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004f3e:	230c      	movs	r3, #12
 8004f40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004f42:	f107 031c 	add.w	r3, r7, #28
 8004f46:	4619      	mov	r1, r3
 8004f48:	480b      	ldr	r0, [pc, #44]	; (8004f78 <HAL_SD_MspInit+0x120>)
 8004f4a:	f000 fc79 	bl	8005840 <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8004f4e:	2200      	movs	r2, #0
 8004f50:	2100      	movs	r1, #0
 8004f52:	2031      	movs	r0, #49	; 0x31
 8004f54:	f000 fc1b 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8004f58:	2031      	movs	r0, #49	; 0x31
 8004f5a:	f000 fc34 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8004f5e:	bf00      	nop
 8004f60:	3730      	adds	r7, #48	; 0x30
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	40012c00 	.word	0x40012c00
 8004f6c:	40023800 	.word	0x40023800
 8004f70:	40020400 	.word	0x40020400
 8004f74:	40020800 	.word	0x40020800
 8004f78:	40020c00 	.word	0x40020c00

08004f7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b08c      	sub	sp, #48	; 0x30
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f84:	f107 031c 	add.w	r3, r7, #28
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]
 8004f8c:	605a      	str	r2, [r3, #4]
 8004f8e:	609a      	str	r2, [r3, #8]
 8004f90:	60da      	str	r2, [r3, #12]
 8004f92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a45      	ldr	r2, [pc, #276]	; (80050b0 <HAL_SPI_MspInit+0x134>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d134      	bne.n	8005008 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	4b44      	ldr	r3, [pc, #272]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa6:	4a43      	ldr	r2, [pc, #268]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8004fa8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004fac:	6453      	str	r3, [r2, #68]	; 0x44
 8004fae:	4b41      	ldr	r3, [pc, #260]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fb6:	61bb      	str	r3, [r7, #24]
 8004fb8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fba:	2300      	movs	r3, #0
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	4b3d      	ldr	r3, [pc, #244]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8004fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc2:	4a3c      	ldr	r2, [pc, #240]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8004fc4:	f043 0301 	orr.w	r3, r3, #1
 8004fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8004fca:	4b3a      	ldr	r3, [pc, #232]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	617b      	str	r3, [r7, #20]
 8004fd4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = RF_SPI_SCLK_Pin|RF_SPI_MISO_Pin|RF_SPI_MOSI_Pin;
 8004fd6:	23e0      	movs	r3, #224	; 0xe0
 8004fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fda:	2302      	movs	r3, #2
 8004fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004fe6:	2305      	movs	r3, #5
 8004fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fea:	f107 031c 	add.w	r3, r7, #28
 8004fee:	4619      	mov	r1, r3
 8004ff0:	4831      	ldr	r0, [pc, #196]	; (80050b8 <HAL_SPI_MspInit+0x13c>)
 8004ff2:	f000 fc25 	bl	8005840 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	2023      	movs	r0, #35	; 0x23
 8004ffc:	f000 fbc7 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005000:	2023      	movs	r0, #35	; 0x23
 8005002:	f000 fbe0 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005006:	e04f      	b.n	80050a8 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a2b      	ldr	r2, [pc, #172]	; (80050bc <HAL_SPI_MspInit+0x140>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d14a      	bne.n	80050a8 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005012:	2300      	movs	r3, #0
 8005014:	613b      	str	r3, [r7, #16]
 8005016:	4b27      	ldr	r3, [pc, #156]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	4a26      	ldr	r2, [pc, #152]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 800501c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005020:	6413      	str	r3, [r2, #64]	; 0x40
 8005022:	4b24      	ldr	r3, [pc, #144]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800502a:	613b      	str	r3, [r7, #16]
 800502c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]
 8005032:	4b20      	ldr	r3, [pc, #128]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005036:	4a1f      	ldr	r2, [pc, #124]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005038:	f043 0304 	orr.w	r3, r3, #4
 800503c:	6313      	str	r3, [r2, #48]	; 0x30
 800503e:	4b1d      	ldr	r3, [pc, #116]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005042:	f003 0304 	and.w	r3, r3, #4
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800504a:	2300      	movs	r3, #0
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	4b19      	ldr	r3, [pc, #100]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005052:	4a18      	ldr	r2, [pc, #96]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 8005054:	f043 0302 	orr.w	r3, r3, #2
 8005058:	6313      	str	r3, [r2, #48]	; 0x30
 800505a:	4b16      	ldr	r3, [pc, #88]	; (80050b4 <HAL_SPI_MspInit+0x138>)
 800505c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	60bb      	str	r3, [r7, #8]
 8005064:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = EPD_SPI_MISO_Pin|EPD_SPI_MOSI_Pin;
 8005066:	230c      	movs	r3, #12
 8005068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800506a:	2302      	movs	r3, #2
 800506c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800506e:	2300      	movs	r3, #0
 8005070:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005072:	2303      	movs	r3, #3
 8005074:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005076:	2305      	movs	r3, #5
 8005078:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800507a:	f107 031c 	add.w	r3, r7, #28
 800507e:	4619      	mov	r1, r3
 8005080:	480f      	ldr	r0, [pc, #60]	; (80050c0 <HAL_SPI_MspInit+0x144>)
 8005082:	f000 fbdd 	bl	8005840 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005086:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800508a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800508c:	2302      	movs	r3, #2
 800508e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005090:	2300      	movs	r3, #0
 8005092:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005094:	2303      	movs	r3, #3
 8005096:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005098:	2305      	movs	r3, #5
 800509a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800509c:	f107 031c 	add.w	r3, r7, #28
 80050a0:	4619      	mov	r1, r3
 80050a2:	4808      	ldr	r0, [pc, #32]	; (80050c4 <HAL_SPI_MspInit+0x148>)
 80050a4:	f000 fbcc 	bl	8005840 <HAL_GPIO_Init>
}
 80050a8:	bf00      	nop
 80050aa:	3730      	adds	r7, #48	; 0x30
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40013000 	.word	0x40013000
 80050b4:	40023800 	.word	0x40023800
 80050b8:	40020000 	.word	0x40020000
 80050bc:	40003800 	.word	0x40003800
 80050c0:	40020800 	.word	0x40020800
 80050c4:	40020400 	.word	0x40020400

080050c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050c8:	b480      	push	{r7}
 80050ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80050cc:	bf00      	nop
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050d6:	b480      	push	{r7}
 80050d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050da:	e7fe      	b.n	80050da <HardFault_Handler+0x4>

080050dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050e0:	e7fe      	b.n	80050e0 <MemManage_Handler+0x4>

080050e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050e2:	b480      	push	{r7}
 80050e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050e6:	e7fe      	b.n	80050e6 <BusFault_Handler+0x4>

080050e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050ec:	e7fe      	b.n	80050ec <UsageFault_Handler+0x4>

080050ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050ee:	b480      	push	{r7}
 80050f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050f2:	bf00      	nop
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005100:	bf00      	nop
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800510a:	b480      	push	{r7}
 800510c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800510e:	bf00      	nop
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800511c:	f000 fa1a 	bl	8005554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005120:	bf00      	nop
 8005122:	bd80      	pop	{r7, pc}

08005124 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005128:	2010      	movs	r0, #16
 800512a:	f000 fd3d 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  st25r3916Isr();
 800512e:	f00c f883 	bl	8011238 <st25r3916Isr>
  /* USER CODE END EXTI4_IRQn 1 */
}
 8005132:	bf00      	nop
 8005134:	bd80      	pop	{r7, pc}
	...

08005138 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	uint32_t irq5tickCnt;
	static uint32_t irq5tickOffset = 0;
	// Software Debounce
	irq5tickCnt = HAL_GetTick();
 800513e:	f000 fa1d 	bl	800557c <HAL_GetTick>
 8005142:	6078      	str	r0, [r7, #4]

	if ((irq5tickCnt - irq5tickOffset) > 10) {
 8005144:	4b16      	ldr	r3, [pc, #88]	; (80051a0 <EXTI9_5_IRQHandler+0x68>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b0a      	cmp	r3, #10
 800514e:	d918      	bls.n	8005182 <EXTI9_5_IRQHandler+0x4a>
		irq5tickOffset = irq5tickCnt;
 8005150:	4a13      	ldr	r2, [pc, #76]	; (80051a0 <EXTI9_5_IRQHandler+0x68>)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6013      	str	r3, [r2, #0]
		// Service the SD Card Insert/Remove
		if (HAL_GPIO_ReadPin(SD_DETECT_GPIO_Port, SD_DETECT_Pin) == GPIO_PIN_RESET) {
 8005156:	2180      	movs	r1, #128	; 0x80
 8005158:	4812      	ldr	r0, [pc, #72]	; (80051a4 <EXTI9_5_IRQHandler+0x6c>)
 800515a:	f000 fcf3 	bl	8005b44 <HAL_GPIO_ReadPin>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d107      	bne.n	8005174 <EXTI9_5_IRQHandler+0x3c>
			// The card has been inserted. Init FatFs/Logger.
			isr_flags |= (isr_flags_t) INIT_FAT_FS;
 8005164:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <EXTI9_5_IRQHandler+0x70>)
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	f043 0301 	orr.w	r3, r3, #1
 800516c:	b2da      	uxtb	r2, r3
 800516e:	4b0e      	ldr	r3, [pc, #56]	; (80051a8 <EXTI9_5_IRQHandler+0x70>)
 8005170:	701a      	strb	r2, [r3, #0]
 8005172:	e006      	b.n	8005182 <EXTI9_5_IRQHandler+0x4a>
		} else {
			// The card has been removed.  Deinit FatFs/Logger.
			isr_flags |= (isr_flags_t) DEINIT_FAT_FS;
 8005174:	4b0c      	ldr	r3, [pc, #48]	; (80051a8 <EXTI9_5_IRQHandler+0x70>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	f043 0302 	orr.w	r3, r3, #2
 800517c:	b2da      	uxtb	r2, r3
 800517e:	4b0a      	ldr	r3, [pc, #40]	; (80051a8 <EXTI9_5_IRQHandler+0x70>)
 8005180:	701a      	strb	r2, [r3, #0]
		}
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8005182:	2080      	movs	r0, #128	; 0x80
 8005184:	f000 fd10 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005188:	f44f 7080 	mov.w	r0, #256	; 0x100
 800518c:	f000 fd0c 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8005190:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005194:	f000 fd08 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005198:	bf00      	nop
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20000728 	.word	0x20000728
 80051a4:	40020800 	.word	0x40020800
 80051a8:	20000eb0 	.word	0x20000eb0

080051ac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80051b0:	4802      	ldr	r0, [pc, #8]	; (80051bc <SPI1_IRQHandler+0x10>)
 80051b2:	f005 fa75 	bl	800a6a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80051b6:	bf00      	nop
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	200010e4 	.word	0x200010e4

080051c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	static uint32_t tickStart, tickEnd = 0; // Interval Tracking
	static uint8_t btn1flag, btn2flag, btn3flag = 0;

	// Check Pin States
	if (HAL_GPIO_ReadPin(B_INPUT1_GPIO_Port, B_INPUT1_Pin) == GPIO_PIN_SET) {
 80051c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051c8:	4872      	ldr	r0, [pc, #456]	; (8005394 <EXTI15_10_IRQHandler+0x1d4>)
 80051ca:	f000 fcbb 	bl	8005b44 <HAL_GPIO_ReadPin>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d10b      	bne.n	80051ec <EXTI15_10_IRQHandler+0x2c>
		// Button 1 Initial Press
		btn1flag = 1;
 80051d4:	4b70      	ldr	r3, [pc, #448]	; (8005398 <EXTI15_10_IRQHandler+0x1d8>)
 80051d6:	2201      	movs	r2, #1
 80051d8:	701a      	strb	r2, [r3, #0]
		tickStart = HAL_GetTick();
 80051da:	f000 f9cf 	bl	800557c <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	4b6e      	ldr	r3, [pc, #440]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 80051e2:	601a      	str	r2, [r3, #0]
		tickEnd = tickStart;
 80051e4:	4b6d      	ldr	r3, [pc, #436]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a6d      	ldr	r2, [pc, #436]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 80051ea:	6013      	str	r3, [r2, #0]
	}
	if (HAL_GPIO_ReadPin(B_INPUT2_GPIO_Port, B_INPUT2_Pin) == GPIO_PIN_SET) {
 80051ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80051f0:	4868      	ldr	r0, [pc, #416]	; (8005394 <EXTI15_10_IRQHandler+0x1d4>)
 80051f2:	f000 fca7 	bl	8005b44 <HAL_GPIO_ReadPin>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d10b      	bne.n	8005214 <EXTI15_10_IRQHandler+0x54>
		// Button 2 Initial Press
		btn2flag = 1;
 80051fc:	4b69      	ldr	r3, [pc, #420]	; (80053a4 <EXTI15_10_IRQHandler+0x1e4>)
 80051fe:	2201      	movs	r2, #1
 8005200:	701a      	strb	r2, [r3, #0]
		tickStart = HAL_GetTick();
 8005202:	f000 f9bb 	bl	800557c <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	4b64      	ldr	r3, [pc, #400]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 800520a:	601a      	str	r2, [r3, #0]
		tickEnd = tickStart;
 800520c:	4b63      	ldr	r3, [pc, #396]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a63      	ldr	r2, [pc, #396]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 8005212:	6013      	str	r3, [r2, #0]
	}
	if (HAL_GPIO_ReadPin(B_INPUT3_GPIO_Port, B_INPUT3_Pin) == GPIO_PIN_SET) {
 8005214:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005218:	485e      	ldr	r0, [pc, #376]	; (8005394 <EXTI15_10_IRQHandler+0x1d4>)
 800521a:	f000 fc93 	bl	8005b44 <HAL_GPIO_ReadPin>
 800521e:	4603      	mov	r3, r0
 8005220:	2b01      	cmp	r3, #1
 8005222:	d10b      	bne.n	800523c <EXTI15_10_IRQHandler+0x7c>
		// Button 3 Initial Press
		btn3flag = 1;
 8005224:	4b60      	ldr	r3, [pc, #384]	; (80053a8 <EXTI15_10_IRQHandler+0x1e8>)
 8005226:	2201      	movs	r2, #1
 8005228:	701a      	strb	r2, [r3, #0]
		tickStart = HAL_GetTick();
 800522a:	f000 f9a7 	bl	800557c <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	4b5a      	ldr	r3, [pc, #360]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 8005232:	601a      	str	r2, [r3, #0]
		tickEnd = tickStart;
 8005234:	4b59      	ldr	r3, [pc, #356]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a59      	ldr	r2, [pc, #356]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 800523a:	6013      	str	r3, [r2, #0]
	}

	if (btn1flag) {
 800523c:	4b56      	ldr	r3, [pc, #344]	; (8005398 <EXTI15_10_IRQHandler+0x1d8>)
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00c      	beq.n	800525e <EXTI15_10_IRQHandler+0x9e>
		if (HAL_GPIO_ReadPin(B_INPUT1_GPIO_Port, B_INPUT1_Pin) == GPIO_PIN_RESET) {
 8005244:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005248:	4852      	ldr	r0, [pc, #328]	; (8005394 <EXTI15_10_IRQHandler+0x1d4>)
 800524a:	f000 fc7b 	bl	8005b44 <HAL_GPIO_ReadPin>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d104      	bne.n	800525e <EXTI15_10_IRQHandler+0x9e>
			// Button 1 was released
			tickEnd = HAL_GetTick();
 8005254:	f000 f992 	bl	800557c <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	4b51      	ldr	r3, [pc, #324]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 800525c:	601a      	str	r2, [r3, #0]
		}
	}
	if (btn2flag) {
 800525e:	4b51      	ldr	r3, [pc, #324]	; (80053a4 <EXTI15_10_IRQHandler+0x1e4>)
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00c      	beq.n	8005280 <EXTI15_10_IRQHandler+0xc0>
		if (HAL_GPIO_ReadPin(B_INPUT2_GPIO_Port, B_INPUT2_Pin) == GPIO_PIN_RESET) {
 8005266:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800526a:	484a      	ldr	r0, [pc, #296]	; (8005394 <EXTI15_10_IRQHandler+0x1d4>)
 800526c:	f000 fc6a 	bl	8005b44 <HAL_GPIO_ReadPin>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d104      	bne.n	8005280 <EXTI15_10_IRQHandler+0xc0>
			// Button 2 was released
			tickEnd = HAL_GetTick();
 8005276:	f000 f981 	bl	800557c <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	4b48      	ldr	r3, [pc, #288]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 800527e:	601a      	str	r2, [r3, #0]
		}
	}
	if (btn3flag) {
 8005280:	4b49      	ldr	r3, [pc, #292]	; (80053a8 <EXTI15_10_IRQHandler+0x1e8>)
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00c      	beq.n	80052a2 <EXTI15_10_IRQHandler+0xe2>
		if (HAL_GPIO_ReadPin(B_INPUT3_GPIO_Port, B_INPUT3_Pin) == GPIO_PIN_RESET) {
 8005288:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800528c:	4841      	ldr	r0, [pc, #260]	; (8005394 <EXTI15_10_IRQHandler+0x1d4>)
 800528e:	f000 fc59 	bl	8005b44 <HAL_GPIO_ReadPin>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d104      	bne.n	80052a2 <EXTI15_10_IRQHandler+0xe2>
			// Button 3 was released
			tickEnd = HAL_GetTick();
 8005298:	f000 f970 	bl	800557c <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	4b40      	ldr	r3, [pc, #256]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 80052a0:	601a      	str	r2, [r3, #0]
		}
	}

	// Evaluate Results
	if (tickEnd - tickStart > 0) {
 80052a2:	4b3f      	ldr	r3, [pc, #252]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	4b3d      	ldr	r3, [pc, #244]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d064      	beq.n	8005378 <EXTI15_10_IRQHandler+0x1b8>
		// Avoid 1st event
		if (tickEnd - tickStart <= 1000) {
 80052ae:	4b3c      	ldr	r3, [pc, #240]	; (80053a0 <EXTI15_10_IRQHandler+0x1e0>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4b3a      	ldr	r3, [pc, #232]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052bc:	d829      	bhi.n	8005312 <EXTI15_10_IRQHandler+0x152>
			// Short press
			if (btn1flag) {
 80052be:	4b36      	ldr	r3, [pc, #216]	; (8005398 <EXTI15_10_IRQHandler+0x1d8>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d009      	beq.n	80052da <EXTI15_10_IRQHandler+0x11a>
				isr_flags |= (isr_flags_t) BTN_1_SH_PRESS;
 80052c6:	4b39      	ldr	r3, [pc, #228]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	f043 0304 	orr.w	r3, r3, #4
 80052ce:	b2da      	uxtb	r2, r3
 80052d0:	4b36      	ldr	r3, [pc, #216]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 80052d2:	701a      	strb	r2, [r3, #0]
				btn1flag = 0;
 80052d4:	4b30      	ldr	r3, [pc, #192]	; (8005398 <EXTI15_10_IRQHandler+0x1d8>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	701a      	strb	r2, [r3, #0]
			}
			if (btn2flag) {
 80052da:	4b32      	ldr	r3, [pc, #200]	; (80053a4 <EXTI15_10_IRQHandler+0x1e4>)
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d009      	beq.n	80052f6 <EXTI15_10_IRQHandler+0x136>
				isr_flags |= (isr_flags_t) BTN_2_SH_PRESS;
 80052e2:	4b32      	ldr	r3, [pc, #200]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	f043 0310 	orr.w	r3, r3, #16
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	4b2f      	ldr	r3, [pc, #188]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 80052ee:	701a      	strb	r2, [r3, #0]
				btn2flag = 0;
 80052f0:	4b2c      	ldr	r3, [pc, #176]	; (80053a4 <EXTI15_10_IRQHandler+0x1e4>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	701a      	strb	r2, [r3, #0]
			}
			if (btn3flag) {
 80052f6:	4b2c      	ldr	r3, [pc, #176]	; (80053a8 <EXTI15_10_IRQHandler+0x1e8>)
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d009      	beq.n	8005312 <EXTI15_10_IRQHandler+0x152>
				isr_flags |= (isr_flags_t) BTN_3_SH_PRESS;
 80052fe:	4b2b      	ldr	r3, [pc, #172]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005306:	b2da      	uxtb	r2, r3
 8005308:	4b28      	ldr	r3, [pc, #160]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 800530a:	701a      	strb	r2, [r3, #0]
				btn3flag = 0;
 800530c:	4b26      	ldr	r3, [pc, #152]	; (80053a8 <EXTI15_10_IRQHandler+0x1e8>)
 800530e:	2200      	movs	r2, #0
 8005310:	701a      	strb	r2, [r3, #0]
			}
		}

		if (HAL_GetTick() - tickStart > 1000) {
 8005312:	f000 f933 	bl	800557c <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	4b20      	ldr	r3, [pc, #128]	; (800539c <EXTI15_10_IRQHandler+0x1dc>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005322:	d929      	bls.n	8005378 <EXTI15_10_IRQHandler+0x1b8>
			// Long press
			if (btn1flag) {
 8005324:	4b1c      	ldr	r3, [pc, #112]	; (8005398 <EXTI15_10_IRQHandler+0x1d8>)
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d009      	beq.n	8005340 <EXTI15_10_IRQHandler+0x180>
				isr_flags |= (isr_flags_t) BTN_1_LG_PRESS;
 800532c:	4b1f      	ldr	r3, [pc, #124]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	f043 0308 	orr.w	r3, r3, #8
 8005334:	b2da      	uxtb	r2, r3
 8005336:	4b1d      	ldr	r3, [pc, #116]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 8005338:	701a      	strb	r2, [r3, #0]
				btn1flag = 0;
 800533a:	4b17      	ldr	r3, [pc, #92]	; (8005398 <EXTI15_10_IRQHandler+0x1d8>)
 800533c:	2200      	movs	r2, #0
 800533e:	701a      	strb	r2, [r3, #0]
			}
			if (btn2flag) {
 8005340:	4b18      	ldr	r3, [pc, #96]	; (80053a4 <EXTI15_10_IRQHandler+0x1e4>)
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d009      	beq.n	800535c <EXTI15_10_IRQHandler+0x19c>
				isr_flags |= (isr_flags_t) BTN_2_LG_PRESS;
 8005348:	4b18      	ldr	r3, [pc, #96]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	f043 0320 	orr.w	r3, r3, #32
 8005350:	b2da      	uxtb	r2, r3
 8005352:	4b16      	ldr	r3, [pc, #88]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 8005354:	701a      	strb	r2, [r3, #0]
				btn2flag = 0;
 8005356:	4b13      	ldr	r3, [pc, #76]	; (80053a4 <EXTI15_10_IRQHandler+0x1e4>)
 8005358:	2200      	movs	r2, #0
 800535a:	701a      	strb	r2, [r3, #0]
			}
			if (btn3flag) {
 800535c:	4b12      	ldr	r3, [pc, #72]	; (80053a8 <EXTI15_10_IRQHandler+0x1e8>)
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d009      	beq.n	8005378 <EXTI15_10_IRQHandler+0x1b8>
				isr_flags |= (isr_flags_t) BTN_3_LG_PRESS;
 8005364:	4b11      	ldr	r3, [pc, #68]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800536c:	b2da      	uxtb	r2, r3
 800536e:	4b0f      	ldr	r3, [pc, #60]	; (80053ac <EXTI15_10_IRQHandler+0x1ec>)
 8005370:	701a      	strb	r2, [r3, #0]
				btn3flag = 0;
 8005372:	4b0d      	ldr	r3, [pc, #52]	; (80053a8 <EXTI15_10_IRQHandler+0x1e8>)
 8005374:	2200      	movs	r2, #0
 8005376:	701a      	strb	r2, [r3, #0]
		}
	}


  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8005378:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800537c:	f000 fc14 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005380:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005384:	f000 fc10 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005388:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800538c:	f000 fc0c 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005390:	bf00      	nop
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40020400 	.word	0x40020400
 8005398:	2000072c 	.word	0x2000072c
 800539c:	20000730 	.word	0x20000730
 80053a0:	20000734 	.word	0x20000734
 80053a4:	20000738 	.word	0x20000738
 80053a8:	20000739 	.word	0x20000739
 80053ac:	20000eb0 	.word	0x20000eb0

080053b0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80053b4:	4802      	ldr	r0, [pc, #8]	; (80053c0 <SDIO_IRQHandler+0x10>)
 80053b6:	f004 f821 	bl	80093fc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80053ba:	bf00      	nop
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	20001060 	.word	0x20001060

080053c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80053c8:	4802      	ldr	r0, [pc, #8]	; (80053d4 <OTG_FS_IRQHandler+0x10>)
 80053ca:	f001 fb41 	bl	8006a50 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80053ce:	bf00      	nop
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	2000244c 	.word	0x2000244c

080053d8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80053e0:	4b11      	ldr	r3, [pc, #68]	; (8005428 <_sbrk+0x50>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d102      	bne.n	80053ee <_sbrk+0x16>
		heap_end = &end;
 80053e8:	4b0f      	ldr	r3, [pc, #60]	; (8005428 <_sbrk+0x50>)
 80053ea:	4a10      	ldr	r2, [pc, #64]	; (800542c <_sbrk+0x54>)
 80053ec:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80053ee:	4b0e      	ldr	r3, [pc, #56]	; (8005428 <_sbrk+0x50>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80053f4:	4b0c      	ldr	r3, [pc, #48]	; (8005428 <_sbrk+0x50>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4413      	add	r3, r2
 80053fc:	466a      	mov	r2, sp
 80053fe:	4293      	cmp	r3, r2
 8005400:	d907      	bls.n	8005412 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005402:	f011 ff1f 	bl	8017244 <__errno>
 8005406:	4602      	mov	r2, r0
 8005408:	230c      	movs	r3, #12
 800540a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800540c:	f04f 33ff 	mov.w	r3, #4294967295
 8005410:	e006      	b.n	8005420 <_sbrk+0x48>
	}

	heap_end += incr;
 8005412:	4b05      	ldr	r3, [pc, #20]	; (8005428 <_sbrk+0x50>)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4413      	add	r3, r2
 800541a:	4a03      	ldr	r2, [pc, #12]	; (8005428 <_sbrk+0x50>)
 800541c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800541e:	68fb      	ldr	r3, [r7, #12]
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	2000073c 	.word	0x2000073c
 800542c:	20002858 	.word	0x20002858

08005430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005434:	4b08      	ldr	r3, [pc, #32]	; (8005458 <SystemInit+0x28>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543a:	4a07      	ldr	r2, [pc, #28]	; (8005458 <SystemInit+0x28>)
 800543c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005444:	4b04      	ldr	r3, [pc, #16]	; (8005458 <SystemInit+0x28>)
 8005446:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800544a:	609a      	str	r2, [r3, #8]
#endif
}
 800544c:	bf00      	nop
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	e000ed00 	.word	0xe000ed00

0800545c <Reset_Handler>:
 800545c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005494 <LoopFillZerobss+0x14>
 8005460:	2100      	movs	r1, #0
 8005462:	e003      	b.n	800546c <LoopCopyDataInit>

08005464 <CopyDataInit>:
 8005464:	4b0c      	ldr	r3, [pc, #48]	; (8005498 <LoopFillZerobss+0x18>)
 8005466:	585b      	ldr	r3, [r3, r1]
 8005468:	5043      	str	r3, [r0, r1]
 800546a:	3104      	adds	r1, #4

0800546c <LoopCopyDataInit>:
 800546c:	480b      	ldr	r0, [pc, #44]	; (800549c <LoopFillZerobss+0x1c>)
 800546e:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <LoopFillZerobss+0x20>)
 8005470:	1842      	adds	r2, r0, r1
 8005472:	429a      	cmp	r2, r3
 8005474:	d3f6      	bcc.n	8005464 <CopyDataInit>
 8005476:	4a0b      	ldr	r2, [pc, #44]	; (80054a4 <LoopFillZerobss+0x24>)
 8005478:	e002      	b.n	8005480 <LoopFillZerobss>

0800547a <FillZerobss>:
 800547a:	2300      	movs	r3, #0
 800547c:	f842 3b04 	str.w	r3, [r2], #4

08005480 <LoopFillZerobss>:
 8005480:	4b09      	ldr	r3, [pc, #36]	; (80054a8 <LoopFillZerobss+0x28>)
 8005482:	429a      	cmp	r2, r3
 8005484:	d3f9      	bcc.n	800547a <FillZerobss>
 8005486:	f7ff ffd3 	bl	8005430 <SystemInit>
 800548a:	f011 fee1 	bl	8017250 <__libc_init_array>
 800548e:	f7ff f9b5 	bl	80047fc <main>
 8005492:	4770      	bx	lr
 8005494:	20020000 	.word	0x20020000
 8005498:	0801be14 	.word	0x0801be14
 800549c:	20000000 	.word	0x20000000
 80054a0:	20000238 	.word	0x20000238
 80054a4:	20000238 	.word	0x20000238
 80054a8:	20002858 	.word	0x20002858

080054ac <ADC_IRQHandler>:
 80054ac:	e7fe      	b.n	80054ac <ADC_IRQHandler>
	...

080054b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80054b4:	4b0e      	ldr	r3, [pc, #56]	; (80054f0 <HAL_Init+0x40>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a0d      	ldr	r2, [pc, #52]	; (80054f0 <HAL_Init+0x40>)
 80054ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80054c0:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <HAL_Init+0x40>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <HAL_Init+0x40>)
 80054c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054cc:	4b08      	ldr	r3, [pc, #32]	; (80054f0 <HAL_Init+0x40>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a07      	ldr	r2, [pc, #28]	; (80054f0 <HAL_Init+0x40>)
 80054d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054d8:	2003      	movs	r0, #3
 80054da:	f000 f94d 	bl	8005778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054de:	2000      	movs	r0, #0
 80054e0:	f000 f808 	bl	80054f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054e4:	f7ff fc32 	bl	8004d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40023c00 	.word	0x40023c00

080054f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054fc:	4b12      	ldr	r3, [pc, #72]	; (8005548 <HAL_InitTick+0x54>)
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	4b12      	ldr	r3, [pc, #72]	; (800554c <HAL_InitTick+0x58>)
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	4619      	mov	r1, r3
 8005506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800550a:	fbb3 f3f1 	udiv	r3, r3, r1
 800550e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005512:	4618      	mov	r0, r3
 8005514:	f000 f965 	bl	80057e2 <HAL_SYSTICK_Config>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e00e      	b.n	8005540 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b0f      	cmp	r3, #15
 8005526:	d80a      	bhi.n	800553e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005528:	2200      	movs	r2, #0
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	f04f 30ff 	mov.w	r0, #4294967295
 8005530:	f000 f92d 	bl	800578e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005534:	4a06      	ldr	r2, [pc, #24]	; (8005550 <HAL_InitTick+0x5c>)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	e000      	b.n	8005540 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
}
 8005540:	4618      	mov	r0, r3
 8005542:	3708      	adds	r7, #8
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	2000004c 	.word	0x2000004c
 800554c:	20000054 	.word	0x20000054
 8005550:	20000050 	.word	0x20000050

08005554 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005558:	4b06      	ldr	r3, [pc, #24]	; (8005574 <HAL_IncTick+0x20>)
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	4b06      	ldr	r3, [pc, #24]	; (8005578 <HAL_IncTick+0x24>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4413      	add	r3, r2
 8005564:	4a04      	ldr	r2, [pc, #16]	; (8005578 <HAL_IncTick+0x24>)
 8005566:	6013      	str	r3, [r2, #0]
}
 8005568:	bf00      	nop
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	20000054 	.word	0x20000054
 8005578:	2000113c 	.word	0x2000113c

0800557c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  return uwTick;
 8005580:	4b03      	ldr	r3, [pc, #12]	; (8005590 <HAL_GetTick+0x14>)
 8005582:	681b      	ldr	r3, [r3, #0]
}
 8005584:	4618      	mov	r0, r3
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	2000113c 	.word	0x2000113c

08005594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800559c:	f7ff ffee 	bl	800557c <HAL_GetTick>
 80055a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ac:	d005      	beq.n	80055ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055ae:	4b09      	ldr	r3, [pc, #36]	; (80055d4 <HAL_Delay+0x40>)
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	461a      	mov	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4413      	add	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80055ba:	bf00      	nop
 80055bc:	f7ff ffde 	bl	800557c <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d8f7      	bhi.n	80055bc <HAL_Delay+0x28>
  {
  }
}
 80055cc:	bf00      	nop
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	20000054 	.word	0x20000054

080055d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055e8:	4b0c      	ldr	r3, [pc, #48]	; (800561c <__NVIC_SetPriorityGrouping+0x44>)
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055f4:	4013      	ands	r3, r2
 80055f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800560a:	4a04      	ldr	r2, [pc, #16]	; (800561c <__NVIC_SetPriorityGrouping+0x44>)
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	60d3      	str	r3, [r2, #12]
}
 8005610:	bf00      	nop
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	e000ed00 	.word	0xe000ed00

08005620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005620:	b480      	push	{r7}
 8005622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005624:	4b04      	ldr	r3, [pc, #16]	; (8005638 <__NVIC_GetPriorityGrouping+0x18>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	0a1b      	lsrs	r3, r3, #8
 800562a:	f003 0307 	and.w	r3, r3, #7
}
 800562e:	4618      	mov	r0, r3
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr
 8005638:	e000ed00 	.word	0xe000ed00

0800563c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	4603      	mov	r3, r0
 8005644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800564a:	2b00      	cmp	r3, #0
 800564c:	db0b      	blt.n	8005666 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800564e:	79fb      	ldrb	r3, [r7, #7]
 8005650:	f003 021f 	and.w	r2, r3, #31
 8005654:	4907      	ldr	r1, [pc, #28]	; (8005674 <__NVIC_EnableIRQ+0x38>)
 8005656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	2001      	movs	r0, #1
 800565e:	fa00 f202 	lsl.w	r2, r0, r2
 8005662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005666:	bf00      	nop
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	e000e100 	.word	0xe000e100

08005678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	6039      	str	r1, [r7, #0]
 8005682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005688:	2b00      	cmp	r3, #0
 800568a:	db0a      	blt.n	80056a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	b2da      	uxtb	r2, r3
 8005690:	490c      	ldr	r1, [pc, #48]	; (80056c4 <__NVIC_SetPriority+0x4c>)
 8005692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005696:	0112      	lsls	r2, r2, #4
 8005698:	b2d2      	uxtb	r2, r2
 800569a:	440b      	add	r3, r1
 800569c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056a0:	e00a      	b.n	80056b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	4908      	ldr	r1, [pc, #32]	; (80056c8 <__NVIC_SetPriority+0x50>)
 80056a8:	79fb      	ldrb	r3, [r7, #7]
 80056aa:	f003 030f 	and.w	r3, r3, #15
 80056ae:	3b04      	subs	r3, #4
 80056b0:	0112      	lsls	r2, r2, #4
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	440b      	add	r3, r1
 80056b6:	761a      	strb	r2, [r3, #24]
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	e000e100 	.word	0xe000e100
 80056c8:	e000ed00 	.word	0xe000ed00

080056cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b089      	sub	sp, #36	; 0x24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	f1c3 0307 	rsb	r3, r3, #7
 80056e6:	2b04      	cmp	r3, #4
 80056e8:	bf28      	it	cs
 80056ea:	2304      	movcs	r3, #4
 80056ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	3304      	adds	r3, #4
 80056f2:	2b06      	cmp	r3, #6
 80056f4:	d902      	bls.n	80056fc <NVIC_EncodePriority+0x30>
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	3b03      	subs	r3, #3
 80056fa:	e000      	b.n	80056fe <NVIC_EncodePriority+0x32>
 80056fc:	2300      	movs	r3, #0
 80056fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005700:	f04f 32ff 	mov.w	r2, #4294967295
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	fa02 f303 	lsl.w	r3, r2, r3
 800570a:	43da      	mvns	r2, r3
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	401a      	ands	r2, r3
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005714:	f04f 31ff 	mov.w	r1, #4294967295
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	fa01 f303 	lsl.w	r3, r1, r3
 800571e:	43d9      	mvns	r1, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005724:	4313      	orrs	r3, r2
         );
}
 8005726:	4618      	mov	r0, r3
 8005728:	3724      	adds	r7, #36	; 0x24
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
	...

08005734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	3b01      	subs	r3, #1
 8005740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005744:	d301      	bcc.n	800574a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005746:	2301      	movs	r3, #1
 8005748:	e00f      	b.n	800576a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800574a:	4a0a      	ldr	r2, [pc, #40]	; (8005774 <SysTick_Config+0x40>)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3b01      	subs	r3, #1
 8005750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005752:	210f      	movs	r1, #15
 8005754:	f04f 30ff 	mov.w	r0, #4294967295
 8005758:	f7ff ff8e 	bl	8005678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800575c:	4b05      	ldr	r3, [pc, #20]	; (8005774 <SysTick_Config+0x40>)
 800575e:	2200      	movs	r2, #0
 8005760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005762:	4b04      	ldr	r3, [pc, #16]	; (8005774 <SysTick_Config+0x40>)
 8005764:	2207      	movs	r2, #7
 8005766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3708      	adds	r7, #8
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	e000e010 	.word	0xe000e010

08005778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7ff ff29 	bl	80055d8 <__NVIC_SetPriorityGrouping>
}
 8005786:	bf00      	nop
 8005788:	3708      	adds	r7, #8
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800578e:	b580      	push	{r7, lr}
 8005790:	b086      	sub	sp, #24
 8005792:	af00      	add	r7, sp, #0
 8005794:	4603      	mov	r3, r0
 8005796:	60b9      	str	r1, [r7, #8]
 8005798:	607a      	str	r2, [r7, #4]
 800579a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057a0:	f7ff ff3e 	bl	8005620 <__NVIC_GetPriorityGrouping>
 80057a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	68b9      	ldr	r1, [r7, #8]
 80057aa:	6978      	ldr	r0, [r7, #20]
 80057ac:	f7ff ff8e 	bl	80056cc <NVIC_EncodePriority>
 80057b0:	4602      	mov	r2, r0
 80057b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057b6:	4611      	mov	r1, r2
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7ff ff5d 	bl	8005678 <__NVIC_SetPriority>
}
 80057be:	bf00      	nop
 80057c0:	3718      	adds	r7, #24
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b082      	sub	sp, #8
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	4603      	mov	r3, r0
 80057ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff ff31 	bl	800563c <__NVIC_EnableIRQ>
}
 80057da:	bf00      	nop
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b082      	sub	sp, #8
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7ff ffa2 	bl	8005734 <SysTick_Config>
 80057f0:	4603      	mov	r3, r0
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3708      	adds	r7, #8
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005808:	b2db      	uxtb	r3, r3
 800580a:	2b02      	cmp	r3, #2
 800580c:	d004      	beq.n	8005818 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2280      	movs	r2, #128	; 0x80
 8005812:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e00c      	b.n	8005832 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2205      	movs	r2, #5
 800581c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0201 	bic.w	r2, r2, #1
 800582e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
	...

08005840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005840:	b480      	push	{r7}
 8005842:	b089      	sub	sp, #36	; 0x24
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800584a:	2300      	movs	r3, #0
 800584c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800584e:	2300      	movs	r3, #0
 8005850:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005852:	2300      	movs	r3, #0
 8005854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005856:	2300      	movs	r3, #0
 8005858:	61fb      	str	r3, [r7, #28]
 800585a:	e159      	b.n	8005b10 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800585c:	2201      	movs	r2, #1
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	fa02 f303 	lsl.w	r3, r2, r3
 8005864:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4013      	ands	r3, r2
 800586e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	429a      	cmp	r2, r3
 8005876:	f040 8148 	bne.w	8005b0a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d00b      	beq.n	800589a <HAL_GPIO_Init+0x5a>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	2b02      	cmp	r3, #2
 8005888:	d007      	beq.n	800589a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800588e:	2b11      	cmp	r3, #17
 8005890:	d003      	beq.n	800589a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2b12      	cmp	r3, #18
 8005898:	d130      	bne.n	80058fc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	005b      	lsls	r3, r3, #1
 80058a4:	2203      	movs	r2, #3
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	43db      	mvns	r3, r3
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	4013      	ands	r3, r2
 80058b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	fa02 f303 	lsl.w	r3, r2, r3
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058d0:	2201      	movs	r2, #1
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	fa02 f303 	lsl.w	r3, r2, r3
 80058d8:	43db      	mvns	r3, r3
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	4013      	ands	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	091b      	lsrs	r3, r3, #4
 80058e6:	f003 0201 	and.w	r2, r3, #1
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	005b      	lsls	r3, r3, #1
 8005906:	2203      	movs	r2, #3
 8005908:	fa02 f303 	lsl.w	r3, r2, r3
 800590c:	43db      	mvns	r3, r3
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	4013      	ands	r3, r2
 8005912:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	fa02 f303 	lsl.w	r3, r2, r3
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	4313      	orrs	r3, r2
 8005924:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	2b02      	cmp	r3, #2
 8005932:	d003      	beq.n	800593c <HAL_GPIO_Init+0xfc>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	2b12      	cmp	r3, #18
 800593a:	d123      	bne.n	8005984 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	08da      	lsrs	r2, r3, #3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	3208      	adds	r2, #8
 8005944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005948:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	220f      	movs	r2, #15
 8005954:	fa02 f303 	lsl.w	r3, r2, r3
 8005958:	43db      	mvns	r3, r3
 800595a:	69ba      	ldr	r2, [r7, #24]
 800595c:	4013      	ands	r3, r2
 800595e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4313      	orrs	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	08da      	lsrs	r2, r3, #3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	3208      	adds	r2, #8
 800597e:	69b9      	ldr	r1, [r7, #24]
 8005980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	2203      	movs	r2, #3
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	43db      	mvns	r3, r3
 8005996:	69ba      	ldr	r2, [r7, #24]
 8005998:	4013      	ands	r3, r2
 800599a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f003 0203 	and.w	r2, r3, #3
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	005b      	lsls	r3, r3, #1
 80059a8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80a2 	beq.w	8005b0a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059c6:	2300      	movs	r3, #0
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	4b56      	ldr	r3, [pc, #344]	; (8005b24 <HAL_GPIO_Init+0x2e4>)
 80059cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ce:	4a55      	ldr	r2, [pc, #340]	; (8005b24 <HAL_GPIO_Init+0x2e4>)
 80059d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059d4:	6453      	str	r3, [r2, #68]	; 0x44
 80059d6:	4b53      	ldr	r3, [pc, #332]	; (8005b24 <HAL_GPIO_Init+0x2e4>)
 80059d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059de:	60fb      	str	r3, [r7, #12]
 80059e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80059e2:	4a51      	ldr	r2, [pc, #324]	; (8005b28 <HAL_GPIO_Init+0x2e8>)
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	089b      	lsrs	r3, r3, #2
 80059e8:	3302      	adds	r3, #2
 80059ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	f003 0303 	and.w	r3, r3, #3
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	220f      	movs	r2, #15
 80059fa:	fa02 f303 	lsl.w	r3, r2, r3
 80059fe:	43db      	mvns	r3, r3
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	4013      	ands	r3, r2
 8005a04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a48      	ldr	r2, [pc, #288]	; (8005b2c <HAL_GPIO_Init+0x2ec>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d019      	beq.n	8005a42 <HAL_GPIO_Init+0x202>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a47      	ldr	r2, [pc, #284]	; (8005b30 <HAL_GPIO_Init+0x2f0>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d013      	beq.n	8005a3e <HAL_GPIO_Init+0x1fe>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a46      	ldr	r2, [pc, #280]	; (8005b34 <HAL_GPIO_Init+0x2f4>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d00d      	beq.n	8005a3a <HAL_GPIO_Init+0x1fa>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a45      	ldr	r2, [pc, #276]	; (8005b38 <HAL_GPIO_Init+0x2f8>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d007      	beq.n	8005a36 <HAL_GPIO_Init+0x1f6>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a44      	ldr	r2, [pc, #272]	; (8005b3c <HAL_GPIO_Init+0x2fc>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d101      	bne.n	8005a32 <HAL_GPIO_Init+0x1f2>
 8005a2e:	2304      	movs	r3, #4
 8005a30:	e008      	b.n	8005a44 <HAL_GPIO_Init+0x204>
 8005a32:	2307      	movs	r3, #7
 8005a34:	e006      	b.n	8005a44 <HAL_GPIO_Init+0x204>
 8005a36:	2303      	movs	r3, #3
 8005a38:	e004      	b.n	8005a44 <HAL_GPIO_Init+0x204>
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	e002      	b.n	8005a44 <HAL_GPIO_Init+0x204>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e000      	b.n	8005a44 <HAL_GPIO_Init+0x204>
 8005a42:	2300      	movs	r3, #0
 8005a44:	69fa      	ldr	r2, [r7, #28]
 8005a46:	f002 0203 	and.w	r2, r2, #3
 8005a4a:	0092      	lsls	r2, r2, #2
 8005a4c:	4093      	lsls	r3, r2
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a54:	4934      	ldr	r1, [pc, #208]	; (8005b28 <HAL_GPIO_Init+0x2e8>)
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	089b      	lsrs	r3, r3, #2
 8005a5a:	3302      	adds	r3, #2
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a62:	4b37      	ldr	r3, [pc, #220]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	43db      	mvns	r3, r3
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d003      	beq.n	8005a86 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005a7e:	69ba      	ldr	r2, [r7, #24]
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a86:	4a2e      	ldr	r2, [pc, #184]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005a8c:	4b2c      	ldr	r3, [pc, #176]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	43db      	mvns	r3, r3
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d003      	beq.n	8005ab0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005aa8:	69ba      	ldr	r2, [r7, #24]
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ab0:	4a23      	ldr	r2, [pc, #140]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ab6:	4b22      	ldr	r3, [pc, #136]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	43db      	mvns	r3, r3
 8005ac0:	69ba      	ldr	r2, [r7, #24]
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ada:	4a19      	ldr	r2, [pc, #100]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ae0:	4b17      	ldr	r3, [pc, #92]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	4013      	ands	r3, r2
 8005aee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d003      	beq.n	8005b04 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005afc:	69ba      	ldr	r2, [r7, #24]
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b04:	4a0e      	ldr	r2, [pc, #56]	; (8005b40 <HAL_GPIO_Init+0x300>)
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	61fb      	str	r3, [r7, #28]
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	2b0f      	cmp	r3, #15
 8005b14:	f67f aea2 	bls.w	800585c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b18:	bf00      	nop
 8005b1a:	3724      	adds	r7, #36	; 0x24
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	40023800 	.word	0x40023800
 8005b28:	40013800 	.word	0x40013800
 8005b2c:	40020000 	.word	0x40020000
 8005b30:	40020400 	.word	0x40020400
 8005b34:	40020800 	.word	0x40020800
 8005b38:	40020c00 	.word	0x40020c00
 8005b3c:	40021000 	.word	0x40021000
 8005b40:	40013c00 	.word	0x40013c00

08005b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	691a      	ldr	r2, [r3, #16]
 8005b54:	887b      	ldrh	r3, [r7, #2]
 8005b56:	4013      	ands	r3, r2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	73fb      	strb	r3, [r7, #15]
 8005b60:	e001      	b.n	8005b66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b62:	2300      	movs	r3, #0
 8005b64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	807b      	strh	r3, [r7, #2]
 8005b80:	4613      	mov	r3, r2
 8005b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b84:	787b      	ldrb	r3, [r7, #1]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b8a:	887a      	ldrh	r2, [r7, #2]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b90:	e003      	b.n	8005b9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b92:	887b      	ldrh	r3, [r7, #2]
 8005b94:	041a      	lsls	r2, r3, #16
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	619a      	str	r2, [r3, #24]
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005bb2:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bb4:	695a      	ldr	r2, [r3, #20]
 8005bb6:	88fb      	ldrh	r3, [r7, #6]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d006      	beq.n	8005bcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bbe:	4a05      	ldr	r2, [pc, #20]	; (8005bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bc0:	88fb      	ldrh	r3, [r7, #6]
 8005bc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bc4:	88fb      	ldrh	r3, [r7, #6]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f000 f806 	bl	8005bd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005bcc:	bf00      	nop
 8005bce:	3708      	adds	r7, #8
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	40013c00 	.word	0x40013c00

08005bd8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	4603      	mov	r3, r0
 8005be0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
	...

08005bf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e11f      	b.n	8005e42 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d106      	bne.n	8005c1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7ff f8c0 	bl	8004d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2224      	movs	r2, #36	; 0x24
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f022 0201 	bic.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c54:	f002 fb70 	bl	8008338 <HAL_RCC_GetPCLK1Freq>
 8005c58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	4a7b      	ldr	r2, [pc, #492]	; (8005e4c <HAL_I2C_Init+0x25c>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d807      	bhi.n	8005c74 <HAL_I2C_Init+0x84>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4a7a      	ldr	r2, [pc, #488]	; (8005e50 <HAL_I2C_Init+0x260>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	bf94      	ite	ls
 8005c6c:	2301      	movls	r3, #1
 8005c6e:	2300      	movhi	r3, #0
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	e006      	b.n	8005c82 <HAL_I2C_Init+0x92>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4a77      	ldr	r2, [pc, #476]	; (8005e54 <HAL_I2C_Init+0x264>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	bf94      	ite	ls
 8005c7c:	2301      	movls	r3, #1
 8005c7e:	2300      	movhi	r3, #0
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d001      	beq.n	8005c8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e0db      	b.n	8005e42 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	4a72      	ldr	r2, [pc, #456]	; (8005e58 <HAL_I2C_Init+0x268>)
 8005c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c92:	0c9b      	lsrs	r3, r3, #18
 8005c94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	4a64      	ldr	r2, [pc, #400]	; (8005e4c <HAL_I2C_Init+0x25c>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d802      	bhi.n	8005cc4 <HAL_I2C_Init+0xd4>
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	e009      	b.n	8005cd8 <HAL_I2C_Init+0xe8>
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005cca:	fb02 f303 	mul.w	r3, r2, r3
 8005cce:	4a63      	ldr	r2, [pc, #396]	; (8005e5c <HAL_I2C_Init+0x26c>)
 8005cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd4:	099b      	lsrs	r3, r3, #6
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	6812      	ldr	r2, [r2, #0]
 8005cdc:	430b      	orrs	r3, r1
 8005cde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005cea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	4956      	ldr	r1, [pc, #344]	; (8005e4c <HAL_I2C_Init+0x25c>)
 8005cf4:	428b      	cmp	r3, r1
 8005cf6:	d80d      	bhi.n	8005d14 <HAL_I2C_Init+0x124>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	1e59      	subs	r1, r3, #1
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d06:	3301      	adds	r3, #1
 8005d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	bf38      	it	cc
 8005d10:	2304      	movcc	r3, #4
 8005d12:	e04f      	b.n	8005db4 <HAL_I2C_Init+0x1c4>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d111      	bne.n	8005d40 <HAL_I2C_Init+0x150>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	1e58      	subs	r0, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6859      	ldr	r1, [r3, #4]
 8005d24:	460b      	mov	r3, r1
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	440b      	add	r3, r1
 8005d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d2e:	3301      	adds	r3, #1
 8005d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	bf0c      	ite	eq
 8005d38:	2301      	moveq	r3, #1
 8005d3a:	2300      	movne	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	e012      	b.n	8005d66 <HAL_I2C_Init+0x176>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	1e58      	subs	r0, r3, #1
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6859      	ldr	r1, [r3, #4]
 8005d48:	460b      	mov	r3, r1
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	440b      	add	r3, r1
 8005d4e:	0099      	lsls	r1, r3, #2
 8005d50:	440b      	add	r3, r1
 8005d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d56:	3301      	adds	r3, #1
 8005d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bf0c      	ite	eq
 8005d60:	2301      	moveq	r3, #1
 8005d62:	2300      	movne	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <HAL_I2C_Init+0x17e>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e022      	b.n	8005db4 <HAL_I2C_Init+0x1c4>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10e      	bne.n	8005d94 <HAL_I2C_Init+0x1a4>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1e58      	subs	r0, r3, #1
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6859      	ldr	r1, [r3, #4]
 8005d7e:	460b      	mov	r3, r1
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	440b      	add	r3, r1
 8005d84:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d88:	3301      	adds	r3, #1
 8005d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d92:	e00f      	b.n	8005db4 <HAL_I2C_Init+0x1c4>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	1e58      	subs	r0, r3, #1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6859      	ldr	r1, [r3, #4]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	440b      	add	r3, r1
 8005da2:	0099      	lsls	r1, r3, #2
 8005da4:	440b      	add	r3, r1
 8005da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005daa:	3301      	adds	r3, #1
 8005dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005db4:	6879      	ldr	r1, [r7, #4]
 8005db6:	6809      	ldr	r1, [r1, #0]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69da      	ldr	r2, [r3, #28]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005de2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	6911      	ldr	r1, [r2, #16]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	68d2      	ldr	r2, [r2, #12]
 8005dee:	4311      	orrs	r1, r2
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	6812      	ldr	r2, [r2, #0]
 8005df4:	430b      	orrs	r3, r1
 8005df6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	695a      	ldr	r2, [r3, #20]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f042 0201 	orr.w	r2, r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	000186a0 	.word	0x000186a0
 8005e50:	001e847f 	.word	0x001e847f
 8005e54:	003d08ff 	.word	0x003d08ff
 8005e58:	431bde83 	.word	0x431bde83
 8005e5c:	10624dd3 	.word	0x10624dd3

08005e60 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b08c      	sub	sp, #48	; 0x30
 8005e64:	af02      	add	r7, sp, #8
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	4608      	mov	r0, r1
 8005e6a:	4611      	mov	r1, r2
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	4603      	mov	r3, r0
 8005e70:	817b      	strh	r3, [r7, #10]
 8005e72:	460b      	mov	r3, r1
 8005e74:	813b      	strh	r3, [r7, #8]
 8005e76:	4613      	mov	r3, r2
 8005e78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e7a:	f7ff fb7f 	bl	800557c <HAL_GetTick>
 8005e7e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b20      	cmp	r3, #32
 8005e8a:	f040 8208 	bne.w	800629e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	2319      	movs	r3, #25
 8005e94:	2201      	movs	r2, #1
 8005e96:	497b      	ldr	r1, [pc, #492]	; (8006084 <HAL_I2C_Mem_Read+0x224>)
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 faed 	bl	8006478 <I2C_WaitOnFlagUntilTimeout>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d001      	beq.n	8005ea8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e1fb      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d101      	bne.n	8005eb6 <HAL_I2C_Mem_Read+0x56>
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	e1f4      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d007      	beq.n	8005edc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 0201 	orr.w	r2, r2, #1
 8005eda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005eea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2222      	movs	r2, #34	; 0x22
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2240      	movs	r2, #64	; 0x40
 8005ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4a5b      	ldr	r2, [pc, #364]	; (8006088 <HAL_I2C_Mem_Read+0x228>)
 8005f1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f1e:	88f8      	ldrh	r0, [r7, #6]
 8005f20:	893a      	ldrh	r2, [r7, #8]
 8005f22:	8979      	ldrh	r1, [r7, #10]
 8005f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f26:	9301      	str	r3, [sp, #4]
 8005f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 f9bc 	bl	80062ac <I2C_RequestMemoryRead>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e1b0      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d113      	bne.n	8005f6e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f46:	2300      	movs	r3, #0
 8005f48:	623b      	str	r3, [r7, #32]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	695b      	ldr	r3, [r3, #20]
 8005f50:	623b      	str	r3, [r7, #32]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	623b      	str	r3, [r7, #32]
 8005f5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	e184      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d11b      	bne.n	8005fae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f86:	2300      	movs	r3, #0
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	61fb      	str	r3, [r7, #28]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	61fb      	str	r3, [r7, #28]
 8005f9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	e164      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d11b      	bne.n	8005fee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	61bb      	str	r3, [r7, #24]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	61bb      	str	r3, [r7, #24]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	e144      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	695b      	ldr	r3, [r3, #20]
 8005ff8:	617b      	str	r3, [r7, #20]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	617b      	str	r3, [r7, #20]
 8006002:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006004:	e138      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800600a:	2b03      	cmp	r3, #3
 800600c:	f200 80f1 	bhi.w	80061f2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006014:	2b01      	cmp	r3, #1
 8006016:	d123      	bne.n	8006060 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800601a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f000 fb42 	bl	80066a6 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d001      	beq.n	800602c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e139      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691a      	ldr	r2, [r3, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006036:	b2d2      	uxtb	r2, r2
 8006038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006054:	b29b      	uxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	b29a      	uxth	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800605e:	e10b      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006064:	2b02      	cmp	r3, #2
 8006066:	d14e      	bne.n	8006106 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800606e:	2200      	movs	r2, #0
 8006070:	4906      	ldr	r1, [pc, #24]	; (800608c <HAL_I2C_Mem_Read+0x22c>)
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f000 fa00 	bl	8006478 <I2C_WaitOnFlagUntilTimeout>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d008      	beq.n	8006090 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e10e      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
 8006082:	bf00      	nop
 8006084:	00100002 	.word	0x00100002
 8006088:	ffff0000 	.word	0xffff0000
 800608c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800609e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	691a      	ldr	r2, [r3, #16]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	b2d2      	uxtb	r2, r2
 80060ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b2:	1c5a      	adds	r2, r3, #1
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060bc:	3b01      	subs	r3, #1
 80060be:	b29a      	uxth	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b01      	subs	r3, #1
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060dc:	b2d2      	uxtb	r2, r2
 80060de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	1c5a      	adds	r2, r3, #1
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ee:	3b01      	subs	r3, #1
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	3b01      	subs	r3, #1
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006104:	e0b8      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610c:	2200      	movs	r2, #0
 800610e:	4966      	ldr	r1, [pc, #408]	; (80062a8 <HAL_I2C_Mem_Read+0x448>)
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f000 f9b1 	bl	8006478 <I2C_WaitOnFlagUntilTimeout>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e0bf      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	691a      	ldr	r2, [r3, #16]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613a:	b2d2      	uxtb	r2, r2
 800613c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800614c:	3b01      	subs	r3, #1
 800614e:	b29a      	uxth	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006158:	b29b      	uxth	r3, r3
 800615a:	3b01      	subs	r3, #1
 800615c:	b29a      	uxth	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006168:	2200      	movs	r2, #0
 800616a:	494f      	ldr	r1, [pc, #316]	; (80062a8 <HAL_I2C_Mem_Read+0x448>)
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f983 	bl	8006478 <I2C_WaitOnFlagUntilTimeout>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e091      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800618a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691a      	ldr	r2, [r3, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619e:	1c5a      	adds	r2, r3, #1
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a8:	3b01      	subs	r3, #1
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	691a      	ldr	r2, [r3, #16]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80061f0:	e042      	b.n	8006278 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 fa55 	bl	80066a6 <I2C_WaitOnRXNEFlagUntilTimeout>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e04c      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	691a      	ldr	r2, [r3, #16]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006222:	3b01      	subs	r3, #1
 8006224:	b29a      	uxth	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b01      	subs	r3, #1
 8006232:	b29a      	uxth	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f003 0304 	and.w	r3, r3, #4
 8006242:	2b04      	cmp	r3, #4
 8006244:	d118      	bne.n	8006278 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	691a      	ldr	r2, [r3, #16]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006262:	3b01      	subs	r3, #1
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800626e:	b29b      	uxth	r3, r3
 8006270:	3b01      	subs	r3, #1
 8006272:	b29a      	uxth	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800627c:	2b00      	cmp	r3, #0
 800627e:	f47f aec2 	bne.w	8006006 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2220      	movs	r2, #32
 8006286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	e000      	b.n	80062a0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800629e:	2302      	movs	r3, #2
  }
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3728      	adds	r7, #40	; 0x28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	00010004 	.word	0x00010004

080062ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b088      	sub	sp, #32
 80062b0:	af02      	add	r7, sp, #8
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	4608      	mov	r0, r1
 80062b6:	4611      	mov	r1, r2
 80062b8:	461a      	mov	r2, r3
 80062ba:	4603      	mov	r3, r0
 80062bc:	817b      	strh	r3, [r7, #10]
 80062be:	460b      	mov	r3, r1
 80062c0:	813b      	strh	r3, [r7, #8]
 80062c2:	4613      	mov	r3, r2
 80062c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	9300      	str	r3, [sp, #0]
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 f8c0 	bl	8006478 <I2C_WaitOnFlagUntilTimeout>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00c      	beq.n	8006318 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006308:	2b00      	cmp	r3, #0
 800630a:	d003      	beq.n	8006314 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006312:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e0a9      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006318:	897b      	ldrh	r3, [r7, #10]
 800631a:	b2db      	uxtb	r3, r3
 800631c:	461a      	mov	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006326:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632a:	6a3a      	ldr	r2, [r7, #32]
 800632c:	4951      	ldr	r1, [pc, #324]	; (8006474 <I2C_RequestMemoryRead+0x1c8>)
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 f8f9 	bl	8006526 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e096      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800633e:	2300      	movs	r3, #0
 8006340:	617b      	str	r3, [r7, #20]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	617b      	str	r3, [r7, #20]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	617b      	str	r3, [r7, #20]
 8006352:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006356:	6a39      	ldr	r1, [r7, #32]
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 f963 	bl	8006624 <I2C_WaitOnTXEFlagUntilTimeout>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00d      	beq.n	8006380 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006368:	2b04      	cmp	r3, #4
 800636a:	d107      	bne.n	800637c <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800637a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e075      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006380:	88fb      	ldrh	r3, [r7, #6]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d105      	bne.n	8006392 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006386:	893b      	ldrh	r3, [r7, #8]
 8006388:	b2da      	uxtb	r2, r3
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	611a      	str	r2, [r3, #16]
 8006390:	e021      	b.n	80063d6 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006392:	893b      	ldrh	r3, [r7, #8]
 8006394:	0a1b      	lsrs	r3, r3, #8
 8006396:	b29b      	uxth	r3, r3
 8006398:	b2da      	uxtb	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a2:	6a39      	ldr	r1, [r7, #32]
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f93d 	bl	8006624 <I2C_WaitOnTXEFlagUntilTimeout>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00d      	beq.n	80063cc <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b4:	2b04      	cmp	r3, #4
 80063b6:	d107      	bne.n	80063c8 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e04f      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063cc:	893b      	ldrh	r3, [r7, #8]
 80063ce:	b2da      	uxtb	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d8:	6a39      	ldr	r1, [r7, #32]
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f922 	bl	8006624 <I2C_WaitOnTXEFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00d      	beq.n	8006402 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d107      	bne.n	80063fe <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e034      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006410:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	6a3b      	ldr	r3, [r7, #32]
 8006418:	2200      	movs	r2, #0
 800641a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 f82a 	bl	8006478 <I2C_WaitOnFlagUntilTimeout>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00c      	beq.n	8006444 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800643e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e013      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006444:	897b      	ldrh	r3, [r7, #10]
 8006446:	b2db      	uxtb	r3, r3
 8006448:	f043 0301 	orr.w	r3, r3, #1
 800644c:	b2da      	uxtb	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	6a3a      	ldr	r2, [r7, #32]
 8006458:	4906      	ldr	r1, [pc, #24]	; (8006474 <I2C_RequestMemoryRead+0x1c8>)
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 f863 	bl	8006526 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e000      	b.n	800646c <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	3718      	adds	r7, #24
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}
 8006474:	00010002 	.word	0x00010002

08006478 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	603b      	str	r3, [r7, #0]
 8006484:	4613      	mov	r3, r2
 8006486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006488:	e025      	b.n	80064d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006490:	d021      	beq.n	80064d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006492:	f7ff f873 	bl	800557c <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d302      	bcc.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d116      	bne.n	80064d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2220      	movs	r2, #32
 80064b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c2:	f043 0220 	orr.w	r2, r3, #32
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e023      	b.n	800651e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	0c1b      	lsrs	r3, r3, #16
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d10d      	bne.n	80064fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	43da      	mvns	r2, r3
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	4013      	ands	r3, r2
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	bf0c      	ite	eq
 80064f2:	2301      	moveq	r3, #1
 80064f4:	2300      	movne	r3, #0
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	461a      	mov	r2, r3
 80064fa:	e00c      	b.n	8006516 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	43da      	mvns	r2, r3
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	4013      	ands	r3, r2
 8006508:	b29b      	uxth	r3, r3
 800650a:	2b00      	cmp	r3, #0
 800650c:	bf0c      	ite	eq
 800650e:	2301      	moveq	r3, #1
 8006510:	2300      	movne	r3, #0
 8006512:	b2db      	uxtb	r3, r3
 8006514:	461a      	mov	r2, r3
 8006516:	79fb      	ldrb	r3, [r7, #7]
 8006518:	429a      	cmp	r2, r3
 800651a:	d0b6      	beq.n	800648a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3710      	adds	r7, #16
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}

08006526 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b084      	sub	sp, #16
 800652a:	af00      	add	r7, sp, #0
 800652c:	60f8      	str	r0, [r7, #12]
 800652e:	60b9      	str	r1, [r7, #8]
 8006530:	607a      	str	r2, [r7, #4]
 8006532:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006534:	e051      	b.n	80065da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006544:	d123      	bne.n	800658e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006554:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800655e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2220      	movs	r2, #32
 800656a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657a:	f043 0204 	orr.w	r2, r3, #4
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e046      	b.n	800661c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006594:	d021      	beq.n	80065da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006596:	f7fe fff1 	bl	800557c <HAL_GetTick>
 800659a:	4602      	mov	r2, r0
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d302      	bcc.n	80065ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d116      	bne.n	80065da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	f043 0220 	orr.w	r2, r3, #32
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e020      	b.n	800661c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	0c1b      	lsrs	r3, r3, #16
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d10c      	bne.n	80065fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	43da      	mvns	r2, r3
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	4013      	ands	r3, r2
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	bf14      	ite	ne
 80065f6:	2301      	movne	r3, #1
 80065f8:	2300      	moveq	r3, #0
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	e00b      	b.n	8006616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	699b      	ldr	r3, [r3, #24]
 8006604:	43da      	mvns	r2, r3
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	4013      	ands	r3, r2
 800660a:	b29b      	uxth	r3, r3
 800660c:	2b00      	cmp	r3, #0
 800660e:	bf14      	ite	ne
 8006610:	2301      	movne	r3, #1
 8006612:	2300      	moveq	r3, #0
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d18d      	bne.n	8006536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006630:	e02d      	b.n	800668e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f000 f88d 	bl	8006752 <I2C_IsAcknowledgeFailed>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e02d      	b.n	800669e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006648:	d021      	beq.n	800668e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800664a:	f7fe ff97 	bl	800557c <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	429a      	cmp	r2, r3
 8006658:	d302      	bcc.n	8006660 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d116      	bne.n	800668e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2220      	movs	r2, #32
 800666a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800667a:	f043 0220 	orr.w	r2, r3, #32
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e007      	b.n	800669e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006698:	2b80      	cmp	r3, #128	; 0x80
 800669a:	d1ca      	bne.n	8006632 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b084      	sub	sp, #16
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066b2:	e042      	b.n	800673a <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	f003 0310 	and.w	r3, r3, #16
 80066be:	2b10      	cmp	r3, #16
 80066c0:	d119      	bne.n	80066f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f06f 0210 	mvn.w	r2, #16
 80066ca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2220      	movs	r2, #32
 80066d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e029      	b.n	800674a <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066f6:	f7fe ff41 	bl	800557c <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	429a      	cmp	r2, r3
 8006704:	d302      	bcc.n	800670c <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d116      	bne.n	800673a <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2220      	movs	r2, #32
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006726:	f043 0220 	orr.w	r2, r3, #32
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e007      	b.n	800674a <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006744:	2b40      	cmp	r3, #64	; 0x40
 8006746:	d1b5      	bne.n	80066b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006752:	b480      	push	{r7}
 8006754:	b083      	sub	sp, #12
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	695b      	ldr	r3, [r3, #20]
 8006760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006768:	d11b      	bne.n	80067a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006772:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2220      	movs	r2, #32
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	f043 0204 	orr.w	r2, r3, #4
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e000      	b.n	80067a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80067b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067b2:	b08f      	sub	sp, #60	; 0x3c
 80067b4:	af0a      	add	r7, sp, #40	; 0x28
 80067b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e10f      	b.n	80069e2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d106      	bne.n	80067e2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f010 fa23 	bl	8016c28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2203      	movs	r2, #3
 80067e6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d102      	bne.n	80067fc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4618      	mov	r0, r3
 8006802:	f004 ff4e 	bl	800b6a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	603b      	str	r3, [r7, #0]
 800680c:	687e      	ldr	r6, [r7, #4]
 800680e:	466d      	mov	r5, sp
 8006810:	f106 0410 	add.w	r4, r6, #16
 8006814:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006816:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800681a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800681c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006820:	e885 0003 	stmia.w	r5, {r0, r1}
 8006824:	1d33      	adds	r3, r6, #4
 8006826:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006828:	6838      	ldr	r0, [r7, #0]
 800682a:	f004 fe25 	bl	800b478 <USB_CoreInit>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d005      	beq.n	8006840 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0d0      	b.n	80069e2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2100      	movs	r1, #0
 8006846:	4618      	mov	r0, r3
 8006848:	f004 ff3c 	bl	800b6c4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800684c:	2300      	movs	r3, #0
 800684e:	73fb      	strb	r3, [r7, #15]
 8006850:	e04a      	b.n	80068e8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006852:	7bfa      	ldrb	r2, [r7, #15]
 8006854:	6879      	ldr	r1, [r7, #4]
 8006856:	4613      	mov	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	1a9b      	subs	r3, r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	440b      	add	r3, r1
 8006860:	333d      	adds	r3, #61	; 0x3d
 8006862:	2201      	movs	r2, #1
 8006864:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006866:	7bfa      	ldrb	r2, [r7, #15]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	1a9b      	subs	r3, r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	333c      	adds	r3, #60	; 0x3c
 8006876:	7bfa      	ldrb	r2, [r7, #15]
 8006878:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800687a:	7bfa      	ldrb	r2, [r7, #15]
 800687c:	7bfb      	ldrb	r3, [r7, #15]
 800687e:	b298      	uxth	r0, r3
 8006880:	6879      	ldr	r1, [r7, #4]
 8006882:	4613      	mov	r3, r2
 8006884:	00db      	lsls	r3, r3, #3
 8006886:	1a9b      	subs	r3, r3, r2
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	440b      	add	r3, r1
 800688c:	3342      	adds	r3, #66	; 0x42
 800688e:	4602      	mov	r2, r0
 8006890:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006892:	7bfa      	ldrb	r2, [r7, #15]
 8006894:	6879      	ldr	r1, [r7, #4]
 8006896:	4613      	mov	r3, r2
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	1a9b      	subs	r3, r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	440b      	add	r3, r1
 80068a0:	333f      	adds	r3, #63	; 0x3f
 80068a2:	2200      	movs	r2, #0
 80068a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80068a6:	7bfa      	ldrb	r2, [r7, #15]
 80068a8:	6879      	ldr	r1, [r7, #4]
 80068aa:	4613      	mov	r3, r2
 80068ac:	00db      	lsls	r3, r3, #3
 80068ae:	1a9b      	subs	r3, r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	440b      	add	r3, r1
 80068b4:	3344      	adds	r3, #68	; 0x44
 80068b6:	2200      	movs	r2, #0
 80068b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80068ba:	7bfa      	ldrb	r2, [r7, #15]
 80068bc:	6879      	ldr	r1, [r7, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	00db      	lsls	r3, r3, #3
 80068c2:	1a9b      	subs	r3, r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	440b      	add	r3, r1
 80068c8:	3348      	adds	r3, #72	; 0x48
 80068ca:	2200      	movs	r2, #0
 80068cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80068ce:	7bfa      	ldrb	r2, [r7, #15]
 80068d0:	6879      	ldr	r1, [r7, #4]
 80068d2:	4613      	mov	r3, r2
 80068d4:	00db      	lsls	r3, r3, #3
 80068d6:	1a9b      	subs	r3, r3, r2
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	440b      	add	r3, r1
 80068dc:	3350      	adds	r3, #80	; 0x50
 80068de:	2200      	movs	r2, #0
 80068e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	3301      	adds	r3, #1
 80068e6:	73fb      	strb	r3, [r7, #15]
 80068e8:	7bfa      	ldrb	r2, [r7, #15]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d3af      	bcc.n	8006852 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068f2:	2300      	movs	r3, #0
 80068f4:	73fb      	strb	r3, [r7, #15]
 80068f6:	e044      	b.n	8006982 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80068f8:	7bfa      	ldrb	r2, [r7, #15]
 80068fa:	6879      	ldr	r1, [r7, #4]
 80068fc:	4613      	mov	r3, r2
 80068fe:	00db      	lsls	r3, r3, #3
 8006900:	1a9b      	subs	r3, r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	440b      	add	r3, r1
 8006906:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800690a:	2200      	movs	r2, #0
 800690c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800690e:	7bfa      	ldrb	r2, [r7, #15]
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	4613      	mov	r3, r2
 8006914:	00db      	lsls	r3, r3, #3
 8006916:	1a9b      	subs	r3, r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	440b      	add	r3, r1
 800691c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006920:	7bfa      	ldrb	r2, [r7, #15]
 8006922:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006924:	7bfa      	ldrb	r2, [r7, #15]
 8006926:	6879      	ldr	r1, [r7, #4]
 8006928:	4613      	mov	r3, r2
 800692a:	00db      	lsls	r3, r3, #3
 800692c:	1a9b      	subs	r3, r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	440b      	add	r3, r1
 8006932:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006936:	2200      	movs	r2, #0
 8006938:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800693a:	7bfa      	ldrb	r2, [r7, #15]
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	4613      	mov	r3, r2
 8006940:	00db      	lsls	r3, r3, #3
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	440b      	add	r3, r1
 8006948:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800694c:	2200      	movs	r2, #0
 800694e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006950:	7bfa      	ldrb	r2, [r7, #15]
 8006952:	6879      	ldr	r1, [r7, #4]
 8006954:	4613      	mov	r3, r2
 8006956:	00db      	lsls	r3, r3, #3
 8006958:	1a9b      	subs	r3, r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	440b      	add	r3, r1
 800695e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006962:	2200      	movs	r2, #0
 8006964:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006966:	7bfa      	ldrb	r2, [r7, #15]
 8006968:	6879      	ldr	r1, [r7, #4]
 800696a:	4613      	mov	r3, r2
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	440b      	add	r3, r1
 8006974:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006978:	2200      	movs	r2, #0
 800697a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	3301      	adds	r3, #1
 8006980:	73fb      	strb	r3, [r7, #15]
 8006982:	7bfa      	ldrb	r2, [r7, #15]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	429a      	cmp	r2, r3
 800698a:	d3b5      	bcc.n	80068f8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	603b      	str	r3, [r7, #0]
 8006992:	687e      	ldr	r6, [r7, #4]
 8006994:	466d      	mov	r5, sp
 8006996:	f106 0410 	add.w	r4, r6, #16
 800699a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800699c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800699e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80069a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80069a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80069a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80069aa:	1d33      	adds	r3, r6, #4
 80069ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80069ae:	6838      	ldr	r0, [r7, #0]
 80069b0:	f004 feb2 	bl	800b718 <USB_DevInit>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d005      	beq.n	80069c6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2202      	movs	r2, #2
 80069be:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e00d      	b.n	80069e2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2201      	movs	r2, #1
 80069d2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4618      	mov	r0, r3
 80069dc:	f005 fea7 	bl	800c72e <USB_DevDisconnect>

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080069ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d101      	bne.n	8006a06 <HAL_PCD_Start+0x1c>
 8006a02:	2302      	movs	r3, #2
 8006a04:	e020      	b.n	8006a48 <HAL_PCD_Start+0x5e>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d109      	bne.n	8006a2a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d005      	beq.n	8006a2a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f005 fe65 	bl	800c6fe <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f004 fe21 	bl	800b680 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006a50:	b590      	push	{r4, r7, lr}
 8006a52:	b08d      	sub	sp, #52	; 0x34
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f005 ff0c 	bl	800c884 <USB_GetMode>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f040 838e 	bne.w	8007190 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f005 fe70 	bl	800c75e <USB_ReadInterrupts>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 8384 	beq.w	800718e <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f005 fe67 	bl	800c75e <USB_ReadInterrupts>
 8006a90:	4603      	mov	r3, r0
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d107      	bne.n	8006aaa <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	695a      	ldr	r2, [r3, #20]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f002 0202 	and.w	r2, r2, #2
 8006aa8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f005 fe55 	bl	800c75e <USB_ReadInterrupts>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006aba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006abe:	d17b      	bne.n	8006bb8 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f005 fe5b 	bl	800c784 <USB_ReadDevAllOutEpInterrupt>
 8006ace:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006ad0:	e06f      	b.n	8006bb2 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad4:	f003 0301 	and.w	r3, r3, #1
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d064      	beq.n	8006ba6 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ae2:	b2d2      	uxtb	r2, r2
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f005 fe80 	bl	800c7ec <USB_ReadDevOutEPInterrupt>
 8006aec:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00c      	beq.n	8006b12 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b04:	461a      	mov	r2, r3
 8006b06:	2301      	movs	r3, #1
 8006b08:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006b0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fe0d 	bl	800772c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	f003 0308 	and.w	r3, r3, #8
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00c      	beq.n	8006b36 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006b1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 ff0c 	bl	800793c <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b26:	015a      	lsls	r2, r3, #5
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b30:	461a      	mov	r2, r3
 8006b32:	2308      	movs	r3, #8
 8006b34:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	f003 0310 	and.w	r3, r3, #16
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d008      	beq.n	8006b52 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	2310      	movs	r3, #16
 8006b50:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d015      	beq.n	8006b88 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d108      	bne.n	8006b76 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6818      	ldr	r0, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006b6e:	461a      	mov	r2, r3
 8006b70:	2101      	movs	r1, #1
 8006b72:	f005 fecb 	bl	800c90c <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b78:	015a      	lsls	r2, r3, #5
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b82:	461a      	mov	r2, r3
 8006b84:	2320      	movs	r3, #32
 8006b86:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d009      	beq.n	8006ba6 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b94:	015a      	lsls	r2, r3, #5
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	4413      	add	r3, r2
 8006b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006ba4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba8:	3301      	adds	r3, #1
 8006baa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bae:	085b      	lsrs	r3, r3, #1
 8006bb0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d18c      	bne.n	8006ad2 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f005 fdce 	bl	800c75e <USB_ReadInterrupts>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bc8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006bcc:	f040 80c4 	bne.w	8006d58 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f005 fdef 	bl	800c7b8 <USB_ReadDevAllInEpInterrupt>
 8006bda:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006be0:	e0b6      	b.n	8006d50 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 80ab 	beq.w	8006d44 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bf4:	b2d2      	uxtb	r2, r2
 8006bf6:	4611      	mov	r1, r2
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f005 fe15 	bl	800c828 <USB_ReadDevInEPInterrupt>
 8006bfe:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d05b      	beq.n	8006cc2 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	2201      	movs	r2, #1
 8006c12:	fa02 f303 	lsl.w	r3, r2, r3
 8006c16:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	43db      	mvns	r3, r3
 8006c24:	69f9      	ldr	r1, [r7, #28]
 8006c26:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c30:	015a      	lsls	r2, r3, #5
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	4413      	add	r3, r2
 8006c36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d11b      	bne.n	8006c80 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006c48:	6879      	ldr	r1, [r7, #4]
 8006c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	00db      	lsls	r3, r3, #3
 8006c50:	1a9b      	subs	r3, r3, r2
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	440b      	add	r3, r1
 8006c56:	3348      	adds	r3, #72	; 0x48
 8006c58:	6819      	ldr	r1, [r3, #0]
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c5e:	4613      	mov	r3, r2
 8006c60:	00db      	lsls	r3, r3, #3
 8006c62:	1a9b      	subs	r3, r3, r2
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	4403      	add	r3, r0
 8006c68:	3344      	adds	r3, #68	; 0x44
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4419      	add	r1, r3
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c72:	4613      	mov	r3, r2
 8006c74:	00db      	lsls	r3, r3, #3
 8006c76:	1a9b      	subs	r3, r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4403      	add	r3, r0
 8006c7c:	3348      	adds	r3, #72	; 0x48
 8006c7e:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	4619      	mov	r1, r3
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f010 f867 	bl	8016d5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d116      	bne.n	8006cc2 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d113      	bne.n	8006cc2 <HAL_PCD_IRQHandler+0x272>
 8006c9a:	6879      	ldr	r1, [r7, #4]
 8006c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	00db      	lsls	r3, r3, #3
 8006ca2:	1a9b      	subs	r3, r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	440b      	add	r3, r1
 8006ca8:	3350      	adds	r3, #80	; 0x50
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d108      	bne.n	8006cc2 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6818      	ldr	r0, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006cba:	461a      	mov	r2, r3
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	f005 fe25 	bl	800c90c <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d008      	beq.n	8006cde <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cce:	015a      	lsls	r2, r3, #5
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd8:	461a      	mov	r2, r3
 8006cda:	2308      	movs	r3, #8
 8006cdc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	f003 0310 	and.w	r3, r3, #16
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d008      	beq.n	8006cfa <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cea:	015a      	lsls	r2, r3, #5
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	4413      	add	r3, r2
 8006cf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	2310      	movs	r3, #16
 8006cf8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d008      	beq.n	8006d16 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d10:	461a      	mov	r2, r3
 8006d12:	2340      	movs	r3, #64	; 0x40
 8006d14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d008      	beq.n	8006d32 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	2302      	movs	r3, #2
 8006d30:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d003      	beq.n	8006d44 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 fc67 	bl	8007612 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	3301      	adds	r3, #1
 8006d48:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4c:	085b      	lsrs	r3, r3, #1
 8006d4e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f47f af45 	bne.w	8006be2 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f005 fcfe 	bl	800c75e <USB_ReadInterrupts>
 8006d62:	4603      	mov	r3, r0
 8006d64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d6c:	d122      	bne.n	8006db4 <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	69fa      	ldr	r2, [r7, #28]
 8006d78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d7c:	f023 0301 	bic.w	r3, r3, #1
 8006d80:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d108      	bne.n	8006d9e <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006d94:	2100      	movs	r1, #0
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fe88 	bl	8007aac <HAL_PCDEx_LPM_Callback>
 8006d9c:	e002      	b.n	8006da4 <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f010 f848 	bl	8016e34 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	695a      	ldr	r2, [r3, #20]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006db2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4618      	mov	r0, r3
 8006dba:	f005 fcd0 	bl	800c75e <USB_ReadInterrupts>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc8:	d112      	bne.n	8006df0 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d102      	bne.n	8006de0 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f010 f804 	bl	8016de8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	695a      	ldr	r2, [r3, #20]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006dee:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4618      	mov	r0, r3
 8006df6:	f005 fcb2 	bl	800c75e <USB_ReadInterrupts>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e04:	f040 80a7 	bne.w	8006f56 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	69fa      	ldr	r2, [r7, #28]
 8006e12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e16:	f023 0301 	bic.w	r3, r3, #1
 8006e1a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2110      	movs	r1, #16
 8006e22:	4618      	mov	r0, r3
 8006e24:	f004 fdea 	bl	800b9fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e28:	2300      	movs	r3, #0
 8006e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e2c:	e036      	b.n	8006e9c <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e30:	015a      	lsls	r2, r3, #5
 8006e32:	69fb      	ldr	r3, [r7, #28]
 8006e34:	4413      	add	r3, r2
 8006e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e40:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e44:	015a      	lsls	r2, r3, #5
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	4413      	add	r3, r2
 8006e4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e52:	0151      	lsls	r1, r2, #5
 8006e54:	69fa      	ldr	r2, [r7, #28]
 8006e56:	440a      	add	r2, r1
 8006e58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e60:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e64:	015a      	lsls	r2, r3, #5
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	4413      	add	r3, r2
 8006e6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e6e:	461a      	mov	r2, r3
 8006e70:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e74:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e78:	015a      	lsls	r2, r3, #5
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e86:	0151      	lsls	r1, r2, #5
 8006e88:	69fa      	ldr	r2, [r7, #28]
 8006e8a:	440a      	add	r2, r1
 8006e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e94:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e98:	3301      	adds	r3, #1
 8006e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d3c3      	bcc.n	8006e2e <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	69fa      	ldr	r2, [r7, #28]
 8006eb0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006eb4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006eb8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d016      	beq.n	8006ef0 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ecc:	69fa      	ldr	r2, [r7, #28]
 8006ece:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ed2:	f043 030b 	orr.w	r3, r3, #11
 8006ed6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee2:	69fa      	ldr	r2, [r7, #28]
 8006ee4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ee8:	f043 030b 	orr.w	r3, r3, #11
 8006eec:	6453      	str	r3, [r2, #68]	; 0x44
 8006eee:	e015      	b.n	8006f1c <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	69fa      	ldr	r2, [r7, #28]
 8006efa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006efe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006f02:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006f06:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006f08:	69fb      	ldr	r3, [r7, #28]
 8006f0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	69fa      	ldr	r2, [r7, #28]
 8006f12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f16:	f043 030b 	orr.w	r3, r3, #11
 8006f1a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	69fa      	ldr	r2, [r7, #28]
 8006f26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f2a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006f2e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6818      	ldr	r0, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006f40:	461a      	mov	r2, r3
 8006f42:	f005 fce3 	bl	800c90c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	695a      	ldr	r2, [r3, #20]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006f54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f005 fbff 	bl	800c75e <USB_ReadInterrupts>
 8006f60:	4603      	mov	r3, r0
 8006f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f6a:	d124      	bne.n	8006fb6 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4618      	mov	r0, r3
 8006f72:	f005 fc95 	bl	800c8a0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f004 fd9f 	bl	800babe <USB_GetDevSpeed>
 8006f80:	4603      	mov	r3, r0
 8006f82:	461a      	mov	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681c      	ldr	r4, [r3, #0]
 8006f8c:	f001 f9c8 	bl	8008320 <HAL_RCC_GetHCLKFreq>
 8006f90:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	461a      	mov	r2, r3
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f004 face 	bl	800b53c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f00f ff02 	bl	8016daa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	695a      	ldr	r2, [r3, #20]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006fb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f005 fbcf 	bl	800c75e <USB_ReadInterrupts>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	f003 0310 	and.w	r3, r3, #16
 8006fc6:	2b10      	cmp	r3, #16
 8006fc8:	d161      	bne.n	800708e <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	699a      	ldr	r2, [r3, #24]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f022 0210 	bic.w	r2, r2, #16
 8006fd8:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f003 020f 	and.w	r2, r3, #15
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	00db      	lsls	r3, r3, #3
 8006fea:	1a9b      	subs	r3, r3, r2
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	0c5b      	lsrs	r3, r3, #17
 8006ffe:	f003 030f 	and.w	r3, r3, #15
 8007002:	2b02      	cmp	r3, #2
 8007004:	d124      	bne.n	8007050 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800700c:	4013      	ands	r3, r2
 800700e:	2b00      	cmp	r3, #0
 8007010:	d035      	beq.n	800707e <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	091b      	lsrs	r3, r3, #4
 800701a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800701c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007020:	b29b      	uxth	r3, r3
 8007022:	461a      	mov	r2, r3
 8007024:	6a38      	ldr	r0, [r7, #32]
 8007026:	f005 fa47 	bl	800c4b8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	68da      	ldr	r2, [r3, #12]
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	091b      	lsrs	r3, r3, #4
 8007032:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007036:	441a      	add	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	699a      	ldr	r2, [r3, #24]
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	091b      	lsrs	r3, r3, #4
 8007044:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007048:	441a      	add	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	619a      	str	r2, [r3, #24]
 800704e:	e016      	b.n	800707e <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	0c5b      	lsrs	r3, r3, #17
 8007054:	f003 030f 	and.w	r3, r3, #15
 8007058:	2b06      	cmp	r3, #6
 800705a:	d110      	bne.n	800707e <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007062:	2208      	movs	r2, #8
 8007064:	4619      	mov	r1, r3
 8007066:	6a38      	ldr	r0, [r7, #32]
 8007068:	f005 fa26 	bl	800c4b8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	699a      	ldr	r2, [r3, #24]
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	091b      	lsrs	r3, r3, #4
 8007074:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007078:	441a      	add	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	699a      	ldr	r2, [r3, #24]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f042 0210 	orr.w	r2, r2, #16
 800708c:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4618      	mov	r0, r3
 8007094:	f005 fb63 	bl	800c75e <USB_ReadInterrupts>
 8007098:	4603      	mov	r3, r0
 800709a:	f003 0308 	and.w	r3, r3, #8
 800709e:	2b08      	cmp	r3, #8
 80070a0:	d10a      	bne.n	80070b8 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f00f fe73 	bl	8016d8e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	695a      	ldr	r2, [r3, #20]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f002 0208 	and.w	r2, r2, #8
 80070b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4618      	mov	r0, r3
 80070be:	f005 fb4e 	bl	800c75e <USB_ReadInterrupts>
 80070c2:	4603      	mov	r3, r0
 80070c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070cc:	d10f      	bne.n	80070ee <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80070ce:	2300      	movs	r3, #0
 80070d0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80070d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	4619      	mov	r1, r3
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f00f fecb 	bl	8016e74 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695a      	ldr	r2, [r3, #20]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80070ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f005 fb33 	bl	800c75e <USB_ReadInterrupts>
 80070f8:	4603      	mov	r3, r0
 80070fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007102:	d10f      	bne.n	8007124 <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007104:	2300      	movs	r3, #0
 8007106:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710a:	b2db      	uxtb	r3, r3
 800710c:	4619      	mov	r1, r3
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f00f fe9e 	bl	8016e50 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695a      	ldr	r2, [r3, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4618      	mov	r0, r3
 800712a:	f005 fb18 	bl	800c75e <USB_ReadInterrupts>
 800712e:	4603      	mov	r3, r0
 8007130:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007138:	d10a      	bne.n	8007150 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f00f feac 	bl	8016e98 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	695a      	ldr	r2, [r3, #20]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800714e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4618      	mov	r0, r3
 8007156:	f005 fb02 	bl	800c75e <USB_ReadInterrupts>
 800715a:	4603      	mov	r3, r0
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b04      	cmp	r3, #4
 8007162:	d115      	bne.n	8007190 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	f003 0304 	and.w	r3, r3, #4
 8007172:	2b00      	cmp	r3, #0
 8007174:	d002      	beq.n	800717c <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f00f fe9c 	bl	8016eb4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6859      	ldr	r1, [r3, #4]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	430a      	orrs	r2, r1
 800718a:	605a      	str	r2, [r3, #4]
 800718c:	e000      	b.n	8007190 <HAL_PCD_IRQHandler+0x740>
      return;
 800718e:	bf00      	nop
    }
  }
}
 8007190:	3734      	adds	r7, #52	; 0x34
 8007192:	46bd      	mov	sp, r7
 8007194:	bd90      	pop	{r4, r7, pc}

08007196 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b082      	sub	sp, #8
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	460b      	mov	r3, r1
 80071a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d101      	bne.n	80071b0 <HAL_PCD_SetAddress+0x1a>
 80071ac:	2302      	movs	r3, #2
 80071ae:	e013      	b.n	80071d8 <HAL_PCD_SetAddress+0x42>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	78fa      	ldrb	r2, [r7, #3]
 80071bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	78fa      	ldrb	r2, [r7, #3]
 80071c6:	4611      	mov	r1, r2
 80071c8:	4618      	mov	r0, r3
 80071ca:	f005 fa72 	bl	800c6b2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3708      	adds	r7, #8
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	4608      	mov	r0, r1
 80071ea:	4611      	mov	r1, r2
 80071ec:	461a      	mov	r2, r3
 80071ee:	4603      	mov	r3, r0
 80071f0:	70fb      	strb	r3, [r7, #3]
 80071f2:	460b      	mov	r3, r1
 80071f4:	803b      	strh	r3, [r7, #0]
 80071f6:	4613      	mov	r3, r2
 80071f8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80071fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007202:	2b00      	cmp	r3, #0
 8007204:	da0f      	bge.n	8007226 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007206:	78fb      	ldrb	r3, [r7, #3]
 8007208:	f003 020f 	and.w	r2, r3, #15
 800720c:	4613      	mov	r3, r2
 800720e:	00db      	lsls	r3, r3, #3
 8007210:	1a9b      	subs	r3, r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	3338      	adds	r3, #56	; 0x38
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	4413      	add	r3, r2
 800721a:	3304      	adds	r3, #4
 800721c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2201      	movs	r2, #1
 8007222:	705a      	strb	r2, [r3, #1]
 8007224:	e00f      	b.n	8007246 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007226:	78fb      	ldrb	r3, [r7, #3]
 8007228:	f003 020f 	and.w	r2, r3, #15
 800722c:	4613      	mov	r3, r2
 800722e:	00db      	lsls	r3, r3, #3
 8007230:	1a9b      	subs	r3, r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	4413      	add	r3, r2
 800723c:	3304      	adds	r3, #4
 800723e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007246:	78fb      	ldrb	r3, [r7, #3]
 8007248:	f003 030f 	and.w	r3, r3, #15
 800724c:	b2da      	uxtb	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007252:	883a      	ldrh	r2, [r7, #0]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	78ba      	ldrb	r2, [r7, #2]
 800725c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	785b      	ldrb	r3, [r3, #1]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d004      	beq.n	8007270 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	b29a      	uxth	r2, r3
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007270:	78bb      	ldrb	r3, [r7, #2]
 8007272:	2b02      	cmp	r3, #2
 8007274:	d102      	bne.n	800727c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007282:	2b01      	cmp	r3, #1
 8007284:	d101      	bne.n	800728a <HAL_PCD_EP_Open+0xaa>
 8007286:	2302      	movs	r3, #2
 8007288:	e00e      	b.n	80072a8 <HAL_PCD_EP_Open+0xc8>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68f9      	ldr	r1, [r7, #12]
 8007298:	4618      	mov	r0, r3
 800729a:	f004 fc35 	bl	800bb08 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80072a6:	7afb      	ldrb	r3, [r7, #11]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	460b      	mov	r3, r1
 80072ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80072bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	da0f      	bge.n	80072e4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072c4:	78fb      	ldrb	r3, [r7, #3]
 80072c6:	f003 020f 	and.w	r2, r3, #15
 80072ca:	4613      	mov	r3, r2
 80072cc:	00db      	lsls	r3, r3, #3
 80072ce:	1a9b      	subs	r3, r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	3338      	adds	r3, #56	; 0x38
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	4413      	add	r3, r2
 80072d8:	3304      	adds	r3, #4
 80072da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2201      	movs	r2, #1
 80072e0:	705a      	strb	r2, [r3, #1]
 80072e2:	e00f      	b.n	8007304 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072e4:	78fb      	ldrb	r3, [r7, #3]
 80072e6:	f003 020f 	and.w	r2, r3, #15
 80072ea:	4613      	mov	r3, r2
 80072ec:	00db      	lsls	r3, r3, #3
 80072ee:	1a9b      	subs	r3, r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	4413      	add	r3, r2
 80072fa:	3304      	adds	r3, #4
 80072fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007304:	78fb      	ldrb	r3, [r7, #3]
 8007306:	f003 030f 	and.w	r3, r3, #15
 800730a:	b2da      	uxtb	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007316:	2b01      	cmp	r3, #1
 8007318:	d101      	bne.n	800731e <HAL_PCD_EP_Close+0x6e>
 800731a:	2302      	movs	r3, #2
 800731c:	e00e      	b.n	800733c <HAL_PCD_EP_Close+0x8c>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2201      	movs	r2, #1
 8007322:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68f9      	ldr	r1, [r7, #12]
 800732c:	4618      	mov	r0, r3
 800732e:	f004 fc73 	bl	800bc18 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3710      	adds	r7, #16
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b086      	sub	sp, #24
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	607a      	str	r2, [r7, #4]
 800734e:	603b      	str	r3, [r7, #0]
 8007350:	460b      	mov	r3, r1
 8007352:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007354:	7afb      	ldrb	r3, [r7, #11]
 8007356:	f003 020f 	and.w	r2, r3, #15
 800735a:	4613      	mov	r3, r2
 800735c:	00db      	lsls	r3, r3, #3
 800735e:	1a9b      	subs	r3, r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	4413      	add	r3, r2
 800736a:	3304      	adds	r3, #4
 800736c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	2200      	movs	r2, #0
 800737e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	2200      	movs	r2, #0
 8007384:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007386:	7afb      	ldrb	r3, [r7, #11]
 8007388:	f003 030f 	and.w	r3, r3, #15
 800738c:	b2da      	uxtb	r2, r3
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d102      	bne.n	80073a0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80073a0:	7afb      	ldrb	r3, [r7, #11]
 80073a2:	f003 030f 	and.w	r3, r3, #15
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d109      	bne.n	80073be <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6818      	ldr	r0, [r3, #0]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	461a      	mov	r2, r3
 80073b6:	6979      	ldr	r1, [r7, #20]
 80073b8:	f004 fef6 	bl	800c1a8 <USB_EP0StartXfer>
 80073bc:	e008      	b.n	80073d0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	461a      	mov	r2, r3
 80073ca:	6979      	ldr	r1, [r7, #20]
 80073cc:	f004 fca8 	bl	800bd20 <USB_EPStartXfer>
  }

  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	460b      	mov	r3, r1
 80073e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80073e6:	78fb      	ldrb	r3, [r7, #3]
 80073e8:	f003 020f 	and.w	r2, r3, #15
 80073ec:	6879      	ldr	r1, [r7, #4]
 80073ee:	4613      	mov	r3, r2
 80073f0:	00db      	lsls	r3, r3, #3
 80073f2:	1a9b      	subs	r3, r3, r2
 80073f4:	009b      	lsls	r3, r3, #2
 80073f6:	440b      	add	r3, r1
 80073f8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80073fc:	681b      	ldr	r3, [r3, #0]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b086      	sub	sp, #24
 800740e:	af00      	add	r7, sp, #0
 8007410:	60f8      	str	r0, [r7, #12]
 8007412:	607a      	str	r2, [r7, #4]
 8007414:	603b      	str	r3, [r7, #0]
 8007416:	460b      	mov	r3, r1
 8007418:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800741a:	7afb      	ldrb	r3, [r7, #11]
 800741c:	f003 020f 	and.w	r2, r3, #15
 8007420:	4613      	mov	r3, r2
 8007422:	00db      	lsls	r3, r3, #3
 8007424:	1a9b      	subs	r3, r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	3338      	adds	r3, #56	; 0x38
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	4413      	add	r3, r2
 800742e:	3304      	adds	r3, #4
 8007430:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	2200      	movs	r2, #0
 8007442:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	2201      	movs	r2, #1
 8007448:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800744a:	7afb      	ldrb	r3, [r7, #11]
 800744c:	f003 030f 	and.w	r3, r3, #15
 8007450:	b2da      	uxtb	r2, r3
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d102      	bne.n	8007464 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007464:	7afb      	ldrb	r3, [r7, #11]
 8007466:	f003 030f 	and.w	r3, r3, #15
 800746a:	2b00      	cmp	r3, #0
 800746c:	d109      	bne.n	8007482 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6818      	ldr	r0, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	b2db      	uxtb	r3, r3
 8007478:	461a      	mov	r2, r3
 800747a:	6979      	ldr	r1, [r7, #20]
 800747c:	f004 fe94 	bl	800c1a8 <USB_EP0StartXfer>
 8007480:	e008      	b.n	8007494 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6818      	ldr	r0, [r3, #0]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	b2db      	uxtb	r3, r3
 800748c:	461a      	mov	r2, r3
 800748e:	6979      	ldr	r1, [r7, #20]
 8007490:	f004 fc46 	bl	800bd20 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3718      	adds	r7, #24
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	460b      	mov	r3, r1
 80074a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80074aa:	78fb      	ldrb	r3, [r7, #3]
 80074ac:	f003 020f 	and.w	r2, r3, #15
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d901      	bls.n	80074bc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e050      	b.n	800755e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80074bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	da0f      	bge.n	80074e4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074c4:	78fb      	ldrb	r3, [r7, #3]
 80074c6:	f003 020f 	and.w	r2, r3, #15
 80074ca:	4613      	mov	r3, r2
 80074cc:	00db      	lsls	r3, r3, #3
 80074ce:	1a9b      	subs	r3, r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	3338      	adds	r3, #56	; 0x38
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	4413      	add	r3, r2
 80074d8:	3304      	adds	r3, #4
 80074da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2201      	movs	r2, #1
 80074e0:	705a      	strb	r2, [r3, #1]
 80074e2:	e00d      	b.n	8007500 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80074e4:	78fa      	ldrb	r2, [r7, #3]
 80074e6:	4613      	mov	r3, r2
 80074e8:	00db      	lsls	r3, r3, #3
 80074ea:	1a9b      	subs	r3, r3, r2
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	4413      	add	r3, r2
 80074f6:	3304      	adds	r3, #4
 80074f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2201      	movs	r2, #1
 8007504:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007506:	78fb      	ldrb	r3, [r7, #3]
 8007508:	f003 030f 	and.w	r3, r3, #15
 800750c:	b2da      	uxtb	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007518:	2b01      	cmp	r3, #1
 800751a:	d101      	bne.n	8007520 <HAL_PCD_EP_SetStall+0x82>
 800751c:	2302      	movs	r3, #2
 800751e:	e01e      	b.n	800755e <HAL_PCD_EP_SetStall+0xc0>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68f9      	ldr	r1, [r7, #12]
 800752e:	4618      	mov	r0, r3
 8007530:	f004 ffeb 	bl	800c50a <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007534:	78fb      	ldrb	r3, [r7, #3]
 8007536:	f003 030f 	and.w	r3, r3, #15
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10a      	bne.n	8007554 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6818      	ldr	r0, [r3, #0]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	b2d9      	uxtb	r1, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800754e:	461a      	mov	r2, r3
 8007550:	f005 f9dc 	bl	800c90c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}

08007566 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007566:	b580      	push	{r7, lr}
 8007568:	b084      	sub	sp, #16
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
 800756e:	460b      	mov	r3, r1
 8007570:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007572:	78fb      	ldrb	r3, [r7, #3]
 8007574:	f003 020f 	and.w	r2, r3, #15
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	429a      	cmp	r2, r3
 800757e:	d901      	bls.n	8007584 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e042      	b.n	800760a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007584:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007588:	2b00      	cmp	r3, #0
 800758a:	da0f      	bge.n	80075ac <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800758c:	78fb      	ldrb	r3, [r7, #3]
 800758e:	f003 020f 	and.w	r2, r3, #15
 8007592:	4613      	mov	r3, r2
 8007594:	00db      	lsls	r3, r3, #3
 8007596:	1a9b      	subs	r3, r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	3338      	adds	r3, #56	; 0x38
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	4413      	add	r3, r2
 80075a0:	3304      	adds	r3, #4
 80075a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2201      	movs	r2, #1
 80075a8:	705a      	strb	r2, [r3, #1]
 80075aa:	e00f      	b.n	80075cc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075ac:	78fb      	ldrb	r3, [r7, #3]
 80075ae:	f003 020f 	and.w	r2, r3, #15
 80075b2:	4613      	mov	r3, r2
 80075b4:	00db      	lsls	r3, r3, #3
 80075b6:	1a9b      	subs	r3, r3, r2
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	4413      	add	r3, r2
 80075c2:	3304      	adds	r3, #4
 80075c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80075d2:	78fb      	ldrb	r3, [r7, #3]
 80075d4:	f003 030f 	and.w	r3, r3, #15
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d101      	bne.n	80075ec <HAL_PCD_EP_ClrStall+0x86>
 80075e8:	2302      	movs	r3, #2
 80075ea:	e00e      	b.n	800760a <HAL_PCD_EP_ClrStall+0xa4>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68f9      	ldr	r1, [r7, #12]
 80075fa:	4618      	mov	r0, r3
 80075fc:	f004 fff3 	bl	800c5e6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}

08007612 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007612:	b580      	push	{r7, lr}
 8007614:	b08a      	sub	sp, #40	; 0x28
 8007616:	af02      	add	r7, sp, #8
 8007618:	6078      	str	r0, [r7, #4]
 800761a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007626:	683a      	ldr	r2, [r7, #0]
 8007628:	4613      	mov	r3, r2
 800762a:	00db      	lsls	r3, r3, #3
 800762c:	1a9b      	subs	r3, r3, r2
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	3338      	adds	r3, #56	; 0x38
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	4413      	add	r3, r2
 8007636:	3304      	adds	r3, #4
 8007638:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	699a      	ldr	r2, [r3, #24]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	429a      	cmp	r2, r3
 8007644:	d901      	bls.n	800764a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e06c      	b.n	8007724 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	695a      	ldr	r2, [r3, #20]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	699b      	ldr	r3, [r3, #24]
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	429a      	cmp	r2, r3
 800765e:	d902      	bls.n	8007666 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	3303      	adds	r3, #3
 800766a:	089b      	lsrs	r3, r3, #2
 800766c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800766e:	e02b      	b.n	80076c8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	695a      	ldr	r2, [r3, #20]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	69fa      	ldr	r2, [r7, #28]
 8007682:	429a      	cmp	r2, r3
 8007684:	d902      	bls.n	800768c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	3303      	adds	r3, #3
 8007690:	089b      	lsrs	r3, r3, #2
 8007692:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	68d9      	ldr	r1, [r3, #12]
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	b2da      	uxtb	r2, r3
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	4603      	mov	r3, r0
 80076aa:	6978      	ldr	r0, [r7, #20]
 80076ac:	f004 fecf 	bl	800c44e <USB_WritePacket>

    ep->xfer_buff  += len;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	68da      	ldr	r2, [r3, #12]
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	441a      	add	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	699a      	ldr	r2, [r3, #24]
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	441a      	add	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	015a      	lsls	r2, r3, #5
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	4413      	add	r3, r2
 80076d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d809      	bhi.n	80076f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	699a      	ldr	r2, [r3, #24]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d203      	bcs.n	80076f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	695b      	ldr	r3, [r3, #20]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1be      	bne.n	8007670 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	695a      	ldr	r2, [r3, #20]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	699b      	ldr	r3, [r3, #24]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d811      	bhi.n	8007722 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	f003 030f 	and.w	r3, r3, #15
 8007704:	2201      	movs	r2, #1
 8007706:	fa02 f303 	lsl.w	r3, r2, r3
 800770a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007712:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	43db      	mvns	r3, r3
 8007718:	6939      	ldr	r1, [r7, #16]
 800771a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800771e:	4013      	ands	r3, r2
 8007720:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3720      	adds	r7, #32
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	333c      	adds	r3, #60	; 0x3c
 8007744:	3304      	adds	r3, #4
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	015a      	lsls	r2, r3, #5
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	4413      	add	r3, r2
 8007752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	2b01      	cmp	r3, #1
 8007760:	f040 80b3 	bne.w	80078ca <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	f003 0308 	and.w	r3, r3, #8
 800776a:	2b00      	cmp	r3, #0
 800776c:	d028      	beq.n	80077c0 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4a70      	ldr	r2, [pc, #448]	; (8007934 <PCD_EP_OutXfrComplete_int+0x208>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d90e      	bls.n	8007794 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800777c:	2b00      	cmp	r3, #0
 800777e:	d009      	beq.n	8007794 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	4413      	add	r3, r2
 8007788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800778c:	461a      	mov	r2, r3
 800778e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007792:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f00f fab3 	bl	8016d00 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6818      	ldr	r0, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80077a4:	461a      	mov	r2, r3
 80077a6:	2101      	movs	r1, #1
 80077a8:	f005 f8b0 	bl	800c90c <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	015a      	lsls	r2, r3, #5
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	4413      	add	r3, r2
 80077b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077b8:	461a      	mov	r2, r3
 80077ba:	2308      	movs	r3, #8
 80077bc:	6093      	str	r3, [r2, #8]
 80077be:	e0b3      	b.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	f003 0320 	and.w	r3, r3, #32
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d009      	beq.n	80077de <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	015a      	lsls	r2, r3, #5
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	4413      	add	r3, r2
 80077d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077d6:	461a      	mov	r2, r3
 80077d8:	2320      	movs	r3, #32
 80077da:	6093      	str	r3, [r2, #8]
 80077dc:	e0a4      	b.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f040 809f 	bne.w	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4a51      	ldr	r2, [pc, #324]	; (8007934 <PCD_EP_OutXfrComplete_int+0x208>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d90f      	bls.n	8007812 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00a      	beq.n	8007812 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	015a      	lsls	r2, r3, #5
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	4413      	add	r3, r2
 8007804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007808:	461a      	mov	r2, r3
 800780a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800780e:	6093      	str	r3, [r2, #8]
 8007810:	e08a      	b.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007812:	6879      	ldr	r1, [r7, #4]
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	4613      	mov	r3, r2
 8007818:	00db      	lsls	r3, r3, #3
 800781a:	1a9b      	subs	r3, r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007824:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	0159      	lsls	r1, r3, #5
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	440b      	add	r3, r1
 800782e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007838:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	4613      	mov	r3, r2
 8007840:	00db      	lsls	r3, r3, #3
 8007842:	1a9b      	subs	r3, r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4403      	add	r3, r0
 8007848:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800784c:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800784e:	6879      	ldr	r1, [r7, #4]
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	4613      	mov	r3, r2
 8007854:	00db      	lsls	r3, r3, #3
 8007856:	1a9b      	subs	r3, r3, r2
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	440b      	add	r3, r1
 800785c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007860:	6819      	ldr	r1, [r3, #0]
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	4613      	mov	r3, r2
 8007868:	00db      	lsls	r3, r3, #3
 800786a:	1a9b      	subs	r3, r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	4403      	add	r3, r0
 8007870:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4419      	add	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	4613      	mov	r3, r2
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	1a9b      	subs	r3, r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4403      	add	r3, r0
 8007886:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800788a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	b2db      	uxtb	r3, r3
 8007890:	4619      	mov	r1, r3
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f00f fa46 	bl	8016d24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d144      	bne.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
 800789e:	6879      	ldr	r1, [r7, #4]
 80078a0:	683a      	ldr	r2, [r7, #0]
 80078a2:	4613      	mov	r3, r2
 80078a4:	00db      	lsls	r3, r3, #3
 80078a6:	1a9b      	subs	r3, r3, r2
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	440b      	add	r3, r1
 80078ac:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d138      	bne.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6818      	ldr	r0, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80078c0:	461a      	mov	r2, r3
 80078c2:	2101      	movs	r1, #1
 80078c4:	f005 f822 	bl	800c90c <USB_EP0_OutStart>
 80078c8:	e02e      	b.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	4a1a      	ldr	r2, [pc, #104]	; (8007938 <PCD_EP_OutXfrComplete_int+0x20c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d124      	bne.n	800791c <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00a      	beq.n	80078f2 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	015a      	lsls	r2, r3, #5
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	4413      	add	r3, r2
 80078e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e8:	461a      	mov	r2, r3
 80078ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078ee:	6093      	str	r3, [r2, #8]
 80078f0:	e01a      	b.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	f003 0320 	and.w	r3, r3, #32
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d008      	beq.n	800790e <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007908:	461a      	mov	r2, r3
 800790a:	2320      	movs	r3, #32
 800790c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	b2db      	uxtb	r3, r3
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f00f fa05 	bl	8016d24 <HAL_PCD_DataOutStageCallback>
 800791a:	e005      	b.n	8007928 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	b2db      	uxtb	r3, r3
 8007920:	4619      	mov	r1, r3
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f00f f9fe 	bl	8016d24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	3718      	adds	r7, #24
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	4f54300a 	.word	0x4f54300a
 8007938:	4f54310a 	.word	0x4f54310a

0800793c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b086      	sub	sp, #24
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	333c      	adds	r3, #60	; 0x3c
 8007954:	3304      	adds	r3, #4
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d113      	bne.n	800799a <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	4a1f      	ldr	r2, [pc, #124]	; (80079f4 <PCD_EP_OutSetupPacket_int+0xb8>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d922      	bls.n	80079c0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007980:	2b00      	cmp	r3, #0
 8007982:	d01d      	beq.n	80079c0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	4413      	add	r3, r2
 800798c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007990:	461a      	mov	r2, r3
 8007992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007996:	6093      	str	r3, [r2, #8]
 8007998:	e012      	b.n	80079c0 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	4a16      	ldr	r2, [pc, #88]	; (80079f8 <PCD_EP_OutSetupPacket_int+0xbc>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d10e      	bne.n	80079c0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d009      	beq.n	80079c0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079b8:	461a      	mov	r2, r3
 80079ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079be:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f00f f99d 	bl	8016d00 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	4a0a      	ldr	r2, [pc, #40]	; (80079f4 <PCD_EP_OutSetupPacket_int+0xb8>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d90c      	bls.n	80079e8 <PCD_EP_OutSetupPacket_int+0xac>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d108      	bne.n	80079e8 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6818      	ldr	r0, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80079e0:	461a      	mov	r2, r3
 80079e2:	2101      	movs	r1, #1
 80079e4:	f004 ff92 	bl	800c90c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	4f54300a 	.word	0x4f54300a
 80079f8:	4f54310a 	.word	0x4f54310a

080079fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b085      	sub	sp, #20
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	460b      	mov	r3, r1
 8007a06:	70fb      	strb	r3, [r7, #3]
 8007a08:	4613      	mov	r3, r2
 8007a0a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a12:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007a14:	78fb      	ldrb	r3, [r7, #3]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d107      	bne.n	8007a2a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007a1a:	883b      	ldrh	r3, [r7, #0]
 8007a1c:	0419      	lsls	r1, r3, #16
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68ba      	ldr	r2, [r7, #8]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	629a      	str	r2, [r3, #40]	; 0x28
 8007a28:	e028      	b.n	8007a7c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a30:	0c1b      	lsrs	r3, r3, #16
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	4413      	add	r3, r2
 8007a36:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007a38:	2300      	movs	r3, #0
 8007a3a:	73fb      	strb	r3, [r7, #15]
 8007a3c:	e00d      	b.n	8007a5a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	3340      	adds	r3, #64	; 0x40
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	0c1b      	lsrs	r3, r3, #16
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	4413      	add	r3, r2
 8007a52:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007a54:	7bfb      	ldrb	r3, [r7, #15]
 8007a56:	3301      	adds	r3, #1
 8007a58:	73fb      	strb	r3, [r7, #15]
 8007a5a:	7bfa      	ldrb	r2, [r7, #15]
 8007a5c:	78fb      	ldrb	r3, [r7, #3]
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d3ec      	bcc.n	8007a3e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007a64:	883b      	ldrh	r3, [r7, #0]
 8007a66:	0418      	lsls	r0, r3, #16
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6819      	ldr	r1, [r3, #0]
 8007a6c:	78fb      	ldrb	r3, [r7, #3]
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	4302      	orrs	r2, r0
 8007a74:	3340      	adds	r3, #64	; 0x40
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	440b      	add	r3, r1
 8007a7a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007a7c:	2300      	movs	r3, #0
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3714      	adds	r7, #20
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	4770      	bx	lr

08007a8a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007a8a:	b480      	push	{r7}
 8007a8c:	b083      	sub	sp, #12
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	6078      	str	r0, [r7, #4]
 8007a92:	460b      	mov	r3, r1
 8007a94:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	887a      	ldrh	r2, [r7, #2]
 8007a9c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b086      	sub	sp, #24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e25b      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0301 	and.w	r3, r3, #1
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d075      	beq.n	8007bce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007ae2:	4ba3      	ldr	r3, [pc, #652]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f003 030c 	and.w	r3, r3, #12
 8007aea:	2b04      	cmp	r3, #4
 8007aec:	d00c      	beq.n	8007b08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007aee:	4ba0      	ldr	r3, [pc, #640]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007af6:	2b08      	cmp	r3, #8
 8007af8:	d112      	bne.n	8007b20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007afa:	4b9d      	ldr	r3, [pc, #628]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b06:	d10b      	bne.n	8007b20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b08:	4b99      	ldr	r3, [pc, #612]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d05b      	beq.n	8007bcc <HAL_RCC_OscConfig+0x108>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d157      	bne.n	8007bcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e236      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b28:	d106      	bne.n	8007b38 <HAL_RCC_OscConfig+0x74>
 8007b2a:	4b91      	ldr	r3, [pc, #580]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a90      	ldr	r2, [pc, #576]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	e01d      	b.n	8007b74 <HAL_RCC_OscConfig+0xb0>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b40:	d10c      	bne.n	8007b5c <HAL_RCC_OscConfig+0x98>
 8007b42:	4b8b      	ldr	r3, [pc, #556]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a8a      	ldr	r2, [pc, #552]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	4b88      	ldr	r3, [pc, #544]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a87      	ldr	r2, [pc, #540]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	e00b      	b.n	8007b74 <HAL_RCC_OscConfig+0xb0>
 8007b5c:	4b84      	ldr	r3, [pc, #528]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a83      	ldr	r2, [pc, #524]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	4b81      	ldr	r3, [pc, #516]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a80      	ldr	r2, [pc, #512]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d013      	beq.n	8007ba4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b7c:	f7fd fcfe 	bl	800557c <HAL_GetTick>
 8007b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b82:	e008      	b.n	8007b96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b84:	f7fd fcfa 	bl	800557c <HAL_GetTick>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	2b64      	cmp	r3, #100	; 0x64
 8007b90:	d901      	bls.n	8007b96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e1fb      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b96:	4b76      	ldr	r3, [pc, #472]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d0f0      	beq.n	8007b84 <HAL_RCC_OscConfig+0xc0>
 8007ba2:	e014      	b.n	8007bce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ba4:	f7fd fcea 	bl	800557c <HAL_GetTick>
 8007ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bac:	f7fd fce6 	bl	800557c <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b64      	cmp	r3, #100	; 0x64
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e1e7      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bbe:	4b6c      	ldr	r3, [pc, #432]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1f0      	bne.n	8007bac <HAL_RCC_OscConfig+0xe8>
 8007bca:	e000      	b.n	8007bce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0302 	and.w	r3, r3, #2
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d063      	beq.n	8007ca2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007bda:	4b65      	ldr	r3, [pc, #404]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 030c 	and.w	r3, r3, #12
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00b      	beq.n	8007bfe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007be6:	4b62      	ldr	r3, [pc, #392]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007bee:	2b08      	cmp	r3, #8
 8007bf0:	d11c      	bne.n	8007c2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007bf2:	4b5f      	ldr	r3, [pc, #380]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d116      	bne.n	8007c2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bfe:	4b5c      	ldr	r3, [pc, #368]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d005      	beq.n	8007c16 <HAL_RCC_OscConfig+0x152>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d001      	beq.n	8007c16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e1bb      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c16:	4b56      	ldr	r3, [pc, #344]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	00db      	lsls	r3, r3, #3
 8007c24:	4952      	ldr	r1, [pc, #328]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c2a:	e03a      	b.n	8007ca2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d020      	beq.n	8007c76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c34:	4b4f      	ldr	r3, [pc, #316]	; (8007d74 <HAL_RCC_OscConfig+0x2b0>)
 8007c36:	2201      	movs	r2, #1
 8007c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c3a:	f7fd fc9f 	bl	800557c <HAL_GetTick>
 8007c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c40:	e008      	b.n	8007c54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c42:	f7fd fc9b 	bl	800557c <HAL_GetTick>
 8007c46:	4602      	mov	r2, r0
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d901      	bls.n	8007c54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e19c      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c54:	4b46      	ldr	r3, [pc, #280]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 0302 	and.w	r3, r3, #2
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d0f0      	beq.n	8007c42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c60:	4b43      	ldr	r3, [pc, #268]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	00db      	lsls	r3, r3, #3
 8007c6e:	4940      	ldr	r1, [pc, #256]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	600b      	str	r3, [r1, #0]
 8007c74:	e015      	b.n	8007ca2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c76:	4b3f      	ldr	r3, [pc, #252]	; (8007d74 <HAL_RCC_OscConfig+0x2b0>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c7c:	f7fd fc7e 	bl	800557c <HAL_GetTick>
 8007c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c82:	e008      	b.n	8007c96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c84:	f7fd fc7a 	bl	800557c <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d901      	bls.n	8007c96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e17b      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c96:	4b36      	ldr	r3, [pc, #216]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1f0      	bne.n	8007c84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0308 	and.w	r3, r3, #8
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d030      	beq.n	8007d10 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d016      	beq.n	8007ce4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cb6:	4b30      	ldr	r3, [pc, #192]	; (8007d78 <HAL_RCC_OscConfig+0x2b4>)
 8007cb8:	2201      	movs	r2, #1
 8007cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cbc:	f7fd fc5e 	bl	800557c <HAL_GetTick>
 8007cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cc2:	e008      	b.n	8007cd6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cc4:	f7fd fc5a 	bl	800557c <HAL_GetTick>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d901      	bls.n	8007cd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007cd2:	2303      	movs	r3, #3
 8007cd4:	e15b      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cd6:	4b26      	ldr	r3, [pc, #152]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007cd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cda:	f003 0302 	and.w	r3, r3, #2
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d0f0      	beq.n	8007cc4 <HAL_RCC_OscConfig+0x200>
 8007ce2:	e015      	b.n	8007d10 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ce4:	4b24      	ldr	r3, [pc, #144]	; (8007d78 <HAL_RCC_OscConfig+0x2b4>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cea:	f7fd fc47 	bl	800557c <HAL_GetTick>
 8007cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cf0:	e008      	b.n	8007d04 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cf2:	f7fd fc43 	bl	800557c <HAL_GetTick>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	1ad3      	subs	r3, r2, r3
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	d901      	bls.n	8007d04 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e144      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d04:	4b1a      	ldr	r3, [pc, #104]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d08:	f003 0302 	and.w	r3, r3, #2
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1f0      	bne.n	8007cf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 0304 	and.w	r3, r3, #4
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f000 80a0 	beq.w	8007e5e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d22:	4b13      	ldr	r3, [pc, #76]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10f      	bne.n	8007d4e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60bb      	str	r3, [r7, #8]
 8007d32:	4b0f      	ldr	r3, [pc, #60]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d36:	4a0e      	ldr	r2, [pc, #56]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8007d3e:	4b0c      	ldr	r3, [pc, #48]	; (8007d70 <HAL_RCC_OscConfig+0x2ac>)
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d46:	60bb      	str	r3, [r7, #8]
 8007d48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d4e:	4b0b      	ldr	r3, [pc, #44]	; (8007d7c <HAL_RCC_OscConfig+0x2b8>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d121      	bne.n	8007d9e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d5a:	4b08      	ldr	r3, [pc, #32]	; (8007d7c <HAL_RCC_OscConfig+0x2b8>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a07      	ldr	r2, [pc, #28]	; (8007d7c <HAL_RCC_OscConfig+0x2b8>)
 8007d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d66:	f7fd fc09 	bl	800557c <HAL_GetTick>
 8007d6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d6c:	e011      	b.n	8007d92 <HAL_RCC_OscConfig+0x2ce>
 8007d6e:	bf00      	nop
 8007d70:	40023800 	.word	0x40023800
 8007d74:	42470000 	.word	0x42470000
 8007d78:	42470e80 	.word	0x42470e80
 8007d7c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d80:	f7fd fbfc 	bl	800557c <HAL_GetTick>
 8007d84:	4602      	mov	r2, r0
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	d901      	bls.n	8007d92 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	e0fd      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d92:	4b81      	ldr	r3, [pc, #516]	; (8007f98 <HAL_RCC_OscConfig+0x4d4>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d0f0      	beq.n	8007d80 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d106      	bne.n	8007db4 <HAL_RCC_OscConfig+0x2f0>
 8007da6:	4b7d      	ldr	r3, [pc, #500]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007daa:	4a7c      	ldr	r2, [pc, #496]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007dac:	f043 0301 	orr.w	r3, r3, #1
 8007db0:	6713      	str	r3, [r2, #112]	; 0x70
 8007db2:	e01c      	b.n	8007dee <HAL_RCC_OscConfig+0x32a>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	2b05      	cmp	r3, #5
 8007dba:	d10c      	bne.n	8007dd6 <HAL_RCC_OscConfig+0x312>
 8007dbc:	4b77      	ldr	r3, [pc, #476]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dc0:	4a76      	ldr	r2, [pc, #472]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007dc2:	f043 0304 	orr.w	r3, r3, #4
 8007dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8007dc8:	4b74      	ldr	r3, [pc, #464]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dcc:	4a73      	ldr	r2, [pc, #460]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007dce:	f043 0301 	orr.w	r3, r3, #1
 8007dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8007dd4:	e00b      	b.n	8007dee <HAL_RCC_OscConfig+0x32a>
 8007dd6:	4b71      	ldr	r3, [pc, #452]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dda:	4a70      	ldr	r2, [pc, #448]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007ddc:	f023 0301 	bic.w	r3, r3, #1
 8007de0:	6713      	str	r3, [r2, #112]	; 0x70
 8007de2:	4b6e      	ldr	r3, [pc, #440]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de6:	4a6d      	ldr	r2, [pc, #436]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007de8:	f023 0304 	bic.w	r3, r3, #4
 8007dec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d015      	beq.n	8007e22 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007df6:	f7fd fbc1 	bl	800557c <HAL_GetTick>
 8007dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007dfc:	e00a      	b.n	8007e14 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007dfe:	f7fd fbbd 	bl	800557c <HAL_GetTick>
 8007e02:	4602      	mov	r2, r0
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d901      	bls.n	8007e14 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	e0bc      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e14:	4b61      	ldr	r3, [pc, #388]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e18:	f003 0302 	and.w	r3, r3, #2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d0ee      	beq.n	8007dfe <HAL_RCC_OscConfig+0x33a>
 8007e20:	e014      	b.n	8007e4c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e22:	f7fd fbab 	bl	800557c <HAL_GetTick>
 8007e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e28:	e00a      	b.n	8007e40 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e2a:	f7fd fba7 	bl	800557c <HAL_GetTick>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d901      	bls.n	8007e40 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	e0a6      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e40:	4b56      	ldr	r3, [pc, #344]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e44:	f003 0302 	and.w	r3, r3, #2
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1ee      	bne.n	8007e2a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e4c:	7dfb      	ldrb	r3, [r7, #23]
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d105      	bne.n	8007e5e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e52:	4b52      	ldr	r3, [pc, #328]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e56:	4a51      	ldr	r2, [pc, #324]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007e58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e5c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	699b      	ldr	r3, [r3, #24]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	f000 8092 	beq.w	8007f8c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e68:	4b4c      	ldr	r3, [pc, #304]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f003 030c 	and.w	r3, r3, #12
 8007e70:	2b08      	cmp	r3, #8
 8007e72:	d05c      	beq.n	8007f2e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	699b      	ldr	r3, [r3, #24]
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d141      	bne.n	8007f00 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e7c:	4b48      	ldr	r3, [pc, #288]	; (8007fa0 <HAL_RCC_OscConfig+0x4dc>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e82:	f7fd fb7b 	bl	800557c <HAL_GetTick>
 8007e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e88:	e008      	b.n	8007e9c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e8a:	f7fd fb77 	bl	800557c <HAL_GetTick>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d901      	bls.n	8007e9c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e078      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e9c:	4b3f      	ldr	r3, [pc, #252]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1f0      	bne.n	8007e8a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	69da      	ldr	r2, [r3, #28]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6a1b      	ldr	r3, [r3, #32]
 8007eb0:	431a      	orrs	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb6:	019b      	lsls	r3, r3, #6
 8007eb8:	431a      	orrs	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebe:	085b      	lsrs	r3, r3, #1
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	041b      	lsls	r3, r3, #16
 8007ec4:	431a      	orrs	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eca:	061b      	lsls	r3, r3, #24
 8007ecc:	4933      	ldr	r1, [pc, #204]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ed2:	4b33      	ldr	r3, [pc, #204]	; (8007fa0 <HAL_RCC_OscConfig+0x4dc>)
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ed8:	f7fd fb50 	bl	800557c <HAL_GetTick>
 8007edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ede:	e008      	b.n	8007ef2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ee0:	f7fd fb4c 	bl	800557c <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d901      	bls.n	8007ef2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e04d      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ef2:	4b2a      	ldr	r3, [pc, #168]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d0f0      	beq.n	8007ee0 <HAL_RCC_OscConfig+0x41c>
 8007efe:	e045      	b.n	8007f8c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f00:	4b27      	ldr	r3, [pc, #156]	; (8007fa0 <HAL_RCC_OscConfig+0x4dc>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f06:	f7fd fb39 	bl	800557c <HAL_GetTick>
 8007f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f0c:	e008      	b.n	8007f20 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f0e:	f7fd fb35 	bl	800557c <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	d901      	bls.n	8007f20 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007f1c:	2303      	movs	r3, #3
 8007f1e:	e036      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f20:	4b1e      	ldr	r3, [pc, #120]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1f0      	bne.n	8007f0e <HAL_RCC_OscConfig+0x44a>
 8007f2c:	e02e      	b.n	8007f8c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d101      	bne.n	8007f3a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e029      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007f3a:	4b18      	ldr	r3, [pc, #96]	; (8007f9c <HAL_RCC_OscConfig+0x4d8>)
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	69db      	ldr	r3, [r3, #28]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d11c      	bne.n	8007f88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d115      	bne.n	8007f88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007f62:	4013      	ands	r3, r2
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d10d      	bne.n	8007f88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d106      	bne.n	8007f88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d001      	beq.n	8007f8c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e000      	b.n	8007f8e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3718      	adds	r7, #24
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	40007000 	.word	0x40007000
 8007f9c:	40023800 	.word	0x40023800
 8007fa0:	42470060 	.word	0x42470060

08007fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e0cc      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007fb8:	4b68      	ldr	r3, [pc, #416]	; (800815c <HAL_RCC_ClockConfig+0x1b8>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 030f 	and.w	r3, r3, #15
 8007fc0:	683a      	ldr	r2, [r7, #0]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d90c      	bls.n	8007fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fc6:	4b65      	ldr	r3, [pc, #404]	; (800815c <HAL_RCC_ClockConfig+0x1b8>)
 8007fc8:	683a      	ldr	r2, [r7, #0]
 8007fca:	b2d2      	uxtb	r2, r2
 8007fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fce:	4b63      	ldr	r3, [pc, #396]	; (800815c <HAL_RCC_ClockConfig+0x1b8>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 030f 	and.w	r3, r3, #15
 8007fd6:	683a      	ldr	r2, [r7, #0]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d001      	beq.n	8007fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e0b8      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f003 0302 	and.w	r3, r3, #2
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d020      	beq.n	800802e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 0304 	and.w	r3, r3, #4
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d005      	beq.n	8008004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ff8:	4b59      	ldr	r3, [pc, #356]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	4a58      	ldr	r2, [pc, #352]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8007ffe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008002:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0308 	and.w	r3, r3, #8
 800800c:	2b00      	cmp	r3, #0
 800800e:	d005      	beq.n	800801c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008010:	4b53      	ldr	r3, [pc, #332]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	4a52      	ldr	r2, [pc, #328]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008016:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800801a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800801c:	4b50      	ldr	r3, [pc, #320]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	494d      	ldr	r1, [pc, #308]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 800802a:	4313      	orrs	r3, r2
 800802c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	2b00      	cmp	r3, #0
 8008038:	d044      	beq.n	80080c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d107      	bne.n	8008052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008042:	4b47      	ldr	r3, [pc, #284]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800804a:	2b00      	cmp	r3, #0
 800804c:	d119      	bne.n	8008082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e07f      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	2b02      	cmp	r3, #2
 8008058:	d003      	beq.n	8008062 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800805e:	2b03      	cmp	r3, #3
 8008060:	d107      	bne.n	8008072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008062:	4b3f      	ldr	r3, [pc, #252]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d109      	bne.n	8008082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e06f      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008072:	4b3b      	ldr	r3, [pc, #236]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0302 	and.w	r3, r3, #2
 800807a:	2b00      	cmp	r3, #0
 800807c:	d101      	bne.n	8008082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e067      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008082:	4b37      	ldr	r3, [pc, #220]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	f023 0203 	bic.w	r2, r3, #3
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	4934      	ldr	r1, [pc, #208]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008090:	4313      	orrs	r3, r2
 8008092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008094:	f7fd fa72 	bl	800557c <HAL_GetTick>
 8008098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800809a:	e00a      	b.n	80080b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800809c:	f7fd fa6e 	bl	800557c <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d901      	bls.n	80080b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e04f      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080b2:	4b2b      	ldr	r3, [pc, #172]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f003 020c 	and.w	r2, r3, #12
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d1eb      	bne.n	800809c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80080c4:	4b25      	ldr	r3, [pc, #148]	; (800815c <HAL_RCC_ClockConfig+0x1b8>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 030f 	and.w	r3, r3, #15
 80080cc:	683a      	ldr	r2, [r7, #0]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d20c      	bcs.n	80080ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080d2:	4b22      	ldr	r3, [pc, #136]	; (800815c <HAL_RCC_ClockConfig+0x1b8>)
 80080d4:	683a      	ldr	r2, [r7, #0]
 80080d6:	b2d2      	uxtb	r2, r2
 80080d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080da:	4b20      	ldr	r3, [pc, #128]	; (800815c <HAL_RCC_ClockConfig+0x1b8>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 030f 	and.w	r3, r3, #15
 80080e2:	683a      	ldr	r2, [r7, #0]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d001      	beq.n	80080ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e032      	b.n	8008152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 0304 	and.w	r3, r3, #4
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d008      	beq.n	800810a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80080f8:	4b19      	ldr	r3, [pc, #100]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	4916      	ldr	r1, [pc, #88]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008106:	4313      	orrs	r3, r2
 8008108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0308 	and.w	r3, r3, #8
 8008112:	2b00      	cmp	r3, #0
 8008114:	d009      	beq.n	800812a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008116:	4b12      	ldr	r3, [pc, #72]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	00db      	lsls	r3, r3, #3
 8008124:	490e      	ldr	r1, [pc, #56]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008126:	4313      	orrs	r3, r2
 8008128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800812a:	f000 f821 	bl	8008170 <HAL_RCC_GetSysClockFreq>
 800812e:	4601      	mov	r1, r0
 8008130:	4b0b      	ldr	r3, [pc, #44]	; (8008160 <HAL_RCC_ClockConfig+0x1bc>)
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	091b      	lsrs	r3, r3, #4
 8008136:	f003 030f 	and.w	r3, r3, #15
 800813a:	4a0a      	ldr	r2, [pc, #40]	; (8008164 <HAL_RCC_ClockConfig+0x1c0>)
 800813c:	5cd3      	ldrb	r3, [r2, r3]
 800813e:	fa21 f303 	lsr.w	r3, r1, r3
 8008142:	4a09      	ldr	r2, [pc, #36]	; (8008168 <HAL_RCC_ClockConfig+0x1c4>)
 8008144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008146:	4b09      	ldr	r3, [pc, #36]	; (800816c <HAL_RCC_ClockConfig+0x1c8>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4618      	mov	r0, r3
 800814c:	f7fd f9d2 	bl	80054f4 <HAL_InitTick>

  return HAL_OK;
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	40023c00 	.word	0x40023c00
 8008160:	40023800 	.word	0x40023800
 8008164:	0801b688 	.word	0x0801b688
 8008168:	2000004c 	.word	0x2000004c
 800816c:	20000050 	.word	0x20000050

08008170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008176:	2300      	movs	r3, #0
 8008178:	607b      	str	r3, [r7, #4]
 800817a:	2300      	movs	r3, #0
 800817c:	60fb      	str	r3, [r7, #12]
 800817e:	2300      	movs	r3, #0
 8008180:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008186:	4b63      	ldr	r3, [pc, #396]	; (8008314 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	f003 030c 	and.w	r3, r3, #12
 800818e:	2b04      	cmp	r3, #4
 8008190:	d007      	beq.n	80081a2 <HAL_RCC_GetSysClockFreq+0x32>
 8008192:	2b08      	cmp	r3, #8
 8008194:	d008      	beq.n	80081a8 <HAL_RCC_GetSysClockFreq+0x38>
 8008196:	2b00      	cmp	r3, #0
 8008198:	f040 80b4 	bne.w	8008304 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800819c:	4b5e      	ldr	r3, [pc, #376]	; (8008318 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800819e:	60bb      	str	r3, [r7, #8]
       break;
 80081a0:	e0b3      	b.n	800830a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081a2:	4b5e      	ldr	r3, [pc, #376]	; (800831c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80081a4:	60bb      	str	r3, [r7, #8]
      break;
 80081a6:	e0b0      	b.n	800830a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081a8:	4b5a      	ldr	r3, [pc, #360]	; (8008314 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081b0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80081b2:	4b58      	ldr	r3, [pc, #352]	; (8008314 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d04a      	beq.n	8008254 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081be:	4b55      	ldr	r3, [pc, #340]	; (8008314 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	099b      	lsrs	r3, r3, #6
 80081c4:	f04f 0400 	mov.w	r4, #0
 80081c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80081cc:	f04f 0200 	mov.w	r2, #0
 80081d0:	ea03 0501 	and.w	r5, r3, r1
 80081d4:	ea04 0602 	and.w	r6, r4, r2
 80081d8:	4629      	mov	r1, r5
 80081da:	4632      	mov	r2, r6
 80081dc:	f04f 0300 	mov.w	r3, #0
 80081e0:	f04f 0400 	mov.w	r4, #0
 80081e4:	0154      	lsls	r4, r2, #5
 80081e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80081ea:	014b      	lsls	r3, r1, #5
 80081ec:	4619      	mov	r1, r3
 80081ee:	4622      	mov	r2, r4
 80081f0:	1b49      	subs	r1, r1, r5
 80081f2:	eb62 0206 	sbc.w	r2, r2, r6
 80081f6:	f04f 0300 	mov.w	r3, #0
 80081fa:	f04f 0400 	mov.w	r4, #0
 80081fe:	0194      	lsls	r4, r2, #6
 8008200:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008204:	018b      	lsls	r3, r1, #6
 8008206:	1a5b      	subs	r3, r3, r1
 8008208:	eb64 0402 	sbc.w	r4, r4, r2
 800820c:	f04f 0100 	mov.w	r1, #0
 8008210:	f04f 0200 	mov.w	r2, #0
 8008214:	00e2      	lsls	r2, r4, #3
 8008216:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800821a:	00d9      	lsls	r1, r3, #3
 800821c:	460b      	mov	r3, r1
 800821e:	4614      	mov	r4, r2
 8008220:	195b      	adds	r3, r3, r5
 8008222:	eb44 0406 	adc.w	r4, r4, r6
 8008226:	f04f 0100 	mov.w	r1, #0
 800822a:	f04f 0200 	mov.w	r2, #0
 800822e:	0262      	lsls	r2, r4, #9
 8008230:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008234:	0259      	lsls	r1, r3, #9
 8008236:	460b      	mov	r3, r1
 8008238:	4614      	mov	r4, r2
 800823a:	4618      	mov	r0, r3
 800823c:	4621      	mov	r1, r4
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f04f 0400 	mov.w	r4, #0
 8008244:	461a      	mov	r2, r3
 8008246:	4623      	mov	r3, r4
 8008248:	f7f8 fc18 	bl	8000a7c <__aeabi_uldivmod>
 800824c:	4603      	mov	r3, r0
 800824e:	460c      	mov	r4, r1
 8008250:	60fb      	str	r3, [r7, #12]
 8008252:	e049      	b.n	80082e8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008254:	4b2f      	ldr	r3, [pc, #188]	; (8008314 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	099b      	lsrs	r3, r3, #6
 800825a:	f04f 0400 	mov.w	r4, #0
 800825e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008262:	f04f 0200 	mov.w	r2, #0
 8008266:	ea03 0501 	and.w	r5, r3, r1
 800826a:	ea04 0602 	and.w	r6, r4, r2
 800826e:	4629      	mov	r1, r5
 8008270:	4632      	mov	r2, r6
 8008272:	f04f 0300 	mov.w	r3, #0
 8008276:	f04f 0400 	mov.w	r4, #0
 800827a:	0154      	lsls	r4, r2, #5
 800827c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008280:	014b      	lsls	r3, r1, #5
 8008282:	4619      	mov	r1, r3
 8008284:	4622      	mov	r2, r4
 8008286:	1b49      	subs	r1, r1, r5
 8008288:	eb62 0206 	sbc.w	r2, r2, r6
 800828c:	f04f 0300 	mov.w	r3, #0
 8008290:	f04f 0400 	mov.w	r4, #0
 8008294:	0194      	lsls	r4, r2, #6
 8008296:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800829a:	018b      	lsls	r3, r1, #6
 800829c:	1a5b      	subs	r3, r3, r1
 800829e:	eb64 0402 	sbc.w	r4, r4, r2
 80082a2:	f04f 0100 	mov.w	r1, #0
 80082a6:	f04f 0200 	mov.w	r2, #0
 80082aa:	00e2      	lsls	r2, r4, #3
 80082ac:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80082b0:	00d9      	lsls	r1, r3, #3
 80082b2:	460b      	mov	r3, r1
 80082b4:	4614      	mov	r4, r2
 80082b6:	195b      	adds	r3, r3, r5
 80082b8:	eb44 0406 	adc.w	r4, r4, r6
 80082bc:	f04f 0100 	mov.w	r1, #0
 80082c0:	f04f 0200 	mov.w	r2, #0
 80082c4:	02a2      	lsls	r2, r4, #10
 80082c6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80082ca:	0299      	lsls	r1, r3, #10
 80082cc:	460b      	mov	r3, r1
 80082ce:	4614      	mov	r4, r2
 80082d0:	4618      	mov	r0, r3
 80082d2:	4621      	mov	r1, r4
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f04f 0400 	mov.w	r4, #0
 80082da:	461a      	mov	r2, r3
 80082dc:	4623      	mov	r3, r4
 80082de:	f7f8 fbcd 	bl	8000a7c <__aeabi_uldivmod>
 80082e2:	4603      	mov	r3, r0
 80082e4:	460c      	mov	r4, r1
 80082e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80082e8:	4b0a      	ldr	r3, [pc, #40]	; (8008314 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	0c1b      	lsrs	r3, r3, #16
 80082ee:	f003 0303 	and.w	r3, r3, #3
 80082f2:	3301      	adds	r3, #1
 80082f4:	005b      	lsls	r3, r3, #1
 80082f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008300:	60bb      	str	r3, [r7, #8]
      break;
 8008302:	e002      	b.n	800830a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008304:	4b04      	ldr	r3, [pc, #16]	; (8008318 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008306:	60bb      	str	r3, [r7, #8]
      break;
 8008308:	bf00      	nop
    }
  }
  return sysclockfreq;
 800830a:	68bb      	ldr	r3, [r7, #8]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008314:	40023800 	.word	0x40023800
 8008318:	00f42400 	.word	0x00f42400
 800831c:	007a1200 	.word	0x007a1200

08008320 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008320:	b480      	push	{r7}
 8008322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008324:	4b03      	ldr	r3, [pc, #12]	; (8008334 <HAL_RCC_GetHCLKFreq+0x14>)
 8008326:	681b      	ldr	r3, [r3, #0]
}
 8008328:	4618      	mov	r0, r3
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr
 8008332:	bf00      	nop
 8008334:	2000004c 	.word	0x2000004c

08008338 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800833c:	f7ff fff0 	bl	8008320 <HAL_RCC_GetHCLKFreq>
 8008340:	4601      	mov	r1, r0
 8008342:	4b05      	ldr	r3, [pc, #20]	; (8008358 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	0a9b      	lsrs	r3, r3, #10
 8008348:	f003 0307 	and.w	r3, r3, #7
 800834c:	4a03      	ldr	r2, [pc, #12]	; (800835c <HAL_RCC_GetPCLK1Freq+0x24>)
 800834e:	5cd3      	ldrb	r3, [r2, r3]
 8008350:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008354:	4618      	mov	r0, r3
 8008356:	bd80      	pop	{r7, pc}
 8008358:	40023800 	.word	0x40023800
 800835c:	0801b698 	.word	0x0801b698

08008360 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008368:	2300      	movs	r3, #0
 800836a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800836c:	2300      	movs	r3, #0
 800836e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 0301 	and.w	r3, r3, #1
 8008378:	2b00      	cmp	r3, #0
 800837a:	d105      	bne.n	8008388 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008384:	2b00      	cmp	r3, #0
 8008386:	d038      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008388:	4b68      	ldr	r3, [pc, #416]	; (800852c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800838a:	2200      	movs	r2, #0
 800838c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800838e:	f7fd f8f5 	bl	800557c <HAL_GetTick>
 8008392:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008394:	e008      	b.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008396:	f7fd f8f1 	bl	800557c <HAL_GetTick>
 800839a:	4602      	mov	r2, r0
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	1ad3      	subs	r3, r2, r3
 80083a0:	2b02      	cmp	r3, #2
 80083a2:	d901      	bls.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083a4:	2303      	movs	r3, #3
 80083a6:	e0bd      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80083a8:	4b61      	ldr	r3, [pc, #388]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d1f0      	bne.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	019b      	lsls	r3, r3, #6
 80083be:	431a      	orrs	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	071b      	lsls	r3, r3, #28
 80083c6:	495a      	ldr	r1, [pc, #360]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80083ce:	4b57      	ldr	r3, [pc, #348]	; (800852c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80083d0:	2201      	movs	r2, #1
 80083d2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083d4:	f7fd f8d2 	bl	800557c <HAL_GetTick>
 80083d8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083da:	e008      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80083dc:	f7fd f8ce 	bl	800557c <HAL_GetTick>
 80083e0:	4602      	mov	r2, r0
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	1ad3      	subs	r3, r2, r3
 80083e6:	2b02      	cmp	r3, #2
 80083e8:	d901      	bls.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083ea:	2303      	movs	r3, #3
 80083ec:	e09a      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083ee:	4b50      	ldr	r3, [pc, #320]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d0f0      	beq.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0302 	and.w	r3, r3, #2
 8008402:	2b00      	cmp	r3, #0
 8008404:	f000 8083 	beq.w	800850e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008408:	2300      	movs	r3, #0
 800840a:	60fb      	str	r3, [r7, #12]
 800840c:	4b48      	ldr	r3, [pc, #288]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800840e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008410:	4a47      	ldr	r2, [pc, #284]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008416:	6413      	str	r3, [r2, #64]	; 0x40
 8008418:	4b45      	ldr	r3, [pc, #276]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800841a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008420:	60fb      	str	r3, [r7, #12]
 8008422:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008424:	4b43      	ldr	r3, [pc, #268]	; (8008534 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a42      	ldr	r2, [pc, #264]	; (8008534 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800842a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800842e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008430:	f7fd f8a4 	bl	800557c <HAL_GetTick>
 8008434:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008436:	e008      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008438:	f7fd f8a0 	bl	800557c <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	2b02      	cmp	r3, #2
 8008444:	d901      	bls.n	800844a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e06c      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800844a:	4b3a      	ldr	r3, [pc, #232]	; (8008534 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008452:	2b00      	cmp	r3, #0
 8008454:	d0f0      	beq.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008456:	4b36      	ldr	r3, [pc, #216]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800845a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800845e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d02f      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800846e:	693a      	ldr	r2, [r7, #16]
 8008470:	429a      	cmp	r2, r3
 8008472:	d028      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008474:	4b2e      	ldr	r3, [pc, #184]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008478:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800847c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800847e:	4b2e      	ldr	r3, [pc, #184]	; (8008538 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008480:	2201      	movs	r2, #1
 8008482:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008484:	4b2c      	ldr	r3, [pc, #176]	; (8008538 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008486:	2200      	movs	r2, #0
 8008488:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800848a:	4a29      	ldr	r2, [pc, #164]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008490:	4b27      	ldr	r3, [pc, #156]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	2b01      	cmp	r3, #1
 800849a:	d114      	bne.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800849c:	f7fd f86e 	bl	800557c <HAL_GetTick>
 80084a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084a2:	e00a      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084a4:	f7fd f86a 	bl	800557c <HAL_GetTick>
 80084a8:	4602      	mov	r2, r0
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	1ad3      	subs	r3, r2, r3
 80084ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d901      	bls.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80084b6:	2303      	movs	r3, #3
 80084b8:	e034      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084ba:	4b1d      	ldr	r3, [pc, #116]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084be:	f003 0302 	and.w	r3, r3, #2
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d0ee      	beq.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80084d2:	d10d      	bne.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80084d4:	4b16      	ldr	r3, [pc, #88]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	691b      	ldr	r3, [r3, #16]
 80084e0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80084e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084e8:	4911      	ldr	r1, [pc, #68]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084ea:	4313      	orrs	r3, r2
 80084ec:	608b      	str	r3, [r1, #8]
 80084ee:	e005      	b.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80084f0:	4b0f      	ldr	r3, [pc, #60]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	4a0e      	ldr	r2, [pc, #56]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084f6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80084fa:	6093      	str	r3, [r2, #8]
 80084fc:	4b0c      	ldr	r3, [pc, #48]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008508:	4909      	ldr	r1, [pc, #36]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800850a:	4313      	orrs	r3, r2
 800850c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0308 	and.w	r3, r3, #8
 8008516:	2b00      	cmp	r3, #0
 8008518:	d003      	beq.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	7d1a      	ldrb	r2, [r3, #20]
 800851e:	4b07      	ldr	r3, [pc, #28]	; (800853c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8008520:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008522:	2300      	movs	r3, #0
}
 8008524:	4618      	mov	r0, r3
 8008526:	3718      	adds	r7, #24
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}
 800852c:	42470068 	.word	0x42470068
 8008530:	40023800 	.word	0x40023800
 8008534:	40007000 	.word	0x40007000
 8008538:	42470e40 	.word	0x42470e40
 800853c:	424711e0 	.word	0x424711e0

08008540 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e083      	b.n	800865a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	7f5b      	ldrb	r3, [r3, #29]
 8008556:	b2db      	uxtb	r3, r3
 8008558:	2b00      	cmp	r3, #0
 800855a:	d105      	bne.n	8008568 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f7fc fc62 	bl	8004e2c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2202      	movs	r2, #2
 800856c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	22ca      	movs	r2, #202	; 0xca
 8008574:	625a      	str	r2, [r3, #36]	; 0x24
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	2253      	movs	r2, #83	; 0x53
 800857c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 faa8 	bl	8008ad4 <RTC_EnterInitMode>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d008      	beq.n	800859c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	22ff      	movs	r2, #255	; 0xff
 8008590:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2204      	movs	r2, #4
 8008596:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e05e      	b.n	800865a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	6812      	ldr	r2, [r2, #0]
 80085a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80085aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085ae:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	6899      	ldr	r1, [r3, #8]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	691b      	ldr	r3, [r3, #16]
 80085be:	431a      	orrs	r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	695b      	ldr	r3, [r3, #20]
 80085c4:	431a      	orrs	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	430a      	orrs	r2, r1
 80085cc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	68d2      	ldr	r2, [r2, #12]
 80085d6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	6919      	ldr	r1, [r3, #16]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	041a      	lsls	r2, r3, #16
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	430a      	orrs	r2, r1
 80085ea:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68da      	ldr	r2, [r3, #12]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80085fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	f003 0320 	and.w	r3, r3, #32
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10e      	bne.n	8008628 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 fa3a 	bl	8008a84 <HAL_RTC_WaitForSynchro>
 8008610:	4603      	mov	r3, r0
 8008612:	2b00      	cmp	r3, #0
 8008614:	d008      	beq.n	8008628 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	22ff      	movs	r2, #255	; 0xff
 800861c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2204      	movs	r2, #4
 8008622:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e018      	b.n	800865a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008636:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	699a      	ldr	r2, [r3, #24]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	430a      	orrs	r2, r1
 8008648:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	22ff      	movs	r2, #255	; 0xff
 8008650:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2201      	movs	r2, #1
 8008656:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008658:	2300      	movs	r3, #0
  }
}
 800865a:	4618      	mov	r0, r3
 800865c:	3708      	adds	r7, #8
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}

08008662 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008662:	b590      	push	{r4, r7, lr}
 8008664:	b087      	sub	sp, #28
 8008666:	af00      	add	r7, sp, #0
 8008668:	60f8      	str	r0, [r7, #12]
 800866a:	60b9      	str	r1, [r7, #8]
 800866c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800866e:	2300      	movs	r3, #0
 8008670:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	7f1b      	ldrb	r3, [r3, #28]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d101      	bne.n	800867e <HAL_RTC_SetTime+0x1c>
 800867a:	2302      	movs	r3, #2
 800867c:	e0aa      	b.n	80087d4 <HAL_RTC_SetTime+0x172>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2201      	movs	r2, #1
 8008682:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2202      	movs	r2, #2
 8008688:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d126      	bne.n	80086de <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800869a:	2b00      	cmp	r3, #0
 800869c:	d102      	bne.n	80086a4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	2200      	movs	r2, #0
 80086a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 fa3f 	bl	8008b2c <RTC_ByteToBcd2>
 80086ae:	4603      	mov	r3, r0
 80086b0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	785b      	ldrb	r3, [r3, #1]
 80086b6:	4618      	mov	r0, r3
 80086b8:	f000 fa38 	bl	8008b2c <RTC_ByteToBcd2>
 80086bc:	4603      	mov	r3, r0
 80086be:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80086c0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	789b      	ldrb	r3, [r3, #2]
 80086c6:	4618      	mov	r0, r3
 80086c8:	f000 fa30 	bl	8008b2c <RTC_ByteToBcd2>
 80086cc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80086ce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	78db      	ldrb	r3, [r3, #3]
 80086d6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80086d8:	4313      	orrs	r3, r2
 80086da:	617b      	str	r3, [r7, #20]
 80086dc:	e018      	b.n	8008710 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d102      	bne.n	80086f2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	2200      	movs	r2, #0
 80086f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	785b      	ldrb	r3, [r3, #1]
 80086fc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80086fe:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008700:	68ba      	ldr	r2, [r7, #8]
 8008702:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008704:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	78db      	ldrb	r3, [r3, #3]
 800870a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800870c:	4313      	orrs	r3, r2
 800870e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	22ca      	movs	r2, #202	; 0xca
 8008716:	625a      	str	r2, [r3, #36]	; 0x24
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2253      	movs	r2, #83	; 0x53
 800871e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f000 f9d7 	bl	8008ad4 <RTC_EnterInitMode>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00b      	beq.n	8008744 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	22ff      	movs	r2, #255	; 0xff
 8008732:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2204      	movs	r2, #4
 8008738:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e047      	b.n	80087d4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800874e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008752:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008762:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	6899      	ldr	r1, [r3, #8]
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	68da      	ldr	r2, [r3, #12]
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	691b      	ldr	r3, [r3, #16]
 8008772:	431a      	orrs	r2, r3
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	430a      	orrs	r2, r1
 800877a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800878a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f003 0320 	and.w	r3, r3, #32
 8008796:	2b00      	cmp	r3, #0
 8008798:	d111      	bne.n	80087be <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f000 f972 	bl	8008a84 <HAL_RTC_WaitForSynchro>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00b      	beq.n	80087be <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	22ff      	movs	r2, #255	; 0xff
 80087ac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2204      	movs	r2, #4
 80087b2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2200      	movs	r2, #0
 80087b8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e00a      	b.n	80087d4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	22ff      	movs	r2, #255	; 0xff
 80087c4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2201      	movs	r2, #1
 80087ca:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80087d2:	2300      	movs	r3, #0
  }
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	371c      	adds	r7, #28
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd90      	pop	{r4, r7, pc}

080087dc <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80087e8:	2300      	movs	r3, #0
 80087ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800880e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008812:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	0c1b      	lsrs	r3, r3, #16
 8008818:	b2db      	uxtb	r3, r3
 800881a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800881e:	b2da      	uxtb	r2, r3
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	0a1b      	lsrs	r3, r3, #8
 8008828:	b2db      	uxtb	r3, r3
 800882a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800882e:	b2da      	uxtb	r2, r3
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	b2db      	uxtb	r3, r3
 8008838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800883c:	b2da      	uxtb	r2, r3
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	0c1b      	lsrs	r3, r3, #16
 8008846:	b2db      	uxtb	r3, r3
 8008848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800884c:	b2da      	uxtb	r2, r3
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d11a      	bne.n	800888e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	4618      	mov	r0, r3
 800885e:	f000 f983 	bl	8008b68 <RTC_Bcd2ToByte>
 8008862:	4603      	mov	r3, r0
 8008864:	461a      	mov	r2, r3
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	785b      	ldrb	r3, [r3, #1]
 800886e:	4618      	mov	r0, r3
 8008870:	f000 f97a 	bl	8008b68 <RTC_Bcd2ToByte>
 8008874:	4603      	mov	r3, r0
 8008876:	461a      	mov	r2, r3
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	789b      	ldrb	r3, [r3, #2]
 8008880:	4618      	mov	r0, r3
 8008882:	f000 f971 	bl	8008b68 <RTC_Bcd2ToByte>
 8008886:	4603      	mov	r3, r0
 8008888:	461a      	mov	r2, r3
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3718      	adds	r7, #24
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008898:	b590      	push	{r4, r7, lr}
 800889a:	b087      	sub	sp, #28
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80088a4:	2300      	movs	r3, #0
 80088a6:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	7f1b      	ldrb	r3, [r3, #28]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d101      	bne.n	80088b4 <HAL_RTC_SetDate+0x1c>
 80088b0:	2302      	movs	r3, #2
 80088b2:	e094      	b.n	80089de <HAL_RTC_SetDate+0x146>
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2201      	movs	r2, #1
 80088b8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2202      	movs	r2, #2
 80088be:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10e      	bne.n	80088e4 <HAL_RTC_SetDate+0x4c>
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	785b      	ldrb	r3, [r3, #1]
 80088ca:	f003 0310 	and.w	r3, r3, #16
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d008      	beq.n	80088e4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	785b      	ldrb	r3, [r3, #1]
 80088d6:	f023 0310 	bic.w	r3, r3, #16
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	330a      	adds	r3, #10
 80088de:	b2da      	uxtb	r2, r3
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d11c      	bne.n	8008924 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	78db      	ldrb	r3, [r3, #3]
 80088ee:	4618      	mov	r0, r3
 80088f0:	f000 f91c 	bl	8008b2c <RTC_ByteToBcd2>
 80088f4:	4603      	mov	r3, r0
 80088f6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	785b      	ldrb	r3, [r3, #1]
 80088fc:	4618      	mov	r0, r3
 80088fe:	f000 f915 	bl	8008b2c <RTC_ByteToBcd2>
 8008902:	4603      	mov	r3, r0
 8008904:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008906:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	789b      	ldrb	r3, [r3, #2]
 800890c:	4618      	mov	r0, r3
 800890e:	f000 f90d 	bl	8008b2c <RTC_ByteToBcd2>
 8008912:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008914:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]
 8008922:	e00e      	b.n	8008942 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	78db      	ldrb	r3, [r3, #3]
 8008928:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	785b      	ldrb	r3, [r3, #1]
 800892e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008930:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8008936:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800893e:	4313      	orrs	r3, r2
 8008940:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	22ca      	movs	r2, #202	; 0xca
 8008948:	625a      	str	r2, [r3, #36]	; 0x24
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2253      	movs	r2, #83	; 0x53
 8008950:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f000 f8be 	bl	8008ad4 <RTC_EnterInitMode>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00b      	beq.n	8008976 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	22ff      	movs	r2, #255	; 0xff
 8008964:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2204      	movs	r2, #4
 800896a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2200      	movs	r2, #0
 8008970:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e033      	b.n	80089de <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008980:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008984:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	68da      	ldr	r2, [r3, #12]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008994:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	f003 0320 	and.w	r3, r3, #32
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d111      	bne.n	80089c8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f000 f86d 	bl	8008a84 <HAL_RTC_WaitForSynchro>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	22ff      	movs	r2, #255	; 0xff
 80089b6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2204      	movs	r2, #4
 80089bc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e00a      	b.n	80089de <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	22ff      	movs	r2, #255	; 0xff
 80089ce:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2201      	movs	r2, #1
 80089d4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80089dc:	2300      	movs	r3, #0
  }
}
 80089de:	4618      	mov	r0, r3
 80089e0:	371c      	adds	r7, #28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd90      	pop	{r4, r7, pc}

080089e6 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b086      	sub	sp, #24
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	60f8      	str	r0, [r7, #12]
 80089ee:	60b9      	str	r1, [r7, #8]
 80089f0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80089f2:	2300      	movs	r3, #0
 80089f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008a00:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008a04:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	0c1b      	lsrs	r3, r3, #16
 8008a0a:	b2da      	uxtb	r2, r3
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	0a1b      	lsrs	r3, r3, #8
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	f003 031f 	and.w	r3, r3, #31
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	0b5b      	lsrs	r3, r3, #13
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	f003 0307 	and.w	r3, r3, #7
 8008a38:	b2da      	uxtb	r2, r3
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d11a      	bne.n	8008a7a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	78db      	ldrb	r3, [r3, #3]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 f88d 	bl	8008b68 <RTC_Bcd2ToByte>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	461a      	mov	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	785b      	ldrb	r3, [r3, #1]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f000 f884 	bl	8008b68 <RTC_Bcd2ToByte>
 8008a60:	4603      	mov	r3, r0
 8008a62:	461a      	mov	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	789b      	ldrb	r3, [r3, #2]
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 f87b 	bl	8008b68 <RTC_Bcd2ToByte>
 8008a72:	4603      	mov	r3, r0
 8008a74:	461a      	mov	r2, r3
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3718      	adds	r7, #24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	68da      	ldr	r2, [r3, #12]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008a9e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008aa0:	f7fc fd6c 	bl	800557c <HAL_GetTick>
 8008aa4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008aa6:	e009      	b.n	8008abc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008aa8:	f7fc fd68 	bl	800557c <HAL_GetTick>
 8008aac:	4602      	mov	r2, r0
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ab6:	d901      	bls.n	8008abc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	e007      	b.n	8008acc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	f003 0320 	and.w	r3, r3, #32
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d0ee      	beq.n	8008aa8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b084      	sub	sp, #16
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008adc:	2300      	movs	r3, #0
 8008ade:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d119      	bne.n	8008b22 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f04f 32ff 	mov.w	r2, #4294967295
 8008af6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008af8:	f7fc fd40 	bl	800557c <HAL_GetTick>
 8008afc:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008afe:	e009      	b.n	8008b14 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008b00:	f7fc fd3c 	bl	800557c <HAL_GetTick>
 8008b04:	4602      	mov	r2, r0
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b0e:	d901      	bls.n	8008b14 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008b10:	2303      	movs	r3, #3
 8008b12:	e007      	b.n	8008b24 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d0ee      	beq.n	8008b00 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	4603      	mov	r3, r0
 8008b34:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008b36:	2300      	movs	r3, #0
 8008b38:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8008b3a:	e005      	b.n	8008b48 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008b42:	79fb      	ldrb	r3, [r7, #7]
 8008b44:	3b0a      	subs	r3, #10
 8008b46:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8008b48:	79fb      	ldrb	r3, [r7, #7]
 8008b4a:	2b09      	cmp	r3, #9
 8008b4c:	d8f6      	bhi.n	8008b3c <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	011b      	lsls	r3, r3, #4
 8008b54:	b2da      	uxtb	r2, r3
 8008b56:	79fb      	ldrb	r3, [r7, #7]
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	b2db      	uxtb	r3, r3
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3714      	adds	r7, #20
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b085      	sub	sp, #20
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	4603      	mov	r3, r0
 8008b70:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8008b72:	2300      	movs	r3, #0
 8008b74:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008b76:	79fb      	ldrb	r3, [r7, #7]
 8008b78:	091b      	lsrs	r3, r3, #4
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	4613      	mov	r3, r2
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4413      	add	r3, r2
 8008b84:	005b      	lsls	r3, r3, #1
 8008b86:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8008b88:	79fb      	ldrb	r3, [r7, #7]
 8008b8a:	f003 030f 	and.w	r3, r3, #15
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	4413      	add	r3, r2
 8008b96:	b2db      	uxtb	r3, r3
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3714      	adds	r7, #20
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e022      	b.n	8008bfc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d105      	bne.n	8008bce <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7fc f945 	bl	8004e58 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2203      	movs	r2, #3
 8008bd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f814 	bl	8008c04 <HAL_SD_InitCard>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d001      	beq.n	8008be6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e00a      	b.n	8008bfc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3708      	adds	r7, #8
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008c04:	b5b0      	push	{r4, r5, r7, lr}
 8008c06:	b08e      	sub	sp, #56	; 0x38
 8008c08:	af04      	add	r7, sp, #16
 8008c0a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008c10:	2300      	movs	r3, #0
 8008c12:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008c14:	2300      	movs	r3, #0
 8008c16:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008c20:	2376      	movs	r3, #118	; 0x76
 8008c22:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681d      	ldr	r5, [r3, #0]
 8008c28:	466c      	mov	r4, sp
 8008c2a:	f107 0314 	add.w	r3, r7, #20
 8008c2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008c32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008c36:	f107 0308 	add.w	r3, r7, #8
 8008c3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	f001 fef9 	bl	800aa34 <SDIO_Init>
 8008c42:	4603      	mov	r3, r0
 8008c44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008c48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d001      	beq.n	8008c54 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008c50:	2301      	movs	r3, #1
 8008c52:	e031      	b.n	8008cb8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008c54:	4b1a      	ldr	r3, [pc, #104]	; (8008cc0 <HAL_SD_InitCard+0xbc>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f001 ff31 	bl	800aac6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008c64:	4b16      	ldr	r3, [pc, #88]	; (8008cc0 <HAL_SD_InitCard+0xbc>)
 8008c66:	2201      	movs	r2, #1
 8008c68:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f001 f882 	bl	8009d74 <SD_PowerON>
 8008c70:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c72:	6a3b      	ldr	r3, [r7, #32]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00b      	beq.n	8008c90 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c84:	6a3b      	ldr	r3, [r7, #32]
 8008c86:	431a      	orrs	r2, r3
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e013      	b.n	8008cb8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 ffa1 	bl	8009bd8 <SD_InitCard>
 8008c96:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c98:	6a3b      	ldr	r3, [r7, #32]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00b      	beq.n	8008cb6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008caa:	6a3b      	ldr	r3, [r7, #32]
 8008cac:	431a      	orrs	r2, r3
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e000      	b.n	8008cb8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3728      	adds	r7, #40	; 0x28
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8008cc0:	422580a0 	.word	0x422580a0

08008cc4 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b092      	sub	sp, #72	; 0x48
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008cd2:	f7fc fc53 	bl	800557c <HAL_GetTick>
 8008cd6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d107      	bne.n	8008cf6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e1d9      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	f040 81cc 	bne.w	800909c <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2200      	movs	r2, #0
 8008d08:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008d0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	441a      	add	r2, r3
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d907      	bls.n	8008d28 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d1c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	e1c0      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2203      	movs	r2, #3
 8008d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2200      	movs	r2, #0
 8008d36:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d002      	beq.n	8008d46 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d42:	025b      	lsls	r3, r3, #9
 8008d44:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f001 ff4c 	bl	800abec <SDMMC_CmdBlockLength>
 8008d54:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d00f      	beq.n	8008d7c <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a9b      	ldr	r2, [pc, #620]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008d62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d6a:	431a      	orrs	r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e196      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d80:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	025b      	lsls	r3, r3, #9
 8008d86:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008d88:	2390      	movs	r3, #144	; 0x90
 8008d8a:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008d8c:	2302      	movs	r3, #2
 8008d8e:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008d90:	2300      	movs	r3, #0
 8008d92:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008d94:	2301      	movs	r3, #1
 8008d96:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f107 0214 	add.w	r2, r7, #20
 8008da0:	4611      	mov	r1, r2
 8008da2:	4618      	mov	r0, r3
 8008da4:	f001 fef6 	bl	800ab94 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d90a      	bls.n	8008dc4 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2202      	movs	r2, #2
 8008db2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f001 ff5a 	bl	800ac74 <SDMMC_CmdReadMultiBlock>
 8008dc0:	6478      	str	r0, [r7, #68]	; 0x44
 8008dc2:	e009      	b.n	8008dd8 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f001 ff2d 	bl	800ac30 <SDMMC_CmdReadSingleBlock>
 8008dd6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008dd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d012      	beq.n	8008e04 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	4a7b      	ldr	r2, [pc, #492]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008de4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dec:	431a      	orrs	r2, r3
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2201      	movs	r2, #1
 8008df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e152      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008e04:	69bb      	ldr	r3, [r7, #24]
 8008e06:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008e08:	e061      	b.n	8008ece <HAL_SD_ReadBlocks+0x20a>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d03c      	beq.n	8008e92 <HAL_SD_ReadBlocks+0x1ce>
 8008e18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d039      	beq.n	8008e92 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008e1e:	2300      	movs	r3, #0
 8008e20:	643b      	str	r3, [r7, #64]	; 0x40
 8008e22:	e033      	b.n	8008e8c <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f001 fe2e 	bl	800aa8a <SDIO_ReadFIFO>
 8008e2e:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e32:	b2da      	uxtb	r2, r3
 8008e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e36:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e40:	3b01      	subs	r3, #1
 8008e42:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e46:	0a1b      	lsrs	r3, r3, #8
 8008e48:	b2da      	uxtb	r2, r3
 8008e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e4c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e50:	3301      	adds	r3, #1
 8008e52:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e56:	3b01      	subs	r3, #1
 8008e58:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e5c:	0c1b      	lsrs	r3, r3, #16
 8008e5e:	b2da      	uxtb	r2, r3
 8008e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e62:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e66:	3301      	adds	r3, #1
 8008e68:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e6c:	3b01      	subs	r3, #1
 8008e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e72:	0e1b      	lsrs	r3, r3, #24
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e78:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008e80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e82:	3b01      	subs	r3, #1
 8008e84:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8008e86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e88:	3301      	adds	r3, #1
 8008e8a:	643b      	str	r3, [r7, #64]	; 0x40
 8008e8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e8e:	2b07      	cmp	r3, #7
 8008e90:	d9c8      	bls.n	8008e24 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008e92:	f7fc fb73 	bl	800557c <HAL_GetTick>
 8008e96:	4602      	mov	r2, r0
 8008e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9a:	1ad3      	subs	r3, r2, r3
 8008e9c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d902      	bls.n	8008ea8 <HAL_SD_ReadBlocks+0x1e4>
 8008ea2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d112      	bne.n	8008ece <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a48      	ldr	r2, [pc, #288]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008eae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e0ed      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ed4:	f240 332a 	movw	r3, #810	; 0x32a
 8008ed8:	4013      	ands	r3, r2
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d095      	beq.n	8008e0a <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d022      	beq.n	8008f32 <HAL_SD_ReadBlocks+0x26e>
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d91f      	bls.n	8008f32 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ef6:	2b03      	cmp	r3, #3
 8008ef8:	d01b      	beq.n	8008f32 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4618      	mov	r0, r3
 8008f00:	f001 ff1e 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8008f04:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008f06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d012      	beq.n	8008f32 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a2f      	ldr	r2, [pc, #188]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008f12:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f1a:	431a      	orrs	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e0bb      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f38:	f003 0308 	and.w	r3, r3, #8
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d012      	beq.n	8008f66 <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a22      	ldr	r2, [pc, #136]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008f46:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f4c:	f043 0208 	orr.w	r2, r3, #8
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e0a1      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d012      	beq.n	8008f9a <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4a15      	ldr	r2, [pc, #84]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008f7a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f80:	f043 0202 	orr.w	r2, r3, #2
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e087      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fa0:	f003 0320 	and.w	r3, r3, #32
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d064      	beq.n	8009072 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a08      	ldr	r2, [pc, #32]	; (8008fd0 <HAL_SD_ReadBlocks+0x30c>)
 8008fae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb4:	f043 0220 	orr.w	r2, r3, #32
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e06d      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
 8008fce:	bf00      	nop
 8008fd0:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f001 fd56 	bl	800aa8a <SDIO_ReadFIFO>
 8008fde:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fe6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fea:	3301      	adds	r3, #1
 8008fec:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ff6:	0a1b      	lsrs	r3, r3, #8
 8008ff8:	b2da      	uxtb	r2, r3
 8008ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ffc:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008ffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009000:	3301      	adds	r3, #1
 8009002:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8009004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009006:	3b01      	subs	r3, #1
 8009008:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800900a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800900c:	0c1b      	lsrs	r3, r3, #16
 800900e:	b2da      	uxtb	r2, r3
 8009010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009012:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8009014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009016:	3301      	adds	r3, #1
 8009018:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800901a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800901c:	3b01      	subs	r3, #1
 800901e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8009020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009022:	0e1b      	lsrs	r3, r3, #24
 8009024:	b2da      	uxtb	r2, r3
 8009026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009028:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800902a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800902c:	3301      	adds	r3, #1
 800902e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8009030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009032:	3b01      	subs	r3, #1
 8009034:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8009036:	f7fc faa1 	bl	800557c <HAL_GetTick>
 800903a:	4602      	mov	r2, r0
 800903c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800903e:	1ad3      	subs	r3, r2, r3
 8009040:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009042:	429a      	cmp	r2, r3
 8009044:	d902      	bls.n	800904c <HAL_SD_ReadBlocks+0x388>
 8009046:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009048:	2b00      	cmp	r3, #0
 800904a:	d112      	bne.n	8009072 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a18      	ldr	r2, [pc, #96]	; (80090b4 <HAL_SD_ReadBlocks+0x3f0>)
 8009052:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009058:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e01b      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800907c:	2b00      	cmp	r3, #0
 800907e:	d002      	beq.n	8009086 <HAL_SD_ReadBlocks+0x3c2>
 8009080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1a6      	bne.n	8008fd4 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f240 523a 	movw	r2, #1338	; 0x53a
 800908e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8009098:	2300      	movs	r3, #0
 800909a:	e006      	b.n	80090aa <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
  }
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3748      	adds	r7, #72	; 0x48
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	004005ff 	.word	0x004005ff

080090b8 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b092      	sub	sp, #72	; 0x48
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	607a      	str	r2, [r7, #4]
 80090c4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80090c6:	f7fc fa59 	bl	800557c <HAL_GetTick>
 80090ca:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d107      	bne.n	80090ea <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090de:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e184      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	f040 8177 	bne.w	80093e6 <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80090fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	441a      	add	r2, r3
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009108:	429a      	cmp	r2, r3
 800910a:	d907      	bls.n	800911c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009110:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	e16b      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2203      	movs	r2, #3
 8009120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2200      	movs	r2, #0
 800912a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009130:	2b01      	cmp	r3, #1
 8009132:	d002      	beq.n	800913a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8009134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009136:	025b      	lsls	r3, r3, #9
 8009138:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009142:	4618      	mov	r0, r3
 8009144:	f001 fd52 	bl	800abec <SDMMC_CmdBlockLength>
 8009148:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800914a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00f      	beq.n	8009170 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a9d      	ldr	r2, [pc, #628]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 8009156:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800915c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800915e:	431a      	orrs	r2, r3
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2201      	movs	r2, #1
 8009168:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e141      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009170:	f04f 33ff 	mov.w	r3, #4294967295
 8009174:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	025b      	lsls	r3, r3, #9
 800917a:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800917c:	2390      	movs	r3, #144	; 0x90
 800917e:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009180:	2300      	movs	r3, #0
 8009182:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009184:	2300      	movs	r3, #0
 8009186:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8009188:	2301      	movs	r3, #1
 800918a:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f107 0218 	add.w	r2, r7, #24
 8009194:	4611      	mov	r1, r2
 8009196:	4618      	mov	r0, r3
 8009198:	f001 fcfc 	bl	800ab94 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d90a      	bls.n	80091b8 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2220      	movs	r2, #32
 80091a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80091ae:	4618      	mov	r0, r3
 80091b0:	f001 fda4 	bl	800acfc <SDMMC_CmdWriteMultiBlock>
 80091b4:	6478      	str	r0, [r7, #68]	; 0x44
 80091b6:	e009      	b.n	80091cc <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2210      	movs	r2, #16
 80091bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80091c4:	4618      	mov	r0, r3
 80091c6:	f001 fd77 	bl	800acb8 <SDMMC_CmdWriteSingleBlock>
 80091ca:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80091cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d012      	beq.n	80091f8 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a7d      	ldr	r2, [pc, #500]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 80091d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80091de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091e0:	431a      	orrs	r2, r3
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2201      	movs	r2, #1
 80091ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2200      	movs	r2, #0
 80091f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e0fd      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80091fc:	e065      	b.n	80092ca <HAL_SD_WriteBlocks+0x212>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009208:	2b00      	cmp	r3, #0
 800920a:	d040      	beq.n	800928e <HAL_SD_WriteBlocks+0x1d6>
 800920c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800920e:	2b00      	cmp	r3, #0
 8009210:	d03d      	beq.n	800928e <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8009212:	2300      	movs	r3, #0
 8009214:	643b      	str	r3, [r7, #64]	; 0x40
 8009216:	e037      	b.n	8009288 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8009218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800921e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009220:	3301      	adds	r3, #1
 8009222:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8009224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009226:	3b01      	subs	r3, #1
 8009228:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800922a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	021a      	lsls	r2, r3, #8
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	4313      	orrs	r3, r2
 8009234:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009238:	3301      	adds	r3, #1
 800923a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800923c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800923e:	3b01      	subs	r3, #1
 8009240:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8009242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	041a      	lsls	r2, r3, #16
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	4313      	orrs	r3, r2
 800924c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800924e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009250:	3301      	adds	r3, #1
 8009252:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8009254:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009256:	3b01      	subs	r3, #1
 8009258:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800925a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	061a      	lsls	r2, r3, #24
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	4313      	orrs	r3, r2
 8009264:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009268:	3301      	adds	r3, #1
 800926a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800926c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800926e:	3b01      	subs	r3, #1
 8009270:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f107 0214 	add.w	r2, r7, #20
 800927a:	4611      	mov	r1, r2
 800927c:	4618      	mov	r0, r3
 800927e:	f001 fc11 	bl	800aaa4 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8009282:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009284:	3301      	adds	r3, #1
 8009286:	643b      	str	r3, [r7, #64]	; 0x40
 8009288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800928a:	2b07      	cmp	r3, #7
 800928c:	d9c4      	bls.n	8009218 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800928e:	f7fc f975 	bl	800557c <HAL_GetTick>
 8009292:	4602      	mov	r2, r0
 8009294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800929a:	429a      	cmp	r2, r3
 800929c:	d902      	bls.n	80092a4 <HAL_SD_WriteBlocks+0x1ec>
 800929e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d112      	bne.n	80092ca <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a48      	ldr	r2, [pc, #288]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 80092aa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092b2:	431a      	orrs	r2, r3
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e094      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092d0:	f240 331a 	movw	r3, #794	; 0x31a
 80092d4:	4013      	ands	r3, r2
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d091      	beq.n	80091fe <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d022      	beq.n	800932e <HAL_SD_WriteBlocks+0x276>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d91f      	bls.n	800932e <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d01b      	beq.n	800932e <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 fd20 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8009300:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8009302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009304:	2b00      	cmp	r3, #0
 8009306:	d012      	beq.n	800932e <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a2f      	ldr	r2, [pc, #188]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 800930e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009316:	431a      	orrs	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e062      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009334:	f003 0308 	and.w	r3, r3, #8
 8009338:	2b00      	cmp	r3, #0
 800933a:	d012      	beq.n	8009362 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a22      	ldr	r2, [pc, #136]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 8009342:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009348:	f043 0208 	orr.w	r2, r3, #8
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2200      	movs	r2, #0
 800935c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e048      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009368:	f003 0302 	and.w	r3, r3, #2
 800936c:	2b00      	cmp	r3, #0
 800936e:	d012      	beq.n	8009396 <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a15      	ldr	r2, [pc, #84]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 8009376:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800937c:	f043 0202 	orr.w	r2, r3, #2
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2201      	movs	r2, #1
 8009388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2200      	movs	r2, #0
 8009390:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e02e      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800939c:	f003 0310 	and.w	r3, r3, #16
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d015      	beq.n	80093d0 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a08      	ldr	r2, [pc, #32]	; (80093cc <HAL_SD_WriteBlocks+0x314>)
 80093aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093b0:	f043 0210 	orr.w	r2, r3, #16
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2201      	movs	r2, #1
 80093bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2200      	movs	r2, #0
 80093c4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	e014      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
 80093ca:	bf00      	nop
 80093cc:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f240 523a 	movw	r2, #1338	; 0x53a
 80093d8:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2201      	movs	r2, #1
 80093de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80093e2:	2300      	movs	r3, #0
 80093e4:	e006      	b.n	80093f4 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
  }
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3748      	adds	r7, #72	; 0x48
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009408:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009410:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009414:	2b00      	cmp	r3, #0
 8009416:	d008      	beq.n	800942a <HAL_SD_IRQHandler+0x2e>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f003 0308 	and.w	r3, r3, #8
 800941e:	2b00      	cmp	r3, #0
 8009420:	d003      	beq.n	800942a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 fd5c 	bl	8009ee0 <SD_Read_IT>
 8009428:	e165      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009434:	2b00      	cmp	r3, #0
 8009436:	f000 808f 	beq.w	8009558 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009442:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	6812      	ldr	r2, [r2, #0]
 800944e:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8009452:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8009456:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f022 0201 	bic.w	r2, r2, #1
 8009466:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f003 0308 	and.w	r3, r3, #8
 800946e:	2b00      	cmp	r3, #0
 8009470:	d039      	beq.n	80094e6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f003 0302 	and.w	r3, r3, #2
 8009478:	2b00      	cmp	r3, #0
 800947a:	d104      	bne.n	8009486 <HAL_SD_IRQHandler+0x8a>
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f003 0320 	and.w	r3, r3, #32
 8009482:	2b00      	cmp	r3, #0
 8009484:	d011      	beq.n	80094aa <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4618      	mov	r0, r3
 800948c:	f001 fc58 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8009490:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d008      	beq.n	80094aa <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	431a      	orrs	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f000 f92f 	bl	8009708 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f240 523a 	movw	r2, #1338	; 0x53a
 80094b2:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f003 0301 	and.w	r3, r3, #1
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d104      	bne.n	80094d6 <HAL_SD_IRQHandler+0xda>
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f003 0302 	and.w	r3, r3, #2
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d003      	beq.n	80094de <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f003 fb8a 	bl	800cbf0 <HAL_SD_RxCpltCallback>
 80094dc:	e10b      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f003 fb7c 	bl	800cbdc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80094e4:	e107      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	f000 8102 	beq.w	80096f6 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f003 0320 	and.w	r3, r3, #32
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d011      	beq.n	8009520 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4618      	mov	r0, r3
 8009502:	f001 fc1d 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8009506:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d008      	beq.n	8009520 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	431a      	orrs	r2, r3
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f000 f8f4 	bl	8009708 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f003 0301 	and.w	r3, r3, #1
 8009526:	2b00      	cmp	r3, #0
 8009528:	f040 80e5 	bne.w	80096f6 <HAL_SD_IRQHandler+0x2fa>
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f003 0302 	and.w	r3, r3, #2
 8009532:	2b00      	cmp	r3, #0
 8009534:	f040 80df 	bne.w	80096f6 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f022 0208 	bic.w	r2, r2, #8
 8009546:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f003 fb43 	bl	800cbdc <HAL_SD_TxCpltCallback>
}
 8009556:	e0ce      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800955e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009562:	2b00      	cmp	r3, #0
 8009564:	d008      	beq.n	8009578 <HAL_SD_IRQHandler+0x17c>
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f003 0308 	and.w	r3, r3, #8
 800956c:	2b00      	cmp	r3, #0
 800956e:	d003      	beq.n	8009578 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 fd06 	bl	8009f82 <SD_Write_IT>
 8009576:	e0be      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800957e:	f240 233a 	movw	r3, #570	; 0x23a
 8009582:	4013      	ands	r3, r2
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 80b6 	beq.w	80096f6 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009590:	f003 0302 	and.w	r3, r3, #2
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800959c:	f043 0202 	orr.w	r2, r3, #2
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095aa:	f003 0308 	and.w	r3, r3, #8
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d005      	beq.n	80095be <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b6:	f043 0208 	orr.w	r2, r3, #8
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095c4:	f003 0320 	and.w	r3, r3, #32
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d005      	beq.n	80095d8 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d0:	f043 0220 	orr.w	r2, r3, #32
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095de:	f003 0310 	and.w	r3, r3, #16
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d005      	beq.n	80095f2 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ea:	f043 0210 	orr.w	r2, r3, #16
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d005      	beq.n	800960c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009604:	f043 0208 	orr.w	r2, r3, #8
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f240 723a 	movw	r2, #1850	; 0x73a
 8009614:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800961c:	687a      	ldr	r2, [r7, #4]
 800961e:	6812      	ldr	r2, [r2, #0]
 8009620:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8009624:	f023 0302 	bic.w	r3, r3, #2
 8009628:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f001 fb86 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8009634:	4602      	mov	r2, r0
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963a:	431a      	orrs	r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f003 0308 	and.w	r3, r3, #8
 8009646:	2b00      	cmp	r3, #0
 8009648:	d00a      	beq.n	8009660 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f855 	bl	8009708 <HAL_SD_ErrorCallback>
}
 800965e:	e04a      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009666:	2b00      	cmp	r3, #0
 8009668:	d045      	beq.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f003 0310 	and.w	r3, r3, #16
 8009670:	2b00      	cmp	r3, #0
 8009672:	d104      	bne.n	800967e <HAL_SD_IRQHandler+0x282>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f003 0320 	and.w	r3, r3, #32
 800967a:	2b00      	cmp	r3, #0
 800967c:	d011      	beq.n	80096a2 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009682:	4a1f      	ldr	r2, [pc, #124]	; (8009700 <HAL_SD_IRQHandler+0x304>)
 8009684:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800968a:	4618      	mov	r0, r3
 800968c:	f7fc f8b5 	bl	80057fa <HAL_DMA_Abort_IT>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d02f      	beq.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800969a:	4618      	mov	r0, r3
 800969c:	f000 fa2e 	bl	8009afc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80096a0:	e029      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f003 0301 	and.w	r3, r3, #1
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d104      	bne.n	80096b6 <HAL_SD_IRQHandler+0x2ba>
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f003 0302 	and.w	r3, r3, #2
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d011      	beq.n	80096da <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ba:	4a12      	ldr	r2, [pc, #72]	; (8009704 <HAL_SD_IRQHandler+0x308>)
 80096bc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fc f899 	bl	80057fa <HAL_DMA_Abort_IT>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d013      	beq.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096d2:	4618      	mov	r0, r3
 80096d4:	f000 fa49 	bl	8009b6a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80096d8:	e00d      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2201      	movs	r2, #1
 80096e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f003 fa6a 	bl	800cbc8 <HAL_SD_AbortCallback>
}
 80096f4:	e7ff      	b.n	80096f6 <HAL_SD_IRQHandler+0x2fa>
 80096f6:	bf00      	nop
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	08009afd 	.word	0x08009afd
 8009704:	08009b6b 	.word	0x08009b6b

08009708 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009710:	bf00      	nop
 8009712:	370c      	adds	r7, #12
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800972a:	0f9b      	lsrs	r3, r3, #30
 800972c:	b2da      	uxtb	r2, r3
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009736:	0e9b      	lsrs	r3, r3, #26
 8009738:	b2db      	uxtb	r3, r3
 800973a:	f003 030f 	and.w	r3, r3, #15
 800973e:	b2da      	uxtb	r2, r3
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009748:	0e1b      	lsrs	r3, r3, #24
 800974a:	b2db      	uxtb	r3, r3
 800974c:	f003 0303 	and.w	r3, r3, #3
 8009750:	b2da      	uxtb	r2, r3
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800975a:	0c1b      	lsrs	r3, r3, #16
 800975c:	b2da      	uxtb	r2, r3
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009766:	0a1b      	lsrs	r3, r3, #8
 8009768:	b2da      	uxtb	r2, r3
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009772:	b2da      	uxtb	r2, r3
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800977c:	0d1b      	lsrs	r3, r3, #20
 800977e:	b29a      	uxth	r2, r3
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009788:	0c1b      	lsrs	r3, r3, #16
 800978a:	b2db      	uxtb	r3, r3
 800978c:	f003 030f 	and.w	r3, r3, #15
 8009790:	b2da      	uxtb	r2, r3
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800979a:	0bdb      	lsrs	r3, r3, #15
 800979c:	b2db      	uxtb	r3, r3
 800979e:	f003 0301 	and.w	r3, r3, #1
 80097a2:	b2da      	uxtb	r2, r3
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097ac:	0b9b      	lsrs	r3, r3, #14
 80097ae:	b2db      	uxtb	r3, r3
 80097b0:	f003 0301 	and.w	r3, r3, #1
 80097b4:	b2da      	uxtb	r2, r3
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097be:	0b5b      	lsrs	r3, r3, #13
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	f003 0301 	and.w	r3, r3, #1
 80097c6:	b2da      	uxtb	r2, r3
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097d0:	0b1b      	lsrs	r3, r3, #12
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	b2da      	uxtb	r2, r3
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	2200      	movs	r2, #0
 80097e2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d163      	bne.n	80098b4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097f0:	009a      	lsls	r2, r3, #2
 80097f2:	f640 73fc 	movw	r3, #4092	; 0xffc
 80097f6:	4013      	ands	r3, r2
 80097f8:	687a      	ldr	r2, [r7, #4]
 80097fa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80097fc:	0f92      	lsrs	r2, r2, #30
 80097fe:	431a      	orrs	r2, r3
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009808:	0edb      	lsrs	r3, r3, #27
 800980a:	b2db      	uxtb	r3, r3
 800980c:	f003 0307 	and.w	r3, r3, #7
 8009810:	b2da      	uxtb	r2, r3
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800981a:	0e1b      	lsrs	r3, r3, #24
 800981c:	b2db      	uxtb	r3, r3
 800981e:	f003 0307 	and.w	r3, r3, #7
 8009822:	b2da      	uxtb	r2, r3
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800982c:	0d5b      	lsrs	r3, r3, #21
 800982e:	b2db      	uxtb	r3, r3
 8009830:	f003 0307 	and.w	r3, r3, #7
 8009834:	b2da      	uxtb	r2, r3
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800983e:	0c9b      	lsrs	r3, r3, #18
 8009840:	b2db      	uxtb	r3, r3
 8009842:	f003 0307 	and.w	r3, r3, #7
 8009846:	b2da      	uxtb	r2, r3
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009850:	0bdb      	lsrs	r3, r3, #15
 8009852:	b2db      	uxtb	r3, r3
 8009854:	f003 0307 	and.w	r3, r3, #7
 8009858:	b2da      	uxtb	r2, r3
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	691b      	ldr	r3, [r3, #16]
 8009862:	1c5a      	adds	r2, r3, #1
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	7e1b      	ldrb	r3, [r3, #24]
 800986c:	b2db      	uxtb	r3, r3
 800986e:	f003 0307 	and.w	r3, r3, #7
 8009872:	3302      	adds	r3, #2
 8009874:	2201      	movs	r2, #1
 8009876:	fa02 f303 	lsl.w	r3, r2, r3
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800987e:	fb02 f203 	mul.w	r2, r2, r3
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	7a1b      	ldrb	r3, [r3, #8]
 800988a:	b2db      	uxtb	r3, r3
 800988c:	f003 030f 	and.w	r3, r3, #15
 8009890:	2201      	movs	r2, #1
 8009892:	409a      	lsls	r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80098a0:	0a52      	lsrs	r2, r2, #9
 80098a2:	fb02 f203 	mul.w	r2, r2, r3
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098b0:	661a      	str	r2, [r3, #96]	; 0x60
 80098b2:	e031      	b.n	8009918 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d11d      	bne.n	80098f8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098c0:	041b      	lsls	r3, r3, #16
 80098c2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098ca:	0c1b      	lsrs	r3, r3, #16
 80098cc:	431a      	orrs	r2, r3
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	691b      	ldr	r3, [r3, #16]
 80098d6:	3301      	adds	r3, #1
 80098d8:	029a      	lsls	r2, r3, #10
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098ec:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	661a      	str	r2, [r3, #96]	; 0x60
 80098f6:	e00f      	b.n	8009918 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a58      	ldr	r2, [pc, #352]	; (8009a60 <HAL_SD_GetCardCSD+0x344>)
 80098fe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009904:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2201      	movs	r2, #1
 8009910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	e09d      	b.n	8009a54 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800991c:	0b9b      	lsrs	r3, r3, #14
 800991e:	b2db      	uxtb	r3, r3
 8009920:	f003 0301 	and.w	r3, r3, #1
 8009924:	b2da      	uxtb	r2, r3
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800992e:	09db      	lsrs	r3, r3, #7
 8009930:	b2db      	uxtb	r3, r3
 8009932:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009936:	b2da      	uxtb	r2, r3
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009940:	b2db      	uxtb	r3, r3
 8009942:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009946:	b2da      	uxtb	r2, r3
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009950:	0fdb      	lsrs	r3, r3, #31
 8009952:	b2da      	uxtb	r2, r3
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800995c:	0f5b      	lsrs	r3, r3, #29
 800995e:	b2db      	uxtb	r3, r3
 8009960:	f003 0303 	and.w	r3, r3, #3
 8009964:	b2da      	uxtb	r2, r3
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800996e:	0e9b      	lsrs	r3, r3, #26
 8009970:	b2db      	uxtb	r3, r3
 8009972:	f003 0307 	and.w	r3, r3, #7
 8009976:	b2da      	uxtb	r2, r3
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009980:	0d9b      	lsrs	r3, r3, #22
 8009982:	b2db      	uxtb	r3, r3
 8009984:	f003 030f 	and.w	r3, r3, #15
 8009988:	b2da      	uxtb	r2, r3
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009992:	0d5b      	lsrs	r3, r3, #21
 8009994:	b2db      	uxtb	r3, r3
 8009996:	f003 0301 	and.w	r3, r3, #1
 800999a:	b2da      	uxtb	r2, r3
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099ae:	0c1b      	lsrs	r3, r3, #16
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	f003 0301 	and.w	r3, r3, #1
 80099b6:	b2da      	uxtb	r2, r3
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099c2:	0bdb      	lsrs	r3, r3, #15
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099d6:	0b9b      	lsrs	r3, r3, #14
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	f003 0301 	and.w	r3, r3, #1
 80099de:	b2da      	uxtb	r2, r3
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099ea:	0b5b      	lsrs	r3, r3, #13
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	f003 0301 	and.w	r3, r3, #1
 80099f2:	b2da      	uxtb	r2, r3
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099fe:	0b1b      	lsrs	r3, r3, #12
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	f003 0301 	and.w	r3, r3, #1
 8009a06:	b2da      	uxtb	r2, r3
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a12:	0a9b      	lsrs	r3, r3, #10
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	f003 0303 	and.w	r3, r3, #3
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a26:	0a1b      	lsrs	r3, r3, #8
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	f003 0303 	and.w	r3, r3, #3
 8009a2e:	b2da      	uxtb	r2, r3
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a3a:	085b      	lsrs	r3, r3, #1
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	370c      	adds	r7, #12
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	004005ff 	.word	0x004005ff

08009a64 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b083      	sub	sp, #12
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009aae:	2300      	movs	r3, #0
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009ac8:	f107 030c 	add.w	r3, r7, #12
 8009acc:	4619      	mov	r1, r3
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 f9de 	bl	8009e90 <SD_SendStatus>
 8009ad4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d005      	beq.n	8009ae8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	431a      	orrs	r2, r3
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	0a5b      	lsrs	r3, r3, #9
 8009aec:	f003 030f 	and.w	r3, r3, #15
 8009af0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009af2:	693b      	ldr	r3, [r7, #16]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3718      	adds	r7, #24
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b084      	sub	sp, #16
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b08:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f240 523a 	movw	r2, #1338	; 0x53a
 8009b12:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009b14:	68f8      	ldr	r0, [r7, #12]
 8009b16:	f7ff ffd1 	bl	8009abc <HAL_SD_GetCardState>
 8009b1a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b06      	cmp	r3, #6
 8009b2e:	d002      	beq.n	8009b36 <SD_DMATxAbort+0x3a>
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	2b05      	cmp	r3, #5
 8009b34:	d10a      	bne.n	8009b4c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f001 f900 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8009b40:	4602      	mov	r2, r0
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b46:	431a      	orrs	r2, r3
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d103      	bne.n	8009b5c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009b54:	68f8      	ldr	r0, [r7, #12]
 8009b56:	f003 f837 	bl	800cbc8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009b5a:	e002      	b.n	8009b62 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009b5c:	68f8      	ldr	r0, [r7, #12]
 8009b5e:	f7ff fdd3 	bl	8009708 <HAL_SD_ErrorCallback>
}
 8009b62:	bf00      	nop
 8009b64:	3710      	adds	r7, #16
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}

08009b6a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009b6a:	b580      	push	{r7, lr}
 8009b6c:	b084      	sub	sp, #16
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b76:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f240 523a 	movw	r2, #1338	; 0x53a
 8009b80:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009b82:	68f8      	ldr	r0, [r7, #12]
 8009b84:	f7ff ff9a 	bl	8009abc <HAL_SD_GetCardState>
 8009b88:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2200      	movs	r2, #0
 8009b96:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	2b06      	cmp	r3, #6
 8009b9c:	d002      	beq.n	8009ba4 <SD_DMARxAbort+0x3a>
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	2b05      	cmp	r3, #5
 8009ba2:	d10a      	bne.n	8009bba <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f001 f8c9 	bl	800ad40 <SDMMC_CmdStopTransfer>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb4:	431a      	orrs	r2, r3
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d103      	bne.n	8009bca <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009bc2:	68f8      	ldr	r0, [r7, #12]
 8009bc4:	f003 f800 	bl	800cbc8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009bc8:	e002      	b.n	8009bd0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f7ff fd9c 	bl	8009708 <HAL_SD_ErrorCallback>
}
 8009bd0:	bf00      	nop
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009bd8:	b5b0      	push	{r4, r5, r7, lr}
 8009bda:	b094      	sub	sp, #80	; 0x50
 8009bdc:	af04      	add	r7, sp, #16
 8009bde:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009be0:	2301      	movs	r3, #1
 8009be2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4618      	mov	r0, r3
 8009bea:	f000 ff7b 	bl	800aae4 <SDIO_GetPowerState>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d102      	bne.n	8009bfa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009bf4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009bf8:	e0b7      	b.n	8009d6a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bfe:	2b03      	cmp	r3, #3
 8009c00:	d02f      	beq.n	8009c62 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4618      	mov	r0, r3
 8009c08:	f001 f961 	bl	800aece <SDMMC_CmdSendCID>
 8009c0c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d001      	beq.n	8009c18 <SD_InitCard+0x40>
    {
      return errorstate;
 8009c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c16:	e0a8      	b.n	8009d6a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f000 ffa5 	bl	800ab6e <SDIO_GetResponse>
 8009c24:	4602      	mov	r2, r0
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2104      	movs	r1, #4
 8009c30:	4618      	mov	r0, r3
 8009c32:	f000 ff9c 	bl	800ab6e <SDIO_GetResponse>
 8009c36:	4602      	mov	r2, r0
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2108      	movs	r1, #8
 8009c42:	4618      	mov	r0, r3
 8009c44:	f000 ff93 	bl	800ab6e <SDIO_GetResponse>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	210c      	movs	r1, #12
 8009c54:	4618      	mov	r0, r3
 8009c56:	f000 ff8a 	bl	800ab6e <SDIO_GetResponse>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c66:	2b03      	cmp	r3, #3
 8009c68:	d00d      	beq.n	8009c86 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f107 020e 	add.w	r2, r7, #14
 8009c72:	4611      	mov	r1, r2
 8009c74:	4618      	mov	r0, r3
 8009c76:	f001 f967 	bl	800af48 <SDMMC_CmdSetRelAdd>
 8009c7a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <SD_InitCard+0xae>
    {
      return errorstate;
 8009c82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c84:	e071      	b.n	8009d6a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c8a:	2b03      	cmp	r3, #3
 8009c8c:	d036      	beq.n	8009cfc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009c8e:	89fb      	ldrh	r3, [r7, #14]
 8009c90:	461a      	mov	r2, r3
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681a      	ldr	r2, [r3, #0]
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c9e:	041b      	lsls	r3, r3, #16
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	4610      	mov	r0, r2
 8009ca4:	f001 f931 	bl	800af0a <SDMMC_CmdSendCSD>
 8009ca8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d001      	beq.n	8009cb4 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009cb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cb2:	e05a      	b.n	8009d6a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2100      	movs	r1, #0
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 ff57 	bl	800ab6e <SDIO_GetResponse>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	2104      	movs	r1, #4
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f000 ff4e 	bl	800ab6e <SDIO_GetResponse>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2108      	movs	r1, #8
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f000 ff45 	bl	800ab6e <SDIO_GetResponse>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	210c      	movs	r1, #12
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f000 ff3c 	bl	800ab6e <SDIO_GetResponse>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2104      	movs	r1, #4
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 ff33 	bl	800ab6e <SDIO_GetResponse>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	0d1a      	lsrs	r2, r3, #20
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009d10:	f107 0310 	add.w	r3, r7, #16
 8009d14:	4619      	mov	r1, r3
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f7ff fd00 	bl	800971c <HAL_SD_GetCardCSD>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d002      	beq.n	8009d28 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009d26:	e020      	b.n	8009d6a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6819      	ldr	r1, [r3, #0]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d30:	041b      	lsls	r3, r3, #16
 8009d32:	f04f 0400 	mov.w	r4, #0
 8009d36:	461a      	mov	r2, r3
 8009d38:	4623      	mov	r3, r4
 8009d3a:	4608      	mov	r0, r1
 8009d3c:	f001 f822 	bl	800ad84 <SDMMC_CmdSelDesel>
 8009d40:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <SD_InitCard+0x174>
  {
    return errorstate;
 8009d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d4a:	e00e      	b.n	8009d6a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681d      	ldr	r5, [r3, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	466c      	mov	r4, sp
 8009d54:	f103 0210 	add.w	r2, r3, #16
 8009d58:	ca07      	ldmia	r2, {r0, r1, r2}
 8009d5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009d5e:	3304      	adds	r3, #4
 8009d60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009d62:	4628      	mov	r0, r5
 8009d64:	f000 fe66 	bl	800aa34 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009d68:	2300      	movs	r3, #0
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3740      	adds	r7, #64	; 0x40
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009d74 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009d80:	2300      	movs	r3, #0
 8009d82:	617b      	str	r3, [r7, #20]
 8009d84:	2300      	movs	r3, #0
 8009d86:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f001 f81c 	bl	800adca <SDMMC_CmdGoIdleState>
 8009d92:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d001      	beq.n	8009d9e <SD_PowerON+0x2a>
  {
    return errorstate;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	e072      	b.n	8009e84 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4618      	mov	r0, r3
 8009da4:	f001 f82f 	bl	800ae06 <SDMMC_CmdOperCond>
 8009da8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d00d      	beq.n	8009dcc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f001 f805 	bl	800adca <SDMMC_CmdGoIdleState>
 8009dc0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d004      	beq.n	8009dd2 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	e05b      	b.n	8009e84 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d137      	bne.n	8009e4a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	2100      	movs	r1, #0
 8009de0:	4618      	mov	r0, r3
 8009de2:	f001 f82f 	bl	800ae44 <SDMMC_CmdAppCommand>
 8009de6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d02d      	beq.n	8009e4a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009dee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009df2:	e047      	b.n	8009e84 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2100      	movs	r1, #0
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f001 f822 	bl	800ae44 <SDMMC_CmdAppCommand>
 8009e00:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d001      	beq.n	8009e0c <SD_PowerON+0x98>
    {
      return errorstate;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	e03b      	b.n	8009e84 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	491e      	ldr	r1, [pc, #120]	; (8009e8c <SD_PowerON+0x118>)
 8009e12:	4618      	mov	r0, r3
 8009e14:	f001 f838 	bl	800ae88 <SDMMC_CmdAppOperCommand>
 8009e18:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009e20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009e24:	e02e      	b.n	8009e84 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f000 fe9e 	bl	800ab6e <SDIO_GetResponse>
 8009e32:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	0fdb      	lsrs	r3, r3, #31
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d101      	bne.n	8009e40 <SD_PowerON+0xcc>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e000      	b.n	8009e42 <SD_PowerON+0xce>
 8009e40:	2300      	movs	r3, #0
 8009e42:	613b      	str	r3, [r7, #16]

    count++;
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	3301      	adds	r3, #1
 8009e48:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d802      	bhi.n	8009e5a <SD_PowerON+0xe6>
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d0cc      	beq.n	8009df4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d902      	bls.n	8009e6a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009e64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009e68:	e00c      	b.n	8009e84 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	645a      	str	r2, [r3, #68]	; 0x44
 8009e7a:	e002      	b.n	8009e82 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009e82:	2300      	movs	r3, #0
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3718      	adds	r7, #24
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	c1100000 	.word	0xc1100000

08009e90 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b084      	sub	sp, #16
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
 8009e98:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d102      	bne.n	8009ea6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009ea0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009ea4:	e018      	b.n	8009ed8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009eae:	041b      	lsls	r3, r3, #16
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	f001 f869 	bl	800af8a <SDMMC_CmdSendStatus>
 8009eb8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d001      	beq.n	8009ec4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	e009      	b.n	8009ed8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2100      	movs	r1, #0
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f000 fe4f 	bl	800ab6e <SDIO_GetResponse>
 8009ed0:	4602      	mov	r2, r0
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009ed6:	2300      	movs	r3, #0
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3710      	adds	r7, #16
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eec:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d03f      	beq.n	8009f7a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009efa:	2300      	movs	r3, #0
 8009efc:	617b      	str	r3, [r7, #20]
 8009efe:	e033      	b.n	8009f68 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4618      	mov	r0, r3
 8009f06:	f000 fdc0 	bl	800aa8a <SDIO_ReadFIFO>
 8009f0a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	b2da      	uxtb	r2, r3
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	3301      	adds	r3, #1
 8009f18:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	0a1b      	lsrs	r3, r3, #8
 8009f24:	b2da      	uxtb	r2, r3
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	3b01      	subs	r3, #1
 8009f34:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	0c1b      	lsrs	r3, r3, #16
 8009f3a:	b2da      	uxtb	r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	3301      	adds	r3, #1
 8009f44:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	0e1b      	lsrs	r3, r3, #24
 8009f50:	b2da      	uxtb	r2, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	3301      	adds	r3, #1
 8009f66:	617b      	str	r3, [r7, #20]
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	2b07      	cmp	r3, #7
 8009f6c:	d9c8      	bls.n	8009f00 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	68fa      	ldr	r2, [r7, #12]
 8009f72:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009f7a:	bf00      	nop
 8009f7c:	3718      	adds	r7, #24
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}

08009f82 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009f82:	b580      	push	{r7, lr}
 8009f84:	b086      	sub	sp, #24
 8009f86:	af00      	add	r7, sp, #0
 8009f88:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a1b      	ldr	r3, [r3, #32]
 8009f8e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f94:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d043      	beq.n	800a024 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	617b      	str	r3, [r7, #20]
 8009fa0:	e037      	b.n	800a012 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	3301      	adds	r3, #1
 8009fac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	3b01      	subs	r3, #1
 8009fb2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	021a      	lsls	r2, r3, #8
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	781b      	ldrb	r3, [r3, #0]
 8009fd0:	041a      	lsls	r2, r3, #16
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	061a      	lsls	r2, r3, #24
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	4313      	orrs	r3, r2
 8009fee:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f107 0208 	add.w	r2, r7, #8
 800a004:	4611      	mov	r1, r2
 800a006:	4618      	mov	r0, r3
 800a008:	f000 fd4c 	bl	800aaa4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	3301      	adds	r3, #1
 800a010:	617b      	str	r3, [r7, #20]
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	2b07      	cmp	r3, #7
 800a016:	d9c4      	bls.n	8009fa2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	68fa      	ldr	r2, [r7, #12]
 800a01c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	693a      	ldr	r2, [r7, #16]
 800a022:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800a024:	bf00      	nop
 800a026:	3718      	adds	r7, #24
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d101      	bne.n	800a03e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	e056      	b.n	800a0ec <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d106      	bne.n	800a05e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f7fa ff8f 	bl	8004f7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2202      	movs	r2, #2
 800a062:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a074:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685a      	ldr	r2, [r3, #4]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	431a      	orrs	r2, r3
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	431a      	orrs	r2, r3
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	691b      	ldr	r3, [r3, #16]
 800a08a:	431a      	orrs	r2, r3
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	695b      	ldr	r3, [r3, #20]
 800a090:	431a      	orrs	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	699b      	ldr	r3, [r3, #24]
 800a096:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a09a:	431a      	orrs	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	69db      	ldr	r3, [r3, #28]
 800a0a0:	431a      	orrs	r2, r3
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6a1b      	ldr	r3, [r3, #32]
 800a0a6:	ea42 0103 	orr.w	r1, r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	699b      	ldr	r3, [r3, #24]
 800a0ba:	0c1b      	lsrs	r3, r3, #16
 800a0bc:	f003 0104 	and.w	r1, r3, #4
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	430a      	orrs	r2, r1
 800a0ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	69da      	ldr	r2, [r3, #28]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a0da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3708      	adds	r7, #8
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}

0800a0f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b088      	sub	sp, #32
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	60b9      	str	r1, [r7, #8]
 800a0fe:	603b      	str	r3, [r7, #0]
 800a100:	4613      	mov	r3, r2
 800a102:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a104:	2300      	movs	r3, #0
 800a106:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d101      	bne.n	800a116 <HAL_SPI_Transmit+0x22>
 800a112:	2302      	movs	r3, #2
 800a114:	e11e      	b.n	800a354 <HAL_SPI_Transmit+0x260>
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2201      	movs	r2, #1
 800a11a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a11e:	f7fb fa2d 	bl	800557c <HAL_GetTick>
 800a122:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a124:	88fb      	ldrh	r3, [r7, #6]
 800a126:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	2b01      	cmp	r3, #1
 800a132:	d002      	beq.n	800a13a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a134:	2302      	movs	r3, #2
 800a136:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a138:	e103      	b.n	800a342 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d002      	beq.n	800a146 <HAL_SPI_Transmit+0x52>
 800a140:	88fb      	ldrh	r3, [r7, #6]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d102      	bne.n	800a14c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a146:	2301      	movs	r3, #1
 800a148:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a14a:	e0fa      	b.n	800a342 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2203      	movs	r2, #3
 800a150:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2200      	movs	r2, #0
 800a158:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	68ba      	ldr	r2, [r7, #8]
 800a15e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	88fa      	ldrh	r2, [r7, #6]
 800a164:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	88fa      	ldrh	r2, [r7, #6]
 800a16a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2200      	movs	r2, #0
 800a176:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2200      	movs	r2, #0
 800a17c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2200      	movs	r2, #0
 800a182:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2200      	movs	r2, #0
 800a188:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a192:	d107      	bne.n	800a1a4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a1a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ae:	2b40      	cmp	r3, #64	; 0x40
 800a1b0:	d007      	beq.n	800a1c2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a1c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a1ca:	d14b      	bne.n	800a264 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <HAL_SPI_Transmit+0xe6>
 800a1d4:	8afb      	ldrh	r3, [r7, #22]
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d13e      	bne.n	800a258 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1de:	881a      	ldrh	r2, [r3, #0]
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ea:	1c9a      	adds	r2, r3, #2
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	3b01      	subs	r3, #1
 800a1f8:	b29a      	uxth	r2, r3
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a1fe:	e02b      	b.n	800a258 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	f003 0302 	and.w	r3, r3, #2
 800a20a:	2b02      	cmp	r3, #2
 800a20c:	d112      	bne.n	800a234 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a212:	881a      	ldrh	r2, [r3, #0]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a21e:	1c9a      	adds	r2, r3, #2
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a228:	b29b      	uxth	r3, r3
 800a22a:	3b01      	subs	r3, #1
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	86da      	strh	r2, [r3, #54]	; 0x36
 800a232:	e011      	b.n	800a258 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a234:	f7fb f9a2 	bl	800557c <HAL_GetTick>
 800a238:	4602      	mov	r2, r0
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	1ad3      	subs	r3, r2, r3
 800a23e:	683a      	ldr	r2, [r7, #0]
 800a240:	429a      	cmp	r2, r3
 800a242:	d803      	bhi.n	800a24c <HAL_SPI_Transmit+0x158>
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a24a:	d102      	bne.n	800a252 <HAL_SPI_Transmit+0x15e>
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d102      	bne.n	800a258 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a252:	2303      	movs	r3, #3
 800a254:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a256:	e074      	b.n	800a342 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1ce      	bne.n	800a200 <HAL_SPI_Transmit+0x10c>
 800a262:	e04c      	b.n	800a2fe <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d002      	beq.n	800a272 <HAL_SPI_Transmit+0x17e>
 800a26c:	8afb      	ldrh	r3, [r7, #22]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d140      	bne.n	800a2f4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	330c      	adds	r3, #12
 800a27c:	7812      	ldrb	r2, [r2, #0]
 800a27e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a284:	1c5a      	adds	r2, r3, #1
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a28e:	b29b      	uxth	r3, r3
 800a290:	3b01      	subs	r3, #1
 800a292:	b29a      	uxth	r2, r3
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a298:	e02c      	b.n	800a2f4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	f003 0302 	and.w	r3, r3, #2
 800a2a4:	2b02      	cmp	r3, #2
 800a2a6:	d113      	bne.n	800a2d0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	330c      	adds	r3, #12
 800a2b2:	7812      	ldrb	r2, [r2, #0]
 800a2b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ba:	1c5a      	adds	r2, r3, #1
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	b29a      	uxth	r2, r3
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	86da      	strh	r2, [r3, #54]	; 0x36
 800a2ce:	e011      	b.n	800a2f4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a2d0:	f7fb f954 	bl	800557c <HAL_GetTick>
 800a2d4:	4602      	mov	r2, r0
 800a2d6:	69bb      	ldr	r3, [r7, #24]
 800a2d8:	1ad3      	subs	r3, r2, r3
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d803      	bhi.n	800a2e8 <HAL_SPI_Transmit+0x1f4>
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2e6:	d102      	bne.n	800a2ee <HAL_SPI_Transmit+0x1fa>
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d102      	bne.n	800a2f4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a2ee:	2303      	movs	r3, #3
 800a2f0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a2f2:	e026      	b.n	800a342 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a2f8:	b29b      	uxth	r3, r3
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d1cd      	bne.n	800a29a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a2fe:	69ba      	ldr	r2, [r7, #24]
 800a300:	6839      	ldr	r1, [r7, #0]
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	f000 fb54 	bl	800a9b0 <SPI_EndRxTxTransaction>
 800a308:	4603      	mov	r3, r0
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d002      	beq.n	800a314 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2220      	movs	r2, #32
 800a312:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10a      	bne.n	800a332 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a31c:	2300      	movs	r3, #0
 800a31e:	613b      	str	r3, [r7, #16]
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	68db      	ldr	r3, [r3, #12]
 800a326:	613b      	str	r3, [r7, #16]
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	613b      	str	r3, [r7, #16]
 800a330:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a336:	2b00      	cmp	r3, #0
 800a338:	d002      	beq.n	800a340 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	77fb      	strb	r3, [r7, #31]
 800a33e:	e000      	b.n	800a342 <HAL_SPI_Transmit+0x24e>
  }

error:
 800a340:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2201      	movs	r2, #1
 800a346:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a352:	7ffb      	ldrb	r3, [r7, #31]
}
 800a354:	4618      	mov	r0, r3
 800a356:	3720      	adds	r7, #32
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b08c      	sub	sp, #48	; 0x30
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	607a      	str	r2, [r7, #4]
 800a368:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a36a:	2301      	movs	r3, #1
 800a36c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a36e:	2300      	movs	r3, #0
 800a370:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d101      	bne.n	800a382 <HAL_SPI_TransmitReceive+0x26>
 800a37e:	2302      	movs	r3, #2
 800a380:	e18a      	b.n	800a698 <HAL_SPI_TransmitReceive+0x33c>
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a38a:	f7fb f8f7 	bl	800557c <HAL_GetTick>
 800a38e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a3a0:	887b      	ldrh	r3, [r7, #2]
 800a3a2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a3a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	d00f      	beq.n	800a3cc <HAL_SPI_TransmitReceive+0x70>
 800a3ac:	69fb      	ldr	r3, [r7, #28]
 800a3ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3b2:	d107      	bne.n	800a3c4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d103      	bne.n	800a3c4 <HAL_SPI_TransmitReceive+0x68>
 800a3bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3c0:	2b04      	cmp	r3, #4
 800a3c2:	d003      	beq.n	800a3cc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a3c4:	2302      	movs	r3, #2
 800a3c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a3ca:	e15b      	b.n	800a684 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d005      	beq.n	800a3de <HAL_SPI_TransmitReceive+0x82>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d002      	beq.n	800a3de <HAL_SPI_TransmitReceive+0x82>
 800a3d8:	887b      	ldrh	r3, [r7, #2]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d103      	bne.n	800a3e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a3e4:	e14e      	b.n	800a684 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	2b04      	cmp	r3, #4
 800a3f0:	d003      	beq.n	800a3fa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2205      	movs	r2, #5
 800a3f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	887a      	ldrh	r2, [r7, #2]
 800a40a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	887a      	ldrh	r2, [r7, #2]
 800a410:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	68ba      	ldr	r2, [r7, #8]
 800a416:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	887a      	ldrh	r2, [r7, #2]
 800a41c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	887a      	ldrh	r2, [r7, #2]
 800a422:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2200      	movs	r2, #0
 800a428:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a43a:	2b40      	cmp	r3, #64	; 0x40
 800a43c:	d007      	beq.n	800a44e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a44c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a456:	d178      	bne.n	800a54a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d002      	beq.n	800a466 <HAL_SPI_TransmitReceive+0x10a>
 800a460:	8b7b      	ldrh	r3, [r7, #26]
 800a462:	2b01      	cmp	r3, #1
 800a464:	d166      	bne.n	800a534 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a46a:	881a      	ldrh	r2, [r3, #0]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a476:	1c9a      	adds	r2, r3, #2
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a480:	b29b      	uxth	r3, r3
 800a482:	3b01      	subs	r3, #1
 800a484:	b29a      	uxth	r2, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a48a:	e053      	b.n	800a534 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	f003 0302 	and.w	r3, r3, #2
 800a496:	2b02      	cmp	r3, #2
 800a498:	d11b      	bne.n	800a4d2 <HAL_SPI_TransmitReceive+0x176>
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d016      	beq.n	800a4d2 <HAL_SPI_TransmitReceive+0x176>
 800a4a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d113      	bne.n	800a4d2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ae:	881a      	ldrh	r2, [r3, #0]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ba:	1c9a      	adds	r2, r3, #2
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4c4:	b29b      	uxth	r3, r3
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	b29a      	uxth	r2, r3
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	689b      	ldr	r3, [r3, #8]
 800a4d8:	f003 0301 	and.w	r3, r3, #1
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d119      	bne.n	800a514 <HAL_SPI_TransmitReceive+0x1b8>
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4e4:	b29b      	uxth	r3, r3
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d014      	beq.n	800a514 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	68da      	ldr	r2, [r3, #12]
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4f4:	b292      	uxth	r2, r2
 800a4f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4fc:	1c9a      	adds	r2, r3, #2
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a506:	b29b      	uxth	r3, r3
 800a508:	3b01      	subs	r3, #1
 800a50a:	b29a      	uxth	r2, r3
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a510:	2301      	movs	r3, #1
 800a512:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a514:	f7fb f832 	bl	800557c <HAL_GetTick>
 800a518:	4602      	mov	r2, r0
 800a51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a520:	429a      	cmp	r2, r3
 800a522:	d807      	bhi.n	800a534 <HAL_SPI_TransmitReceive+0x1d8>
 800a524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a52a:	d003      	beq.n	800a534 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a52c:	2303      	movs	r3, #3
 800a52e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a532:	e0a7      	b.n	800a684 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a538:	b29b      	uxth	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d1a6      	bne.n	800a48c <HAL_SPI_TransmitReceive+0x130>
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a542:	b29b      	uxth	r3, r3
 800a544:	2b00      	cmp	r3, #0
 800a546:	d1a1      	bne.n	800a48c <HAL_SPI_TransmitReceive+0x130>
 800a548:	e07c      	b.n	800a644 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d002      	beq.n	800a558 <HAL_SPI_TransmitReceive+0x1fc>
 800a552:	8b7b      	ldrh	r3, [r7, #26]
 800a554:	2b01      	cmp	r3, #1
 800a556:	d16b      	bne.n	800a630 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	330c      	adds	r3, #12
 800a562:	7812      	ldrb	r2, [r2, #0]
 800a564:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a56a:	1c5a      	adds	r2, r3, #1
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a574:	b29b      	uxth	r3, r3
 800a576:	3b01      	subs	r3, #1
 800a578:	b29a      	uxth	r2, r3
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a57e:	e057      	b.n	800a630 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f003 0302 	and.w	r3, r3, #2
 800a58a:	2b02      	cmp	r3, #2
 800a58c:	d11c      	bne.n	800a5c8 <HAL_SPI_TransmitReceive+0x26c>
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a592:	b29b      	uxth	r3, r3
 800a594:	2b00      	cmp	r3, #0
 800a596:	d017      	beq.n	800a5c8 <HAL_SPI_TransmitReceive+0x26c>
 800a598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d114      	bne.n	800a5c8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	330c      	adds	r3, #12
 800a5a8:	7812      	ldrb	r2, [r2, #0]
 800a5aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b0:	1c5a      	adds	r2, r3, #1
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a5ba:	b29b      	uxth	r3, r3
 800a5bc:	3b01      	subs	r3, #1
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	689b      	ldr	r3, [r3, #8]
 800a5ce:	f003 0301 	and.w	r3, r3, #1
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d119      	bne.n	800a60a <HAL_SPI_TransmitReceive+0x2ae>
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d014      	beq.n	800a60a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	68da      	ldr	r2, [r3, #12]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ea:	b2d2      	uxtb	r2, r2
 800a5ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5f2:	1c5a      	adds	r2, r3, #1
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	3b01      	subs	r3, #1
 800a600:	b29a      	uxth	r2, r3
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a606:	2301      	movs	r3, #1
 800a608:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a60a:	f7fa ffb7 	bl	800557c <HAL_GetTick>
 800a60e:	4602      	mov	r2, r0
 800a610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a612:	1ad3      	subs	r3, r2, r3
 800a614:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a616:	429a      	cmp	r2, r3
 800a618:	d803      	bhi.n	800a622 <HAL_SPI_TransmitReceive+0x2c6>
 800a61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a61c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a620:	d102      	bne.n	800a628 <HAL_SPI_TransmitReceive+0x2cc>
 800a622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a624:	2b00      	cmp	r3, #0
 800a626:	d103      	bne.n	800a630 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a62e:	e029      	b.n	800a684 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a634:	b29b      	uxth	r3, r3
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1a2      	bne.n	800a580 <HAL_SPI_TransmitReceive+0x224>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a63e:	b29b      	uxth	r3, r3
 800a640:	2b00      	cmp	r3, #0
 800a642:	d19d      	bne.n	800a580 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a646:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a648:	68f8      	ldr	r0, [r7, #12]
 800a64a:	f000 f9b1 	bl	800a9b0 <SPI_EndRxTxTransaction>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d006      	beq.n	800a662 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a654:	2301      	movs	r3, #1
 800a656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2220      	movs	r2, #32
 800a65e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a660:	e010      	b.n	800a684 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	689b      	ldr	r3, [r3, #8]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d10b      	bne.n	800a682 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a66a:	2300      	movs	r3, #0
 800a66c:	617b      	str	r3, [r7, #20]
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68db      	ldr	r3, [r3, #12]
 800a674:	617b      	str	r3, [r7, #20]
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	617b      	str	r3, [r7, #20]
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	e000      	b.n	800a684 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a682:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	2201      	movs	r2, #1
 800a688:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2200      	movs	r2, #0
 800a690:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a694:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3730      	adds	r7, #48	; 0x30
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}

0800a6a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b088      	sub	sp, #32
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a6b8:	69bb      	ldr	r3, [r7, #24]
 800a6ba:	099b      	lsrs	r3, r3, #6
 800a6bc:	f003 0301 	and.w	r3, r3, #1
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d10f      	bne.n	800a6e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a6c4:	69bb      	ldr	r3, [r7, #24]
 800a6c6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d00a      	beq.n	800a6e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a6ce:	69fb      	ldr	r3, [r7, #28]
 800a6d0:	099b      	lsrs	r3, r3, #6
 800a6d2:	f003 0301 	and.w	r3, r3, #1
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d004      	beq.n	800a6e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	4798      	blx	r3
    return;
 800a6e2:	e0d8      	b.n	800a896 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a6e4:	69bb      	ldr	r3, [r7, #24]
 800a6e6:	085b      	lsrs	r3, r3, #1
 800a6e8:	f003 0301 	and.w	r3, r3, #1
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00a      	beq.n	800a706 <HAL_SPI_IRQHandler+0x66>
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	09db      	lsrs	r3, r3, #7
 800a6f4:	f003 0301 	and.w	r3, r3, #1
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d004      	beq.n	800a706 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	4798      	blx	r3
    return;
 800a704:	e0c7      	b.n	800a896 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	095b      	lsrs	r3, r3, #5
 800a70a:	f003 0301 	and.w	r3, r3, #1
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10c      	bne.n	800a72c <HAL_SPI_IRQHandler+0x8c>
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	099b      	lsrs	r3, r3, #6
 800a716:	f003 0301 	and.w	r3, r3, #1
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d106      	bne.n	800a72c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	0a1b      	lsrs	r3, r3, #8
 800a722:	f003 0301 	and.w	r3, r3, #1
 800a726:	2b00      	cmp	r3, #0
 800a728:	f000 80b5 	beq.w	800a896 <HAL_SPI_IRQHandler+0x1f6>
 800a72c:	69fb      	ldr	r3, [r7, #28]
 800a72e:	095b      	lsrs	r3, r3, #5
 800a730:	f003 0301 	and.w	r3, r3, #1
 800a734:	2b00      	cmp	r3, #0
 800a736:	f000 80ae 	beq.w	800a896 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a73a:	69bb      	ldr	r3, [r7, #24]
 800a73c:	099b      	lsrs	r3, r3, #6
 800a73e:	f003 0301 	and.w	r3, r3, #1
 800a742:	2b00      	cmp	r3, #0
 800a744:	d023      	beq.n	800a78e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a74c:	b2db      	uxtb	r3, r3
 800a74e:	2b03      	cmp	r3, #3
 800a750:	d011      	beq.n	800a776 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a756:	f043 0204 	orr.w	r2, r3, #4
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a75e:	2300      	movs	r3, #0
 800a760:	617b      	str	r3, [r7, #20]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	617b      	str	r3, [r7, #20]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	617b      	str	r3, [r7, #20]
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	e00b      	b.n	800a78e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a776:	2300      	movs	r3, #0
 800a778:	613b      	str	r3, [r7, #16]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	613b      	str	r3, [r7, #16]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	689b      	ldr	r3, [r3, #8]
 800a788:	613b      	str	r3, [r7, #16]
 800a78a:	693b      	ldr	r3, [r7, #16]
        return;
 800a78c:	e083      	b.n	800a896 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a78e:	69bb      	ldr	r3, [r7, #24]
 800a790:	095b      	lsrs	r3, r3, #5
 800a792:	f003 0301 	and.w	r3, r3, #1
 800a796:	2b00      	cmp	r3, #0
 800a798:	d014      	beq.n	800a7c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a79e:	f043 0201 	orr.w	r2, r3, #1
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	60fb      	str	r3, [r7, #12]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	689b      	ldr	r3, [r3, #8]
 800a7b0:	60fb      	str	r3, [r7, #12]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	681a      	ldr	r2, [r3, #0]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7c0:	601a      	str	r2, [r3, #0]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	0a1b      	lsrs	r3, r3, #8
 800a7c8:	f003 0301 	and.w	r3, r3, #1
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d00c      	beq.n	800a7ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7d4:	f043 0208 	orr.w	r2, r3, #8
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a7dc:	2300      	movs	r3, #0
 800a7de:	60bb      	str	r3, [r7, #8]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	60bb      	str	r3, [r7, #8]
 800a7e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d050      	beq.n	800a894 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	685a      	ldr	r2, [r3, #4]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a800:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2201      	movs	r2, #1
 800a806:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a80a:	69fb      	ldr	r3, [r7, #28]
 800a80c:	f003 0302 	and.w	r3, r3, #2
 800a810:	2b00      	cmp	r3, #0
 800a812:	d104      	bne.n	800a81e <HAL_SPI_IRQHandler+0x17e>
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	f003 0301 	and.w	r3, r3, #1
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d034      	beq.n	800a888 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	685a      	ldr	r2, [r3, #4]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f022 0203 	bic.w	r2, r2, #3
 800a82c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a832:	2b00      	cmp	r3, #0
 800a834:	d011      	beq.n	800a85a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a83a:	4a18      	ldr	r2, [pc, #96]	; (800a89c <HAL_SPI_IRQHandler+0x1fc>)
 800a83c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a842:	4618      	mov	r0, r3
 800a844:	f7fa ffd9 	bl	80057fa <HAL_DMA_Abort_IT>
 800a848:	4603      	mov	r3, r0
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d005      	beq.n	800a85a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a852:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d016      	beq.n	800a890 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a866:	4a0d      	ldr	r2, [pc, #52]	; (800a89c <HAL_SPI_IRQHandler+0x1fc>)
 800a868:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fa ffc3 	bl	80057fa <HAL_DMA_Abort_IT>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d00a      	beq.n	800a890 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a87e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a886:	e003      	b.n	800a890 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f809 	bl	800a8a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a88e:	e000      	b.n	800a892 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a890:	bf00      	nop
    return;
 800a892:	bf00      	nop
 800a894:	bf00      	nop
  }
}
 800a896:	3720      	adds	r7, #32
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	0800a8b5 	.word	0x0800a8b5

0800a8a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b084      	sub	sp, #16
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8c0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a8ce:	68f8      	ldr	r0, [r7, #12]
 800a8d0:	f7ff ffe6 	bl	800a8a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a8d4:	bf00      	nop
 800a8d6:	3710      	adds	r7, #16
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b084      	sub	sp, #16
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	603b      	str	r3, [r7, #0]
 800a8e8:	4613      	mov	r3, r2
 800a8ea:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a8ec:	e04c      	b.n	800a988 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8f4:	d048      	beq.n	800a988 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a8f6:	f7fa fe41 	bl	800557c <HAL_GetTick>
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	69bb      	ldr	r3, [r7, #24]
 800a8fe:	1ad3      	subs	r3, r2, r3
 800a900:	683a      	ldr	r2, [r7, #0]
 800a902:	429a      	cmp	r2, r3
 800a904:	d902      	bls.n	800a90c <SPI_WaitFlagStateUntilTimeout+0x30>
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d13d      	bne.n	800a988 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	685a      	ldr	r2, [r3, #4]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a91a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a924:	d111      	bne.n	800a94a <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a92e:	d004      	beq.n	800a93a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a938:	d107      	bne.n	800a94a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	681a      	ldr	r2, [r3, #0]
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a948:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a94e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a952:	d10f      	bne.n	800a974 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681a      	ldr	r2, [r3, #0]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a972:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	e00f      	b.n	800a9a8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	689a      	ldr	r2, [r3, #8]
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	4013      	ands	r3, r2
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	429a      	cmp	r2, r3
 800a996:	bf0c      	ite	eq
 800a998:	2301      	moveq	r3, #1
 800a99a:	2300      	movne	r3, #0
 800a99c:	b2db      	uxtb	r3, r3
 800a99e:	461a      	mov	r2, r3
 800a9a0:	79fb      	ldrb	r3, [r7, #7]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d1a3      	bne.n	800a8ee <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b088      	sub	sp, #32
 800a9b4:	af02      	add	r7, sp, #8
 800a9b6:	60f8      	str	r0, [r7, #12]
 800a9b8:	60b9      	str	r1, [r7, #8]
 800a9ba:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a9bc:	4b1b      	ldr	r3, [pc, #108]	; (800aa2c <SPI_EndRxTxTransaction+0x7c>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a1b      	ldr	r2, [pc, #108]	; (800aa30 <SPI_EndRxTxTransaction+0x80>)
 800a9c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9c6:	0d5b      	lsrs	r3, r3, #21
 800a9c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a9cc:	fb02 f303 	mul.w	r3, r2, r3
 800a9d0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a9da:	d112      	bne.n	800aa02 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2180      	movs	r1, #128	; 0x80
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	f7ff ff78 	bl	800a8dc <SPI_WaitFlagStateUntilTimeout>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d016      	beq.n	800aa20 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9f6:	f043 0220 	orr.w	r2, r3, #32
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a9fe:	2303      	movs	r3, #3
 800aa00:	e00f      	b.n	800aa22 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d00a      	beq.n	800aa1e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	3b01      	subs	r3, #1
 800aa0c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	689b      	ldr	r3, [r3, #8]
 800aa14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa18:	2b80      	cmp	r3, #128	; 0x80
 800aa1a:	d0f2      	beq.n	800aa02 <SPI_EndRxTxTransaction+0x52>
 800aa1c:	e000      	b.n	800aa20 <SPI_EndRxTxTransaction+0x70>
        break;
 800aa1e:	bf00      	nop
  }

  return HAL_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3718      	adds	r7, #24
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}
 800aa2a:	bf00      	nop
 800aa2c:	2000004c 	.word	0x2000004c
 800aa30:	165e9f81 	.word	0x165e9f81

0800aa34 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800aa34:	b084      	sub	sp, #16
 800aa36:	b480      	push	{r7}
 800aa38:	b085      	sub	sp, #20
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
 800aa3e:	f107 001c 	add.w	r0, r7, #28
 800aa42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800aa46:	2300      	movs	r3, #0
 800aa48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800aa4a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800aa4c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800aa4e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800aa50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800aa52:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800aa54:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800aa56:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800aa58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800aa5a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800aa5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800aa5e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800aa60:	68fa      	ldr	r2, [r7, #12]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800aa6e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	431a      	orrs	r2, r3
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3714      	adds	r7, #20
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	b004      	add	sp, #16
 800aa88:	4770      	bx	lr

0800aa8a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800aa8a:	b480      	push	{r7}
 800aa8c:	b083      	sub	sp, #12
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	370c      	adds	r7, #12
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr

0800aaa4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aab8:	2300      	movs	r3, #0
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	370c      	adds	r7, #12
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr

0800aac6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b082      	sub	sp, #8
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2203      	movs	r2, #3
 800aad2:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800aad4:	2002      	movs	r0, #2
 800aad6:	f7fa fd5d 	bl	8005594 <HAL_Delay>
  
  return HAL_OK;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3708      	adds	r7, #8
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f003 0303 	and.w	r3, r3, #3
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	370c      	adds	r7, #12
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafe:	4770      	bx	lr

0800ab00 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b085      	sub	sp, #20
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab1e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800ab24:	431a      	orrs	r2, r3
                       Command->CPSM);
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800ab2a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	68db      	ldr	r3, [r3, #12]
 800ab36:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ab3a:	f023 030f 	bic.w	r3, r3, #15
 800ab3e:	68fa      	ldr	r2, [r7, #12]
 800ab40:	431a      	orrs	r2, r3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800ab46:	2300      	movs	r3, #0
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3714      	adds	r7, #20
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b083      	sub	sp, #12
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	691b      	ldr	r3, [r3, #16]
 800ab60:	b2db      	uxtb	r3, r3
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	370c      	adds	r7, #12
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr

0800ab6e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800ab6e:	b480      	push	{r7}
 800ab70:	b085      	sub	sp, #20
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	6078      	str	r0, [r7, #4]
 800ab76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	3314      	adds	r3, #20
 800ab7c:	461a      	mov	r2, r3
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	4413      	add	r3, r2
 800ab82:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
}  
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3714      	adds	r7, #20
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	681a      	ldr	r2, [r3, #0]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	685a      	ldr	r2, [r3, #4]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abba:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800abc0:	431a      	orrs	r2, r3
                       Data->DPSM);
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800abc6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	4313      	orrs	r3, r2
 800abcc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abd2:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	431a      	orrs	r2, r3
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800abde:	2300      	movs	r3, #0

}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3714      	adds	r7, #20
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b088      	sub	sp, #32
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800abfa:	2310      	movs	r3, #16
 800abfc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800abfe:	2340      	movs	r3, #64	; 0x40
 800ac00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac02:	2300      	movs	r3, #0
 800ac04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac0a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac0c:	f107 0308 	add.w	r3, r7, #8
 800ac10:	4619      	mov	r1, r3
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f7ff ff74 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800ac18:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac1c:	2110      	movs	r1, #16
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 f9fe 	bl	800b020 <SDMMC_GetCmdResp1>
 800ac24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac26:	69fb      	ldr	r3, [r7, #28]
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3720      	adds	r7, #32
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b088      	sub	sp, #32
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ac3e:	2311      	movs	r3, #17
 800ac40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac42:	2340      	movs	r3, #64	; 0x40
 800ac44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac46:	2300      	movs	r3, #0
 800ac48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac4e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac50:	f107 0308 	add.w	r3, r7, #8
 800ac54:	4619      	mov	r1, r3
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f7ff ff52 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ac5c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac60:	2111      	movs	r1, #17
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f000 f9dc 	bl	800b020 <SDMMC_GetCmdResp1>
 800ac68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac6a:	69fb      	ldr	r3, [r7, #28]
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3720      	adds	r7, #32
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b088      	sub	sp, #32
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ac82:	2312      	movs	r3, #18
 800ac84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac86:	2340      	movs	r3, #64	; 0x40
 800ac88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac94:	f107 0308 	add.w	r3, r7, #8
 800ac98:	4619      	mov	r1, r3
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f7ff ff30 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800aca0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aca4:	2112      	movs	r1, #18
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 f9ba 	bl	800b020 <SDMMC_GetCmdResp1>
 800acac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800acae:	69fb      	ldr	r3, [r7, #28]
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3720      	adds	r7, #32
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b088      	sub	sp, #32
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800acc6:	2318      	movs	r3, #24
 800acc8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800acca:	2340      	movs	r3, #64	; 0x40
 800accc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800acce:	2300      	movs	r3, #0
 800acd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acd6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acd8:	f107 0308 	add.w	r3, r7, #8
 800acdc:	4619      	mov	r1, r3
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f7ff ff0e 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ace4:	f241 3288 	movw	r2, #5000	; 0x1388
 800ace8:	2118      	movs	r1, #24
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f000 f998 	bl	800b020 <SDMMC_GetCmdResp1>
 800acf0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800acf2:	69fb      	ldr	r3, [r7, #28]
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3720      	adds	r7, #32
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b088      	sub	sp, #32
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ad0a:	2319      	movs	r3, #25
 800ad0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad0e:	2340      	movs	r3, #64	; 0x40
 800ad10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad12:	2300      	movs	r3, #0
 800ad14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad1a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad1c:	f107 0308 	add.w	r3, r7, #8
 800ad20:	4619      	mov	r1, r3
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f7ff feec 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ad28:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad2c:	2119      	movs	r1, #25
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 f976 	bl	800b020 <SDMMC_GetCmdResp1>
 800ad34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad36:	69fb      	ldr	r3, [r7, #28]
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3720      	adds	r7, #32
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}

0800ad40 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b088      	sub	sp, #32
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ad4c:	230c      	movs	r3, #12
 800ad4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad50:	2340      	movs	r3, #64	; 0x40
 800ad52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad54:	2300      	movs	r3, #0
 800ad56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad5c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad5e:	f107 0308 	add.w	r3, r7, #8
 800ad62:	4619      	mov	r1, r3
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f7ff fecb 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800ad6a:	4a05      	ldr	r2, [pc, #20]	; (800ad80 <SDMMC_CmdStopTransfer+0x40>)
 800ad6c:	210c      	movs	r1, #12
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 f956 	bl	800b020 <SDMMC_GetCmdResp1>
 800ad74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad76:	69fb      	ldr	r3, [r7, #28]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3720      	adds	r7, #32
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}
 800ad80:	05f5e100 	.word	0x05f5e100

0800ad84 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b08a      	sub	sp, #40	; 0x28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ad94:	2307      	movs	r3, #7
 800ad96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad98:	2340      	movs	r3, #64	; 0x40
 800ad9a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ada0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ada4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ada6:	f107 0310 	add.w	r3, r7, #16
 800adaa:	4619      	mov	r1, r3
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f7ff fea7 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800adb2:	f241 3288 	movw	r2, #5000	; 0x1388
 800adb6:	2107      	movs	r1, #7
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f000 f931 	bl	800b020 <SDMMC_GetCmdResp1>
 800adbe:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800adc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3728      	adds	r7, #40	; 0x28
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}

0800adca <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800adca:	b580      	push	{r7, lr}
 800adcc:	b088      	sub	sp, #32
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800add2:	2300      	movs	r3, #0
 800add4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800add6:	2300      	movs	r3, #0
 800add8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800adda:	2300      	movs	r3, #0
 800addc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adde:	2300      	movs	r3, #0
 800ade0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ade2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ade6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ade8:	f107 0308 	add.w	r3, r7, #8
 800adec:	4619      	mov	r1, r3
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f7ff fe86 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 f8eb 	bl	800afd0 <SDMMC_GetCmdError>
 800adfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800adfc:	69fb      	ldr	r3, [r7, #28]
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3720      	adds	r7, #32
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}

0800ae06 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b088      	sub	sp, #32
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ae0e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ae12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ae14:	2308      	movs	r3, #8
 800ae16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae18:	2340      	movs	r3, #64	; 0x40
 800ae1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae26:	f107 0308 	add.w	r3, r7, #8
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f7ff fe67 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fad4 	bl	800b3e0 <SDMMC_GetCmdResp7>
 800ae38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae3a:	69fb      	ldr	r3, [r7, #28]
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	3720      	adds	r7, #32
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bd80      	pop	{r7, pc}

0800ae44 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b088      	sub	sp, #32
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
 800ae4c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ae52:	2337      	movs	r3, #55	; 0x37
 800ae54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae56:	2340      	movs	r3, #64	; 0x40
 800ae58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae62:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae64:	f107 0308 	add.w	r3, r7, #8
 800ae68:	4619      	mov	r1, r3
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f7ff fe48 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ae70:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae74:	2137      	movs	r1, #55	; 0x37
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 f8d2 	bl	800b020 <SDMMC_GetCmdResp1>
 800ae7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae7e:	69fb      	ldr	r3, [r7, #28]
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3720      	adds	r7, #32
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b088      	sub	sp, #32
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ae9e:	2329      	movs	r3, #41	; 0x29
 800aea0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aea2:	2340      	movs	r3, #64	; 0x40
 800aea4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aea6:	2300      	movs	r3, #0
 800aea8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aeaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aeae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aeb0:	f107 0308 	add.w	r3, r7, #8
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f7ff fe22 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f000 f9e1 	bl	800b284 <SDMMC_GetCmdResp3>
 800aec2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aec4:	69fb      	ldr	r3, [r7, #28]
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3720      	adds	r7, #32
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b088      	sub	sp, #32
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800aed6:	2300      	movs	r3, #0
 800aed8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800aeda:	2302      	movs	r3, #2
 800aedc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800aede:	23c0      	movs	r3, #192	; 0xc0
 800aee0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aee2:	2300      	movs	r3, #0
 800aee4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aeea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aeec:	f107 0308 	add.w	r3, r7, #8
 800aef0:	4619      	mov	r1, r3
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f7ff fe04 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f000 f97d 	bl	800b1f8 <SDMMC_GetCmdResp2>
 800aefe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af00:	69fb      	ldr	r3, [r7, #28]
}
 800af02:	4618      	mov	r0, r3
 800af04:	3720      	adds	r7, #32
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}

0800af0a <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800af0a:	b580      	push	{r7, lr}
 800af0c:	b088      	sub	sp, #32
 800af0e:	af00      	add	r7, sp, #0
 800af10:	6078      	str	r0, [r7, #4]
 800af12:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800af18:	2309      	movs	r3, #9
 800af1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800af1c:	23c0      	movs	r3, #192	; 0xc0
 800af1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af20:	2300      	movs	r3, #0
 800af22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af28:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af2a:	f107 0308 	add.w	r3, r7, #8
 800af2e:	4619      	mov	r1, r3
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f7ff fde5 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f000 f95e 	bl	800b1f8 <SDMMC_GetCmdResp2>
 800af3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af3e:	69fb      	ldr	r3, [r7, #28]
}
 800af40:	4618      	mov	r0, r3
 800af42:	3720      	adds	r7, #32
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}

0800af48 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b088      	sub	sp, #32
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
 800af50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800af52:	2300      	movs	r3, #0
 800af54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800af56:	2303      	movs	r3, #3
 800af58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af5a:	2340      	movs	r3, #64	; 0x40
 800af5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af5e:	2300      	movs	r3, #0
 800af60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af68:	f107 0308 	add.w	r3, r7, #8
 800af6c:	4619      	mov	r1, r3
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f7ff fdc6 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800af74:	683a      	ldr	r2, [r7, #0]
 800af76:	2103      	movs	r1, #3
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 f9bd 	bl	800b2f8 <SDMMC_GetCmdResp6>
 800af7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af80:	69fb      	ldr	r3, [r7, #28]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3720      	adds	r7, #32
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}

0800af8a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b088      	sub	sp, #32
 800af8e:	af00      	add	r7, sp, #0
 800af90:	6078      	str	r0, [r7, #4]
 800af92:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800af98:	230d      	movs	r3, #13
 800af9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af9c:	2340      	movs	r3, #64	; 0x40
 800af9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800afa0:	2300      	movs	r3, #0
 800afa2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800afa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800afa8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800afaa:	f107 0308 	add.w	r3, r7, #8
 800afae:	4619      	mov	r1, r3
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f7ff fda5 	bl	800ab00 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800afb6:	f241 3288 	movw	r2, #5000	; 0x1388
 800afba:	210d      	movs	r1, #13
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f000 f82f 	bl	800b020 <SDMMC_GetCmdResp1>
 800afc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afc4:	69fb      	ldr	r3, [r7, #28]
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3720      	adds	r7, #32
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
	...

0800afd0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800afd0:	b490      	push	{r4, r7}
 800afd2:	b082      	sub	sp, #8
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800afd8:	4b0f      	ldr	r3, [pc, #60]	; (800b018 <SDMMC_GetCmdError+0x48>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a0f      	ldr	r2, [pc, #60]	; (800b01c <SDMMC_GetCmdError+0x4c>)
 800afde:	fba2 2303 	umull	r2, r3, r2, r3
 800afe2:	0a5b      	lsrs	r3, r3, #9
 800afe4:	f241 3288 	movw	r2, #5000	; 0x1388
 800afe8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800afec:	4623      	mov	r3, r4
 800afee:	1e5c      	subs	r4, r3, #1
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d102      	bne.n	800affa <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aff4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aff8:	e009      	b.n	800b00e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800affe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b002:	2b00      	cmp	r3, #0
 800b004:	d0f2      	beq.n	800afec <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	22c5      	movs	r2, #197	; 0xc5
 800b00a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b00c:	2300      	movs	r3, #0
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3708      	adds	r7, #8
 800b012:	46bd      	mov	sp, r7
 800b014:	bc90      	pop	{r4, r7}
 800b016:	4770      	bx	lr
 800b018:	2000004c 	.word	0x2000004c
 800b01c:	10624dd3 	.word	0x10624dd3

0800b020 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b020:	b590      	push	{r4, r7, lr}
 800b022:	b087      	sub	sp, #28
 800b024:	af00      	add	r7, sp, #0
 800b026:	60f8      	str	r0, [r7, #12]
 800b028:	460b      	mov	r3, r1
 800b02a:	607a      	str	r2, [r7, #4]
 800b02c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b02e:	4b6f      	ldr	r3, [pc, #444]	; (800b1ec <SDMMC_GetCmdResp1+0x1cc>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4a6f      	ldr	r2, [pc, #444]	; (800b1f0 <SDMMC_GetCmdResp1+0x1d0>)
 800b034:	fba2 2303 	umull	r2, r3, r2, r3
 800b038:	0a5b      	lsrs	r3, r3, #9
 800b03a:	687a      	ldr	r2, [r7, #4]
 800b03c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b040:	4623      	mov	r3, r4
 800b042:	1e5c      	subs	r4, r3, #1
 800b044:	2b00      	cmp	r3, #0
 800b046:	d102      	bne.n	800b04e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b048:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b04c:	e0c9      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b052:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d0f0      	beq.n	800b040 <SDMMC_GetCmdResp1+0x20>
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b064:	2b00      	cmp	r3, #0
 800b066:	d1eb      	bne.n	800b040 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b06c:	f003 0304 	and.w	r3, r3, #4
 800b070:	2b00      	cmp	r3, #0
 800b072:	d004      	beq.n	800b07e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2204      	movs	r2, #4
 800b078:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b07a:	2304      	movs	r3, #4
 800b07c:	e0b1      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b082:	f003 0301 	and.w	r3, r3, #1
 800b086:	2b00      	cmp	r3, #0
 800b088:	d004      	beq.n	800b094 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2201      	movs	r2, #1
 800b08e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b090:	2301      	movs	r3, #1
 800b092:	e0a6      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	22c5      	movs	r2, #197	; 0xc5
 800b098:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b09a:	68f8      	ldr	r0, [r7, #12]
 800b09c:	f7ff fd5a 	bl	800ab54 <SDIO_GetCommandResponse>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	7afb      	ldrb	r3, [r7, #11]
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d001      	beq.n	800b0ae <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	e099      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f7ff fd5c 	bl	800ab6e <SDIO_GetResponse>
 800b0b6:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b0b8:	693a      	ldr	r2, [r7, #16]
 800b0ba:	4b4e      	ldr	r3, [pc, #312]	; (800b1f4 <SDMMC_GetCmdResp1+0x1d4>)
 800b0bc:	4013      	ands	r3, r2
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d101      	bne.n	800b0c6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	e08d      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	da02      	bge.n	800b0d2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b0cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b0d0:	e087      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d001      	beq.n	800b0e0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b0dc:	2340      	movs	r3, #64	; 0x40
 800b0de:	e080      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d001      	beq.n	800b0ee <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b0ea:	2380      	movs	r3, #128	; 0x80
 800b0ec:	e079      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d002      	beq.n	800b0fe <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b0f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b0fc:	e071      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b104:	2b00      	cmp	r3, #0
 800b106:	d002      	beq.n	800b10e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b108:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b10c:	e069      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b114:	2b00      	cmp	r3, #0
 800b116:	d002      	beq.n	800b11e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b118:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b11c:	e061      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b124:	2b00      	cmp	r3, #0
 800b126:	d002      	beq.n	800b12e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b128:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b12c:	e059      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b134:	2b00      	cmp	r3, #0
 800b136:	d002      	beq.n	800b13e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b13c:	e051      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b13e:	693b      	ldr	r3, [r7, #16]
 800b140:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b144:	2b00      	cmp	r3, #0
 800b146:	d002      	beq.n	800b14e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b148:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b14c:	e049      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b154:	2b00      	cmp	r3, #0
 800b156:	d002      	beq.n	800b15e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b158:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b15c:	e041      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b164:	2b00      	cmp	r3, #0
 800b166:	d002      	beq.n	800b16e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b168:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b16c:	e039      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b174:	2b00      	cmp	r3, #0
 800b176:	d002      	beq.n	800b17e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b178:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b17c:	e031      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d002      	beq.n	800b18e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b188:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b18c:	e029      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b198:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b19c:	e021      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d002      	beq.n	800b1ae <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b1a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b1ac:	e019      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b1ae:	693b      	ldr	r3, [r7, #16]
 800b1b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d002      	beq.n	800b1be <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b1b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b1bc:	e011      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d002      	beq.n	800b1ce <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b1c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b1cc:	e009      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	f003 0308 	and.w	r3, r3, #8
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d002      	beq.n	800b1de <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b1d8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b1dc:	e001      	b.n	800b1e2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b1de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	371c      	adds	r7, #28
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd90      	pop	{r4, r7, pc}
 800b1ea:	bf00      	nop
 800b1ec:	2000004c 	.word	0x2000004c
 800b1f0:	10624dd3 	.word	0x10624dd3
 800b1f4:	fdffe008 	.word	0xfdffe008

0800b1f8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b1f8:	b490      	push	{r4, r7}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b200:	4b1e      	ldr	r3, [pc, #120]	; (800b27c <SDMMC_GetCmdResp2+0x84>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	4a1e      	ldr	r2, [pc, #120]	; (800b280 <SDMMC_GetCmdResp2+0x88>)
 800b206:	fba2 2303 	umull	r2, r3, r2, r3
 800b20a:	0a5b      	lsrs	r3, r3, #9
 800b20c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b210:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b214:	4623      	mov	r3, r4
 800b216:	1e5c      	subs	r4, r3, #1
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d102      	bne.n	800b222 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b21c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b220:	e026      	b.n	800b270 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b226:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d0f0      	beq.n	800b214 <SDMMC_GetCmdResp2+0x1c>
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d1eb      	bne.n	800b214 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b240:	f003 0304 	and.w	r3, r3, #4
 800b244:	2b00      	cmp	r3, #0
 800b246:	d004      	beq.n	800b252 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2204      	movs	r2, #4
 800b24c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b24e:	2304      	movs	r3, #4
 800b250:	e00e      	b.n	800b270 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b256:	f003 0301 	and.w	r3, r3, #1
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d004      	beq.n	800b268 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2201      	movs	r2, #1
 800b262:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b264:	2301      	movs	r3, #1
 800b266:	e003      	b.n	800b270 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	22c5      	movs	r2, #197	; 0xc5
 800b26c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b26e:	2300      	movs	r3, #0
}
 800b270:	4618      	mov	r0, r3
 800b272:	3710      	adds	r7, #16
 800b274:	46bd      	mov	sp, r7
 800b276:	bc90      	pop	{r4, r7}
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	2000004c 	.word	0x2000004c
 800b280:	10624dd3 	.word	0x10624dd3

0800b284 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b284:	b490      	push	{r4, r7}
 800b286:	b084      	sub	sp, #16
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b28c:	4b18      	ldr	r3, [pc, #96]	; (800b2f0 <SDMMC_GetCmdResp3+0x6c>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4a18      	ldr	r2, [pc, #96]	; (800b2f4 <SDMMC_GetCmdResp3+0x70>)
 800b292:	fba2 2303 	umull	r2, r3, r2, r3
 800b296:	0a5b      	lsrs	r3, r3, #9
 800b298:	f241 3288 	movw	r2, #5000	; 0x1388
 800b29c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b2a0:	4623      	mov	r3, r4
 800b2a2:	1e5c      	subs	r4, r3, #1
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d102      	bne.n	800b2ae <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b2a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b2ac:	e01b      	b.n	800b2e6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2b2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d0f0      	beq.n	800b2a0 <SDMMC_GetCmdResp3+0x1c>
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1eb      	bne.n	800b2a0 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2cc:	f003 0304 	and.w	r3, r3, #4
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d004      	beq.n	800b2de <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2204      	movs	r2, #4
 800b2d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b2da:	2304      	movs	r3, #4
 800b2dc:	e003      	b.n	800b2e6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	22c5      	movs	r2, #197	; 0xc5
 800b2e2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b2e4:	2300      	movs	r3, #0
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3710      	adds	r7, #16
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bc90      	pop	{r4, r7}
 800b2ee:	4770      	bx	lr
 800b2f0:	2000004c 	.word	0x2000004c
 800b2f4:	10624dd3 	.word	0x10624dd3

0800b2f8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b2f8:	b590      	push	{r4, r7, lr}
 800b2fa:	b087      	sub	sp, #28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	460b      	mov	r3, r1
 800b302:	607a      	str	r2, [r7, #4]
 800b304:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b306:	4b34      	ldr	r3, [pc, #208]	; (800b3d8 <SDMMC_GetCmdResp6+0xe0>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	4a34      	ldr	r2, [pc, #208]	; (800b3dc <SDMMC_GetCmdResp6+0xe4>)
 800b30c:	fba2 2303 	umull	r2, r3, r2, r3
 800b310:	0a5b      	lsrs	r3, r3, #9
 800b312:	f241 3288 	movw	r2, #5000	; 0x1388
 800b316:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b31a:	4623      	mov	r3, r4
 800b31c:	1e5c      	subs	r4, r3, #1
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d102      	bne.n	800b328 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b322:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b326:	e052      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b32c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b334:	2b00      	cmp	r3, #0
 800b336:	d0f0      	beq.n	800b31a <SDMMC_GetCmdResp6+0x22>
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d1eb      	bne.n	800b31a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b346:	f003 0304 	and.w	r3, r3, #4
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d004      	beq.n	800b358 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2204      	movs	r2, #4
 800b352:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b354:	2304      	movs	r3, #4
 800b356:	e03a      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b35c:	f003 0301 	and.w	r3, r3, #1
 800b360:	2b00      	cmp	r3, #0
 800b362:	d004      	beq.n	800b36e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2201      	movs	r2, #1
 800b368:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b36a:	2301      	movs	r3, #1
 800b36c:	e02f      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b36e:	68f8      	ldr	r0, [r7, #12]
 800b370:	f7ff fbf0 	bl	800ab54 <SDIO_GetCommandResponse>
 800b374:	4603      	mov	r3, r0
 800b376:	461a      	mov	r2, r3
 800b378:	7afb      	ldrb	r3, [r7, #11]
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d001      	beq.n	800b382 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b37e:	2301      	movs	r3, #1
 800b380:	e025      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	22c5      	movs	r2, #197	; 0xc5
 800b386:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b388:	2100      	movs	r1, #0
 800b38a:	68f8      	ldr	r0, [r7, #12]
 800b38c:	f7ff fbef 	bl	800ab6e <SDIO_GetResponse>
 800b390:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d106      	bne.n	800b3aa <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	0c1b      	lsrs	r3, r3, #16
 800b3a0:	b29a      	uxth	r2, r3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	e011      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d002      	beq.n	800b3ba <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b3b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b3b8:	e009      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d002      	beq.n	800b3ca <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b3c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b3c8:	e001      	b.n	800b3ce <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b3ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	371c      	adds	r7, #28
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd90      	pop	{r4, r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	2000004c 	.word	0x2000004c
 800b3dc:	10624dd3 	.word	0x10624dd3

0800b3e0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b3e0:	b490      	push	{r4, r7}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b3e8:	4b21      	ldr	r3, [pc, #132]	; (800b470 <SDMMC_GetCmdResp7+0x90>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	4a21      	ldr	r2, [pc, #132]	; (800b474 <SDMMC_GetCmdResp7+0x94>)
 800b3ee:	fba2 2303 	umull	r2, r3, r2, r3
 800b3f2:	0a5b      	lsrs	r3, r3, #9
 800b3f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3f8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b3fc:	4623      	mov	r3, r4
 800b3fe:	1e5c      	subs	r4, r3, #1
 800b400:	2b00      	cmp	r3, #0
 800b402:	d102      	bne.n	800b40a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b404:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b408:	e02c      	b.n	800b464 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b40e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b416:	2b00      	cmp	r3, #0
 800b418:	d0f0      	beq.n	800b3fc <SDMMC_GetCmdResp7+0x1c>
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b420:	2b00      	cmp	r3, #0
 800b422:	d1eb      	bne.n	800b3fc <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b428:	f003 0304 	and.w	r3, r3, #4
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d004      	beq.n	800b43a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2204      	movs	r2, #4
 800b434:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b436:	2304      	movs	r3, #4
 800b438:	e014      	b.n	800b464 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b43e:	f003 0301 	and.w	r3, r3, #1
 800b442:	2b00      	cmp	r3, #0
 800b444:	d004      	beq.n	800b450 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2201      	movs	r2, #1
 800b44a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b44c:	2301      	movs	r3, #1
 800b44e:	e009      	b.n	800b464 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d002      	beq.n	800b462 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2240      	movs	r2, #64	; 0x40
 800b460:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b462:	2300      	movs	r3, #0
  
}
 800b464:	4618      	mov	r0, r3
 800b466:	3710      	adds	r7, #16
 800b468:	46bd      	mov	sp, r7
 800b46a:	bc90      	pop	{r4, r7}
 800b46c:	4770      	bx	lr
 800b46e:	bf00      	nop
 800b470:	2000004c 	.word	0x2000004c
 800b474:	10624dd3 	.word	0x10624dd3

0800b478 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b478:	b084      	sub	sp, #16
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b084      	sub	sp, #16
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
 800b482:	f107 001c 	add.w	r0, r7, #28
 800b486:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d122      	bne.n	800b4d6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b494:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	68db      	ldr	r3, [r3, #12]
 800b4a0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b4a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b4a8:	687a      	ldr	r2, [r7, #4]
 800b4aa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b4b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d105      	bne.n	800b4ca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	68db      	ldr	r3, [r3, #12]
 800b4c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f001 fa7c 	bl	800c9c8 <USB_CoreReset>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	73fb      	strb	r3, [r7, #15]
 800b4d4:	e01a      	b.n	800b50c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	68db      	ldr	r3, [r3, #12]
 800b4da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f001 fa70 	bl	800c9c8 <USB_CoreReset>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b4ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d106      	bne.n	800b500 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	639a      	str	r2, [r3, #56]	; 0x38
 800b4fe:	e005      	b.n	800b50c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b504:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b50e:	2b01      	cmp	r3, #1
 800b510:	d10b      	bne.n	800b52a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	689b      	ldr	r3, [r3, #8]
 800b516:	f043 0206 	orr.w	r2, r3, #6
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	689b      	ldr	r3, [r3, #8]
 800b522:	f043 0220 	orr.w	r2, r3, #32
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b52a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b52c:	4618      	mov	r0, r3
 800b52e:	3710      	adds	r7, #16
 800b530:	46bd      	mov	sp, r7
 800b532:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b536:	b004      	add	sp, #16
 800b538:	4770      	bx	lr
	...

0800b53c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b087      	sub	sp, #28
 800b540:	af00      	add	r7, sp, #0
 800b542:	60f8      	str	r0, [r7, #12]
 800b544:	60b9      	str	r1, [r7, #8]
 800b546:	4613      	mov	r3, r2
 800b548:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b54a:	79fb      	ldrb	r3, [r7, #7]
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d165      	bne.n	800b61c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	4a41      	ldr	r2, [pc, #260]	; (800b658 <USB_SetTurnaroundTime+0x11c>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d906      	bls.n	800b566 <USB_SetTurnaroundTime+0x2a>
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	4a40      	ldr	r2, [pc, #256]	; (800b65c <USB_SetTurnaroundTime+0x120>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d802      	bhi.n	800b566 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b560:	230f      	movs	r3, #15
 800b562:	617b      	str	r3, [r7, #20]
 800b564:	e062      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	4a3c      	ldr	r2, [pc, #240]	; (800b65c <USB_SetTurnaroundTime+0x120>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d906      	bls.n	800b57c <USB_SetTurnaroundTime+0x40>
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	4a3b      	ldr	r2, [pc, #236]	; (800b660 <USB_SetTurnaroundTime+0x124>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d802      	bhi.n	800b57c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b576:	230e      	movs	r3, #14
 800b578:	617b      	str	r3, [r7, #20]
 800b57a:	e057      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	4a38      	ldr	r2, [pc, #224]	; (800b660 <USB_SetTurnaroundTime+0x124>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d906      	bls.n	800b592 <USB_SetTurnaroundTime+0x56>
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	4a37      	ldr	r2, [pc, #220]	; (800b664 <USB_SetTurnaroundTime+0x128>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d802      	bhi.n	800b592 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b58c:	230d      	movs	r3, #13
 800b58e:	617b      	str	r3, [r7, #20]
 800b590:	e04c      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	4a33      	ldr	r2, [pc, #204]	; (800b664 <USB_SetTurnaroundTime+0x128>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d906      	bls.n	800b5a8 <USB_SetTurnaroundTime+0x6c>
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	4a32      	ldr	r2, [pc, #200]	; (800b668 <USB_SetTurnaroundTime+0x12c>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d802      	bhi.n	800b5a8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b5a2:	230c      	movs	r3, #12
 800b5a4:	617b      	str	r3, [r7, #20]
 800b5a6:	e041      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	4a2f      	ldr	r2, [pc, #188]	; (800b668 <USB_SetTurnaroundTime+0x12c>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d906      	bls.n	800b5be <USB_SetTurnaroundTime+0x82>
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	4a2e      	ldr	r2, [pc, #184]	; (800b66c <USB_SetTurnaroundTime+0x130>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d802      	bhi.n	800b5be <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b5b8:	230b      	movs	r3, #11
 800b5ba:	617b      	str	r3, [r7, #20]
 800b5bc:	e036      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	4a2a      	ldr	r2, [pc, #168]	; (800b66c <USB_SetTurnaroundTime+0x130>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d906      	bls.n	800b5d4 <USB_SetTurnaroundTime+0x98>
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	4a29      	ldr	r2, [pc, #164]	; (800b670 <USB_SetTurnaroundTime+0x134>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d802      	bhi.n	800b5d4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b5ce:	230a      	movs	r3, #10
 800b5d0:	617b      	str	r3, [r7, #20]
 800b5d2:	e02b      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	4a26      	ldr	r2, [pc, #152]	; (800b670 <USB_SetTurnaroundTime+0x134>)
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	d906      	bls.n	800b5ea <USB_SetTurnaroundTime+0xae>
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	4a25      	ldr	r2, [pc, #148]	; (800b674 <USB_SetTurnaroundTime+0x138>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d802      	bhi.n	800b5ea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b5e4:	2309      	movs	r3, #9
 800b5e6:	617b      	str	r3, [r7, #20]
 800b5e8:	e020      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	4a21      	ldr	r2, [pc, #132]	; (800b674 <USB_SetTurnaroundTime+0x138>)
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d906      	bls.n	800b600 <USB_SetTurnaroundTime+0xc4>
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	4a20      	ldr	r2, [pc, #128]	; (800b678 <USB_SetTurnaroundTime+0x13c>)
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d802      	bhi.n	800b600 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b5fa:	2308      	movs	r3, #8
 800b5fc:	617b      	str	r3, [r7, #20]
 800b5fe:	e015      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	4a1d      	ldr	r2, [pc, #116]	; (800b678 <USB_SetTurnaroundTime+0x13c>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d906      	bls.n	800b616 <USB_SetTurnaroundTime+0xda>
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	4a1c      	ldr	r2, [pc, #112]	; (800b67c <USB_SetTurnaroundTime+0x140>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d802      	bhi.n	800b616 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b610:	2307      	movs	r3, #7
 800b612:	617b      	str	r3, [r7, #20]
 800b614:	e00a      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b616:	2306      	movs	r3, #6
 800b618:	617b      	str	r3, [r7, #20]
 800b61a:	e007      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b61c:	79fb      	ldrb	r3, [r7, #7]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d102      	bne.n	800b628 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b622:	2309      	movs	r3, #9
 800b624:	617b      	str	r3, [r7, #20]
 800b626:	e001      	b.n	800b62c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b628:	2309      	movs	r3, #9
 800b62a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	68db      	ldr	r3, [r3, #12]
 800b630:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	68da      	ldr	r2, [r3, #12]
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	029b      	lsls	r3, r3, #10
 800b640:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b644:	431a      	orrs	r2, r3
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	371c      	adds	r7, #28
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr
 800b658:	00d8acbf 	.word	0x00d8acbf
 800b65c:	00e4e1bf 	.word	0x00e4e1bf
 800b660:	00f423ff 	.word	0x00f423ff
 800b664:	0106737f 	.word	0x0106737f
 800b668:	011a499f 	.word	0x011a499f
 800b66c:	01312cff 	.word	0x01312cff
 800b670:	014ca43f 	.word	0x014ca43f
 800b674:	016e35ff 	.word	0x016e35ff
 800b678:	01a6ab1f 	.word	0x01a6ab1f
 800b67c:	01e847ff 	.word	0x01e847ff

0800b680 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	f043 0201 	orr.w	r2, r3, #1
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b694:	2300      	movs	r3, #0
}
 800b696:	4618      	mov	r0, r3
 800b698:	370c      	adds	r7, #12
 800b69a:	46bd      	mov	sp, r7
 800b69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a0:	4770      	bx	lr

0800b6a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b6a2:	b480      	push	{r7}
 800b6a4:	b083      	sub	sp, #12
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	f023 0201 	bic.w	r2, r3, #1
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b6b6:	2300      	movs	r3, #0
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b082      	sub	sp, #8
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	68db      	ldr	r3, [r3, #12]
 800b6d4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b6dc:	78fb      	ldrb	r3, [r7, #3]
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d106      	bne.n	800b6f0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	60da      	str	r2, [r3, #12]
 800b6ee:	e00b      	b.n	800b708 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b6f0:	78fb      	ldrb	r3, [r7, #3]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d106      	bne.n	800b704 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	68db      	ldr	r3, [r3, #12]
 800b6fa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	60da      	str	r2, [r3, #12]
 800b702:	e001      	b.n	800b708 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	e003      	b.n	800b710 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b708:	2032      	movs	r0, #50	; 0x32
 800b70a:	f7f9 ff43 	bl	8005594 <HAL_Delay>

  return HAL_OK;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	3708      	adds	r7, #8
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b718:	b084      	sub	sp, #16
 800b71a:	b580      	push	{r7, lr}
 800b71c:	b086      	sub	sp, #24
 800b71e:	af00      	add	r7, sp, #0
 800b720:	6078      	str	r0, [r7, #4]
 800b722:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b726:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b72a:	2300      	movs	r3, #0
 800b72c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b732:	2300      	movs	r3, #0
 800b734:	613b      	str	r3, [r7, #16]
 800b736:	e009      	b.n	800b74c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b738:	687a      	ldr	r2, [r7, #4]
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	3340      	adds	r3, #64	; 0x40
 800b73e:	009b      	lsls	r3, r3, #2
 800b740:	4413      	add	r3, r2
 800b742:	2200      	movs	r2, #0
 800b744:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	3301      	adds	r3, #1
 800b74a:	613b      	str	r3, [r7, #16]
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	2b0e      	cmp	r3, #14
 800b750:	d9f2      	bls.n	800b738 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b754:	2b00      	cmp	r3, #0
 800b756:	d112      	bne.n	800b77e <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b75c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b768:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b774:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	639a      	str	r2, [r3, #56]	; 0x38
 800b77c:	e00b      	b.n	800b796 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b78e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b79c:	461a      	mov	r2, r3
 800b79e:	2300      	movs	r3, #0
 800b7a0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7a8:	4619      	mov	r1, r3
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	680b      	ldr	r3, [r1, #0]
 800b7b4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b7b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d10c      	bne.n	800b7d6 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d104      	bne.n	800b7cc <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b7c2:	2100      	movs	r1, #0
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f000 f961 	bl	800ba8c <USB_SetDevSpeed>
 800b7ca:	e008      	b.n	800b7de <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b7cc:	2101      	movs	r1, #1
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f000 f95c 	bl	800ba8c <USB_SetDevSpeed>
 800b7d4:	e003      	b.n	800b7de <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b7d6:	2103      	movs	r1, #3
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f000 f957 	bl	800ba8c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b7de:	2110      	movs	r1, #16
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f000 f90b 	bl	800b9fc <USB_FlushTxFifo>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d001      	beq.n	800b7f0 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 f929 	bl	800ba48 <USB_FlushRxFifo>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d001      	beq.n	800b800 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b806:	461a      	mov	r2, r3
 800b808:	2300      	movs	r3, #0
 800b80a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b812:	461a      	mov	r2, r3
 800b814:	2300      	movs	r3, #0
 800b816:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b81e:	461a      	mov	r2, r3
 800b820:	2300      	movs	r3, #0
 800b822:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b824:	2300      	movs	r3, #0
 800b826:	613b      	str	r3, [r7, #16]
 800b828:	e043      	b.n	800b8b2 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	015a      	lsls	r2, r3, #5
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	4413      	add	r3, r2
 800b832:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b83c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b840:	d118      	bne.n	800b874 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10a      	bne.n	800b85e <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	015a      	lsls	r2, r3, #5
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	4413      	add	r3, r2
 800b850:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b854:	461a      	mov	r2, r3
 800b856:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b85a:	6013      	str	r3, [r2, #0]
 800b85c:	e013      	b.n	800b886 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	015a      	lsls	r2, r3, #5
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	4413      	add	r3, r2
 800b866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b86a:	461a      	mov	r2, r3
 800b86c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b870:	6013      	str	r3, [r2, #0]
 800b872:	e008      	b.n	800b886 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	015a      	lsls	r2, r3, #5
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	4413      	add	r3, r2
 800b87c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b880:	461a      	mov	r2, r3
 800b882:	2300      	movs	r3, #0
 800b884:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	015a      	lsls	r2, r3, #5
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	4413      	add	r3, r2
 800b88e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b892:	461a      	mov	r2, r3
 800b894:	2300      	movs	r3, #0
 800b896:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	015a      	lsls	r2, r3, #5
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	4413      	add	r3, r2
 800b8a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b8aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	613b      	str	r3, [r7, #16]
 800b8b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b4:	693a      	ldr	r2, [r7, #16]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d3b7      	bcc.n	800b82a <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	613b      	str	r3, [r7, #16]
 800b8be:	e043      	b.n	800b948 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	015a      	lsls	r2, r3, #5
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	4413      	add	r3, r2
 800b8c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b8d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b8d6:	d118      	bne.n	800b90a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d10a      	bne.n	800b8f4 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	015a      	lsls	r2, r3, #5
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	4413      	add	r3, r2
 800b8e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b8f0:	6013      	str	r3, [r2, #0]
 800b8f2:	e013      	b.n	800b91c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	015a      	lsls	r2, r3, #5
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	4413      	add	r3, r2
 800b8fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b900:	461a      	mov	r2, r3
 800b902:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b906:	6013      	str	r3, [r2, #0]
 800b908:	e008      	b.n	800b91c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b90a:	693b      	ldr	r3, [r7, #16]
 800b90c:	015a      	lsls	r2, r3, #5
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	4413      	add	r3, r2
 800b912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b916:	461a      	mov	r2, r3
 800b918:	2300      	movs	r3, #0
 800b91a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b91c:	693b      	ldr	r3, [r7, #16]
 800b91e:	015a      	lsls	r2, r3, #5
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	4413      	add	r3, r2
 800b924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b928:	461a      	mov	r2, r3
 800b92a:	2300      	movs	r3, #0
 800b92c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	015a      	lsls	r2, r3, #5
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	4413      	add	r3, r2
 800b936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b93a:	461a      	mov	r2, r3
 800b93c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b940:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	3301      	adds	r3, #1
 800b946:	613b      	str	r3, [r7, #16]
 800b948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b94a:	693a      	ldr	r2, [r7, #16]
 800b94c:	429a      	cmp	r2, r3
 800b94e:	d3b7      	bcc.n	800b8c0 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b956:	691b      	ldr	r3, [r3, #16]
 800b958:	68fa      	ldr	r2, [r7, #12]
 800b95a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b95e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b962:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800b964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b966:	2b01      	cmp	r3, #1
 800b968:	d111      	bne.n	800b98e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b970:	461a      	mov	r2, r3
 800b972:	4b20      	ldr	r3, [pc, #128]	; (800b9f4 <USB_DevInit+0x2dc>)
 800b974:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b97c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b97e:	68fa      	ldr	r2, [r7, #12]
 800b980:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b984:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b988:	f043 0303 	orr.w	r3, r3, #3
 800b98c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b99a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d105      	bne.n	800b9ae <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	699b      	ldr	r3, [r3, #24]
 800b9a6:	f043 0210 	orr.w	r2, r3, #16
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	699a      	ldr	r2, [r3, #24]
 800b9b2:	4b11      	ldr	r3, [pc, #68]	; (800b9f8 <USB_DevInit+0x2e0>)
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	687a      	ldr	r2, [r7, #4]
 800b9b8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b9ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d005      	beq.n	800b9cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	699b      	ldr	r3, [r3, #24]
 800b9c4:	f043 0208 	orr.w	r2, r3, #8
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b9cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9ce:	2b01      	cmp	r3, #1
 800b9d0:	d107      	bne.n	800b9e2 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	699b      	ldr	r3, [r3, #24]
 800b9d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b9da:	f043 0304 	orr.w	r3, r3, #4
 800b9de:	687a      	ldr	r2, [r7, #4]
 800b9e0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b9e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3718      	adds	r7, #24
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b9ee:	b004      	add	sp, #16
 800b9f0:	4770      	bx	lr
 800b9f2:	bf00      	nop
 800b9f4:	00800100 	.word	0x00800100
 800b9f8:	803c3800 	.word	0x803c3800

0800b9fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b085      	sub	sp, #20
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
 800ba04:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ba06:	2300      	movs	r3, #0
 800ba08:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	019b      	lsls	r3, r3, #6
 800ba0e:	f043 0220 	orr.w	r2, r3, #32
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	60fb      	str	r3, [r7, #12]
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	4a09      	ldr	r2, [pc, #36]	; (800ba44 <USB_FlushTxFifo+0x48>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d901      	bls.n	800ba28 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ba24:	2303      	movs	r3, #3
 800ba26:	e006      	b.n	800ba36 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	691b      	ldr	r3, [r3, #16]
 800ba2c:	f003 0320 	and.w	r3, r3, #32
 800ba30:	2b20      	cmp	r3, #32
 800ba32:	d0f0      	beq.n	800ba16 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ba34:	2300      	movs	r3, #0
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3714      	adds	r7, #20
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr
 800ba42:	bf00      	nop
 800ba44:	00030d40 	.word	0x00030d40

0800ba48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ba50:	2300      	movs	r3, #0
 800ba52:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2210      	movs	r2, #16
 800ba58:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	60fb      	str	r3, [r7, #12]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	4a09      	ldr	r2, [pc, #36]	; (800ba88 <USB_FlushRxFifo+0x40>)
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d901      	bls.n	800ba6c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ba68:	2303      	movs	r3, #3
 800ba6a:	e006      	b.n	800ba7a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	691b      	ldr	r3, [r3, #16]
 800ba70:	f003 0310 	and.w	r3, r3, #16
 800ba74:	2b10      	cmp	r3, #16
 800ba76:	d0f0      	beq.n	800ba5a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ba78:	2300      	movs	r3, #0
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3714      	adds	r7, #20
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr
 800ba86:	bf00      	nop
 800ba88:	00030d40 	.word	0x00030d40

0800ba8c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	b085      	sub	sp, #20
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
 800ba94:	460b      	mov	r3, r1
 800ba96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800baa2:	681a      	ldr	r2, [r3, #0]
 800baa4:	78fb      	ldrb	r3, [r7, #3]
 800baa6:	68f9      	ldr	r1, [r7, #12]
 800baa8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800baac:	4313      	orrs	r3, r2
 800baae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3714      	adds	r7, #20
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr

0800babe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800babe:	b480      	push	{r7}
 800bac0:	b087      	sub	sp, #28
 800bac2:	af00      	add	r7, sp, #0
 800bac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bad0:	689b      	ldr	r3, [r3, #8]
 800bad2:	f003 0306 	and.w	r3, r3, #6
 800bad6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d102      	bne.n	800bae4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bade:	2300      	movs	r3, #0
 800bae0:	75fb      	strb	r3, [r7, #23]
 800bae2:	e00a      	b.n	800bafa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	2b02      	cmp	r3, #2
 800bae8:	d002      	beq.n	800baf0 <USB_GetDevSpeed+0x32>
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	2b06      	cmp	r3, #6
 800baee:	d102      	bne.n	800baf6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800baf0:	2302      	movs	r3, #2
 800baf2:	75fb      	strb	r3, [r7, #23]
 800baf4:	e001      	b.n	800bafa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800baf6:	230f      	movs	r3, #15
 800baf8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bafa:	7dfb      	ldrb	r3, [r7, #23]
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	371c      	adds	r7, #28
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr

0800bb08 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b085      	sub	sp, #20
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	781b      	ldrb	r3, [r3, #0]
 800bb1a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	785b      	ldrb	r3, [r3, #1]
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	d13a      	bne.n	800bb9a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb2a:	69da      	ldr	r2, [r3, #28]
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	781b      	ldrb	r3, [r3, #0]
 800bb30:	f003 030f 	and.w	r3, r3, #15
 800bb34:	2101      	movs	r1, #1
 800bb36:	fa01 f303 	lsl.w	r3, r1, r3
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	68f9      	ldr	r1, [r7, #12]
 800bb3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb42:	4313      	orrs	r3, r2
 800bb44:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	015a      	lsls	r2, r3, #5
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d155      	bne.n	800bc08 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	015a      	lsls	r2, r3, #5
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	4413      	add	r3, r2
 800bb64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb68:	681a      	ldr	r2, [r3, #0]
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	689b      	ldr	r3, [r3, #8]
 800bb6e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	78db      	ldrb	r3, [r3, #3]
 800bb76:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bb78:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	059b      	lsls	r3, r3, #22
 800bb7e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bb80:	4313      	orrs	r3, r2
 800bb82:	68ba      	ldr	r2, [r7, #8]
 800bb84:	0151      	lsls	r1, r2, #5
 800bb86:	68fa      	ldr	r2, [r7, #12]
 800bb88:	440a      	add	r2, r1
 800bb8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bb8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb96:	6013      	str	r3, [r2, #0]
 800bb98:	e036      	b.n	800bc08 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bba0:	69da      	ldr	r2, [r3, #28]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	f003 030f 	and.w	r3, r3, #15
 800bbaa:	2101      	movs	r1, #1
 800bbac:	fa01 f303 	lsl.w	r3, r1, r3
 800bbb0:	041b      	lsls	r3, r3, #16
 800bbb2:	68f9      	ldr	r1, [r7, #12]
 800bbb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bbb8:	4313      	orrs	r3, r2
 800bbba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	015a      	lsls	r2, r3, #5
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	4413      	add	r3, r2
 800bbc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d11a      	bne.n	800bc08 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	015a      	lsls	r2, r3, #5
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	4413      	add	r3, r2
 800bbda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbde:	681a      	ldr	r2, [r3, #0]
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	78db      	ldrb	r3, [r3, #3]
 800bbec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bbee:	430b      	orrs	r3, r1
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	68ba      	ldr	r2, [r7, #8]
 800bbf4:	0151      	lsls	r1, r2, #5
 800bbf6:	68fa      	ldr	r2, [r7, #12]
 800bbf8:	440a      	add	r2, r1
 800bbfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bbfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc06:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bc08:	2300      	movs	r3, #0
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3714      	adds	r7, #20
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc14:	4770      	bx	lr
	...

0800bc18 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	785b      	ldrb	r3, [r3, #1]
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	d135      	bne.n	800bca0 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	781b      	ldrb	r3, [r3, #0]
 800bc40:	f003 030f 	and.w	r3, r3, #15
 800bc44:	2101      	movs	r1, #1
 800bc46:	fa01 f303 	lsl.w	r3, r1, r3
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	43db      	mvns	r3, r3
 800bc4e:	68f9      	ldr	r1, [r7, #12]
 800bc50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc54:	4013      	ands	r3, r2
 800bc56:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc5e:	69da      	ldr	r2, [r3, #28]
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	f003 030f 	and.w	r3, r3, #15
 800bc68:	2101      	movs	r1, #1
 800bc6a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc6e:	b29b      	uxth	r3, r3
 800bc70:	43db      	mvns	r3, r3
 800bc72:	68f9      	ldr	r1, [r7, #12]
 800bc74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc78:	4013      	ands	r3, r2
 800bc7a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	015a      	lsls	r2, r3, #5
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	4413      	add	r3, r2
 800bc84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc88:	681a      	ldr	r2, [r3, #0]
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	0159      	lsls	r1, r3, #5
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	440b      	add	r3, r1
 800bc92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc96:	4619      	mov	r1, r3
 800bc98:	4b1f      	ldr	r3, [pc, #124]	; (800bd18 <USB_DeactivateEndpoint+0x100>)
 800bc9a:	4013      	ands	r3, r2
 800bc9c:	600b      	str	r3, [r1, #0]
 800bc9e:	e034      	b.n	800bd0a <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bca6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	781b      	ldrb	r3, [r3, #0]
 800bcac:	f003 030f 	and.w	r3, r3, #15
 800bcb0:	2101      	movs	r1, #1
 800bcb2:	fa01 f303 	lsl.w	r3, r1, r3
 800bcb6:	041b      	lsls	r3, r3, #16
 800bcb8:	43db      	mvns	r3, r3
 800bcba:	68f9      	ldr	r1, [r7, #12]
 800bcbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bcc0:	4013      	ands	r3, r2
 800bcc2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bcca:	69da      	ldr	r2, [r3, #28]
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	f003 030f 	and.w	r3, r3, #15
 800bcd4:	2101      	movs	r1, #1
 800bcd6:	fa01 f303 	lsl.w	r3, r1, r3
 800bcda:	041b      	lsls	r3, r3, #16
 800bcdc:	43db      	mvns	r3, r3
 800bcde:	68f9      	ldr	r1, [r7, #12]
 800bce0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bce4:	4013      	ands	r3, r2
 800bce6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	015a      	lsls	r2, r3, #5
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	4413      	add	r3, r2
 800bcf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcf4:	681a      	ldr	r2, [r3, #0]
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	0159      	lsls	r1, r3, #5
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	440b      	add	r3, r1
 800bcfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd02:	4619      	mov	r1, r3
 800bd04:	4b05      	ldr	r3, [pc, #20]	; (800bd1c <USB_DeactivateEndpoint+0x104>)
 800bd06:	4013      	ands	r3, r2
 800bd08:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800bd0a:	2300      	movs	r3, #0
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3714      	adds	r7, #20
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr
 800bd18:	ec337800 	.word	0xec337800
 800bd1c:	eff37800 	.word	0xeff37800

0800bd20 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b08a      	sub	sp, #40	; 0x28
 800bd24:	af02      	add	r7, sp, #8
 800bd26:	60f8      	str	r0, [r7, #12]
 800bd28:	60b9      	str	r1, [r7, #8]
 800bd2a:	4613      	mov	r3, r2
 800bd2c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	781b      	ldrb	r3, [r3, #0]
 800bd36:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	785b      	ldrb	r3, [r3, #1]
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	f040 815c 	bne.w	800bffa <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bd42:	68bb      	ldr	r3, [r7, #8]
 800bd44:	695b      	ldr	r3, [r3, #20]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d132      	bne.n	800bdb0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd4a:	69bb      	ldr	r3, [r7, #24]
 800bd4c:	015a      	lsls	r2, r3, #5
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	4413      	add	r3, r2
 800bd52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd56:	691b      	ldr	r3, [r3, #16]
 800bd58:	69ba      	ldr	r2, [r7, #24]
 800bd5a:	0151      	lsls	r1, r2, #5
 800bd5c:	69fa      	ldr	r2, [r7, #28]
 800bd5e:	440a      	add	r2, r1
 800bd60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd64:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bd68:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bd6c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd6e:	69bb      	ldr	r3, [r7, #24]
 800bd70:	015a      	lsls	r2, r3, #5
 800bd72:	69fb      	ldr	r3, [r7, #28]
 800bd74:	4413      	add	r3, r2
 800bd76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd7a:	691b      	ldr	r3, [r3, #16]
 800bd7c:	69ba      	ldr	r2, [r7, #24]
 800bd7e:	0151      	lsls	r1, r2, #5
 800bd80:	69fa      	ldr	r2, [r7, #28]
 800bd82:	440a      	add	r2, r1
 800bd84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd88:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bd8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd8e:	69bb      	ldr	r3, [r7, #24]
 800bd90:	015a      	lsls	r2, r3, #5
 800bd92:	69fb      	ldr	r3, [r7, #28]
 800bd94:	4413      	add	r3, r2
 800bd96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd9a:	691b      	ldr	r3, [r3, #16]
 800bd9c:	69ba      	ldr	r2, [r7, #24]
 800bd9e:	0151      	lsls	r1, r2, #5
 800bda0:	69fa      	ldr	r2, [r7, #28]
 800bda2:	440a      	add	r2, r1
 800bda4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bda8:	0cdb      	lsrs	r3, r3, #19
 800bdaa:	04db      	lsls	r3, r3, #19
 800bdac:	6113      	str	r3, [r2, #16]
 800bdae:	e074      	b.n	800be9a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	015a      	lsls	r2, r3, #5
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	4413      	add	r3, r2
 800bdb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdbc:	691b      	ldr	r3, [r3, #16]
 800bdbe:	69ba      	ldr	r2, [r7, #24]
 800bdc0:	0151      	lsls	r1, r2, #5
 800bdc2:	69fa      	ldr	r2, [r7, #28]
 800bdc4:	440a      	add	r2, r1
 800bdc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdca:	0cdb      	lsrs	r3, r3, #19
 800bdcc:	04db      	lsls	r3, r3, #19
 800bdce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	015a      	lsls	r2, r3, #5
 800bdd4:	69fb      	ldr	r3, [r7, #28]
 800bdd6:	4413      	add	r3, r2
 800bdd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bddc:	691b      	ldr	r3, [r3, #16]
 800bdde:	69ba      	ldr	r2, [r7, #24]
 800bde0:	0151      	lsls	r1, r2, #5
 800bde2:	69fa      	ldr	r2, [r7, #28]
 800bde4:	440a      	add	r2, r1
 800bde6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bdee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bdf2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bdf4:	69bb      	ldr	r3, [r7, #24]
 800bdf6:	015a      	lsls	r2, r3, #5
 800bdf8:	69fb      	ldr	r3, [r7, #28]
 800bdfa:	4413      	add	r3, r2
 800bdfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be00:	691a      	ldr	r2, [r3, #16]
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	6959      	ldr	r1, [r3, #20]
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	689b      	ldr	r3, [r3, #8]
 800be0a:	440b      	add	r3, r1
 800be0c:	1e59      	subs	r1, r3, #1
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	689b      	ldr	r3, [r3, #8]
 800be12:	fbb1 f3f3 	udiv	r3, r1, r3
 800be16:	04d9      	lsls	r1, r3, #19
 800be18:	4b9d      	ldr	r3, [pc, #628]	; (800c090 <USB_EPStartXfer+0x370>)
 800be1a:	400b      	ands	r3, r1
 800be1c:	69b9      	ldr	r1, [r7, #24]
 800be1e:	0148      	lsls	r0, r1, #5
 800be20:	69f9      	ldr	r1, [r7, #28]
 800be22:	4401      	add	r1, r0
 800be24:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800be28:	4313      	orrs	r3, r2
 800be2a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800be2c:	69bb      	ldr	r3, [r7, #24]
 800be2e:	015a      	lsls	r2, r3, #5
 800be30:	69fb      	ldr	r3, [r7, #28]
 800be32:	4413      	add	r3, r2
 800be34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be38:	691a      	ldr	r2, [r3, #16]
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	695b      	ldr	r3, [r3, #20]
 800be3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be42:	69b9      	ldr	r1, [r7, #24]
 800be44:	0148      	lsls	r0, r1, #5
 800be46:	69f9      	ldr	r1, [r7, #28]
 800be48:	4401      	add	r1, r0
 800be4a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800be4e:	4313      	orrs	r3, r2
 800be50:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	78db      	ldrb	r3, [r3, #3]
 800be56:	2b01      	cmp	r3, #1
 800be58:	d11f      	bne.n	800be9a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800be5a:	69bb      	ldr	r3, [r7, #24]
 800be5c:	015a      	lsls	r2, r3, #5
 800be5e:	69fb      	ldr	r3, [r7, #28]
 800be60:	4413      	add	r3, r2
 800be62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be66:	691b      	ldr	r3, [r3, #16]
 800be68:	69ba      	ldr	r2, [r7, #24]
 800be6a:	0151      	lsls	r1, r2, #5
 800be6c:	69fa      	ldr	r2, [r7, #28]
 800be6e:	440a      	add	r2, r1
 800be70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be74:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800be78:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800be7a:	69bb      	ldr	r3, [r7, #24]
 800be7c:	015a      	lsls	r2, r3, #5
 800be7e:	69fb      	ldr	r3, [r7, #28]
 800be80:	4413      	add	r3, r2
 800be82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be86:	691b      	ldr	r3, [r3, #16]
 800be88:	69ba      	ldr	r2, [r7, #24]
 800be8a:	0151      	lsls	r1, r2, #5
 800be8c:	69fa      	ldr	r2, [r7, #28]
 800be8e:	440a      	add	r2, r1
 800be90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be94:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800be98:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800be9a:	79fb      	ldrb	r3, [r7, #7]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d14b      	bne.n	800bf38 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	691b      	ldr	r3, [r3, #16]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d009      	beq.n	800bebc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bea8:	69bb      	ldr	r3, [r7, #24]
 800beaa:	015a      	lsls	r2, r3, #5
 800beac:	69fb      	ldr	r3, [r7, #28]
 800beae:	4413      	add	r3, r2
 800beb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800beb4:	461a      	mov	r2, r3
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	691b      	ldr	r3, [r3, #16]
 800beba:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	78db      	ldrb	r3, [r3, #3]
 800bec0:	2b01      	cmp	r3, #1
 800bec2:	d128      	bne.n	800bf16 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bec4:	69fb      	ldr	r3, [r7, #28]
 800bec6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800beca:	689b      	ldr	r3, [r3, #8]
 800becc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d110      	bne.n	800bef6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bed4:	69bb      	ldr	r3, [r7, #24]
 800bed6:	015a      	lsls	r2, r3, #5
 800bed8:	69fb      	ldr	r3, [r7, #28]
 800beda:	4413      	add	r3, r2
 800bedc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	69ba      	ldr	r2, [r7, #24]
 800bee4:	0151      	lsls	r1, r2, #5
 800bee6:	69fa      	ldr	r2, [r7, #28]
 800bee8:	440a      	add	r2, r1
 800beea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800beee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bef2:	6013      	str	r3, [r2, #0]
 800bef4:	e00f      	b.n	800bf16 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	015a      	lsls	r2, r3, #5
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	4413      	add	r3, r2
 800befe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	69ba      	ldr	r2, [r7, #24]
 800bf06:	0151      	lsls	r1, r2, #5
 800bf08:	69fa      	ldr	r2, [r7, #28]
 800bf0a:	440a      	add	r2, r1
 800bf0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bf14:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bf16:	69bb      	ldr	r3, [r7, #24]
 800bf18:	015a      	lsls	r2, r3, #5
 800bf1a:	69fb      	ldr	r3, [r7, #28]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	69ba      	ldr	r2, [r7, #24]
 800bf26:	0151      	lsls	r1, r2, #5
 800bf28:	69fa      	ldr	r2, [r7, #28]
 800bf2a:	440a      	add	r2, r1
 800bf2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bf34:	6013      	str	r3, [r2, #0]
 800bf36:	e12f      	b.n	800c198 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bf38:	69bb      	ldr	r3, [r7, #24]
 800bf3a:	015a      	lsls	r2, r3, #5
 800bf3c:	69fb      	ldr	r3, [r7, #28]
 800bf3e:	4413      	add	r3, r2
 800bf40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	69ba      	ldr	r2, [r7, #24]
 800bf48:	0151      	lsls	r1, r2, #5
 800bf4a:	69fa      	ldr	r2, [r7, #28]
 800bf4c:	440a      	add	r2, r1
 800bf4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bf56:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	78db      	ldrb	r3, [r3, #3]
 800bf5c:	2b01      	cmp	r3, #1
 800bf5e:	d015      	beq.n	800bf8c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	695b      	ldr	r3, [r3, #20]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	f000 8117 	beq.w	800c198 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bf6a:	69fb      	ldr	r3, [r7, #28]
 800bf6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	f003 030f 	and.w	r3, r3, #15
 800bf7a:	2101      	movs	r1, #1
 800bf7c:	fa01 f303 	lsl.w	r3, r1, r3
 800bf80:	69f9      	ldr	r1, [r7, #28]
 800bf82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bf86:	4313      	orrs	r3, r2
 800bf88:	634b      	str	r3, [r1, #52]	; 0x34
 800bf8a:	e105      	b.n	800c198 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf92:	689b      	ldr	r3, [r3, #8]
 800bf94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d110      	bne.n	800bfbe <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bf9c:	69bb      	ldr	r3, [r7, #24]
 800bf9e:	015a      	lsls	r2, r3, #5
 800bfa0:	69fb      	ldr	r3, [r7, #28]
 800bfa2:	4413      	add	r3, r2
 800bfa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	69ba      	ldr	r2, [r7, #24]
 800bfac:	0151      	lsls	r1, r2, #5
 800bfae:	69fa      	ldr	r2, [r7, #28]
 800bfb0:	440a      	add	r2, r1
 800bfb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfb6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bfba:	6013      	str	r3, [r2, #0]
 800bfbc:	e00f      	b.n	800bfde <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bfbe:	69bb      	ldr	r3, [r7, #24]
 800bfc0:	015a      	lsls	r2, r3, #5
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	4413      	add	r3, r2
 800bfc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	69ba      	ldr	r2, [r7, #24]
 800bfce:	0151      	lsls	r1, r2, #5
 800bfd0:	69fa      	ldr	r2, [r7, #28]
 800bfd2:	440a      	add	r2, r1
 800bfd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bfdc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	68d9      	ldr	r1, [r3, #12]
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	781a      	ldrb	r2, [r3, #0]
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	695b      	ldr	r3, [r3, #20]
 800bfea:	b298      	uxth	r0, r3
 800bfec:	79fb      	ldrb	r3, [r7, #7]
 800bfee:	9300      	str	r3, [sp, #0]
 800bff0:	4603      	mov	r3, r0
 800bff2:	68f8      	ldr	r0, [r7, #12]
 800bff4:	f000 fa2b 	bl	800c44e <USB_WritePacket>
 800bff8:	e0ce      	b.n	800c198 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bffa:	69bb      	ldr	r3, [r7, #24]
 800bffc:	015a      	lsls	r2, r3, #5
 800bffe:	69fb      	ldr	r3, [r7, #28]
 800c000:	4413      	add	r3, r2
 800c002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c006:	691b      	ldr	r3, [r3, #16]
 800c008:	69ba      	ldr	r2, [r7, #24]
 800c00a:	0151      	lsls	r1, r2, #5
 800c00c:	69fa      	ldr	r2, [r7, #28]
 800c00e:	440a      	add	r2, r1
 800c010:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c014:	0cdb      	lsrs	r3, r3, #19
 800c016:	04db      	lsls	r3, r3, #19
 800c018:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c01a:	69bb      	ldr	r3, [r7, #24]
 800c01c:	015a      	lsls	r2, r3, #5
 800c01e:	69fb      	ldr	r3, [r7, #28]
 800c020:	4413      	add	r3, r2
 800c022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c026:	691b      	ldr	r3, [r3, #16]
 800c028:	69ba      	ldr	r2, [r7, #24]
 800c02a:	0151      	lsls	r1, r2, #5
 800c02c:	69fa      	ldr	r2, [r7, #28]
 800c02e:	440a      	add	r2, r1
 800c030:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c034:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c038:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c03c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	695b      	ldr	r3, [r3, #20]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d126      	bne.n	800c094 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	015a      	lsls	r2, r3, #5
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	4413      	add	r3, r2
 800c04e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c052:	691a      	ldr	r2, [r3, #16]
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c05c:	69b9      	ldr	r1, [r7, #24]
 800c05e:	0148      	lsls	r0, r1, #5
 800c060:	69f9      	ldr	r1, [r7, #28]
 800c062:	4401      	add	r1, r0
 800c064:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c068:	4313      	orrs	r3, r2
 800c06a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c06c:	69bb      	ldr	r3, [r7, #24]
 800c06e:	015a      	lsls	r2, r3, #5
 800c070:	69fb      	ldr	r3, [r7, #28]
 800c072:	4413      	add	r3, r2
 800c074:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c078:	691b      	ldr	r3, [r3, #16]
 800c07a:	69ba      	ldr	r2, [r7, #24]
 800c07c:	0151      	lsls	r1, r2, #5
 800c07e:	69fa      	ldr	r2, [r7, #28]
 800c080:	440a      	add	r2, r1
 800c082:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c086:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c08a:	6113      	str	r3, [r2, #16]
 800c08c:	e036      	b.n	800c0fc <USB_EPStartXfer+0x3dc>
 800c08e:	bf00      	nop
 800c090:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	695a      	ldr	r2, [r3, #20]
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	689b      	ldr	r3, [r3, #8]
 800c09c:	4413      	add	r3, r2
 800c09e:	1e5a      	subs	r2, r3, #1
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0a8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c0aa:	69bb      	ldr	r3, [r7, #24]
 800c0ac:	015a      	lsls	r2, r3, #5
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	4413      	add	r3, r2
 800c0b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0b6:	691a      	ldr	r2, [r3, #16]
 800c0b8:	8afb      	ldrh	r3, [r7, #22]
 800c0ba:	04d9      	lsls	r1, r3, #19
 800c0bc:	4b39      	ldr	r3, [pc, #228]	; (800c1a4 <USB_EPStartXfer+0x484>)
 800c0be:	400b      	ands	r3, r1
 800c0c0:	69b9      	ldr	r1, [r7, #24]
 800c0c2:	0148      	lsls	r0, r1, #5
 800c0c4:	69f9      	ldr	r1, [r7, #28]
 800c0c6:	4401      	add	r1, r0
 800c0c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c0d0:	69bb      	ldr	r3, [r7, #24]
 800c0d2:	015a      	lsls	r2, r3, #5
 800c0d4:	69fb      	ldr	r3, [r7, #28]
 800c0d6:	4413      	add	r3, r2
 800c0d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0dc:	691a      	ldr	r2, [r3, #16]
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	689b      	ldr	r3, [r3, #8]
 800c0e2:	8af9      	ldrh	r1, [r7, #22]
 800c0e4:	fb01 f303 	mul.w	r3, r1, r3
 800c0e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0ec:	69b9      	ldr	r1, [r7, #24]
 800c0ee:	0148      	lsls	r0, r1, #5
 800c0f0:	69f9      	ldr	r1, [r7, #28]
 800c0f2:	4401      	add	r1, r0
 800c0f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c0fc:	79fb      	ldrb	r3, [r7, #7]
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	d10d      	bne.n	800c11e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	68db      	ldr	r3, [r3, #12]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d009      	beq.n	800c11e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	68d9      	ldr	r1, [r3, #12]
 800c10e:	69bb      	ldr	r3, [r7, #24]
 800c110:	015a      	lsls	r2, r3, #5
 800c112:	69fb      	ldr	r3, [r7, #28]
 800c114:	4413      	add	r3, r2
 800c116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c11a:	460a      	mov	r2, r1
 800c11c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	78db      	ldrb	r3, [r3, #3]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d128      	bne.n	800c178 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c126:	69fb      	ldr	r3, [r7, #28]
 800c128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c12c:	689b      	ldr	r3, [r3, #8]
 800c12e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c132:	2b00      	cmp	r3, #0
 800c134:	d110      	bne.n	800c158 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	015a      	lsls	r2, r3, #5
 800c13a:	69fb      	ldr	r3, [r7, #28]
 800c13c:	4413      	add	r3, r2
 800c13e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	69ba      	ldr	r2, [r7, #24]
 800c146:	0151      	lsls	r1, r2, #5
 800c148:	69fa      	ldr	r2, [r7, #28]
 800c14a:	440a      	add	r2, r1
 800c14c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c150:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c154:	6013      	str	r3, [r2, #0]
 800c156:	e00f      	b.n	800c178 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	015a      	lsls	r2, r3, #5
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	4413      	add	r3, r2
 800c160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	69ba      	ldr	r2, [r7, #24]
 800c168:	0151      	lsls	r1, r2, #5
 800c16a:	69fa      	ldr	r2, [r7, #28]
 800c16c:	440a      	add	r2, r1
 800c16e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c176:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c178:	69bb      	ldr	r3, [r7, #24]
 800c17a:	015a      	lsls	r2, r3, #5
 800c17c:	69fb      	ldr	r3, [r7, #28]
 800c17e:	4413      	add	r3, r2
 800c180:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	69ba      	ldr	r2, [r7, #24]
 800c188:	0151      	lsls	r1, r2, #5
 800c18a:	69fa      	ldr	r2, [r7, #28]
 800c18c:	440a      	add	r2, r1
 800c18e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c192:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c196:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c198:	2300      	movs	r3, #0
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3720      	adds	r7, #32
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}
 800c1a2:	bf00      	nop
 800c1a4:	1ff80000 	.word	0x1ff80000

0800c1a8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b087      	sub	sp, #28
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	4613      	mov	r3, r2
 800c1b4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	785b      	ldrb	r3, [r3, #1]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	f040 80cd 	bne.w	800c364 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	695b      	ldr	r3, [r3, #20]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d132      	bne.n	800c238 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	015a      	lsls	r2, r3, #5
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	4413      	add	r3, r2
 800c1da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	693a      	ldr	r2, [r7, #16]
 800c1e2:	0151      	lsls	r1, r2, #5
 800c1e4:	697a      	ldr	r2, [r7, #20]
 800c1e6:	440a      	add	r2, r1
 800c1e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1ec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c1f0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c1f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	015a      	lsls	r2, r3, #5
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	4413      	add	r3, r2
 800c1fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c202:	691b      	ldr	r3, [r3, #16]
 800c204:	693a      	ldr	r2, [r7, #16]
 800c206:	0151      	lsls	r1, r2, #5
 800c208:	697a      	ldr	r2, [r7, #20]
 800c20a:	440a      	add	r2, r1
 800c20c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c210:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c214:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	015a      	lsls	r2, r3, #5
 800c21a:	697b      	ldr	r3, [r7, #20]
 800c21c:	4413      	add	r3, r2
 800c21e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c222:	691b      	ldr	r3, [r3, #16]
 800c224:	693a      	ldr	r2, [r7, #16]
 800c226:	0151      	lsls	r1, r2, #5
 800c228:	697a      	ldr	r2, [r7, #20]
 800c22a:	440a      	add	r2, r1
 800c22c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c230:	0cdb      	lsrs	r3, r3, #19
 800c232:	04db      	lsls	r3, r3, #19
 800c234:	6113      	str	r3, [r2, #16]
 800c236:	e04e      	b.n	800c2d6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	015a      	lsls	r2, r3, #5
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	4413      	add	r3, r2
 800c240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c244:	691b      	ldr	r3, [r3, #16]
 800c246:	693a      	ldr	r2, [r7, #16]
 800c248:	0151      	lsls	r1, r2, #5
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	440a      	add	r2, r1
 800c24e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c252:	0cdb      	lsrs	r3, r3, #19
 800c254:	04db      	lsls	r3, r3, #19
 800c256:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	015a      	lsls	r2, r3, #5
 800c25c:	697b      	ldr	r3, [r7, #20]
 800c25e:	4413      	add	r3, r2
 800c260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c264:	691b      	ldr	r3, [r3, #16]
 800c266:	693a      	ldr	r2, [r7, #16]
 800c268:	0151      	lsls	r1, r2, #5
 800c26a:	697a      	ldr	r2, [r7, #20]
 800c26c:	440a      	add	r2, r1
 800c26e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c272:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c276:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c27a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	695a      	ldr	r2, [r3, #20]
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	689b      	ldr	r3, [r3, #8]
 800c284:	429a      	cmp	r2, r3
 800c286:	d903      	bls.n	800c290 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	689a      	ldr	r2, [r3, #8]
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	015a      	lsls	r2, r3, #5
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	4413      	add	r3, r2
 800c298:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c29c:	691b      	ldr	r3, [r3, #16]
 800c29e:	693a      	ldr	r2, [r7, #16]
 800c2a0:	0151      	lsls	r1, r2, #5
 800c2a2:	697a      	ldr	r2, [r7, #20]
 800c2a4:	440a      	add	r2, r1
 800c2a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c2ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	015a      	lsls	r2, r3, #5
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	4413      	add	r3, r2
 800c2b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2bc:	691a      	ldr	r2, [r3, #16]
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	695b      	ldr	r3, [r3, #20]
 800c2c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c2c6:	6939      	ldr	r1, [r7, #16]
 800c2c8:	0148      	lsls	r0, r1, #5
 800c2ca:	6979      	ldr	r1, [r7, #20]
 800c2cc:	4401      	add	r1, r0
 800c2ce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c2d2:	4313      	orrs	r3, r2
 800c2d4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c2d6:	79fb      	ldrb	r3, [r7, #7]
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d11e      	bne.n	800c31a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	691b      	ldr	r3, [r3, #16]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d009      	beq.n	800c2f8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	015a      	lsls	r2, r3, #5
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	4413      	add	r3, r2
 800c2ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	691b      	ldr	r3, [r3, #16]
 800c2f6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	015a      	lsls	r2, r3, #5
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	4413      	add	r3, r2
 800c300:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	693a      	ldr	r2, [r7, #16]
 800c308:	0151      	lsls	r1, r2, #5
 800c30a:	697a      	ldr	r2, [r7, #20]
 800c30c:	440a      	add	r2, r1
 800c30e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c312:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c316:	6013      	str	r3, [r2, #0]
 800c318:	e092      	b.n	800c440 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	015a      	lsls	r2, r3, #5
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	4413      	add	r3, r2
 800c322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	693a      	ldr	r2, [r7, #16]
 800c32a:	0151      	lsls	r1, r2, #5
 800c32c:	697a      	ldr	r2, [r7, #20]
 800c32e:	440a      	add	r2, r1
 800c330:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c334:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c338:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	695b      	ldr	r3, [r3, #20]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d07e      	beq.n	800c440 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c348:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	f003 030f 	and.w	r3, r3, #15
 800c352:	2101      	movs	r1, #1
 800c354:	fa01 f303 	lsl.w	r3, r1, r3
 800c358:	6979      	ldr	r1, [r7, #20]
 800c35a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c35e:	4313      	orrs	r3, r2
 800c360:	634b      	str	r3, [r1, #52]	; 0x34
 800c362:	e06d      	b.n	800c440 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c364:	693b      	ldr	r3, [r7, #16]
 800c366:	015a      	lsls	r2, r3, #5
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	4413      	add	r3, r2
 800c36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c370:	691b      	ldr	r3, [r3, #16]
 800c372:	693a      	ldr	r2, [r7, #16]
 800c374:	0151      	lsls	r1, r2, #5
 800c376:	697a      	ldr	r2, [r7, #20]
 800c378:	440a      	add	r2, r1
 800c37a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c37e:	0cdb      	lsrs	r3, r3, #19
 800c380:	04db      	lsls	r3, r3, #19
 800c382:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	015a      	lsls	r2, r3, #5
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	4413      	add	r3, r2
 800c38c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c390:	691b      	ldr	r3, [r3, #16]
 800c392:	693a      	ldr	r2, [r7, #16]
 800c394:	0151      	lsls	r1, r2, #5
 800c396:	697a      	ldr	r2, [r7, #20]
 800c398:	440a      	add	r2, r1
 800c39a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c39e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c3a2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c3a6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	695b      	ldr	r3, [r3, #20]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d003      	beq.n	800c3b8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	689a      	ldr	r2, [r3, #8]
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	015a      	lsls	r2, r3, #5
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	4413      	add	r3, r2
 800c3c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3c4:	691b      	ldr	r3, [r3, #16]
 800c3c6:	693a      	ldr	r2, [r7, #16]
 800c3c8:	0151      	lsls	r1, r2, #5
 800c3ca:	697a      	ldr	r2, [r7, #20]
 800c3cc:	440a      	add	r2, r1
 800c3ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c3d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c3d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	015a      	lsls	r2, r3, #5
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	4413      	add	r3, r2
 800c3e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3e4:	691a      	ldr	r2, [r3, #16]
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	689b      	ldr	r3, [r3, #8]
 800c3ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c3ee:	6939      	ldr	r1, [r7, #16]
 800c3f0:	0148      	lsls	r0, r1, #5
 800c3f2:	6979      	ldr	r1, [r7, #20]
 800c3f4:	4401      	add	r1, r0
 800c3f6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800c3fe:	79fb      	ldrb	r3, [r7, #7]
 800c400:	2b01      	cmp	r3, #1
 800c402:	d10d      	bne.n	800c420 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	68db      	ldr	r3, [r3, #12]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d009      	beq.n	800c420 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	68d9      	ldr	r1, [r3, #12]
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	015a      	lsls	r2, r3, #5
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	4413      	add	r3, r2
 800c418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c41c:	460a      	mov	r2, r1
 800c41e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	015a      	lsls	r2, r3, #5
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	4413      	add	r3, r2
 800c428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	693a      	ldr	r2, [r7, #16]
 800c430:	0151      	lsls	r1, r2, #5
 800c432:	697a      	ldr	r2, [r7, #20]
 800c434:	440a      	add	r2, r1
 800c436:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c43a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c43e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c440:	2300      	movs	r3, #0
}
 800c442:	4618      	mov	r0, r3
 800c444:	371c      	adds	r7, #28
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr

0800c44e <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c44e:	b480      	push	{r7}
 800c450:	b089      	sub	sp, #36	; 0x24
 800c452:	af00      	add	r7, sp, #0
 800c454:	60f8      	str	r0, [r7, #12]
 800c456:	60b9      	str	r1, [r7, #8]
 800c458:	4611      	mov	r1, r2
 800c45a:	461a      	mov	r2, r3
 800c45c:	460b      	mov	r3, r1
 800c45e:	71fb      	strb	r3, [r7, #7]
 800c460:	4613      	mov	r3, r2
 800c462:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800c46c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c470:	2b00      	cmp	r3, #0
 800c472:	d11a      	bne.n	800c4aa <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c474:	88bb      	ldrh	r3, [r7, #4]
 800c476:	3303      	adds	r3, #3
 800c478:	089b      	lsrs	r3, r3, #2
 800c47a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c47c:	2300      	movs	r3, #0
 800c47e:	61bb      	str	r3, [r7, #24]
 800c480:	e00f      	b.n	800c4a2 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c482:	79fb      	ldrb	r3, [r7, #7]
 800c484:	031a      	lsls	r2, r3, #12
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	4413      	add	r3, r2
 800c48a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c48e:	461a      	mov	r2, r3
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c496:	69fb      	ldr	r3, [r7, #28]
 800c498:	3304      	adds	r3, #4
 800c49a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c49c:	69bb      	ldr	r3, [r7, #24]
 800c49e:	3301      	adds	r3, #1
 800c4a0:	61bb      	str	r3, [r7, #24]
 800c4a2:	69ba      	ldr	r2, [r7, #24]
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d3eb      	bcc.n	800c482 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c4aa:	2300      	movs	r3, #0
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3724      	adds	r7, #36	; 0x24
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b089      	sub	sp, #36	; 0x24
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c4ce:	88fb      	ldrh	r3, [r7, #6]
 800c4d0:	3303      	adds	r3, #3
 800c4d2:	089b      	lsrs	r3, r3, #2
 800c4d4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	61bb      	str	r3, [r7, #24]
 800c4da:	e00b      	b.n	800c4f4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4e2:	681a      	ldr	r2, [r3, #0]
 800c4e4:	69fb      	ldr	r3, [r7, #28]
 800c4e6:	601a      	str	r2, [r3, #0]
    pDest++;
 800c4e8:	69fb      	ldr	r3, [r7, #28]
 800c4ea:	3304      	adds	r3, #4
 800c4ec:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c4ee:	69bb      	ldr	r3, [r7, #24]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	61bb      	str	r3, [r7, #24]
 800c4f4:	69ba      	ldr	r2, [r7, #24]
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d3ef      	bcc.n	800c4dc <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c4fc:	69fb      	ldr	r3, [r7, #28]
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	3724      	adds	r7, #36	; 0x24
 800c502:	46bd      	mov	sp, r7
 800c504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c508:	4770      	bx	lr

0800c50a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c50a:	b480      	push	{r7}
 800c50c:	b085      	sub	sp, #20
 800c50e:	af00      	add	r7, sp, #0
 800c510:	6078      	str	r0, [r7, #4]
 800c512:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	785b      	ldrb	r3, [r3, #1]
 800c522:	2b01      	cmp	r3, #1
 800c524:	d12c      	bne.n	800c580 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	015a      	lsls	r2, r3, #5
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	4413      	add	r3, r2
 800c52e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	2b00      	cmp	r3, #0
 800c536:	db12      	blt.n	800c55e <USB_EPSetStall+0x54>
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d00f      	beq.n	800c55e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	015a      	lsls	r2, r3, #5
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	4413      	add	r3, r2
 800c546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	68ba      	ldr	r2, [r7, #8]
 800c54e:	0151      	lsls	r1, r2, #5
 800c550:	68fa      	ldr	r2, [r7, #12]
 800c552:	440a      	add	r2, r1
 800c554:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c558:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c55c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	015a      	lsls	r2, r3, #5
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	4413      	add	r3, r2
 800c566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	0151      	lsls	r1, r2, #5
 800c570:	68fa      	ldr	r2, [r7, #12]
 800c572:	440a      	add	r2, r1
 800c574:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c578:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c57c:	6013      	str	r3, [r2, #0]
 800c57e:	e02b      	b.n	800c5d8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	015a      	lsls	r2, r3, #5
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	4413      	add	r3, r2
 800c588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	db12      	blt.n	800c5b8 <USB_EPSetStall+0xae>
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00f      	beq.n	800c5b8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	015a      	lsls	r2, r3, #5
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	4413      	add	r3, r2
 800c5a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	68ba      	ldr	r2, [r7, #8]
 800c5a8:	0151      	lsls	r1, r2, #5
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	440a      	add	r2, r1
 800c5ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c5b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c5b6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	015a      	lsls	r2, r3, #5
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	4413      	add	r3, r2
 800c5c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	68ba      	ldr	r2, [r7, #8]
 800c5c8:	0151      	lsls	r1, r2, #5
 800c5ca:	68fa      	ldr	r2, [r7, #12]
 800c5cc:	440a      	add	r2, r1
 800c5ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c5d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c5d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c5d8:	2300      	movs	r3, #0
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3714      	adds	r7, #20
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e4:	4770      	bx	lr

0800c5e6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c5e6:	b480      	push	{r7}
 800c5e8:	b085      	sub	sp, #20
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
 800c5ee:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	781b      	ldrb	r3, [r3, #0]
 800c5f8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	785b      	ldrb	r3, [r3, #1]
 800c5fe:	2b01      	cmp	r3, #1
 800c600:	d128      	bne.n	800c654 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	015a      	lsls	r2, r3, #5
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	4413      	add	r3, r2
 800c60a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	68ba      	ldr	r2, [r7, #8]
 800c612:	0151      	lsls	r1, r2, #5
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	440a      	add	r2, r1
 800c618:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c61c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c620:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	78db      	ldrb	r3, [r3, #3]
 800c626:	2b03      	cmp	r3, #3
 800c628:	d003      	beq.n	800c632 <USB_EPClearStall+0x4c>
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	78db      	ldrb	r3, [r3, #3]
 800c62e:	2b02      	cmp	r3, #2
 800c630:	d138      	bne.n	800c6a4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	015a      	lsls	r2, r3, #5
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	4413      	add	r3, r2
 800c63a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	68ba      	ldr	r2, [r7, #8]
 800c642:	0151      	lsls	r1, r2, #5
 800c644:	68fa      	ldr	r2, [r7, #12]
 800c646:	440a      	add	r2, r1
 800c648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c64c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c650:	6013      	str	r3, [r2, #0]
 800c652:	e027      	b.n	800c6a4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	015a      	lsls	r2, r3, #5
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	4413      	add	r3, r2
 800c65c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	68ba      	ldr	r2, [r7, #8]
 800c664:	0151      	lsls	r1, r2, #5
 800c666:	68fa      	ldr	r2, [r7, #12]
 800c668:	440a      	add	r2, r1
 800c66a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c66e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c672:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	78db      	ldrb	r3, [r3, #3]
 800c678:	2b03      	cmp	r3, #3
 800c67a:	d003      	beq.n	800c684 <USB_EPClearStall+0x9e>
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	78db      	ldrb	r3, [r3, #3]
 800c680:	2b02      	cmp	r3, #2
 800c682:	d10f      	bne.n	800c6a4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	015a      	lsls	r2, r3, #5
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	4413      	add	r3, r2
 800c68c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	68ba      	ldr	r2, [r7, #8]
 800c694:	0151      	lsls	r1, r2, #5
 800c696:	68fa      	ldr	r2, [r7, #12]
 800c698:	440a      	add	r2, r1
 800c69a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c69e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c6a2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c6a4:	2300      	movs	r3, #0
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3714      	adds	r7, #20
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b0:	4770      	bx	lr

0800c6b2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c6b2:	b480      	push	{r7}
 800c6b4:	b085      	sub	sp, #20
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	6078      	str	r0, [r7, #4]
 800c6ba:	460b      	mov	r3, r1
 800c6bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	68fa      	ldr	r2, [r7, #12]
 800c6cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c6d0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c6d4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6dc:	681a      	ldr	r2, [r3, #0]
 800c6de:	78fb      	ldrb	r3, [r7, #3]
 800c6e0:	011b      	lsls	r3, r3, #4
 800c6e2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c6e6:	68f9      	ldr	r1, [r7, #12]
 800c6e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c6f0:	2300      	movs	r3, #0
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3714      	adds	r7, #20
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fc:	4770      	bx	lr

0800c6fe <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c6fe:	b580      	push	{r7, lr}
 800c700:	b084      	sub	sp, #16
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c710:	685b      	ldr	r3, [r3, #4]
 800c712:	68fa      	ldr	r2, [r7, #12]
 800c714:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c718:	f023 0302 	bic.w	r3, r3, #2
 800c71c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800c71e:	2003      	movs	r0, #3
 800c720:	f7f8 ff38 	bl	8005594 <HAL_Delay>

  return HAL_OK;
 800c724:	2300      	movs	r3, #0
}
 800c726:	4618      	mov	r0, r3
 800c728:	3710      	adds	r7, #16
 800c72a:	46bd      	mov	sp, r7
 800c72c:	bd80      	pop	{r7, pc}

0800c72e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c72e:	b580      	push	{r7, lr}
 800c730:	b084      	sub	sp, #16
 800c732:	af00      	add	r7, sp, #0
 800c734:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c740:	685b      	ldr	r3, [r3, #4]
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c748:	f043 0302 	orr.w	r3, r3, #2
 800c74c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800c74e:	2003      	movs	r0, #3
 800c750:	f7f8 ff20 	bl	8005594 <HAL_Delay>

  return HAL_OK;
 800c754:	2300      	movs	r3, #0
}
 800c756:	4618      	mov	r0, r3
 800c758:	3710      	adds	r7, #16
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}

0800c75e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c75e:	b480      	push	{r7}
 800c760:	b085      	sub	sp, #20
 800c762:	af00      	add	r7, sp, #0
 800c764:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	695b      	ldr	r3, [r3, #20]
 800c76a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	699b      	ldr	r3, [r3, #24]
 800c770:	68fa      	ldr	r2, [r7, #12]
 800c772:	4013      	ands	r3, r2
 800c774:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c776:	68fb      	ldr	r3, [r7, #12]
}
 800c778:	4618      	mov	r0, r3
 800c77a:	3714      	adds	r7, #20
 800c77c:	46bd      	mov	sp, r7
 800c77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c782:	4770      	bx	lr

0800c784 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c784:	b480      	push	{r7}
 800c786:	b085      	sub	sp, #20
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c796:	699b      	ldr	r3, [r3, #24]
 800c798:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7a0:	69db      	ldr	r3, [r3, #28]
 800c7a2:	68ba      	ldr	r2, [r7, #8]
 800c7a4:	4013      	ands	r3, r2
 800c7a6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	0c1b      	lsrs	r3, r3, #16
}
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	3714      	adds	r7, #20
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b6:	4770      	bx	lr

0800c7b8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b085      	sub	sp, #20
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ca:	699b      	ldr	r3, [r3, #24]
 800c7cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7d4:	69db      	ldr	r3, [r3, #28]
 800c7d6:	68ba      	ldr	r2, [r7, #8]
 800c7d8:	4013      	ands	r3, r2
 800c7da:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	b29b      	uxth	r3, r3
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3714      	adds	r7, #20
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr

0800c7ec <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b085      	sub	sp, #20
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c7fc:	78fb      	ldrb	r3, [r7, #3]
 800c7fe:	015a      	lsls	r2, r3, #5
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	4413      	add	r3, r2
 800c804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c808:	689b      	ldr	r3, [r3, #8]
 800c80a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c812:	695b      	ldr	r3, [r3, #20]
 800c814:	68ba      	ldr	r2, [r7, #8]
 800c816:	4013      	ands	r3, r2
 800c818:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c81a:	68bb      	ldr	r3, [r7, #8]
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3714      	adds	r7, #20
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c828:	b480      	push	{r7}
 800c82a:	b087      	sub	sp, #28
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	460b      	mov	r3, r1
 800c832:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c838:	697b      	ldr	r3, [r7, #20]
 800c83a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c83e:	691b      	ldr	r3, [r3, #16]
 800c840:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c84a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c84c:	78fb      	ldrb	r3, [r7, #3]
 800c84e:	f003 030f 	and.w	r3, r3, #15
 800c852:	68fa      	ldr	r2, [r7, #12]
 800c854:	fa22 f303 	lsr.w	r3, r2, r3
 800c858:	01db      	lsls	r3, r3, #7
 800c85a:	b2db      	uxtb	r3, r3
 800c85c:	693a      	ldr	r2, [r7, #16]
 800c85e:	4313      	orrs	r3, r2
 800c860:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c862:	78fb      	ldrb	r3, [r7, #3]
 800c864:	015a      	lsls	r2, r3, #5
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	4413      	add	r3, r2
 800c86a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c86e:	689b      	ldr	r3, [r3, #8]
 800c870:	693a      	ldr	r2, [r7, #16]
 800c872:	4013      	ands	r3, r2
 800c874:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c876:	68bb      	ldr	r3, [r7, #8]
}
 800c878:	4618      	mov	r0, r3
 800c87a:	371c      	adds	r7, #28
 800c87c:	46bd      	mov	sp, r7
 800c87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c882:	4770      	bx	lr

0800c884 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c884:	b480      	push	{r7}
 800c886:	b083      	sub	sp, #12
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	695b      	ldr	r3, [r3, #20]
 800c890:	f003 0301 	and.w	r3, r3, #1
}
 800c894:	4618      	mov	r0, r3
 800c896:	370c      	adds	r7, #12
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr

0800c8a0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b085      	sub	sp, #20
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	68fa      	ldr	r2, [r7, #12]
 800c8b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8ba:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c8be:	f023 0307 	bic.w	r3, r3, #7
 800c8c2:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	f003 0306 	and.w	r3, r3, #6
 800c8d0:	2b04      	cmp	r3, #4
 800c8d2:	d109      	bne.n	800c8e8 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	68fa      	ldr	r2, [r7, #12]
 800c8de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8e2:	f043 0303 	orr.w	r3, r3, #3
 800c8e6:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8ee:	685b      	ldr	r3, [r3, #4]
 800c8f0:	68fa      	ldr	r2, [r7, #12]
 800c8f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c8f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3714      	adds	r7, #20
 800c902:	46bd      	mov	sp, r7
 800c904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c908:	4770      	bx	lr
	...

0800c90c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b087      	sub	sp, #28
 800c910:	af00      	add	r7, sp, #0
 800c912:	60f8      	str	r0, [r7, #12]
 800c914:	460b      	mov	r3, r1
 800c916:	607a      	str	r2, [r7, #4]
 800c918:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	333c      	adds	r3, #60	; 0x3c
 800c922:	3304      	adds	r3, #4
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	4a26      	ldr	r2, [pc, #152]	; (800c9c4 <USB_EP0_OutStart+0xb8>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d90a      	bls.n	800c946 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c93c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c940:	d101      	bne.n	800c946 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c942:	2300      	movs	r3, #0
 800c944:	e037      	b.n	800c9b6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c946:	697b      	ldr	r3, [r7, #20]
 800c948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c94c:	461a      	mov	r2, r3
 800c94e:	2300      	movs	r3, #0
 800c950:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c958:	691b      	ldr	r3, [r3, #16]
 800c95a:	697a      	ldr	r2, [r7, #20]
 800c95c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c960:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c964:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c96c:	691b      	ldr	r3, [r3, #16]
 800c96e:	697a      	ldr	r2, [r7, #20]
 800c970:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c974:	f043 0318 	orr.w	r3, r3, #24
 800c978:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c980:	691b      	ldr	r3, [r3, #16]
 800c982:	697a      	ldr	r2, [r7, #20]
 800c984:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c988:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c98c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c98e:	7afb      	ldrb	r3, [r7, #11]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d10f      	bne.n	800c9b4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c99a:	461a      	mov	r2, r3
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	697a      	ldr	r2, [r7, #20]
 800c9aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9ae:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c9b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c9b4:	2300      	movs	r3, #0
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	371c      	adds	r7, #28
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c0:	4770      	bx	lr
 800c9c2:	bf00      	nop
 800c9c4:	4f54300a 	.word	0x4f54300a

0800c9c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	60fb      	str	r3, [r7, #12]
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	4a13      	ldr	r2, [pc, #76]	; (800ca2c <USB_CoreReset+0x64>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d901      	bls.n	800c9e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c9e2:	2303      	movs	r3, #3
 800c9e4:	e01b      	b.n	800ca1e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	691b      	ldr	r3, [r3, #16]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	daf2      	bge.n	800c9d4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	691b      	ldr	r3, [r3, #16]
 800c9f6:	f043 0201 	orr.w	r2, r3, #1
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	3301      	adds	r3, #1
 800ca02:	60fb      	str	r3, [r7, #12]
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	4a09      	ldr	r2, [pc, #36]	; (800ca2c <USB_CoreReset+0x64>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d901      	bls.n	800ca10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ca0c:	2303      	movs	r3, #3
 800ca0e:	e006      	b.n	800ca1e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	691b      	ldr	r3, [r3, #16]
 800ca14:	f003 0301 	and.w	r3, r3, #1
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d0f0      	beq.n	800c9fe <USB_CoreReset+0x36>

  return HAL_OK;
 800ca1c:	2300      	movs	r3, #0
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3714      	adds	r7, #20
 800ca22:	46bd      	mov	sp, r7
 800ca24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca28:	4770      	bx	lr
 800ca2a:	bf00      	nop
 800ca2c:	00030d40 	.word	0x00030d40

0800ca30 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ca30:	b480      	push	{r7}
 800ca32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ca34:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3e:	4770      	bx	lr

0800ca40 <FatFsInit>:

/* USER CODE BEGIN Application */
     
SD_error FatFsInit(void) {
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b084      	sub	sp, #16
 800ca44:	af02      	add	r7, sp, #8
	// Initializing Fat Filesystem
	if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0) {
 800ca46:	4914      	ldr	r1, [pc, #80]	; (800ca98 <FatFsInit+0x58>)
 800ca48:	4814      	ldr	r0, [pc, #80]	; (800ca9c <FatFsInit+0x5c>)
 800ca4a:	f009 fda7 	bl	801659c <FATFS_LinkDriver>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d11c      	bne.n	800ca8e <FatFsInit+0x4e>
		FRESULT res;
		/* Attempt to Mount SD Drive */
		 if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 1) != FR_OK) {
 800ca54:	2201      	movs	r2, #1
 800ca56:	4910      	ldr	r1, [pc, #64]	; (800ca98 <FatFsInit+0x58>)
 800ca58:	4811      	ldr	r0, [pc, #68]	; (800caa0 <FatFsInit+0x60>)
 800ca5a:	f008 fa73 	bl	8014f44 <f_mount>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d00f      	beq.n	800ca84 <FatFsInit+0x44>
			 /* Failed to mount drive */
			 res = f_mkfs(SDPath, FM_ANY, 0, workBuffer, sizeof(workBuffer));
 800ca64:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ca68:	9300      	str	r3, [sp, #0]
 800ca6a:	4b0e      	ldr	r3, [pc, #56]	; (800caa4 <FatFsInit+0x64>)
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	2107      	movs	r1, #7
 800ca70:	4809      	ldr	r0, [pc, #36]	; (800ca98 <FatFsInit+0x58>)
 800ca72:	f009 f87f 	bl	8015b74 <f_mkfs>
 800ca76:	4603      	mov	r3, r0
 800ca78:	71fb      	strb	r3, [r7, #7]
			 if (res != FR_OK) {
 800ca7a:	79fb      	ldrb	r3, [r7, #7]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d001      	beq.n	800ca84 <FatFsInit+0x44>
				 /* Error, failed to initialize filesystem */
				 return SD_ERR;
 800ca80:	2301      	movs	r3, #1
 800ca82:	e005      	b.n	800ca90 <FatFsInit+0x50>
			 }
		 }
		 fatFsModInit = true;
 800ca84:	4b08      	ldr	r3, [pc, #32]	; (800caa8 <FatFsInit+0x68>)
 800ca86:	2201      	movs	r2, #1
 800ca88:	701a      	strb	r2, [r3, #0]
	} else {
		// Failed to link SD Driver
		return SD_ERR;
	}
	return SD_OK;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	e000      	b.n	800ca90 <FatFsInit+0x50>
		return SD_ERR;
 800ca8e:	2301      	movs	r3, #1
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3708      	adds	r7, #8
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}
 800ca98:	20001344 	.word	0x20001344
 800ca9c:	0801b6a0 	.word	0x0801b6a0
 800caa0:	20001578 	.word	0x20001578
 800caa4:	20001144 	.word	0x20001144
 800caa8:	20000740 	.word	0x20000740

0800caac <FatFsDeInit>:

SD_error FatFsDeInit(void) {
 800caac:	b580      	push	{r7, lr}
 800caae:	af00      	add	r7, sp, #0
	fatFsModInit = false;
 800cab0:	4b04      	ldr	r3, [pc, #16]	; (800cac4 <FatFsDeInit+0x18>)
 800cab2:	2200      	movs	r2, #0
 800cab4:	701a      	strb	r2, [r3, #0]
	return FATFS_UnLinkDriver(SDPath);
 800cab6:	4804      	ldr	r0, [pc, #16]	; (800cac8 <FatFsDeInit+0x1c>)
 800cab8:	f009 fdb8 	bl	801662c <FATFS_UnLinkDriver>
 800cabc:	4603      	mov	r3, r0
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	20000740 	.word	0x20000740
 800cac8:	20001344 	.word	0x20001344

0800cacc <FatFsIsModuleInit>:

	// Success
	return SD_OK;
}

bool FatFsIsModuleInit(void) {
 800cacc:	b480      	push	{r7}
 800cace:	af00      	add	r7, sp, #0
	return fatFsModInit;
 800cad0:	4b03      	ldr	r3, [pc, #12]	; (800cae0 <FatFsIsModuleInit+0x14>)
 800cad2:	781b      	ldrb	r3, [r3, #0]
}
 800cad4:	4618      	mov	r0, r3
 800cad6:	46bd      	mov	sp, r7
 800cad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cadc:	4770      	bx	lr
 800cade:	bf00      	nop
 800cae0:	20000740 	.word	0x20000740

0800cae4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b082      	sub	sp, #8
 800cae8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800caea:	2300      	movs	r3, #0
 800caec:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800caee:	f000 f89e 	bl	800cc2e <BSP_SD_IsDetected>
 800caf2:	4603      	mov	r3, r0
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d001      	beq.n	800cafc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800caf8:	2301      	movs	r3, #1
 800cafa:	e005      	b.n	800cb08 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800cafc:	4804      	ldr	r0, [pc, #16]	; (800cb10 <BSP_SD_Init+0x2c>)
 800cafe:	f7fc f851 	bl	8008ba4 <HAL_SD_Init>
 800cb02:	4603      	mov	r3, r0
 800cb04:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800cb06:	79fb      	ldrb	r3, [r7, #7]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3708      	adds	r7, #8
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}
 800cb10:	20001060 	.word	0x20001060

0800cb14 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b088      	sub	sp, #32
 800cb18:	af02      	add	r7, sp, #8
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	607a      	str	r2, [r7, #4]
 800cb20:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cb22:	2300      	movs	r3, #0
 800cb24:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	68ba      	ldr	r2, [r7, #8]
 800cb2e:	68f9      	ldr	r1, [r7, #12]
 800cb30:	4806      	ldr	r0, [pc, #24]	; (800cb4c <BSP_SD_ReadBlocks+0x38>)
 800cb32:	f7fc f8c7 	bl	8008cc4 <HAL_SD_ReadBlocks>
 800cb36:	4603      	mov	r3, r0
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d001      	beq.n	800cb40 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800cb40:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3718      	adds	r7, #24
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}
 800cb4a:	bf00      	nop
 800cb4c:	20001060 	.word	0x20001060

0800cb50 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b088      	sub	sp, #32
 800cb54:	af02      	add	r7, sp, #8
 800cb56:	60f8      	str	r0, [r7, #12]
 800cb58:	60b9      	str	r1, [r7, #8]
 800cb5a:	607a      	str	r2, [r7, #4]
 800cb5c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	9300      	str	r3, [sp, #0]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	68ba      	ldr	r2, [r7, #8]
 800cb6a:	68f9      	ldr	r1, [r7, #12]
 800cb6c:	4806      	ldr	r0, [pc, #24]	; (800cb88 <BSP_SD_WriteBlocks+0x38>)
 800cb6e:	f7fc faa3 	bl	80090b8 <HAL_SD_WriteBlocks>
 800cb72:	4603      	mov	r3, r0
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d001      	beq.n	800cb7c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800cb7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3718      	adds	r7, #24
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop
 800cb88:	20001060 	.word	0x20001060

0800cb8c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cb90:	4805      	ldr	r0, [pc, #20]	; (800cba8 <BSP_SD_GetCardState+0x1c>)
 800cb92:	f7fc ff93 	bl	8009abc <HAL_SD_GetCardState>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b04      	cmp	r3, #4
 800cb9a:	bf14      	ite	ne
 800cb9c:	2301      	movne	r3, #1
 800cb9e:	2300      	moveq	r3, #0
 800cba0:	b2db      	uxtb	r3, r3
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	20001060 	.word	0x20001060

0800cbac <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800cbb4:	6879      	ldr	r1, [r7, #4]
 800cbb6:	4803      	ldr	r0, [pc, #12]	; (800cbc4 <BSP_SD_GetCardInfo+0x18>)
 800cbb8:	f7fc ff54 	bl	8009a64 <HAL_SD_GetCardInfo>
}
 800cbbc:	bf00      	nop
 800cbbe:	3708      	adds	r7, #8
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}
 800cbc4:	20001060 	.word	0x20001060

0800cbc8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b082      	sub	sp, #8
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800cbd0:	f000 f818 	bl	800cc04 <BSP_SD_AbortCallback>
}
 800cbd4:	bf00      	nop
 800cbd6:	3708      	adds	r7, #8
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b082      	sub	sp, #8
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800cbe4:	f000 f815 	bl	800cc12 <BSP_SD_WriteCpltCallback>
}
 800cbe8:	bf00      	nop
 800cbea:	3708      	adds	r7, #8
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}

0800cbf0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b082      	sub	sp, #8
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800cbf8:	f000 f812 	bl	800cc20 <BSP_SD_ReadCpltCallback>
}
 800cbfc:	bf00      	nop
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}

0800cc04 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 800cc04:	b480      	push	{r7}
 800cc06:	af00      	add	r7, sp, #0

}
 800cc08:	bf00      	nop
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc10:	4770      	bx	lr

0800cc12 <BSP_SD_WriteCpltCallback>:
/**
  * @brief BSP Tx Transfer completed callback
  * @retval None
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800cc12:	b480      	push	{r7}
 800cc14:	af00      	add	r7, sp, #0

}
 800cc16:	bf00      	nop
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <BSP_SD_ReadCpltCallback>:
/**
  * @brief BSP Rx Transfer completed callback
  * @retval None
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800cc20:	b480      	push	{r7}
 800cc22:	af00      	add	r7, sp, #0

}
 800cc24:	bf00      	nop
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr

0800cc2e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 800cc2e:	b480      	push	{r7}
 800cc30:	b083      	sub	sp, #12
 800cc32:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800cc34:	2301      	movs	r3, #1
 800cc36:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800cc38:	79fb      	ldrb	r3, [r7, #7]
 800cc3a:	b2db      	uxtb	r3, r3
}
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	370c      	adds	r7, #12
 800cc40:	46bd      	mov	sp, r7
 800cc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc46:	4770      	bx	lr

0800cc48 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b082      	sub	sp, #8
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	4603      	mov	r3, r0
 800cc50:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800cc52:	4b0b      	ldr	r3, [pc, #44]	; (800cc80 <SD_CheckStatus+0x38>)
 800cc54:	2201      	movs	r2, #1
 800cc56:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800cc58:	f7ff ff98 	bl	800cb8c <BSP_SD_GetCardState>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d107      	bne.n	800cc72 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800cc62:	4b07      	ldr	r3, [pc, #28]	; (800cc80 <SD_CheckStatus+0x38>)
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	f023 0301 	bic.w	r3, r3, #1
 800cc6c:	b2da      	uxtb	r2, r3
 800cc6e:	4b04      	ldr	r3, [pc, #16]	; (800cc80 <SD_CheckStatus+0x38>)
 800cc70:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800cc72:	4b03      	ldr	r3, [pc, #12]	; (800cc80 <SD_CheckStatus+0x38>)
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	b2db      	uxtb	r3, r3
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3708      	adds	r7, #8
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}
 800cc80:	20000055 	.word	0x20000055

0800cc84 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b082      	sub	sp, #8
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800cc8e:	4b0b      	ldr	r3, [pc, #44]	; (800ccbc <SD_initialize+0x38>)
 800cc90:	2201      	movs	r2, #1
 800cc92:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800cc94:	f7ff ff26 	bl	800cae4 <BSP_SD_Init>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d107      	bne.n	800ccae <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800cc9e:	79fb      	ldrb	r3, [r7, #7]
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7ff ffd1 	bl	800cc48 <SD_CheckStatus>
 800cca6:	4603      	mov	r3, r0
 800cca8:	461a      	mov	r2, r3
 800ccaa:	4b04      	ldr	r3, [pc, #16]	; (800ccbc <SD_initialize+0x38>)
 800ccac:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800ccae:	4b03      	ldr	r3, [pc, #12]	; (800ccbc <SD_initialize+0x38>)
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	b2db      	uxtb	r3, r3
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3708      	adds	r7, #8
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}
 800ccbc:	20000055 	.word	0x20000055

0800ccc0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b082      	sub	sp, #8
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ccca:	79fb      	ldrb	r3, [r7, #7]
 800cccc:	4618      	mov	r0, r3
 800ccce:	f7ff ffbb 	bl	800cc48 <SD_CheckStatus>
 800ccd2:	4603      	mov	r3, r0
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3708      	adds	r7, #8
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}

0800ccdc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b086      	sub	sp, #24
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	60b9      	str	r1, [r7, #8]
 800cce4:	607a      	str	r2, [r7, #4]
 800cce6:	603b      	str	r3, [r7, #0]
 800cce8:	4603      	mov	r3, r0
 800ccea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ccec:	2301      	movs	r3, #1
 800ccee:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800ccf0:	f04f 33ff 	mov.w	r3, #4294967295
 800ccf4:	683a      	ldr	r2, [r7, #0]
 800ccf6:	6879      	ldr	r1, [r7, #4]
 800ccf8:	68b8      	ldr	r0, [r7, #8]
 800ccfa:	f7ff ff0b 	bl	800cb14 <BSP_SD_ReadBlocks>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d107      	bne.n	800cd14 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800cd04:	bf00      	nop
 800cd06:	f7ff ff41 	bl	800cb8c <BSP_SD_GetCardState>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d1fa      	bne.n	800cd06 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800cd10:	2300      	movs	r3, #0
 800cd12:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800cd14:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3718      	adds	r7, #24
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b086      	sub	sp, #24
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	60b9      	str	r1, [r7, #8]
 800cd26:	607a      	str	r2, [r7, #4]
 800cd28:	603b      	str	r3, [r7, #0]
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cd2e:	2301      	movs	r3, #1
 800cd30:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800cd32:	f04f 33ff 	mov.w	r3, #4294967295
 800cd36:	683a      	ldr	r2, [r7, #0]
 800cd38:	6879      	ldr	r1, [r7, #4]
 800cd3a:	68b8      	ldr	r0, [r7, #8]
 800cd3c:	f7ff ff08 	bl	800cb50 <BSP_SD_WriteBlocks>
 800cd40:	4603      	mov	r3, r0
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d107      	bne.n	800cd56 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800cd46:	bf00      	nop
 800cd48:	f7ff ff20 	bl	800cb8c <BSP_SD_GetCardState>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d1fa      	bne.n	800cd48 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800cd56:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3718      	adds	r7, #24
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b08c      	sub	sp, #48	; 0x30
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	4603      	mov	r3, r0
 800cd68:	603a      	str	r2, [r7, #0]
 800cd6a:	71fb      	strb	r3, [r7, #7]
 800cd6c:	460b      	mov	r3, r1
 800cd6e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800cd70:	2301      	movs	r3, #1
 800cd72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800cd76:	4b25      	ldr	r3, [pc, #148]	; (800ce0c <SD_ioctl+0xac>)
 800cd78:	781b      	ldrb	r3, [r3, #0]
 800cd7a:	b2db      	uxtb	r3, r3
 800cd7c:	f003 0301 	and.w	r3, r3, #1
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d001      	beq.n	800cd88 <SD_ioctl+0x28>
 800cd84:	2303      	movs	r3, #3
 800cd86:	e03c      	b.n	800ce02 <SD_ioctl+0xa2>

  switch (cmd)
 800cd88:	79bb      	ldrb	r3, [r7, #6]
 800cd8a:	2b03      	cmp	r3, #3
 800cd8c:	d834      	bhi.n	800cdf8 <SD_ioctl+0x98>
 800cd8e:	a201      	add	r2, pc, #4	; (adr r2, 800cd94 <SD_ioctl+0x34>)
 800cd90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd94:	0800cda5 	.word	0x0800cda5
 800cd98:	0800cdad 	.word	0x0800cdad
 800cd9c:	0800cdc5 	.word	0x0800cdc5
 800cda0:	0800cddf 	.word	0x0800cddf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800cda4:	2300      	movs	r3, #0
 800cda6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cdaa:	e028      	b.n	800cdfe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800cdac:	f107 030c 	add.w	r3, r7, #12
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f7ff fefb 	bl	800cbac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800cdb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cdc2:	e01c      	b.n	800cdfe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800cdc4:	f107 030c 	add.w	r3, r7, #12
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f7ff feef 	bl	800cbac <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800cdce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdd0:	b29a      	uxth	r2, r3
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cddc:	e00f      	b.n	800cdfe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800cdde:	f107 030c 	add.w	r3, r7, #12
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7ff fee2 	bl	800cbac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800cde8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdea:	0a5a      	lsrs	r2, r3, #9
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cdf6:	e002      	b.n	800cdfe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800cdf8:	2304      	movs	r3, #4
 800cdfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800cdfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3730      	adds	r7, #48	; 0x30
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}
 800ce0a:	bf00      	nop
 800ce0c:	20000055 	.word	0x20000055

0800ce10 <rfalAnalogConfigInitialize>:
 * GLOBAL FUNCTIONS
 ******************************************************************************
 */

void rfalAnalogConfigInitialize( void )
{
 800ce10:	b480      	push	{r7}
 800ce12:	af00      	add	r7, sp, #0
/* Check whether the Default Analog settings are to be used or custom ones */  
#ifdef RFAL_ANALOG_CONFIG_CUSTOM
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = (const uint8_t *)&rfalAnalogConfigCustomSettings;
    gRfalAnalogConfigMgmt.configTblSize          = rfalAnalogConfigCustomSettingsLength;
#else  
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = (const uint8_t *)&rfalAnalogConfigDefaultSettings;
 800ce14:	4b07      	ldr	r3, [pc, #28]	; (800ce34 <rfalAnalogConfigInitialize+0x24>)
 800ce16:	4a08      	ldr	r2, [pc, #32]	; (800ce38 <rfalAnalogConfigInitialize+0x28>)
 800ce18:	601a      	str	r2, [r3, #0]
    gRfalAnalogConfigMgmt.configTblSize          = sizeof(rfalAnalogConfigDefaultSettings);
 800ce1a:	4b06      	ldr	r3, [pc, #24]	; (800ce34 <rfalAnalogConfigInitialize+0x24>)
 800ce1c:	f240 22bb 	movw	r2, #699	; 0x2bb
 800ce20:	809a      	strh	r2, [r3, #4]
#endif
  
  gRfalAnalogConfigMgmt.ready = true;
 800ce22:	4b04      	ldr	r3, [pc, #16]	; (800ce34 <rfalAnalogConfigInitialize+0x24>)
 800ce24:	2201      	movs	r2, #1
 800ce26:	719a      	strb	r2, [r3, #6]
} /* rfalAnalogConfigInitialize() */
 800ce28:	bf00      	nop
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	20000744 	.word	0x20000744
 800ce38:	0801b6b4 	.word	0x0801b6b4

0800ce3c <rfalSetAnalogConfig>:
    return ERR_NONE;
} /* rfalAnalogConfigListRead() */


ReturnCode rfalSetAnalogConfig( rfalAnalogConfigId configId )
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b086      	sub	sp, #24
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	4603      	mov	r3, r0
 800ce44:	80fb      	strh	r3, [r7, #6]
    rfalAnalogConfigOffset configOffset = 0;
 800ce46:	2300      	movs	r3, #0
 800ce48:	81fb      	strh	r3, [r7, #14]
    rfalAnalogConfigNum numConfigSet;
    rfalAnalogConfigRegAddrMaskVal *configTbl;
    ReturnCode retCode = ERR_NONE;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	82fb      	strh	r3, [r7, #22]
    rfalAnalogConfigNum i;
    
    if (true != gRfalAnalogConfigMgmt.ready)
 800ce4e:	4b4b      	ldr	r3, [pc, #300]	; (800cf7c <rfalSetAnalogConfig+0x140>)
 800ce50:	799b      	ldrb	r3, [r3, #6]
 800ce52:	f083 0301 	eor.w	r3, r3, #1
 800ce56:	b2db      	uxtb	r3, r3
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d001      	beq.n	800ce60 <rfalSetAnalogConfig+0x24>
    {
        return ERR_REQUEST;
 800ce5c:	2305      	movs	r3, #5
 800ce5e:	e089      	b.n	800cf74 <rfalSetAnalogConfig+0x138>
    }
    
    /* Search LUT for the specific Configuration ID. */
    while(true)
    {
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 800ce60:	f107 020e 	add.w	r2, r7, #14
 800ce64:	88fb      	ldrh	r3, [r7, #6]
 800ce66:	4611      	mov	r1, r2
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f000 f889 	bl	800cf80 <rfalAnalogConfigSearch>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	753b      	strb	r3, [r7, #20]
        if( RFAL_ANALOG_CONFIG_LUT_NOT_FOUND == numConfigSet )
 800ce72:	7d3b      	ldrb	r3, [r7, #20]
 800ce74:	2bff      	cmp	r3, #255	; 0xff
 800ce76:	d07b      	beq.n	800cf70 <rfalSetAnalogConfig+0x134>
        {
            break;
        }
        
        configTbl = (rfalAnalogConfigRegAddrMaskVal *)( (uint32_t)gRfalAnalogConfigMgmt.currentAnalogConfigTbl + (uint32_t)configOffset); 
 800ce78:	4b40      	ldr	r3, [pc, #256]	; (800cf7c <rfalSetAnalogConfig+0x140>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	89fb      	ldrh	r3, [r7, #14]
 800ce80:	4413      	add	r3, r2
 800ce82:	613b      	str	r3, [r7, #16]
        /* Increment the offset to the next index to search from. */
        configOffset += (uint16_t)(numConfigSet * sizeof(rfalAnalogConfigRegAddrMaskVal)); 
 800ce84:	7d3b      	ldrb	r3, [r7, #20]
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	009b      	lsls	r3, r3, #2
 800ce8a:	b29a      	uxth	r2, r3
 800ce8c:	89fb      	ldrh	r3, [r7, #14]
 800ce8e:	4413      	add	r3, r2
 800ce90:	b29b      	uxth	r3, r3
 800ce92:	81fb      	strh	r3, [r7, #14]
        
        if ((gRfalAnalogConfigMgmt.configTblSize + 1U) < configOffset)
 800ce94:	4b39      	ldr	r3, [pc, #228]	; (800cf7c <rfalSetAnalogConfig+0x140>)
 800ce96:	889b      	ldrh	r3, [r3, #4]
 800ce98:	3301      	adds	r3, #1
 800ce9a:	89fa      	ldrh	r2, [r7, #14]
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d201      	bcs.n	800cea4 <rfalSetAnalogConfig+0x68>
        {   /* Error check make sure that the we do not access outside the configuration Table Size */
            return ERR_NOMEM;
 800cea0:	2301      	movs	r3, #1
 800cea2:	e067      	b.n	800cf74 <rfalSetAnalogConfig+0x138>
        }
        
        for ( i = 0; i < numConfigSet; i++)
 800cea4:	2300      	movs	r3, #0
 800cea6:	757b      	strb	r3, [r7, #21]
 800cea8:	e05d      	b.n	800cf66 <rfalSetAnalogConfig+0x12a>
        {
            if( (GETU16(configTbl[i].addr) & RFAL_TEST_REG) != 0U )
 800ceaa:	7d7b      	ldrb	r3, [r7, #21]
 800ceac:	009b      	lsls	r3, r3, #2
 800ceae:	693a      	ldr	r2, [r7, #16]
 800ceb0:	4413      	add	r3, r2
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	021b      	lsls	r3, r3, #8
 800ceb6:	7d7a      	ldrb	r2, [r7, #21]
 800ceb8:	0092      	lsls	r2, r2, #2
 800ceba:	6939      	ldr	r1, [r7, #16]
 800cebc:	440a      	add	r2, r1
 800cebe:	7852      	ldrb	r2, [r2, #1]
 800cec0:	4313      	orrs	r3, r2
 800cec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d026      	beq.n	800cf18 <rfalSetAnalogConfig+0xdc>
            {
                EXIT_ON_ERR(retCode, rfalChipChangeTestRegBits( (GETU16(configTbl[i].addr) & ~RFAL_TEST_REG), configTbl[i].mask, configTbl[i].val) );
 800ceca:	7d7b      	ldrb	r3, [r7, #21]
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	693a      	ldr	r2, [r7, #16]
 800ced0:	4413      	add	r3, r2
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	021b      	lsls	r3, r3, #8
 800ced6:	b21a      	sxth	r2, r3
 800ced8:	7d7b      	ldrb	r3, [r7, #21]
 800ceda:	009b      	lsls	r3, r3, #2
 800cedc:	6939      	ldr	r1, [r7, #16]
 800cede:	440b      	add	r3, r1
 800cee0:	785b      	ldrb	r3, [r3, #1]
 800cee2:	b21b      	sxth	r3, r3
 800cee4:	4313      	orrs	r3, r2
 800cee6:	b21b      	sxth	r3, r3
 800cee8:	b29b      	uxth	r3, r3
 800ceea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ceee:	b298      	uxth	r0, r3
 800cef0:	7d7b      	ldrb	r3, [r7, #21]
 800cef2:	009b      	lsls	r3, r3, #2
 800cef4:	693a      	ldr	r2, [r7, #16]
 800cef6:	4413      	add	r3, r2
 800cef8:	7899      	ldrb	r1, [r3, #2]
 800cefa:	7d7b      	ldrb	r3, [r7, #21]
 800cefc:	009b      	lsls	r3, r3, #2
 800cefe:	693a      	ldr	r2, [r7, #16]
 800cf00:	4413      	add	r3, r2
 800cf02:	78db      	ldrb	r3, [r3, #3]
 800cf04:	461a      	mov	r2, r3
 800cf06:	f002 ffa1 	bl	800fe4c <rfalChipChangeTestRegBits>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	82fb      	strh	r3, [r7, #22]
 800cf0e:	8afb      	ldrh	r3, [r7, #22]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d025      	beq.n	800cf60 <rfalSetAnalogConfig+0x124>
 800cf14:	8afb      	ldrh	r3, [r7, #22]
 800cf16:	e02d      	b.n	800cf74 <rfalSetAnalogConfig+0x138>
            }
            else
            {
                EXIT_ON_ERR(retCode, rfalChipChangeRegBits( GETU16(configTbl[i].addr), configTbl[i].mask, configTbl[i].val) );
 800cf18:	7d7b      	ldrb	r3, [r7, #21]
 800cf1a:	009b      	lsls	r3, r3, #2
 800cf1c:	693a      	ldr	r2, [r7, #16]
 800cf1e:	4413      	add	r3, r2
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	021b      	lsls	r3, r3, #8
 800cf24:	b21a      	sxth	r2, r3
 800cf26:	7d7b      	ldrb	r3, [r7, #21]
 800cf28:	009b      	lsls	r3, r3, #2
 800cf2a:	6939      	ldr	r1, [r7, #16]
 800cf2c:	440b      	add	r3, r1
 800cf2e:	785b      	ldrb	r3, [r3, #1]
 800cf30:	b21b      	sxth	r3, r3
 800cf32:	4313      	orrs	r3, r2
 800cf34:	b21b      	sxth	r3, r3
 800cf36:	b298      	uxth	r0, r3
 800cf38:	7d7b      	ldrb	r3, [r7, #21]
 800cf3a:	009b      	lsls	r3, r3, #2
 800cf3c:	693a      	ldr	r2, [r7, #16]
 800cf3e:	4413      	add	r3, r2
 800cf40:	7899      	ldrb	r1, [r3, #2]
 800cf42:	7d7b      	ldrb	r3, [r7, #21]
 800cf44:	009b      	lsls	r3, r3, #2
 800cf46:	693a      	ldr	r2, [r7, #16]
 800cf48:	4413      	add	r3, r2
 800cf4a:	78db      	ldrb	r3, [r3, #3]
 800cf4c:	461a      	mov	r2, r3
 800cf4e:	f002 ff5b 	bl	800fe08 <rfalChipChangeRegBits>
 800cf52:	4603      	mov	r3, r0
 800cf54:	82fb      	strh	r3, [r7, #22]
 800cf56:	8afb      	ldrh	r3, [r7, #22]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d001      	beq.n	800cf60 <rfalSetAnalogConfig+0x124>
 800cf5c:	8afb      	ldrh	r3, [r7, #22]
 800cf5e:	e009      	b.n	800cf74 <rfalSetAnalogConfig+0x138>
        for ( i = 0; i < numConfigSet; i++)
 800cf60:	7d7b      	ldrb	r3, [r7, #21]
 800cf62:	3301      	adds	r3, #1
 800cf64:	757b      	strb	r3, [r7, #21]
 800cf66:	7d7a      	ldrb	r2, [r7, #21]
 800cf68:	7d3b      	ldrb	r3, [r7, #20]
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	d39d      	bcc.n	800ceaa <rfalSetAnalogConfig+0x6e>
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 800cf6e:	e777      	b.n	800ce60 <rfalSetAnalogConfig+0x24>
            break;
 800cf70:	bf00      	nop
            }
        }
        
    } /* while(found Analog Config Id) */
    
    return retCode;
 800cf72:	8afb      	ldrh	r3, [r7, #22]
    
} /* rfalSetAnalogConfig() */
 800cf74:	4618      	mov	r0, r3
 800cf76:	3718      	adds	r7, #24
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}
 800cf7c:	20000744 	.word	0x20000744

0800cf80 <rfalAnalogConfigSearch>:
 * \return number of Configuration Sets
 * \return #RFAL_ANALOG_CONFIG_LUT_NOT_FOUND in case Configuration ID is not found.
 *****************************************************************************
 */
static rfalAnalogConfigNum rfalAnalogConfigSearch( rfalAnalogConfigId configId, uint16_t *configOffset )
{
 800cf80:	b480      	push	{r7}
 800cf82:	b087      	sub	sp, #28
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	4603      	mov	r3, r0
 800cf88:	6039      	str	r1, [r7, #0]
 800cf8a:	80fb      	strh	r3, [r7, #6]
    rfalAnalogConfigId configIdMaskVal;
    const uint8_t *configTbl;
    const uint8_t *currentConfigTbl;
    uint16_t i;
    
    currentConfigTbl = gRfalAnalogConfigMgmt.currentAnalogConfigTbl;
 800cf8c:	4b31      	ldr	r3, [pc, #196]	; (800d054 <rfalAnalogConfigSearch+0xd4>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	613b      	str	r3, [r7, #16]
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
                       |((RFAL_ANALOG_CONFIG_TECH_CHIP == RFAL_ANALOG_CONFIG_ID_GET_TECH(configId)) ? (RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_CHIP_SPECIFIC_MASK) : configId)
 800cf92:	88fb      	ldrh	r3, [r7, #6]
 800cf94:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800cf98:	b29b      	uxth	r3, r3
                       |((RFAL_ANALOG_CONFIG_NO_DIRECTION == RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId)) ? RFAL_ANALOG_CONFIG_DIRECTION_MASK : configId)
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d00a      	beq.n	800cfb4 <rfalAnalogConfigSearch+0x34>
 800cf9e:	88fb      	ldrh	r3, [r7, #6]
 800cfa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cfa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cfa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cfac:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800cfb0:	b29a      	uxth	r2, r3
 800cfb2:	e001      	b.n	800cfb8 <rfalAnalogConfigSearch+0x38>
 800cfb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cfb8:	88fb      	ldrh	r3, [r7, #6]
 800cfba:	f003 030f 	and.w	r3, r3, #15
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d001      	beq.n	800cfc8 <rfalAnalogConfigSearch+0x48>
 800cfc4:	88fb      	ldrh	r3, [r7, #6]
 800cfc6:	e000      	b.n	800cfca <rfalAnalogConfigSearch+0x4a>
 800cfc8:	230f      	movs	r3, #15
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
 800cfca:	4313      	orrs	r3, r2
 800cfcc:	82fb      	strh	r3, [r7, #22]
                       );
    
    
    /* When specific ConfigIDs are to be used, override search mask */
    if( (RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId) == RFAL_ANALOG_CONFIG_DPO) )
 800cfce:	88fb      	ldrh	r3, [r7, #6]
 800cfd0:	f003 030f 	and.w	r3, r3, #15
 800cfd4:	b29b      	uxth	r3, r3
 800cfd6:	2b04      	cmp	r3, #4
 800cfd8:	d102      	bne.n	800cfe0 <rfalAnalogConfigSearch+0x60>
    {
        configIdMaskVal = (RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK | RFAL_ANALOG_CONFIG_DIRECTION_MASK);
 800cfda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cfde:	82fb      	strh	r3, [r7, #22]
    }
    
    
    i = *configOffset;
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	881b      	ldrh	r3, [r3, #0]
 800cfe4:	82bb      	strh	r3, [r7, #20]
    while (i < gRfalAnalogConfigMgmt.configTblSize)
 800cfe6:	e029      	b.n	800d03c <rfalAnalogConfigSearch+0xbc>
    {
        configTbl = &currentConfigTbl[i];
 800cfe8:	8abb      	ldrh	r3, [r7, #20]
 800cfea:	693a      	ldr	r2, [r7, #16]
 800cfec:	4413      	add	r3, r2
 800cfee:	60fb      	str	r3, [r7, #12]
        foundConfigId = GETU16(configTbl);
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	021b      	lsls	r3, r3, #8
 800cff6:	b21a      	sxth	r2, r3
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	3301      	adds	r3, #1
 800cffc:	781b      	ldrb	r3, [r3, #0]
 800cffe:	b21b      	sxth	r3, r3
 800d000:	4313      	orrs	r3, r2
 800d002:	b21b      	sxth	r3, r3
 800d004:	817b      	strh	r3, [r7, #10]
        if (configId == (foundConfigId & configIdMaskVal))
 800d006:	897a      	ldrh	r2, [r7, #10]
 800d008:	8afb      	ldrh	r3, [r7, #22]
 800d00a:	4013      	ands	r3, r2
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	88fa      	ldrh	r2, [r7, #6]
 800d010:	429a      	cmp	r2, r3
 800d012:	d108      	bne.n	800d026 <rfalAnalogConfigSearch+0xa6>
        {
            *configOffset = (uint16_t)(i + sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum));
 800d014:	8abb      	ldrh	r3, [r7, #20]
 800d016:	3303      	adds	r3, #3
 800d018:	b29a      	uxth	r2, r3
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	801a      	strh	r2, [r3, #0]
            return configTbl[sizeof(rfalAnalogConfigId)];
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	3302      	adds	r3, #2
 800d022:	781b      	ldrb	r3, [r3, #0]
 800d024:	e010      	b.n	800d048 <rfalAnalogConfigSearch+0xc8>
        }
        
        /* If Config Id does not match, increment to next Configuration Id */
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
                        + (configTbl[sizeof(rfalAnalogConfigId)] * sizeof(rfalAnalogConfigRegAddrMaskVal) )
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	3302      	adds	r3, #2
 800d02a:	781b      	ldrb	r3, [r3, #0]
 800d02c:	b29b      	uxth	r3, r3
 800d02e:	009b      	lsls	r3, r3, #2
 800d030:	b29a      	uxth	r2, r3
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
 800d032:	8abb      	ldrh	r3, [r7, #20]
 800d034:	4413      	add	r3, r2
 800d036:	b29b      	uxth	r3, r3
 800d038:	3303      	adds	r3, #3
 800d03a:	82bb      	strh	r3, [r7, #20]
    while (i < gRfalAnalogConfigMgmt.configTblSize)
 800d03c:	4b05      	ldr	r3, [pc, #20]	; (800d054 <rfalAnalogConfigSearch+0xd4>)
 800d03e:	889b      	ldrh	r3, [r3, #4]
 800d040:	8aba      	ldrh	r2, [r7, #20]
 800d042:	429a      	cmp	r2, r3
 800d044:	d3d0      	bcc.n	800cfe8 <rfalAnalogConfigSearch+0x68>
                        );
    } /* for */
    
    return RFAL_ANALOG_CONFIG_LUT_NOT_FOUND;
 800d046:	23ff      	movs	r3, #255	; 0xff
} /* rfalAnalogConfigSearch() */
 800d048:	4618      	mov	r0, r3
 800d04a:	371c      	adds	r7, #28
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr
 800d054:	20000744 	.word	0x20000744

0800d058 <rfalCrcCalculateCcitt>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
uint16_t rfalCrcCalculateCcitt(uint16_t preloadValue, const uint8_t* buf, uint16_t length)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	4603      	mov	r3, r0
 800d060:	6039      	str	r1, [r7, #0]
 800d062:	80fb      	strh	r3, [r7, #6]
 800d064:	4613      	mov	r3, r2
 800d066:	80bb      	strh	r3, [r7, #4]
    uint16_t crc = preloadValue;
 800d068:	88fb      	ldrh	r3, [r7, #6]
 800d06a:	81fb      	strh	r3, [r7, #14]
    uint16_t index;

    for (index = 0; index < length; index++)
 800d06c:	2300      	movs	r3, #0
 800d06e:	81bb      	strh	r3, [r7, #12]
 800d070:	e00d      	b.n	800d08e <rfalCrcCalculateCcitt+0x36>
    {
        crc = rfalCrcUpdateCcitt(crc, buf[index]);
 800d072:	89bb      	ldrh	r3, [r7, #12]
 800d074:	683a      	ldr	r2, [r7, #0]
 800d076:	4413      	add	r3, r2
 800d078:	781a      	ldrb	r2, [r3, #0]
 800d07a:	89fb      	ldrh	r3, [r7, #14]
 800d07c:	4611      	mov	r1, r2
 800d07e:	4618      	mov	r0, r3
 800d080:	f000 f80e 	bl	800d0a0 <rfalCrcUpdateCcitt>
 800d084:	4603      	mov	r3, r0
 800d086:	81fb      	strh	r3, [r7, #14]
    for (index = 0; index < length; index++)
 800d088:	89bb      	ldrh	r3, [r7, #12]
 800d08a:	3301      	adds	r3, #1
 800d08c:	81bb      	strh	r3, [r7, #12]
 800d08e:	89ba      	ldrh	r2, [r7, #12]
 800d090:	88bb      	ldrh	r3, [r7, #4]
 800d092:	429a      	cmp	r2, r3
 800d094:	d3ed      	bcc.n	800d072 <rfalCrcCalculateCcitt+0x1a>
    }

    return crc;
 800d096:	89fb      	ldrh	r3, [r7, #14]
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3710      	adds	r7, #16
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}

0800d0a0 <rfalCrcUpdateCcitt>:
******************************************************************************
* LOCAL FUNCTIONS
******************************************************************************
*/
static uint16_t rfalCrcUpdateCcitt(uint16_t crcSeed, uint8_t dataByte)
{
 800d0a0:	b480      	push	{r7}
 800d0a2:	b085      	sub	sp, #20
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	460a      	mov	r2, r1
 800d0aa:	80fb      	strh	r3, [r7, #6]
 800d0ac:	4613      	mov	r3, r2
 800d0ae:	717b      	strb	r3, [r7, #5]
    uint16_t crc = crcSeed;
 800d0b0:	88fb      	ldrh	r3, [r7, #6]
 800d0b2:	81fb      	strh	r3, [r7, #14]
    uint8_t  dat = dataByte;
 800d0b4:	797b      	ldrb	r3, [r7, #5]
 800d0b6:	737b      	strb	r3, [r7, #13]
    
    dat ^= (uint8_t)(crc & 0xFFU);
 800d0b8:	89fb      	ldrh	r3, [r7, #14]
 800d0ba:	b2da      	uxtb	r2, r3
 800d0bc:	7b7b      	ldrb	r3, [r7, #13]
 800d0be:	4053      	eors	r3, r2
 800d0c0:	737b      	strb	r3, [r7, #13]
    dat ^= (dat << 4);
 800d0c2:	7b7b      	ldrb	r3, [r7, #13]
 800d0c4:	011b      	lsls	r3, r3, #4
 800d0c6:	b25a      	sxtb	r2, r3
 800d0c8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800d0cc:	4053      	eors	r3, r2
 800d0ce:	b25b      	sxtb	r3, r3
 800d0d0:	737b      	strb	r3, [r7, #13]

    crc = (crc >> 8)^(((uint16_t) dat) << 8)^(((uint16_t) dat) << 3)^(((uint16_t) dat) >> 4);
 800d0d2:	89fb      	ldrh	r3, [r7, #14]
 800d0d4:	0a1b      	lsrs	r3, r3, #8
 800d0d6:	b29b      	uxth	r3, r3
 800d0d8:	b21a      	sxth	r2, r3
 800d0da:	7b7b      	ldrb	r3, [r7, #13]
 800d0dc:	021b      	lsls	r3, r3, #8
 800d0de:	b21b      	sxth	r3, r3
 800d0e0:	4053      	eors	r3, r2
 800d0e2:	b21a      	sxth	r2, r3
 800d0e4:	7b7b      	ldrb	r3, [r7, #13]
 800d0e6:	00db      	lsls	r3, r3, #3
 800d0e8:	b21b      	sxth	r3, r3
 800d0ea:	4053      	eors	r3, r2
 800d0ec:	b21a      	sxth	r2, r3
 800d0ee:	7b7b      	ldrb	r3, [r7, #13]
 800d0f0:	091b      	lsrs	r3, r3, #4
 800d0f2:	b2db      	uxtb	r3, r3
 800d0f4:	b21b      	sxth	r3, r3
 800d0f6:	4053      	eors	r3, r2
 800d0f8:	b21b      	sxth	r3, r3
 800d0fa:	81fb      	strh	r3, [r7, #14]

    return crc;
 800d0fc:	89fb      	ldrh	r3, [r7, #14]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3714      	adds	r7, #20
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr
	...

0800d10c <iso15693PhyConfigure>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
ReturnCode iso15693PhyConfigure(const iso15693PhyConfig_t* config, const struct iso15693StreamConfig ** needed_stream_config  )
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
 800d114:	6039      	str	r1, [r7, #0]
        .report_period_length = 3, /*!< 8=2^3 the length of the reporting period */
    };
    
    
    /* make a copy of the configuration */
    ST_MEMCPY( (uint8_t*)&iso15693PhyConfig, (const uint8_t*)config, sizeof(iso15693PhyConfig_t));
 800d116:	2208      	movs	r2, #8
 800d118:	6879      	ldr	r1, [r7, #4]
 800d11a:	480d      	ldr	r0, [pc, #52]	; (800d150 <iso15693PhyConfigure+0x44>)
 800d11c:	f00a f8db 	bl	80172d6 <memcpy>
    
    if ( config->speedMode <= 3U)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	685b      	ldr	r3, [r3, #4]
 800d124:	2b03      	cmp	r3, #3
 800d126:	d808      	bhi.n	800d13a <iso15693PhyConfigure+0x2e>
    { /* If valid speed mode adjust report period accordingly */
        stream_config.report_period_length = (3U - (uint8_t)config->speedMode);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	685b      	ldr	r3, [r3, #4]
 800d12c:	b2db      	uxtb	r3, r3
 800d12e:	f1c3 0303 	rsb	r3, r3, #3
 800d132:	b2da      	uxtb	r2, r3
 800d134:	4b07      	ldr	r3, [pc, #28]	; (800d154 <iso15693PhyConfigure+0x48>)
 800d136:	70da      	strb	r2, [r3, #3]
 800d138:	e002      	b.n	800d140 <iso15693PhyConfigure+0x34>
    }
    else
    { /* If invalid default to normal (high) speed */
        stream_config.report_period_length = 3;
 800d13a:	4b06      	ldr	r3, [pc, #24]	; (800d154 <iso15693PhyConfigure+0x48>)
 800d13c:	2203      	movs	r2, #3
 800d13e:	70da      	strb	r2, [r3, #3]
    }

    *needed_stream_config = &stream_config;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	4a04      	ldr	r2, [pc, #16]	; (800d154 <iso15693PhyConfigure+0x48>)
 800d144:	601a      	str	r2, [r3, #0]

    return ERR_NONE;
 800d146:	2300      	movs	r3, #0
}
 800d148:	4618      	mov	r0, r3
 800d14a:	3708      	adds	r7, #8
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}
 800d150:	2000074c 	.word	0x2000074c
 800d154:	20000058 	.word	0x20000058

0800d158 <iso15693VCDCode>:
}

ReturnCode iso15693VCDCode(uint8_t* buffer, uint16_t length, bool sendCrc, bool sendFlags, bool picopassMode,
                   uint16_t *subbit_total_length, uint16_t *offset,
                   uint8_t* outbuf, uint16_t outBufSize, uint16_t* actOutBufSize)
{
 800d158:	b590      	push	{r4, r7, lr}
 800d15a:	b08b      	sub	sp, #44	; 0x2c
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
 800d160:	4608      	mov	r0, r1
 800d162:	4611      	mov	r1, r2
 800d164:	461a      	mov	r2, r3
 800d166:	4603      	mov	r3, r0
 800d168:	807b      	strh	r3, [r7, #2]
 800d16a:	460b      	mov	r3, r1
 800d16c:	707b      	strb	r3, [r7, #1]
 800d16e:	4613      	mov	r3, r2
 800d170:	703b      	strb	r3, [r7, #0]
    ReturnCode err = ERR_NONE;
 800d172:	2300      	movs	r3, #0
 800d174:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint8_t eof, sof;
    uint8_t transbuf[2];
    uint16_t crc = 0;
 800d176:	2300      	movs	r3, #0
 800d178:	847b      	strh	r3, [r7, #34]	; 0x22
    ReturnCode (*txFunc)(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen);
    uint8_t crc_len;
    uint8_t* outputBuf;
    uint16_t outputBufSize;

    crc_len = (uint8_t)((sendCrc)?2:0);
 800d17a:	787b      	ldrb	r3, [r7, #1]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d001      	beq.n	800d184 <iso15693VCDCode+0x2c>
 800d180:	2302      	movs	r3, #2
 800d182:	e000      	b.n	800d186 <iso15693VCDCode+0x2e>
 800d184:	2300      	movs	r3, #0
 800d186:	757b      	strb	r3, [r7, #21]

    *actOutBufSize = 0;
 800d188:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d18a:	2200      	movs	r2, #0
 800d18c:	801a      	strh	r2, [r3, #0]

    if (ISO15693_VCD_CODING_1_4 == iso15693PhyConfig.coding)
 800d18e:	4b94      	ldr	r3, [pc, #592]	; (800d3e0 <iso15693VCDCode+0x288>)
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d117      	bne.n	800d1c6 <iso15693VCDCode+0x6e>
    {
        sof = ISO15693_DAT_SOF_1_4;
 800d196:	2321      	movs	r3, #33	; 0x21
 800d198:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        eof = ISO15693_DAT_EOF_1_4;
 800d19c:	2304      	movs	r3, #4
 800d19e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        txFunc = iso15693PhyVCDCode1Of4;
 800d1a2:	4b90      	ldr	r3, [pc, #576]	; (800d3e4 <iso15693VCDCode+0x28c>)
 800d1a4:	61fb      	str	r3, [r7, #28]
        *subbit_total_length = (
                ( 1U  /* SOF */
                  + ((length + (uint16_t)crc_len) * 4U)
 800d1a6:	887a      	ldrh	r2, [r7, #2]
 800d1a8:	7d7b      	ldrb	r3, [r7, #21]
 800d1aa:	4413      	add	r3, r2
                  + 1U) /* EOF */
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	b29b      	uxth	r3, r3
 800d1b2:	3302      	adds	r3, #2
 800d1b4:	b29a      	uxth	r2, r3
        *subbit_total_length = (
 800d1b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1b8:	801a      	strh	r2, [r3, #0]
                );
        if (outBufSize < 5U) { /* 5 should be safe: enough for sof + 1byte data in 1of4 */
 800d1ba:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800d1be:	2b04      	cmp	r3, #4
 800d1c0:	d823      	bhi.n	800d20a <iso15693VCDCode+0xb2>
            return ERR_NOMEM;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	e13a      	b.n	800d43c <iso15693VCDCode+0x2e4>
        }
    }
    else
    {
        sof = ISO15693_DAT_SOF_1_256;
 800d1c6:	2381      	movs	r3, #129	; 0x81
 800d1c8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        eof = ISO15693_DAT_EOF_1_256;
 800d1cc:	2304      	movs	r3, #4
 800d1ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        txFunc = iso15693PhyVCDCode1Of256;
 800d1d2:	4b85      	ldr	r3, [pc, #532]	; (800d3e8 <iso15693VCDCode+0x290>)
 800d1d4:	61fb      	str	r3, [r7, #28]
        *subbit_total_length = (
                ( 1U  /* SOF */
                  + ((length + (uint16_t)crc_len) * 64U) 
 800d1d6:	887a      	ldrh	r2, [r7, #2]
 800d1d8:	7d7b      	ldrb	r3, [r7, #21]
 800d1da:	4413      	add	r3, r2
                  + 1U) /* EOF */
 800d1dc:	b29b      	uxth	r3, r3
 800d1de:	019b      	lsls	r3, r3, #6
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	3302      	adds	r3, #2
 800d1e4:	b29a      	uxth	r2, r3
        *subbit_total_length = (
 800d1e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1e8:	801a      	strh	r2, [r3, #0]
                );

        if (*offset != 0U)
 800d1ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1ec:	881b      	ldrh	r3, [r3, #0]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d005      	beq.n	800d1fe <iso15693VCDCode+0xa6>
        {
            if (outBufSize < 64U) { /* 64 should be safe: enough a single byte data in 1of256 */
 800d1f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800d1f6:	2b3f      	cmp	r3, #63	; 0x3f
 800d1f8:	d807      	bhi.n	800d20a <iso15693VCDCode+0xb2>
                return ERR_NOMEM;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	e11e      	b.n	800d43c <iso15693VCDCode+0x2e4>
            }
        }
        else
        {
            if (outBufSize < 65U) { /* At beginning of a frame we need at least 65 bytes to start: enough for sof + 1byte data in 1of256 */
 800d1fe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800d202:	2b40      	cmp	r3, #64	; 0x40
 800d204:	d801      	bhi.n	800d20a <iso15693VCDCode+0xb2>
                return ERR_NOMEM;
 800d206:	2301      	movs	r3, #1
 800d208:	e118      	b.n	800d43c <iso15693VCDCode+0x2e4>
            }
        }
    }

    if (length == 0U)
 800d20a:	887b      	ldrh	r3, [r7, #2]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d102      	bne.n	800d216 <iso15693VCDCode+0xbe>
    {
        *subbit_total_length = 1;
 800d210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d212:	2201      	movs	r2, #1
 800d214:	801a      	strh	r2, [r3, #0]
    }

    if ((length != 0U) && (0U == *offset) && sendFlags && !picopassMode)
 800d216:	887b      	ldrh	r3, [r7, #2]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d01b      	beq.n	800d254 <iso15693VCDCode+0xfc>
 800d21c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d21e:	881b      	ldrh	r3, [r3, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d117      	bne.n	800d254 <iso15693VCDCode+0xfc>
 800d224:	783b      	ldrb	r3, [r7, #0]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d014      	beq.n	800d254 <iso15693VCDCode+0xfc>
 800d22a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800d22e:	f083 0301 	eor.w	r3, r3, #1
 800d232:	b2db      	uxtb	r3, r3
 800d234:	2b00      	cmp	r3, #0
 800d236:	d00d      	beq.n	800d254 <iso15693VCDCode+0xfc>
    {
        /* set high datarate flag */
        buffer[0] |= (uint8_t)ISO15693_REQ_FLAG_HIGH_DATARATE;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	f043 0302 	orr.w	r3, r3, #2
 800d240:	b2da      	uxtb	r2, r3
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	701a      	strb	r2, [r3, #0]
        /* clear sub-carrier flag - we only support single sub-carrier */
        buffer[0] = (uint8_t)(buffer[0] & ~ISO15693_REQ_FLAG_TWO_SUBCARRIERS);  /* MISRA 10.3 */
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	f023 0301 	bic.w	r3, r3, #1
 800d24e:	b2da      	uxtb	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	701a      	strb	r2, [r3, #0]
    }

    outputBuf = outbuf;             /* MISRA 17.8: Use intermediate variable */
 800d254:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d256:	61bb      	str	r3, [r7, #24]
    outputBufSize = outBufSize;     /* MISRA 17.8: Use intermediate variable */
 800d258:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800d25c:	82fb      	strh	r3, [r7, #22]

    /* Send SOF if at 0 offset */
    if ((length != 0U) && (0U == *offset))
 800d25e:	887b      	ldrh	r3, [r7, #2]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d03b      	beq.n	800d2dc <iso15693VCDCode+0x184>
 800d264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d266:	881b      	ldrh	r3, [r3, #0]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d137      	bne.n	800d2dc <iso15693VCDCode+0x184>
    {
        *outputBuf = sof; 
 800d26c:	69bb      	ldr	r3, [r7, #24]
 800d26e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800d272:	701a      	strb	r2, [r3, #0]
        (*actOutBufSize)++;
 800d274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d276:	881b      	ldrh	r3, [r3, #0]
 800d278:	3301      	adds	r3, #1
 800d27a:	b29a      	uxth	r2, r3
 800d27c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d27e:	801a      	strh	r2, [r3, #0]
        outputBufSize--;
 800d280:	8afb      	ldrh	r3, [r7, #22]
 800d282:	3b01      	subs	r3, #1
 800d284:	82fb      	strh	r3, [r7, #22]
        outputBuf++;
 800d286:	69bb      	ldr	r3, [r7, #24]
 800d288:	3301      	adds	r3, #1
 800d28a:	61bb      	str	r3, [r7, #24]
    }

    while ((*offset < length) && (err == ERR_NONE))
 800d28c:	e026      	b.n	800d2dc <iso15693VCDCode+0x184>
    {
        uint16_t filled_size;
        /* send data */
        err = txFunc(buffer[*offset], outputBuf, outputBufSize, &filled_size);
 800d28e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d290:	881b      	ldrh	r3, [r3, #0]
 800d292:	461a      	mov	r2, r3
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	4413      	add	r3, r2
 800d298:	7818      	ldrb	r0, [r3, #0]
 800d29a:	f107 030e 	add.w	r3, r7, #14
 800d29e:	8afa      	ldrh	r2, [r7, #22]
 800d2a0:	69fc      	ldr	r4, [r7, #28]
 800d2a2:	69b9      	ldr	r1, [r7, #24]
 800d2a4:	47a0      	blx	r4
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	84fb      	strh	r3, [r7, #38]	; 0x26
        (*actOutBufSize) += filled_size;
 800d2aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d2ac:	881a      	ldrh	r2, [r3, #0]
 800d2ae:	89fb      	ldrh	r3, [r7, #14]
 800d2b0:	4413      	add	r3, r2
 800d2b2:	b29a      	uxth	r2, r3
 800d2b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d2b6:	801a      	strh	r2, [r3, #0]
        outputBuf = &outputBuf[filled_size];	/* MISRA 18.4: Avoid pointer arithmetic */
 800d2b8:	89fb      	ldrh	r3, [r7, #14]
 800d2ba:	461a      	mov	r2, r3
 800d2bc:	69bb      	ldr	r3, [r7, #24]
 800d2be:	4413      	add	r3, r2
 800d2c0:	61bb      	str	r3, [r7, #24]
        outputBufSize -= filled_size;
 800d2c2:	89fb      	ldrh	r3, [r7, #14]
 800d2c4:	8afa      	ldrh	r2, [r7, #22]
 800d2c6:	1ad3      	subs	r3, r2, r3
 800d2c8:	82fb      	strh	r3, [r7, #22]
        if (err == ERR_NONE) {
 800d2ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d105      	bne.n	800d2dc <iso15693VCDCode+0x184>
            (*offset)++;
 800d2d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2d2:	881b      	ldrh	r3, [r3, #0]
 800d2d4:	3301      	adds	r3, #1
 800d2d6:	b29a      	uxth	r2, r3
 800d2d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2da:	801a      	strh	r2, [r3, #0]
    while ((*offset < length) && (err == ERR_NONE))
 800d2dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d2de:	881b      	ldrh	r3, [r3, #0]
 800d2e0:	887a      	ldrh	r2, [r7, #2]
 800d2e2:	429a      	cmp	r2, r3
 800d2e4:	d902      	bls.n	800d2ec <iso15693VCDCode+0x194>
 800d2e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d0d0      	beq.n	800d28e <iso15693VCDCode+0x136>
        }
    }
    if (err != ERR_NONE) {
 800d2ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d063      	beq.n	800d3ba <iso15693VCDCode+0x262>
        return ERR_AGAIN;
 800d2f2:	230d      	movs	r3, #13
 800d2f4:	e0a2      	b.n	800d43c <iso15693VCDCode+0x2e4>
    }

    while ((err == ERR_NONE) && sendCrc && (*offset < (length + 2U)))
    {
        uint16_t filled_size;
        if (0U==crc)
 800d2f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d12b      	bne.n	800d354 <iso15693VCDCode+0x1fc>
        {
            crc = rfalCrcCalculateCcitt( (uint16_t) ((picopassMode) ? 0xE012U : 0xFFFFU),        /* In PicoPass Mode a different Preset Value is used   */
 800d2fc:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800d300:	2b00      	cmp	r3, #0
 800d302:	d002      	beq.n	800d30a <iso15693VCDCode+0x1b2>
 800d304:	f24e 0012 	movw	r0, #57362	; 0xe012
 800d308:	e001      	b.n	800d30e <iso15693VCDCode+0x1b6>
 800d30a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800d30e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800d312:	2b00      	cmp	r3, #0
 800d314:	d002      	beq.n	800d31c <iso15693VCDCode+0x1c4>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	3301      	adds	r3, #1
 800d31a:	e000      	b.n	800d31e <iso15693VCDCode+0x1c6>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d322:	2a00      	cmp	r2, #0
 800d324:	d003      	beq.n	800d32e <iso15693VCDCode+0x1d6>
 800d326:	887a      	ldrh	r2, [r7, #2]
 800d328:	3a01      	subs	r2, #1
 800d32a:	b292      	uxth	r2, r2
 800d32c:	e000      	b.n	800d330 <iso15693VCDCode+0x1d8>
 800d32e:	887a      	ldrh	r2, [r7, #2]
 800d330:	4619      	mov	r1, r3
 800d332:	f7ff fe91 	bl	800d058 <rfalCrcCalculateCcitt>
 800d336:	4603      	mov	r3, r0
 800d338:	847b      	strh	r3, [r7, #34]	; 0x22
                                                    ((picopassMode) ? (buffer + 1U) : buffer),   /* CMD byte is not taken into account in PicoPass mode */
                                                    ((picopassMode) ? (length - 1U) : length));  /* CMD byte is not taken into account in PicoPass mode */
            
            crc = (uint16_t)((picopassMode) ? crc : ~crc);
 800d33a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800d33e:	f083 0301 	eor.w	r3, r3, #1
 800d342:	b2db      	uxtb	r3, r3
 800d344:	2b00      	cmp	r3, #0
 800d346:	d003      	beq.n	800d350 <iso15693VCDCode+0x1f8>
 800d348:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d34a:	43db      	mvns	r3, r3
 800d34c:	b29b      	uxth	r3, r3
 800d34e:	e000      	b.n	800d352 <iso15693VCDCode+0x1fa>
 800d350:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d352:	847b      	strh	r3, [r7, #34]	; 0x22
        }
        /* send crc */
        transbuf[0] = (uint8_t)(crc & 0xffU);
 800d354:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d356:	b2db      	uxtb	r3, r3
 800d358:	743b      	strb	r3, [r7, #16]
        transbuf[1] = (uint8_t)((crc >> 8) & 0xffU);
 800d35a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d35c:	0a1b      	lsrs	r3, r3, #8
 800d35e:	b29b      	uxth	r3, r3
 800d360:	b2db      	uxtb	r3, r3
 800d362:	747b      	strb	r3, [r7, #17]
        err = txFunc(transbuf[*offset - length], outputBuf, outputBufSize, &filled_size);
 800d364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d366:	881b      	ldrh	r3, [r3, #0]
 800d368:	461a      	mov	r2, r3
 800d36a:	887b      	ldrh	r3, [r7, #2]
 800d36c:	1ad3      	subs	r3, r2, r3
 800d36e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800d372:	4413      	add	r3, r2
 800d374:	f813 0c18 	ldrb.w	r0, [r3, #-24]
 800d378:	f107 030c 	add.w	r3, r7, #12
 800d37c:	8afa      	ldrh	r2, [r7, #22]
 800d37e:	69fc      	ldr	r4, [r7, #28]
 800d380:	69b9      	ldr	r1, [r7, #24]
 800d382:	47a0      	blx	r4
 800d384:	4603      	mov	r3, r0
 800d386:	84fb      	strh	r3, [r7, #38]	; 0x26
        (*actOutBufSize) += filled_size;
 800d388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d38a:	881a      	ldrh	r2, [r3, #0]
 800d38c:	89bb      	ldrh	r3, [r7, #12]
 800d38e:	4413      	add	r3, r2
 800d390:	b29a      	uxth	r2, r3
 800d392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d394:	801a      	strh	r2, [r3, #0]
        outputBuf = &outputBuf[filled_size];	/* MISRA 18.4: Avoid pointer arithmetic */
 800d396:	89bb      	ldrh	r3, [r7, #12]
 800d398:	461a      	mov	r2, r3
 800d39a:	69bb      	ldr	r3, [r7, #24]
 800d39c:	4413      	add	r3, r2
 800d39e:	61bb      	str	r3, [r7, #24]
        outputBufSize -= filled_size;
 800d3a0:	89bb      	ldrh	r3, [r7, #12]
 800d3a2:	8afa      	ldrh	r2, [r7, #22]
 800d3a4:	1ad3      	subs	r3, r2, r3
 800d3a6:	82fb      	strh	r3, [r7, #22]
        if (err == ERR_NONE) {
 800d3a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d105      	bne.n	800d3ba <iso15693VCDCode+0x262>
            (*offset)++;
 800d3ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3b0:	881b      	ldrh	r3, [r3, #0]
 800d3b2:	3301      	adds	r3, #1
 800d3b4:	b29a      	uxth	r2, r3
 800d3b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3b8:	801a      	strh	r2, [r3, #0]
    while ((err == ERR_NONE) && sendCrc && (*offset < (length + 2U)))
 800d3ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d109      	bne.n	800d3d4 <iso15693VCDCode+0x27c>
 800d3c0:	787b      	ldrb	r3, [r7, #1]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d006      	beq.n	800d3d4 <iso15693VCDCode+0x27c>
 800d3c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3c8:	881b      	ldrh	r3, [r3, #0]
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	887b      	ldrh	r3, [r7, #2]
 800d3ce:	3302      	adds	r3, #2
 800d3d0:	429a      	cmp	r2, r3
 800d3d2:	d390      	bcc.n	800d2f6 <iso15693VCDCode+0x19e>
        }
    }
    if (err != ERR_NONE) {
 800d3d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d008      	beq.n	800d3ec <iso15693VCDCode+0x294>
        return ERR_AGAIN;
 800d3da:	230d      	movs	r3, #13
 800d3dc:	e02e      	b.n	800d43c <iso15693VCDCode+0x2e4>
 800d3de:	bf00      	nop
 800d3e0:	2000074c 	.word	0x2000074c
 800d3e4:	0800d681 	.word	0x0800d681
 800d3e8:	0800d729 	.word	0x0800d729
    }

    if ((!sendCrc && (*offset == length))
 800d3ec:	787b      	ldrb	r3, [r7, #1]
 800d3ee:	f083 0301 	eor.w	r3, r3, #1
 800d3f2:	b2db      	uxtb	r3, r3
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d004      	beq.n	800d402 <iso15693VCDCode+0x2aa>
 800d3f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3fa:	881b      	ldrh	r3, [r3, #0]
 800d3fc:	887a      	ldrh	r2, [r7, #2]
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d009      	beq.n	800d416 <iso15693VCDCode+0x2be>
            || (sendCrc && (*offset == (length + 2U))))
 800d402:	787b      	ldrb	r3, [r7, #1]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d018      	beq.n	800d43a <iso15693VCDCode+0x2e2>
 800d408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d40a:	881b      	ldrh	r3, [r3, #0]
 800d40c:	461a      	mov	r2, r3
 800d40e:	887b      	ldrh	r3, [r7, #2]
 800d410:	3302      	adds	r3, #2
 800d412:	429a      	cmp	r2, r3
 800d414:	d111      	bne.n	800d43a <iso15693VCDCode+0x2e2>
    {
        *outputBuf = eof; 
 800d416:	69bb      	ldr	r3, [r7, #24]
 800d418:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800d41c:	701a      	strb	r2, [r3, #0]
        (*actOutBufSize)++;
 800d41e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d420:	881b      	ldrh	r3, [r3, #0]
 800d422:	3301      	adds	r3, #1
 800d424:	b29a      	uxth	r2, r3
 800d426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d428:	801a      	strh	r2, [r3, #0]
        outputBufSize--;
 800d42a:	8afb      	ldrh	r3, [r7, #22]
 800d42c:	3b01      	subs	r3, #1
 800d42e:	82fb      	strh	r3, [r7, #22]
        outputBuf++;
 800d430:	69bb      	ldr	r3, [r7, #24]
 800d432:	3301      	adds	r3, #1
 800d434:	61bb      	str	r3, [r7, #24]
    else
    {
        return ERR_AGAIN;
    }

    return err;
 800d436:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d438:	e000      	b.n	800d43c <iso15693VCDCode+0x2e4>
        return ERR_AGAIN;
 800d43a:	230d      	movs	r3, #13
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	372c      	adds	r7, #44	; 0x2c
 800d440:	46bd      	mov	sp, r7
 800d442:	bd90      	pop	{r4, r7, pc}

0800d444 <iso15693VICCDecode>:
                      uint16_t outBufLen,
                      uint16_t* outBufPos,
                      uint16_t* bitsBeforeCol,
                      uint16_t ignoreBits,
                      bool picopassMode )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b088      	sub	sp, #32
 800d448:	af00      	add	r7, sp, #0
 800d44a:	60f8      	str	r0, [r7, #12]
 800d44c:	607a      	str	r2, [r7, #4]
 800d44e:	461a      	mov	r2, r3
 800d450:	460b      	mov	r3, r1
 800d452:	817b      	strh	r3, [r7, #10]
 800d454:	4613      	mov	r3, r2
 800d456:	813b      	strh	r3, [r7, #8]
    ReturnCode err = ERR_NONE;
 800d458:	2300      	movs	r3, #0
 800d45a:	83fb      	strh	r3, [r7, #30]
    uint16_t crc;
    uint16_t mp; /* Current bit position in manchester bit inBuf*/
    uint16_t bp; /* Current bit position in outBuf */

    *bitsBeforeCol = 0;
 800d45c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d45e:	2200      	movs	r2, #0
 800d460:	801a      	strh	r2, [r3, #0]
    *outBufPos = 0;
 800d462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d464:	2200      	movs	r2, #0
 800d466:	801a      	strh	r2, [r3, #0]

    /* first check for valid SOF. Since it starts with 3 unmodulated pulses it is 0x17. */
    if ((inBuf[0] & 0x1fU) != 0x17U)
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	781b      	ldrb	r3, [r3, #0]
 800d46c:	f003 031f 	and.w	r3, r3, #31
 800d470:	2b17      	cmp	r3, #23
 800d472:	d001      	beq.n	800d478 <iso15693VICCDecode+0x34>
    {
		ISO_15693_DEBUG("0x%x\n", iso15693PhyBitBuffer[0]);
		return ERR_FRAMING;
 800d474:	2309      	movs	r3, #9
 800d476:	e0ff      	b.n	800d678 <iso15693VICCDecode+0x234>
    }
    ISO_15693_DEBUG("SOF\n");

    if (outBufLen == 0U)
 800d478:	893b      	ldrh	r3, [r7, #8]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d101      	bne.n	800d482 <iso15693VICCDecode+0x3e>
    {
        return ERR_NONE;
 800d47e:	2300      	movs	r3, #0
 800d480:	e0fa      	b.n	800d678 <iso15693VICCDecode+0x234>
    }

    mp = 5; /* 5 bits were SOF, now manchester starts: 2 bits per payload bit */
 800d482:	2305      	movs	r3, #5
 800d484:	83bb      	strh	r3, [r7, #28]
    bp = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	837b      	strh	r3, [r7, #26]

    ST_MEMSET(outBuf,0,outBufLen);
 800d48a:	893b      	ldrh	r3, [r7, #8]
 800d48c:	461a      	mov	r2, r3
 800d48e:	2100      	movs	r1, #0
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f009 ff2b 	bl	80172ec <memset>

    if (inBufLen == 0U)
 800d496:	897b      	ldrh	r3, [r7, #10]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	f040 808e 	bne.w	800d5ba <iso15693VICCDecode+0x176>
    {
        return ERR_CRC;
 800d49e:	2315      	movs	r3, #21
 800d4a0:	e0ea      	b.n	800d678 <iso15693VICCDecode+0x234>
    }

    for ( ; mp < ((inBufLen * 8U) - 2U); mp+=2U )
    {
        bool isEOF = false;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	767b      	strb	r3, [r7, #25]
        
        uint8_t man;
        man  = (inBuf[mp/8U] >> (mp%8U)) & 0x1U;
 800d4a6:	8bbb      	ldrh	r3, [r7, #28]
 800d4a8:	08db      	lsrs	r3, r3, #3
 800d4aa:	b29b      	uxth	r3, r3
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	4413      	add	r3, r2
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	461a      	mov	r2, r3
 800d4b6:	8bbb      	ldrh	r3, [r7, #28]
 800d4b8:	f003 0307 	and.w	r3, r3, #7
 800d4bc:	fa42 f303 	asr.w	r3, r2, r3
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	f003 0301 	and.w	r3, r3, #1
 800d4c6:	763b      	strb	r3, [r7, #24]
        man |= ((inBuf[(mp+1U)/8U] >> ((mp+1U)%8U)) & 0x1U) << 1;
 800d4c8:	8bbb      	ldrh	r3, [r7, #28]
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	08db      	lsrs	r3, r3, #3
 800d4ce:	68fa      	ldr	r2, [r7, #12]
 800d4d0:	4413      	add	r3, r2
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	461a      	mov	r2, r3
 800d4d6:	8bbb      	ldrh	r3, [r7, #28]
 800d4d8:	3301      	adds	r3, #1
 800d4da:	f003 0307 	and.w	r3, r3, #7
 800d4de:	fa42 f303 	asr.w	r3, r2, r3
 800d4e2:	b2db      	uxtb	r3, r3
 800d4e4:	005b      	lsls	r3, r3, #1
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	f003 0302 	and.w	r3, r3, #2
 800d4ec:	b2da      	uxtb	r2, r3
 800d4ee:	7e3b      	ldrb	r3, [r7, #24]
 800d4f0:	4313      	orrs	r3, r2
 800d4f2:	763b      	strb	r3, [r7, #24]
        if (1U == man)
 800d4f4:	7e3b      	ldrb	r3, [r7, #24]
 800d4f6:	2b01      	cmp	r3, #1
 800d4f8:	d102      	bne.n	800d500 <iso15693VICCDecode+0xbc>
        {
            bp++;
 800d4fa:	8b7b      	ldrh	r3, [r7, #26]
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	837b      	strh	r3, [r7, #26]
        }
        if (2U == man)
 800d500:	7e3b      	ldrb	r3, [r7, #24]
 800d502:	2b02      	cmp	r3, #2
 800d504:	d119      	bne.n	800d53a <iso15693VICCDecode+0xf6>
        {
            outBuf[bp/8U] = (uint8_t)(outBuf[bp/8U] | (1U <<(bp%8U)));  /* MISRA 10.3 */
 800d506:	8b7b      	ldrh	r3, [r7, #26]
 800d508:	08db      	lsrs	r3, r3, #3
 800d50a:	b29b      	uxth	r3, r3
 800d50c:	461a      	mov	r2, r3
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	4413      	add	r3, r2
 800d512:	7819      	ldrb	r1, [r3, #0]
 800d514:	8b7b      	ldrh	r3, [r7, #26]
 800d516:	f003 0307 	and.w	r3, r3, #7
 800d51a:	2201      	movs	r2, #1
 800d51c:	fa02 f303 	lsl.w	r3, r2, r3
 800d520:	b2da      	uxtb	r2, r3
 800d522:	8b7b      	ldrh	r3, [r7, #26]
 800d524:	08db      	lsrs	r3, r3, #3
 800d526:	b29b      	uxth	r3, r3
 800d528:	4618      	mov	r0, r3
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	4403      	add	r3, r0
 800d52e:	430a      	orrs	r2, r1
 800d530:	b2d2      	uxtb	r2, r2
 800d532:	701a      	strb	r2, [r3, #0]
            bp++;
 800d534:	8b7b      	ldrh	r3, [r7, #26]
 800d536:	3301      	adds	r3, #1
 800d538:	837b      	strh	r3, [r7, #26]
        }
        if ((bp%8U) == 0U)
 800d53a:	8b7b      	ldrh	r3, [r7, #26]
 800d53c:	f003 0307 	and.w	r3, r3, #7
 800d540:	b29b      	uxth	r3, r3
 800d542:	2b00      	cmp	r3, #0
 800d544:	d115      	bne.n	800d572 <iso15693VICCDecode+0x12e>
        { /* Check for EOF */
            ISO_15693_DEBUG("ceof %hhx %hhx\n", inBuf[mp/8U], inBuf[mp/8+1]);
            if ( ((inBuf[mp/8U]   & 0xe0U) == 0xa0U)
 800d546:	8bbb      	ldrh	r3, [r7, #28]
 800d548:	08db      	lsrs	r3, r3, #3
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	461a      	mov	r2, r3
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	4413      	add	r3, r2
 800d552:	781b      	ldrb	r3, [r3, #0]
 800d554:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800d558:	2ba0      	cmp	r3, #160	; 0xa0
 800d55a:	d10a      	bne.n	800d572 <iso15693VICCDecode+0x12e>
               &&(inBuf[(mp/8U)+1U] == 0x03U))
 800d55c:	8bbb      	ldrh	r3, [r7, #28]
 800d55e:	08db      	lsrs	r3, r3, #3
 800d560:	b29b      	uxth	r3, r3
 800d562:	3301      	adds	r3, #1
 800d564:	68fa      	ldr	r2, [r7, #12]
 800d566:	4413      	add	r3, r2
 800d568:	781b      	ldrb	r3, [r3, #0]
 800d56a:	2b03      	cmp	r3, #3
 800d56c:	d101      	bne.n	800d572 <iso15693VICCDecode+0x12e>
            { /* Now we know that it was 10111000 = EOF */
                ISO_15693_DEBUG("EOF\n");
                isEOF = true;
 800d56e:	2301      	movs	r3, #1
 800d570:	767b      	strb	r3, [r7, #25]
            }
        }
        if ( ((0U == man) || (3U == man)) && !isEOF )
 800d572:	7e3b      	ldrb	r3, [r7, #24]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d002      	beq.n	800d57e <iso15693VICCDecode+0x13a>
 800d578:	7e3b      	ldrb	r3, [r7, #24]
 800d57a:	2b03      	cmp	r3, #3
 800d57c:	d10f      	bne.n	800d59e <iso15693VICCDecode+0x15a>
 800d57e:	7e7b      	ldrb	r3, [r7, #25]
 800d580:	f083 0301 	eor.w	r3, r3, #1
 800d584:	b2db      	uxtb	r3, r3
 800d586:	2b00      	cmp	r3, #0
 800d588:	d009      	beq.n	800d59e <iso15693VICCDecode+0x15a>
        {  
            if (bp >= ignoreBits)
 800d58a:	8b7a      	ldrh	r2, [r7, #26]
 800d58c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800d58e:	429a      	cmp	r2, r3
 800d590:	d302      	bcc.n	800d598 <iso15693VICCDecode+0x154>
            {
                err = ERR_RF_COLLISION;
 800d592:	231d      	movs	r3, #29
 800d594:	83fb      	strh	r3, [r7, #30]
 800d596:	e002      	b.n	800d59e <iso15693VICCDecode+0x15a>
            }
            else
            {
                /* ignored collision: leave as 0 */
                bp++;
 800d598:	8b7b      	ldrh	r3, [r7, #26]
 800d59a:	3301      	adds	r3, #1
 800d59c:	837b      	strh	r3, [r7, #26]
            }
        }
        if ( (bp >= (outBufLen * 8U)) || (err == ERR_RF_COLLISION) || isEOF )        
 800d59e:	8b7a      	ldrh	r2, [r7, #26]
 800d5a0:	893b      	ldrh	r3, [r7, #8]
 800d5a2:	00db      	lsls	r3, r3, #3
 800d5a4:	429a      	cmp	r2, r3
 800d5a6:	d20f      	bcs.n	800d5c8 <iso15693VICCDecode+0x184>
 800d5a8:	8bfb      	ldrh	r3, [r7, #30]
 800d5aa:	2b1d      	cmp	r3, #29
 800d5ac:	d00c      	beq.n	800d5c8 <iso15693VICCDecode+0x184>
 800d5ae:	7e7b      	ldrb	r3, [r7, #25]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d109      	bne.n	800d5c8 <iso15693VICCDecode+0x184>
    for ( ; mp < ((inBufLen * 8U) - 2U); mp+=2U )
 800d5b4:	8bbb      	ldrh	r3, [r7, #28]
 800d5b6:	3302      	adds	r3, #2
 800d5b8:	83bb      	strh	r3, [r7, #28]
 800d5ba:	8bba      	ldrh	r2, [r7, #28]
 800d5bc:	897b      	ldrh	r3, [r7, #10]
 800d5be:	00db      	lsls	r3, r3, #3
 800d5c0:	3b02      	subs	r3, #2
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	f4ff af6d 	bcc.w	800d4a2 <iso15693VICCDecode+0x5e>
        { /* Don't write beyond the end */
            break;
        }
    }

    *outBufPos = (bp / 8U);
 800d5c8:	8b7b      	ldrh	r3, [r7, #26]
 800d5ca:	08db      	lsrs	r3, r3, #3
 800d5cc:	b29a      	uxth	r2, r3
 800d5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d0:	801a      	strh	r2, [r3, #0]
    *bitsBeforeCol = bp;
 800d5d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5d4:	8b7a      	ldrh	r2, [r7, #26]
 800d5d6:	801a      	strh	r2, [r3, #0]

    if (err != ERR_NONE) 
 800d5d8:	8bfb      	ldrh	r3, [r7, #30]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d001      	beq.n	800d5e2 <iso15693VICCDecode+0x19e>
    {
        return err;
 800d5de:	8bfb      	ldrh	r3, [r7, #30]
 800d5e0:	e04a      	b.n	800d678 <iso15693VICCDecode+0x234>
    }

    if ((bp%8U) != 0U)
 800d5e2:	8b7b      	ldrh	r3, [r7, #26]
 800d5e4:	f003 0307 	and.w	r3, r3, #7
 800d5e8:	b29b      	uxth	r3, r3
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d001      	beq.n	800d5f2 <iso15693VICCDecode+0x1ae>
    {
        return ERR_CRC;
 800d5ee:	2315      	movs	r3, #21
 800d5f0:	e042      	b.n	800d678 <iso15693VICCDecode+0x234>
    }

    if (*outBufPos > 2U)
 800d5f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5f4:	881b      	ldrh	r3, [r3, #0]
 800d5f6:	2b02      	cmp	r3, #2
 800d5f8:	d93b      	bls.n	800d672 <iso15693VICCDecode+0x22e>
    {
        /* finally, check crc */
        ISO_15693_DEBUG("Calculate CRC, val: 0x%x, outBufLen: ", *outBuf);
        ISO_15693_DEBUG("0x%x ", *outBufPos - 2);
        
        crc = rfalCrcCalculateCcitt(((picopassMode) ? 0xE012U : 0xFFFFU), outBuf, *outBufPos - 2U);
 800d5fa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d002      	beq.n	800d608 <iso15693VICCDecode+0x1c4>
 800d602:	f24e 0012 	movw	r0, #57362	; 0xe012
 800d606:	e001      	b.n	800d60c <iso15693VICCDecode+0x1c8>
 800d608:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800d60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d60e:	881b      	ldrh	r3, [r3, #0]
 800d610:	3b02      	subs	r3, #2
 800d612:	b29b      	uxth	r3, r3
 800d614:	461a      	mov	r2, r3
 800d616:	6879      	ldr	r1, [r7, #4]
 800d618:	f7ff fd1e 	bl	800d058 <rfalCrcCalculateCcitt>
 800d61c:	4603      	mov	r3, r0
 800d61e:	82fb      	strh	r3, [r7, #22]
        crc = (uint16_t)((picopassMode) ? crc : ~crc);
 800d620:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800d624:	f083 0301 	eor.w	r3, r3, #1
 800d628:	b2db      	uxtb	r3, r3
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d003      	beq.n	800d636 <iso15693VICCDecode+0x1f2>
 800d62e:	8afb      	ldrh	r3, [r7, #22]
 800d630:	43db      	mvns	r3, r3
 800d632:	b29b      	uxth	r3, r3
 800d634:	e000      	b.n	800d638 <iso15693VICCDecode+0x1f4>
 800d636:	8afb      	ldrh	r3, [r7, #22]
 800d638:	82fb      	strh	r3, [r7, #22]
        
        if (((crc & 0xffU) == outBuf[*outBufPos-2U]) &&
 800d63a:	8afb      	ldrh	r3, [r7, #22]
 800d63c:	b2db      	uxtb	r3, r3
 800d63e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d640:	8812      	ldrh	r2, [r2, #0]
 800d642:	3a02      	subs	r2, #2
 800d644:	6879      	ldr	r1, [r7, #4]
 800d646:	440a      	add	r2, r1
 800d648:	7812      	ldrb	r2, [r2, #0]
 800d64a:	4293      	cmp	r3, r2
 800d64c:	d10e      	bne.n	800d66c <iso15693VICCDecode+0x228>
                (((crc >> 8U) & 0xffU) == outBuf[*outBufPos-1U]))
 800d64e:	8afb      	ldrh	r3, [r7, #22]
 800d650:	0a1b      	lsrs	r3, r3, #8
 800d652:	b29b      	uxth	r3, r3
 800d654:	b2db      	uxtb	r3, r3
 800d656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d658:	8812      	ldrh	r2, [r2, #0]
 800d65a:	3a01      	subs	r2, #1
 800d65c:	6879      	ldr	r1, [r7, #4]
 800d65e:	440a      	add	r2, r1
 800d660:	7812      	ldrb	r2, [r2, #0]
        if (((crc & 0xffU) == outBuf[*outBufPos-2U]) &&
 800d662:	4293      	cmp	r3, r2
 800d664:	d102      	bne.n	800d66c <iso15693VICCDecode+0x228>
        {
            err = ERR_NONE;
 800d666:	2300      	movs	r3, #0
 800d668:	83fb      	strh	r3, [r7, #30]
 800d66a:	e004      	b.n	800d676 <iso15693VICCDecode+0x232>
        }
        else
        {
            ISO_15693_DEBUG("error! Expected: 0x%x, got ", crc);
            ISO_15693_DEBUG("0x%hhx 0x%hhx\n", outBuf[*outBufPos-2], outBuf[*outBufPos-1]);
            err = ERR_CRC;
 800d66c:	2315      	movs	r3, #21
 800d66e:	83fb      	strh	r3, [r7, #30]
 800d670:	e001      	b.n	800d676 <iso15693VICCDecode+0x232>
        }
    }
    else
    {
        err = ERR_CRC;
 800d672:	2315      	movs	r3, #21
 800d674:	83fb      	strh	r3, [r7, #30]
    }

    return err;
 800d676:	8bfb      	ldrh	r3, [r7, #30]
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3720      	adds	r7, #32
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <iso15693PhyVCDCode1Of4>:
 *  \return ERR_NONE : No error.
 *
 *****************************************************************************
 */
static ReturnCode iso15693PhyVCDCode1Of4(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen)
{
 800d680:	b480      	push	{r7}
 800d682:	b089      	sub	sp, #36	; 0x24
 800d684:	af00      	add	r7, sp, #0
 800d686:	60b9      	str	r1, [r7, #8]
 800d688:	607b      	str	r3, [r7, #4]
 800d68a:	4603      	mov	r3, r0
 800d68c:	73fb      	strb	r3, [r7, #15]
 800d68e:	4613      	mov	r3, r2
 800d690:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp;
    ReturnCode err = ERR_NONE;
 800d692:	2300      	movs	r3, #0
 800d694:	82fb      	strh	r3, [r7, #22]
    uint16_t a;
    uint8_t* outbuf = outbuffer;
 800d696:	68bb      	ldr	r3, [r7, #8]
 800d698:	61bb      	str	r3, [r7, #24]

    *outBufLen = 0;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2200      	movs	r2, #0
 800d69e:	801a      	strh	r2, [r3, #0]

    if (maxOutBufLen < 4U) {
 800d6a0:	89bb      	ldrh	r3, [r7, #12]
 800d6a2:	2b03      	cmp	r3, #3
 800d6a4:	d801      	bhi.n	800d6aa <iso15693PhyVCDCode1Of4+0x2a>
        return ERR_NOMEM;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	e038      	b.n	800d71c <iso15693PhyVCDCode1Of4+0x9c>
    }

    tmp = data;
 800d6aa:	7bfb      	ldrb	r3, [r7, #15]
 800d6ac:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 4U; a++)
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	83bb      	strh	r3, [r7, #28]
 800d6b2:	e02f      	b.n	800d714 <iso15693PhyVCDCode1Of4+0x94>
    {
        switch (tmp & 0x3U)
 800d6b4:	7ffb      	ldrb	r3, [r7, #31]
 800d6b6:	f003 0303 	and.w	r3, r3, #3
 800d6ba:	2b03      	cmp	r3, #3
 800d6bc:	d81a      	bhi.n	800d6f4 <iso15693PhyVCDCode1Of4+0x74>
 800d6be:	a201      	add	r2, pc, #4	; (adr r2, 800d6c4 <iso15693PhyVCDCode1Of4+0x44>)
 800d6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6c4:	0800d6d5 	.word	0x0800d6d5
 800d6c8:	0800d6dd 	.word	0x0800d6dd
 800d6cc:	0800d6e5 	.word	0x0800d6e5
 800d6d0:	0800d6ed 	.word	0x0800d6ed
        {
            case 0:
                *outbuf = ISO15693_DAT_00_1_4;
 800d6d4:	69bb      	ldr	r3, [r7, #24]
 800d6d6:	2202      	movs	r2, #2
 800d6d8:	701a      	strb	r2, [r3, #0]
                break;
 800d6da:	e00c      	b.n	800d6f6 <iso15693PhyVCDCode1Of4+0x76>
            case 1:
                *outbuf = ISO15693_DAT_01_1_4;
 800d6dc:	69bb      	ldr	r3, [r7, #24]
 800d6de:	2208      	movs	r2, #8
 800d6e0:	701a      	strb	r2, [r3, #0]
                break;
 800d6e2:	e008      	b.n	800d6f6 <iso15693PhyVCDCode1Of4+0x76>
            case 2:
                *outbuf = ISO15693_DAT_10_1_4;
 800d6e4:	69bb      	ldr	r3, [r7, #24]
 800d6e6:	2220      	movs	r2, #32
 800d6e8:	701a      	strb	r2, [r3, #0]
                break;
 800d6ea:	e004      	b.n	800d6f6 <iso15693PhyVCDCode1Of4+0x76>
            case 3:
                *outbuf = ISO15693_DAT_11_1_4;
 800d6ec:	69bb      	ldr	r3, [r7, #24]
 800d6ee:	2280      	movs	r2, #128	; 0x80
 800d6f0:	701a      	strb	r2, [r3, #0]
                break;
 800d6f2:	e000      	b.n	800d6f6 <iso15693PhyVCDCode1Of4+0x76>
            default:
                /* MISRA 16.4: mandatory default statement */
                break;
 800d6f4:	bf00      	nop
        }
        outbuf++;
 800d6f6:	69bb      	ldr	r3, [r7, #24]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	61bb      	str	r3, [r7, #24]
        (*outBufLen)++;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	881b      	ldrh	r3, [r3, #0]
 800d700:	3301      	adds	r3, #1
 800d702:	b29a      	uxth	r2, r3
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	801a      	strh	r2, [r3, #0]
        tmp >>= 2;
 800d708:	7ffb      	ldrb	r3, [r7, #31]
 800d70a:	089b      	lsrs	r3, r3, #2
 800d70c:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 4U; a++)
 800d70e:	8bbb      	ldrh	r3, [r7, #28]
 800d710:	3301      	adds	r3, #1
 800d712:	83bb      	strh	r3, [r7, #28]
 800d714:	8bbb      	ldrh	r3, [r7, #28]
 800d716:	2b03      	cmp	r3, #3
 800d718:	d9cc      	bls.n	800d6b4 <iso15693PhyVCDCode1Of4+0x34>
    }
    return err;
 800d71a:	8afb      	ldrh	r3, [r7, #22]
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3724      	adds	r7, #36	; 0x24
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr

0800d728 <iso15693PhyVCDCode1Of256>:
 *  \return ERR_NONE : No error.
 *
 *****************************************************************************
 */
static ReturnCode iso15693PhyVCDCode1Of256(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen)
{
 800d728:	b480      	push	{r7}
 800d72a:	b089      	sub	sp, #36	; 0x24
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	60b9      	str	r1, [r7, #8]
 800d730:	607b      	str	r3, [r7, #4]
 800d732:	4603      	mov	r3, r0
 800d734:	73fb      	strb	r3, [r7, #15]
 800d736:	4613      	mov	r3, r2
 800d738:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp;
    ReturnCode err = ERR_NONE;
 800d73a:	2300      	movs	r3, #0
 800d73c:	82fb      	strh	r3, [r7, #22]
    uint16_t a;
    uint8_t* outbuf = outbuffer;
 800d73e:	68bb      	ldr	r3, [r7, #8]
 800d740:	61bb      	str	r3, [r7, #24]

    *outBufLen = 0;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2200      	movs	r2, #0
 800d746:	801a      	strh	r2, [r3, #0]

    if (maxOutBufLen < 64U) {
 800d748:	89bb      	ldrh	r3, [r7, #12]
 800d74a:	2b3f      	cmp	r3, #63	; 0x3f
 800d74c:	d801      	bhi.n	800d752 <iso15693PhyVCDCode1Of256+0x2a>
        return ERR_NOMEM;
 800d74e:	2301      	movs	r3, #1
 800d750:	e039      	b.n	800d7c6 <iso15693PhyVCDCode1Of256+0x9e>
    }

    tmp = data;
 800d752:	7bfb      	ldrb	r3, [r7, #15]
 800d754:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 64U; a++)
 800d756:	2300      	movs	r3, #0
 800d758:	83bb      	strh	r3, [r7, #28]
 800d75a:	e030      	b.n	800d7be <iso15693PhyVCDCode1Of256+0x96>
    {
        switch (tmp)
 800d75c:	7ffb      	ldrb	r3, [r7, #31]
 800d75e:	2b03      	cmp	r3, #3
 800d760:	d81a      	bhi.n	800d798 <iso15693PhyVCDCode1Of256+0x70>
 800d762:	a201      	add	r2, pc, #4	; (adr r2, 800d768 <iso15693PhyVCDCode1Of256+0x40>)
 800d764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d768:	0800d779 	.word	0x0800d779
 800d76c:	0800d781 	.word	0x0800d781
 800d770:	0800d789 	.word	0x0800d789
 800d774:	0800d791 	.word	0x0800d791
        {
            case 0:
                *outbuf = ISO15693_DAT_SLOT0_1_256;
 800d778:	69bb      	ldr	r3, [r7, #24]
 800d77a:	2202      	movs	r2, #2
 800d77c:	701a      	strb	r2, [r3, #0]
                break;
 800d77e:	e00f      	b.n	800d7a0 <iso15693PhyVCDCode1Of256+0x78>
            case 1:
                *outbuf = ISO15693_DAT_SLOT1_1_256;
 800d780:	69bb      	ldr	r3, [r7, #24]
 800d782:	2208      	movs	r2, #8
 800d784:	701a      	strb	r2, [r3, #0]
                break;
 800d786:	e00b      	b.n	800d7a0 <iso15693PhyVCDCode1Of256+0x78>
            case 2:
                *outbuf = ISO15693_DAT_SLOT2_1_256;
 800d788:	69bb      	ldr	r3, [r7, #24]
 800d78a:	2220      	movs	r2, #32
 800d78c:	701a      	strb	r2, [r3, #0]
                break;
 800d78e:	e007      	b.n	800d7a0 <iso15693PhyVCDCode1Of256+0x78>
            case 3:
                *outbuf = ISO15693_DAT_SLOT3_1_256;
 800d790:	69bb      	ldr	r3, [r7, #24]
 800d792:	2280      	movs	r2, #128	; 0x80
 800d794:	701a      	strb	r2, [r3, #0]
                break;
 800d796:	e003      	b.n	800d7a0 <iso15693PhyVCDCode1Of256+0x78>
            default:
                *outbuf = 0;
 800d798:	69bb      	ldr	r3, [r7, #24]
 800d79a:	2200      	movs	r2, #0
 800d79c:	701a      	strb	r2, [r3, #0]
                break;               
 800d79e:	bf00      	nop
        }
        outbuf++;
 800d7a0:	69bb      	ldr	r3, [r7, #24]
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	61bb      	str	r3, [r7, #24]
        (*outBufLen)++;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	881b      	ldrh	r3, [r3, #0]
 800d7aa:	3301      	adds	r3, #1
 800d7ac:	b29a      	uxth	r2, r3
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	801a      	strh	r2, [r3, #0]
        tmp -= 4U;
 800d7b2:	7ffb      	ldrb	r3, [r7, #31]
 800d7b4:	3b04      	subs	r3, #4
 800d7b6:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 64U; a++)
 800d7b8:	8bbb      	ldrh	r3, [r7, #28]
 800d7ba:	3301      	adds	r3, #1
 800d7bc:	83bb      	strh	r3, [r7, #28]
 800d7be:	8bbb      	ldrh	r3, [r7, #28]
 800d7c0:	2b3f      	cmp	r3, #63	; 0x3f
 800d7c2:	d9cb      	bls.n	800d75c <iso15693PhyVCDCode1Of256+0x34>
    }

    return err;
 800d7c4:	8afb      	ldrh	r3, [r7, #22]
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	3724      	adds	r7, #36	; 0x24
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d0:	4770      	bx	lr
 800d7d2:	bf00      	nop

0800d7d4 <rfalInitialize>:
*/


/*******************************************************************************/
ReturnCode rfalInitialize( void )
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b082      	sub	sp, #8
 800d7d8:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    EXIT_ON_ERR( err, st25r3916Initialize() );
 800d7da:	f002 fbd9 	bl	800ff90 <st25r3916Initialize>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	80fb      	strh	r3, [r7, #6]
 800d7e2:	88fb      	ldrh	r3, [r7, #6]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d001      	beq.n	800d7ec <rfalInitialize+0x18>
 800d7e8:	88fb      	ldrh	r3, [r7, #6]
 800d7ea:	e047      	b.n	800d87c <rfalInitialize+0xa8>
    
    st25r3916ClearInterrupts();
 800d7ec:	f003 fe76 	bl	80114dc <st25r3916ClearInterrupts>
    
    /* Disable any previous observation mode */
    rfalST25R3916ObsModeDisable();
 800d7f0:	2140      	movs	r1, #64	; 0x40
 800d7f2:	2001      	movs	r0, #1
 800d7f4:	f003 fb8b 	bl	8010f0e <st25r3916WriteTestRegister>
    
    /*******************************************************************************/    
    /* Apply RF Chip generic initialization */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_INIT) );
 800d7f8:	2000      	movs	r0, #0
 800d7fa:	f7ff fb1f 	bl	800ce3c <rfalSetAnalogConfig>
    

    /*******************************************************************************/
    /* Enable External Field Detector as: Automatics */
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 800d7fe:	2203      	movs	r2, #3
 800d800:	2103      	movs	r1, #3
 800d802:	2002      	movs	r0, #2
 800d804:	f003 fc0c 	bl	8011020 <st25r3916ChangeRegisterBits>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 800d808:	f001 feb2 	bl	800f570 <rfalFIFOStatusClear>
    
    
    /*******************************************************************************/
    gRFAL.state              = RFAL_STATE_INIT;
 800d80c:	4b1d      	ldr	r3, [pc, #116]	; (800d884 <rfalInitialize+0xb0>)
 800d80e:	2201      	movs	r2, #1
 800d810:	701a      	strb	r2, [r3, #0]
    gRFAL.mode               = RFAL_MODE_NONE;
 800d812:	4b1c      	ldr	r3, [pc, #112]	; (800d884 <rfalInitialize+0xb0>)
 800d814:	2200      	movs	r2, #0
 800d816:	705a      	strb	r2, [r3, #1]
    gRFAL.field              = false;
 800d818:	4b1a      	ldr	r3, [pc, #104]	; (800d884 <rfalInitialize+0xb0>)
 800d81a:	2200      	movs	r2, #0
 800d81c:	711a      	strb	r2, [r3, #4]
    
    /* Set RFAL default configs */
    gRFAL.conf.obsvModeRx    = RFAL_OBSMODE_DISABLE;
 800d81e:	4b19      	ldr	r3, [pc, #100]	; (800d884 <rfalInitialize+0xb0>)
 800d820:	2200      	movs	r2, #0
 800d822:	719a      	strb	r2, [r3, #6]
    gRFAL.conf.obsvModeTx    = RFAL_OBSMODE_DISABLE;
 800d824:	4b17      	ldr	r3, [pc, #92]	; (800d884 <rfalInitialize+0xb0>)
 800d826:	2200      	movs	r2, #0
 800d828:	715a      	strb	r2, [r3, #5]
    gRFAL.conf.eHandling     = RFAL_ERRORHANDLING_NONE;
 800d82a:	4b16      	ldr	r3, [pc, #88]	; (800d884 <rfalInitialize+0xb0>)
 800d82c:	2200      	movs	r2, #0
 800d82e:	71da      	strb	r2, [r3, #7]
    
    /* Transceive set to IDLE */
    gRFAL.TxRx.lastState     = RFAL_TXRX_STATE_IDLE;
 800d830:	4b14      	ldr	r3, [pc, #80]	; (800d884 <rfalInitialize+0xb0>)
 800d832:	2200      	movs	r2, #0
 800d834:	755a      	strb	r2, [r3, #21]
    gRFAL.TxRx.state         = RFAL_TXRX_STATE_IDLE;
 800d836:	4b13      	ldr	r3, [pc, #76]	; (800d884 <rfalInitialize+0xb0>)
 800d838:	2200      	movs	r2, #0
 800d83a:	751a      	strb	r2, [r3, #20]
    
    /* Disable all timings */
    gRFAL.timings.FDTListen  = RFAL_TIMING_NONE;
 800d83c:	4b11      	ldr	r3, [pc, #68]	; (800d884 <rfalInitialize+0xb0>)
 800d83e:	2200      	movs	r2, #0
 800d840:	60da      	str	r2, [r3, #12]
    gRFAL.timings.FDTPoll    = RFAL_TIMING_NONE;
 800d842:	4b10      	ldr	r3, [pc, #64]	; (800d884 <rfalInitialize+0xb0>)
 800d844:	2200      	movs	r2, #0
 800d846:	611a      	str	r2, [r3, #16]
    gRFAL.timings.GT         = RFAL_TIMING_NONE;
 800d848:	4b0e      	ldr	r3, [pc, #56]	; (800d884 <rfalInitialize+0xb0>)
 800d84a:	2200      	movs	r2, #0
 800d84c:	609a      	str	r2, [r3, #8]
    
    gRFAL.tmr.GT             = RFAL_TIMING_NONE;
 800d84e:	4b0d      	ldr	r3, [pc, #52]	; (800d884 <rfalInitialize+0xb0>)
 800d850:	2200      	movs	r2, #0
 800d852:	63da      	str	r2, [r3, #60]	; 0x3c
    gRFAL.tmr.txRx           = RFAL_TIMING_NONE;
 800d854:	4b0b      	ldr	r3, [pc, #44]	; (800d884 <rfalInitialize+0xb0>)
 800d856:	2200      	movs	r2, #0
 800d858:	645a      	str	r2, [r3, #68]	; 0x44
    
    gRFAL.callbacks.preTxRx  = NULL;
 800d85a:	4b0a      	ldr	r3, [pc, #40]	; (800d884 <rfalInitialize+0xb0>)
 800d85c:	2200      	movs	r2, #0
 800d85e:	649a      	str	r2, [r3, #72]	; 0x48
    gRFAL.callbacks.postTxRx = NULL;
 800d860:	4b08      	ldr	r3, [pc, #32]	; (800d884 <rfalInitialize+0xb0>)
 800d862:	2200      	movs	r2, #0
 800d864:	64da      	str	r2, [r3, #76]	; 0x4c
    
#if RFAL_FEATURE_NFCV    
    /* Initialize NFC-V Data */
    gRFAL.nfcvData.ignoreBits = 0;
 800d866:	4b07      	ldr	r3, [pc, #28]	; (800d884 <rfalInitialize+0xb0>)
 800d868:	2200      	movs	r2, #0
 800d86a:	f8a3 2290 	strh.w	r2, [r3, #656]	; 0x290
    gRFAL.Lm.iniFlag         = false;
#endif /* RFAL_FEATURE_LISTEN_MODE */

#if RFAL_FEATURE_WAKEUP_MODE
    /* Initialize Wake-Up Mode */
    gRFAL.wum.state = RFAL_WUM_STATE_NOT_INIT;
 800d86e:	4b05      	ldr	r3, [pc, #20]	; (800d884 <rfalInitialize+0xb0>)
 800d870:	2200      	movs	r2, #0
 800d872:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    
    
    /*******************************************************************************/    
    /* Perform Automatic Calibration (if configured to do so).                     *
     * Registers set by rfalSetAnalogConfig will tell rfalCalibrate what to perform*/
    rfalCalibrate();
 800d876:	f000 f807 	bl	800d888 <rfalCalibrate>
    
    return ERR_NONE;
 800d87a:	2300      	movs	r3, #0
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	3708      	adds	r7, #8
 800d880:	46bd      	mov	sp, r7
 800d882:	bd80      	pop	{r7, pc}
 800d884:	20000754 	.word	0x20000754

0800d888 <rfalCalibrate>:


/*******************************************************************************/
ReturnCode rfalCalibrate( void )
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b082      	sub	sp, #8
 800d88c:	af00      	add	r7, sp, #0
    uint16_t resValue;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 800d88e:	4b0b      	ldr	r3, [pc, #44]	; (800d8bc <rfalCalibrate+0x34>)
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d101      	bne.n	800d89a <rfalCalibrate+0x12>
    {
        return ERR_WRONG_STATE;
 800d896:	2321      	movs	r3, #33	; 0x21
 800d898:	e00c      	b.n	800d8b4 <rfalCalibrate+0x2c>
    /*******************************************************************************/
    /* Perform ST25R3916 regulators and antenna calibration                        */
    /*******************************************************************************/
    
    /* Automatic regulator adjustment only performed if not set manually on Analog Configs */
    if( st25r3916CheckReg( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s, 0x00 ) )
 800d89a:	2200      	movs	r2, #0
 800d89c:	2180      	movs	r1, #128	; 0x80
 800d89e:	202c      	movs	r0, #44	; 0x2c
 800d8a0:	f003 fc42 	bl	8011128 <st25r3916CheckReg>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d003      	beq.n	800d8b2 <rfalCalibrate+0x2a>
    {
        /* Adjust the regulators so that Antenna Calibrate has better Regulator values */
        st25r3916AdjustRegulators( &resValue );
 800d8aa:	1dbb      	adds	r3, r7, #6
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f002 fc13 	bl	80100d8 <st25r3916AdjustRegulators>
    }
    
    return ERR_NONE;
 800d8b2:	2300      	movs	r3, #0
}
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	3708      	adds	r7, #8
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	20000754 	.word	0x20000754

0800d8c0 <rfalSetMode>:
}


/*******************************************************************************/
ReturnCode rfalSetMode( rfalMode mode, rfalBitRate txBR, rfalBitRate rxBR )
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b082      	sub	sp, #8
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	71fb      	strb	r3, [r7, #7]
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	71bb      	strb	r3, [r7, #6]
 800d8ce:	4613      	mov	r3, r2
 800d8d0:	717b      	strb	r3, [r7, #5]

    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 800d8d2:	4b99      	ldr	r3, [pc, #612]	; (800db38 <rfalSetMode+0x278>)
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d101      	bne.n	800d8de <rfalSetMode+0x1e>
    {
        return ERR_WRONG_STATE;
 800d8da:	2321      	movs	r3, #33	; 0x21
 800d8dc:	e127      	b.n	800db2e <rfalSetMode+0x26e>
    }
    
    /* Check allowed bit rate value */
    if( (txBR == RFAL_BR_KEEP) || (rxBR == RFAL_BR_KEEP) )
 800d8de:	79bb      	ldrb	r3, [r7, #6]
 800d8e0:	2bff      	cmp	r3, #255	; 0xff
 800d8e2:	d002      	beq.n	800d8ea <rfalSetMode+0x2a>
 800d8e4:	797b      	ldrb	r3, [r7, #5]
 800d8e6:	2bff      	cmp	r3, #255	; 0xff
 800d8e8:	d101      	bne.n	800d8ee <rfalSetMode+0x2e>
    {
        return ERR_PARAM;
 800d8ea:	2307      	movs	r3, #7
 800d8ec:	e11f      	b.n	800db2e <rfalSetMode+0x26e>
    }
   
    switch( mode )
 800d8ee:	79fb      	ldrb	r3, [r7, #7]
 800d8f0:	3b01      	subs	r3, #1
 800d8f2:	2b0c      	cmp	r3, #12
 800d8f4:	f200 8107 	bhi.w	800db06 <rfalSetMode+0x246>
 800d8f8:	a201      	add	r2, pc, #4	; (adr r2, 800d900 <rfalSetMode+0x40>)
 800d8fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8fe:	bf00      	nop
 800d900:	0800d935 	.word	0x0800d935
 800d904:	0800d957 	.word	0x0800d957
 800d908:	0800d979 	.word	0x0800d979
 800d90c:	0800d9af 	.word	0x0800d9af
 800d910:	0800d9e5 	.word	0x0800d9e5
 800d914:	0800da1b 	.word	0x0800da1b
 800d918:	0800da3d 	.word	0x0800da3d
 800d91c:	0800da3d 	.word	0x0800da3d
 800d920:	0800da57 	.word	0x0800da57
 800d924:	0800dabf 	.word	0x0800dabf
 800d928:	0800db03 	.word	0x0800db03
 800d92c:	0800dae1 	.word	0x0800dae1
 800d930:	0800da8b 	.word	0x0800da8b
    {
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800d934:	2104      	movs	r1, #4
 800d936:	2002      	movs	r0, #2
 800d938:	f003 fb0e 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443A mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443a );
 800d93c:	2108      	movs	r1, #8
 800d93e:	2003      	movs	r0, #3
 800d940:	f003 fa20 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800d944:	f240 1001 	movw	r0, #257	; 0x101
 800d948:	f7ff fa78 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800d94c:	f44f 7081 	mov.w	r0, #258	; 0x102
 800d950:	f7ff fa74 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800d954:	e0d9      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA_T1T:
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800d956:	2104      	movs	r1, #4
 800d958:	2002      	movs	r0, #2
 800d95a:	f003 fafd 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable Topaz mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_topaz );
 800d95e:	2120      	movs	r1, #32
 800d960:	2003      	movs	r0, #3
 800d962:	f003 fa0f 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800d966:	f240 1001 	movw	r0, #257	; 0x101
 800d96a:	f7ff fa67 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800d96e:	f44f 7081 	mov.w	r0, #258	; 0x102
 800d972:	f7ff fa63 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800d976:	e0c8      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCB:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800d978:	2104      	movs	r1, #4
 800d97a:	2002      	movs	r0, #2
 800d97c:	f003 faec 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443B mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 800d980:	2110      	movs	r1, #16
 800d982:	2003      	movs	r0, #3
 800d984:	f003 f9fe 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set the EGT, SOF, EOF and EOF */
            st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 800d988:	2200      	movs	r2, #0
 800d98a:	21fc      	movs	r1, #252	; 0xfc
 800d98c:	2006      	movs	r0, #6
 800d98e:	f003 fb47 	bl	8011020 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                      ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                        
            /* Set the minimum TR1, SOF, EOF and EOF12 */
            st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 800d992:	2200      	movs	r2, #0
 800d994:	21f0      	movs	r1, #240	; 0xf0
 800d996:	2007      	movs	r0, #7
 800d998:	f003 fb42 	bl	8011020 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                      (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs) );


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800d99c:	f240 2001 	movw	r0, #513	; 0x201
 800d9a0:	f7ff fa4c 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800d9a4:	f240 2002 	movw	r0, #514	; 0x202
 800d9a8:	f7ff fa48 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800d9ac:	e0ad      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/    
        case RFAL_MODE_POLL_B_PRIME:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800d9ae:	2104      	movs	r1, #4
 800d9b0:	2002      	movs	r0, #2
 800d9b2:	f003 fad1 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443B mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 800d9b6:	2110      	movs	r1, #16
 800d9b8:	2003      	movs	r0, #3
 800d9ba:	f003 f9e3 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set the EGT, SOF, EOF and EOF */
            st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 800d9be:	2200      	movs	r2, #0
 800d9c0:	21fc      	movs	r1, #252	; 0xfc
 800d9c2:	2006      	movs	r0, #6
 800d9c4:	f003 fb2c 	bl	8011020 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                      ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                        
            /* Set the minimum TR1, EOF and EOF12 */
            st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 800d9c8:	2220      	movs	r2, #32
 800d9ca:	21f0      	movs	r1, #240	; 0xf0
 800d9cc:	2007      	movs	r0, #7
 800d9ce:	f003 fb27 	bl	8011020 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                      (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs | ST25R3916_REG_ISO14443B_2_no_sof  ) );


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800d9d2:	f240 2001 	movw	r0, #513	; 0x201
 800d9d6:	f7ff fa31 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800d9da:	f240 2002 	movw	r0, #514	; 0x202
 800d9de:	f7ff fa2d 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800d9e2:	e092      	b.n	800db0a <rfalSetMode+0x24a>
            
            /*******************************************************************************/    
            case RFAL_MODE_POLL_B_CTS:
                
                /* Disable wake up mode, if set */
                st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800d9e4:	2104      	movs	r1, #4
 800d9e6:	2002      	movs	r0, #2
 800d9e8:	f003 fab6 	bl	8010f58 <st25r3916ClrRegisterBits>
                
                /* Enable ISO14443B mode */
                st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 800d9ec:	2110      	movs	r1, #16
 800d9ee:	2003      	movs	r0, #3
 800d9f0:	f003 f9c8 	bl	8010d84 <st25r3916WriteRegister>
                
                /* Set the EGT, SOF, EOF and EOF */
                st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	21fc      	movs	r1, #252	; 0xfc
 800d9f8:	2006      	movs	r0, #6
 800d9fa:	f003 fb11 	bl	8011020 <st25r3916ChangeRegisterBits>
                                          (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                          ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                            
                /* Set the minimum TR1, clear SOF, EOF and EOF12 */
                st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 800d9fe:	2230      	movs	r2, #48	; 0x30
 800da00:	21f0      	movs	r1, #240	; 0xf0
 800da02:	2007      	movs	r0, #7
 800da04:	f003 fb0c 	bl	8011020 <st25r3916ChangeRegisterBits>
                                          (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                          (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof ) );


                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800da08:	f240 2001 	movw	r0, #513	; 0x201
 800da0c:	f7ff fa16 	bl	800ce3c <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800da10:	f240 2002 	movw	r0, #514	; 0x202
 800da14:	f7ff fa12 	bl	800ce3c <rfalSetAnalogConfig>
                break;
 800da18:	e077      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCF:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800da1a:	2104      	movs	r1, #4
 800da1c:	2002      	movs	r0, #2
 800da1e:	f003 fa9b 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable FeliCa mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_felica );
 800da22:	2118      	movs	r1, #24
 800da24:	2003      	movs	r0, #3
 800da26:	f003 f9ad 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800da2a:	f240 4001 	movw	r0, #1025	; 0x401
 800da2e:	f7ff fa05 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800da32:	f240 4002 	movw	r0, #1026	; 0x402
 800da36:	f7ff fa01 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800da3a:	e066      	b.n	800db0a <rfalSetMode+0x24a>
            #if !RFAL_FEATURE_NFCV
                return ERR_DISABLED;
            #else
                
                /* Disable wake up mode, if set */
                st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800da3c:	2104      	movs	r1, #4
 800da3e:	2002      	movs	r0, #2
 800da40:	f003 fa8a 	bl	8010f58 <st25r3916ClrRegisterBits>
                
                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800da44:	f241 0001 	movw	r0, #4097	; 0x1001
 800da48:	f7ff f9f8 	bl	800ce3c <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800da4c:	f241 0002 	movw	r0, #4098	; 0x1002
 800da50:	f7ff f9f4 	bl	800ce3c <rfalSetAnalogConfig>
                break;
 800da54:	e059      	b.n	800db0a <rfalSetMode+0x24a>

        /*******************************************************************************/
        case RFAL_MODE_POLL_ACTIVE_P2P:
            
            /* Set NFCIP1 active communication Initiator mode and Automatic Response RF Collision Avoidance to always after EOF */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_nfc | ST25R3916_REG_MODE_nfc_ar_eof) );
 800da56:	2102      	movs	r1, #2
 800da58:	2003      	movs	r0, #3
 800da5a:	f003 f993 	bl	8010d84 <st25r3916WriteRegister>
            
            /* External Field Detector enabled as Automatics on rfalInitialize() */ 
            
            /* Set NRT to start at end of TX (own) field */
            st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc_off );
 800da5e:	2200      	movs	r2, #0
 800da60:	2104      	movs	r1, #4
 800da62:	2012      	movs	r0, #18
 800da64:	f003 fadc 	bl	8011020 <st25r3916ChangeRegisterBits>
            
            /* Set GPT to start after end of TX, as GPT is used in active communication mode to timeout the field switching off */
            /* The field is turned off 37.76us after the end of the transmission  Trfw                                          */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( RFAL_AP2P_FIELDOFF_TRFW ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_etx_nfc );
 800da68:	2160      	movs	r1, #96	; 0x60
 800da6a:	2040      	movs	r0, #64	; 0x40
 800da6c:	f002 fd05 	bl	801047a <st25r3916SetStartGPTimer>
            
            /* Set PPon2 timer with the max time between our field Off and other peer field On : Tadt + (n x Trfw)    */
            st25r3916WriteRegister( ST25R3916_REG_PPON2, (uint8_t)rfalConv1fcTo64fc( RFAL_AP2P_FIELDON_TADTTRFW ) );
 800da70:	2180      	movs	r1, #128	; 0x80
 800da72:	2015      	movs	r0, #21
 800da74:	f003 f986 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800da78:	f640 0001 	movw	r0, #2049	; 0x801
 800da7c:	f7ff f9de 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800da80:	f640 0002 	movw	r0, #2050	; 0x802
 800da84:	f7ff f9da 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800da88:	e03f      	b.n	800db0a <rfalSetMode+0x24a>
        
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_ACTIVE_P2P:

            /* Set NFCIP1 active communication Target mode and Automatic Response RF Collision Avoidance to always after EOF */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om_targ_nfcip | ST25R3916_REG_MODE_nfc_ar_eof) );
 800da8a:	21ba      	movs	r1, #186	; 0xba
 800da8c:	2003      	movs	r0, #3
 800da8e:	f003 f979 	bl	8010d84 <st25r3916WriteRegister>
            
            /* External Field Detector enabled as Automatics on rfalInitialize() */
            
            /* Set NRT to start at end of TX (own) field */
            st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc_off );
 800da92:	2200      	movs	r2, #0
 800da94:	2104      	movs	r1, #4
 800da96:	2012      	movs	r0, #18
 800da98:	f003 fac2 	bl	8011020 <st25r3916ChangeRegisterBits>
            
            /* Set GPT to start after end of TX, as GPT is used in active communication mode to timeout the field switching off */
            /* The field is turned off 37.76us after the end of the transmission  Trfw                                          */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( RFAL_AP2P_FIELDOFF_TRFW ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_etx_nfc );
 800da9c:	2160      	movs	r1, #96	; 0x60
 800da9e:	2040      	movs	r0, #64	; 0x40
 800daa0:	f002 fceb 	bl	801047a <st25r3916SetStartGPTimer>
            
            /* Set PPon2 timer with the max time between our field Off and other peer field On : Tadt + (n x Trfw)    */
            st25r3916WriteRegister( ST25R3916_REG_PPON2, (uint8_t)rfalConv1fcTo64fc( RFAL_AP2P_FIELDON_TADTTRFW ) );
 800daa4:	2180      	movs	r1, #128	; 0x80
 800daa6:	2015      	movs	r0, #21
 800daa8:	f003 f96c 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800daac:	f648 0001 	movw	r0, #34817	; 0x8801
 800dab0:	f7ff f9c4 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800dab4:	f648 0002 	movw	r0, #34818	; 0x8802
 800dab8:	f7ff f9c0 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800dabc:	e025      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCA:

            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800dabe:	2104      	movs	r1, #4
 800dac0:	2002      	movs	r0, #2
 800dac2:	f003 fa49 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable Passive Target NFC-A mode, disable any Collision Avoidance */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_targ_nfca | ST25R3916_REG_MODE_nfc_ar_off) );
 800dac6:	2188      	movs	r1, #136	; 0x88
 800dac8:	2003      	movs	r0, #3
 800daca:	f003 f95b 	bl	8010d84 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800dace:	f248 1001 	movw	r0, #33025	; 0x8101
 800dad2:	f7ff f9b3 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800dad6:	f248 1002 	movw	r0, #33026	; 0x8102
 800dada:	f7ff f9af 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800dade:	e014      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCF:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800dae0:	2104      	movs	r1, #4
 800dae2:	2002      	movs	r0, #2
 800dae4:	f003 fa38 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            /* Enable Passive Target NFC-F mode, disable any Collision Avoidance */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_targ_nfcf | ST25R3916_REG_MODE_nfc_ar_off) );
 800dae8:	21a0      	movs	r1, #160	; 0xa0
 800daea:	2003      	movs	r0, #3
 800daec:	f003 f94a 	bl	8010d84 <st25r3916WriteRegister>
            
            
            /* Set Analog configurations for this mode */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800daf0:	f248 4001 	movw	r0, #33793	; 0x8401
 800daf4:	f7ff f9a2 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800daf8:	f248 4002 	movw	r0, #33794	; 0x8402
 800dafc:	f7ff f99e 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800db00:	e003      	b.n	800db0a <rfalSetMode+0x24a>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCB:
            return ERR_NOTSUPP;
 800db02:	2318      	movs	r3, #24
 800db04:	e013      	b.n	800db2e <rfalSetMode+0x26e>
            
        /*******************************************************************************/
        default:
            return ERR_NOT_IMPLEMENTED;
 800db06:	230f      	movs	r3, #15
 800db08:	e011      	b.n	800db2e <rfalSetMode+0x26e>
    }
    
    /* Set state as STATE_MODE_SET only if not initialized yet (PSL) */
    gRFAL.state = ((gRFAL.state < RFAL_STATE_MODE_SET) ? RFAL_STATE_MODE_SET : gRFAL.state);
 800db0a:	4b0b      	ldr	r3, [pc, #44]	; (800db38 <rfalSetMode+0x278>)
 800db0c:	781b      	ldrb	r3, [r3, #0]
 800db0e:	2b02      	cmp	r3, #2
 800db10:	bf38      	it	cc
 800db12:	2302      	movcc	r3, #2
 800db14:	b2da      	uxtb	r2, r3
 800db16:	4b08      	ldr	r3, [pc, #32]	; (800db38 <rfalSetMode+0x278>)
 800db18:	701a      	strb	r2, [r3, #0]
    gRFAL.mode  = mode;
 800db1a:	4a07      	ldr	r2, [pc, #28]	; (800db38 <rfalSetMode+0x278>)
 800db1c:	79fb      	ldrb	r3, [r7, #7]
 800db1e:	7053      	strb	r3, [r2, #1]
    
    /* Apply the given bit rate */
    return rfalSetBitRate(txBR, rxBR);
 800db20:	797a      	ldrb	r2, [r7, #5]
 800db22:	79bb      	ldrb	r3, [r7, #6]
 800db24:	4611      	mov	r1, r2
 800db26:	4618      	mov	r0, r3
 800db28:	f000 f808 	bl	800db3c <rfalSetBitRate>
 800db2c:	4603      	mov	r3, r0
}
 800db2e:	4618      	mov	r0, r3
 800db30:	3708      	adds	r7, #8
 800db32:	46bd      	mov	sp, r7
 800db34:	bd80      	pop	{r7, pc}
 800db36:	bf00      	nop
 800db38:	20000754 	.word	0x20000754

0800db3c <rfalSetBitRate>:
}


/*******************************************************************************/
ReturnCode rfalSetBitRate( rfalBitRate txBR, rfalBitRate rxBR )
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b088      	sub	sp, #32
 800db40:	af00      	add	r7, sp, #0
 800db42:	4603      	mov	r3, r0
 800db44:	460a      	mov	r2, r1
 800db46:	71fb      	strb	r3, [r7, #7]
 800db48:	4613      	mov	r3, r2
 800db4a:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 800db4c:	4ba0      	ldr	r3, [pc, #640]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db4e:	781b      	ldrb	r3, [r3, #0]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d101      	bne.n	800db58 <rfalSetBitRate+0x1c>
    {
        return ERR_WRONG_STATE;
 800db54:	2321      	movs	r3, #33	; 0x21
 800db56:	e2d2      	b.n	800e0fe <rfalSetBitRate+0x5c2>
    }
   
    /* Store the new Bit Rates */
    gRFAL.txBR = ((txBR == RFAL_BR_KEEP) ? gRFAL.txBR : txBR);
 800db58:	79fb      	ldrb	r3, [r7, #7]
 800db5a:	2bff      	cmp	r3, #255	; 0xff
 800db5c:	d102      	bne.n	800db64 <rfalSetBitRate+0x28>
 800db5e:	4b9c      	ldr	r3, [pc, #624]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db60:	789b      	ldrb	r3, [r3, #2]
 800db62:	e000      	b.n	800db66 <rfalSetBitRate+0x2a>
 800db64:	79fb      	ldrb	r3, [r7, #7]
 800db66:	4a9a      	ldr	r2, [pc, #616]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db68:	7093      	strb	r3, [r2, #2]
    gRFAL.rxBR = ((rxBR == RFAL_BR_KEEP) ? gRFAL.rxBR : rxBR);
 800db6a:	79bb      	ldrb	r3, [r7, #6]
 800db6c:	2bff      	cmp	r3, #255	; 0xff
 800db6e:	d102      	bne.n	800db76 <rfalSetBitRate+0x3a>
 800db70:	4b97      	ldr	r3, [pc, #604]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db72:	78db      	ldrb	r3, [r3, #3]
 800db74:	e000      	b.n	800db78 <rfalSetBitRate+0x3c>
 800db76:	79bb      	ldrb	r3, [r7, #6]
 800db78:	4a95      	ldr	r2, [pc, #596]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db7a:	70d3      	strb	r3, [r2, #3]
    
    /* Update the bitrate reg if not in NFCV mode (streaming) */
    if( (RFAL_MODE_POLL_NFCV != gRFAL.mode) && (RFAL_MODE_POLL_PICOPASS != gRFAL.mode) )
 800db7c:	4b94      	ldr	r3, [pc, #592]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db7e:	785b      	ldrb	r3, [r3, #1]
 800db80:	2b07      	cmp	r3, #7
 800db82:	d012      	beq.n	800dbaa <rfalSetBitRate+0x6e>
 800db84:	4b92      	ldr	r3, [pc, #584]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db86:	785b      	ldrb	r3, [r3, #1]
 800db88:	2b08      	cmp	r3, #8
 800db8a:	d00e      	beq.n	800dbaa <rfalSetBitRate+0x6e>
    {
        /* Set bit rate register */
        EXIT_ON_ERR( ret, st25r3916SetBitrate( (uint8_t)gRFAL.txBR, (uint8_t)gRFAL.rxBR ) );
 800db8c:	4b90      	ldr	r3, [pc, #576]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db8e:	789a      	ldrb	r2, [r3, #2]
 800db90:	4b8f      	ldr	r3, [pc, #572]	; (800ddd0 <rfalSetBitRate+0x294>)
 800db92:	78db      	ldrb	r3, [r3, #3]
 800db94:	4619      	mov	r1, r3
 800db96:	4610      	mov	r0, r2
 800db98:	f002 fb43 	bl	8010222 <st25r3916SetBitrate>
 800db9c:	4603      	mov	r3, r0
 800db9e:	83fb      	strh	r3, [r7, #30]
 800dba0:	8bfb      	ldrh	r3, [r7, #30]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d001      	beq.n	800dbaa <rfalSetBitRate+0x6e>
 800dba6:	8bfb      	ldrh	r3, [r7, #30]
 800dba8:	e2a9      	b.n	800e0fe <rfalSetBitRate+0x5c2>
    }
    
    
    switch( gRFAL.mode )
 800dbaa:	4b89      	ldr	r3, [pc, #548]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dbac:	785b      	ldrb	r3, [r3, #1]
 800dbae:	2b0d      	cmp	r3, #13
 800dbb0:	f200 82a2 	bhi.w	800e0f8 <rfalSetBitRate+0x5bc>
 800dbb4:	a201      	add	r2, pc, #4	; (adr r2, 800dbbc <rfalSetBitRate+0x80>)
 800dbb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbba:	bf00      	nop
 800dbbc:	0800e0f5 	.word	0x0800e0f5
 800dbc0:	0800dbf5 	.word	0x0800dbf5
 800dbc4:	0800dbf5 	.word	0x0800dbf5
 800dbc8:	0800dc7d 	.word	0x0800dc7d
 800dbcc:	0800dc7d 	.word	0x0800dc7d
 800dbd0:	0800dc7d 	.word	0x0800dc7d
 800dbd4:	0800dd0d 	.word	0x0800dd0d
 800dbd8:	0800dd9d 	.word	0x0800dd9d
 800dbdc:	0800dd9d 	.word	0x0800dd9d
 800dbe0:	0800ded1 	.word	0x0800ded1
 800dbe4:	0800dfe1 	.word	0x0800dfe1
 800dbe8:	0800e0f5 	.word	0x0800e0f5
 800dbec:	0800e075 	.word	0x0800e075
 800dbf0:	0800df61 	.word	0x0800df61
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
        case RFAL_MODE_POLL_NFCA_T1T:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 800dbf4:	2008      	movs	r0, #8
 800dbf6:	f7ff f921 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800dbfa:	4b75      	ldr	r3, [pc, #468]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dbfc:	789b      	ldrb	r3, [r3, #2]
 800dbfe:	2bea      	cmp	r3, #234	; 0xea
 800dc00:	d90c      	bls.n	800dc1c <rfalSetBitRate+0xe0>
 800dc02:	4b73      	ldr	r3, [pc, #460]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc04:	789b      	ldrb	r3, [r3, #2]
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	011b      	lsls	r3, r3, #4
 800dc0a:	b29b      	uxth	r3, r3
 800dc0c:	b2db      	uxtb	r3, r3
 800dc0e:	b29b      	uxth	r3, r3
 800dc10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dc14:	f043 0301 	orr.w	r3, r3, #1
 800dc18:	b29b      	uxth	r3, r3
 800dc1a:	e00d      	b.n	800dc38 <rfalSetBitRate+0xfc>
 800dc1c:	4b6c      	ldr	r3, [pc, #432]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc1e:	789b      	ldrb	r3, [r3, #2]
 800dc20:	b29b      	uxth	r3, r3
 800dc22:	3301      	adds	r3, #1
 800dc24:	b29b      	uxth	r3, r3
 800dc26:	011b      	lsls	r3, r3, #4
 800dc28:	b29b      	uxth	r3, r3
 800dc2a:	b2db      	uxtb	r3, r3
 800dc2c:	b29b      	uxth	r3, r3
 800dc2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dc32:	f043 0301 	orr.w	r3, r3, #1
 800dc36:	b29b      	uxth	r3, r3
 800dc38:	4618      	mov	r0, r3
 800dc3a:	f7ff f8ff 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800dc3e:	4b64      	ldr	r3, [pc, #400]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc40:	78db      	ldrb	r3, [r3, #3]
 800dc42:	2bea      	cmp	r3, #234	; 0xea
 800dc44:	d90a      	bls.n	800dc5c <rfalSetBitRate+0x120>
 800dc46:	4b62      	ldr	r3, [pc, #392]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc48:	78db      	ldrb	r3, [r3, #3]
 800dc4a:	b29b      	uxth	r3, r3
 800dc4c:	011b      	lsls	r3, r3, #4
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	e00b      	b.n	800dc74 <rfalSetBitRate+0x138>
 800dc5c:	4b5c      	ldr	r3, [pc, #368]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc5e:	78db      	ldrb	r3, [r3, #3]
 800dc60:	b29b      	uxth	r3, r3
 800dc62:	3301      	adds	r3, #1
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	011b      	lsls	r3, r3, #4
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	b2db      	uxtb	r3, r3
 800dc6c:	b29b      	uxth	r3, r3
 800dc6e:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 800dc72:	b29b      	uxth	r3, r3
 800dc74:	4618      	mov	r0, r3
 800dc76:	f7ff f8e1 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800dc7a:	e23f      	b.n	800e0fc <rfalSetBitRate+0x5c0>
        case RFAL_MODE_POLL_NFCB:
        case RFAL_MODE_POLL_B_PRIME:
        case RFAL_MODE_POLL_B_CTS:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 800dc7c:	2008      	movs	r0, #8
 800dc7e:	f7ff f8dd 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800dc82:	4b53      	ldr	r3, [pc, #332]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc84:	789b      	ldrb	r3, [r3, #2]
 800dc86:	2bea      	cmp	r3, #234	; 0xea
 800dc88:	d90c      	bls.n	800dca4 <rfalSetBitRate+0x168>
 800dc8a:	4b51      	ldr	r3, [pc, #324]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dc8c:	789b      	ldrb	r3, [r3, #2]
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	011b      	lsls	r3, r3, #4
 800dc92:	b29b      	uxth	r3, r3
 800dc94:	b2db      	uxtb	r3, r3
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dc9c:	f043 0301 	orr.w	r3, r3, #1
 800dca0:	b29b      	uxth	r3, r3
 800dca2:	e00d      	b.n	800dcc0 <rfalSetBitRate+0x184>
 800dca4:	4b4a      	ldr	r3, [pc, #296]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dca6:	789b      	ldrb	r3, [r3, #2]
 800dca8:	b29b      	uxth	r3, r3
 800dcaa:	3301      	adds	r3, #1
 800dcac:	b29b      	uxth	r3, r3
 800dcae:	011b      	lsls	r3, r3, #4
 800dcb0:	b29b      	uxth	r3, r3
 800dcb2:	b2db      	uxtb	r3, r3
 800dcb4:	b29b      	uxth	r3, r3
 800dcb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dcba:	f043 0301 	orr.w	r3, r3, #1
 800dcbe:	b29b      	uxth	r3, r3
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7ff f8bb 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800dcc6:	4b42      	ldr	r3, [pc, #264]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dcc8:	78db      	ldrb	r3, [r3, #3]
 800dcca:	2bea      	cmp	r3, #234	; 0xea
 800dccc:	d90c      	bls.n	800dce8 <rfalSetBitRate+0x1ac>
 800dcce:	4b40      	ldr	r3, [pc, #256]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dcd0:	78db      	ldrb	r3, [r3, #3]
 800dcd2:	b29b      	uxth	r3, r3
 800dcd4:	011b      	lsls	r3, r3, #4
 800dcd6:	b29b      	uxth	r3, r3
 800dcd8:	b2db      	uxtb	r3, r3
 800dcda:	b29b      	uxth	r3, r3
 800dcdc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dce0:	f043 0302 	orr.w	r3, r3, #2
 800dce4:	b29b      	uxth	r3, r3
 800dce6:	e00d      	b.n	800dd04 <rfalSetBitRate+0x1c8>
 800dce8:	4b39      	ldr	r3, [pc, #228]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dcea:	78db      	ldrb	r3, [r3, #3]
 800dcec:	b29b      	uxth	r3, r3
 800dcee:	3301      	adds	r3, #1
 800dcf0:	b29b      	uxth	r3, r3
 800dcf2:	011b      	lsls	r3, r3, #4
 800dcf4:	b29b      	uxth	r3, r3
 800dcf6:	b2db      	uxtb	r3, r3
 800dcf8:	b29b      	uxth	r3, r3
 800dcfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dcfe:	f043 0302 	orr.w	r3, r3, #2
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7ff f899 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800dd0a:	e1f7      	b.n	800e0fc <rfalSetBitRate+0x5c0>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCF:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 800dd0c:	2008      	movs	r0, #8
 800dd0e:	f7ff f895 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800dd12:	4b2f      	ldr	r3, [pc, #188]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd14:	789b      	ldrb	r3, [r3, #2]
 800dd16:	2bea      	cmp	r3, #234	; 0xea
 800dd18:	d90c      	bls.n	800dd34 <rfalSetBitRate+0x1f8>
 800dd1a:	4b2d      	ldr	r3, [pc, #180]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd1c:	789b      	ldrb	r3, [r3, #2]
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	011b      	lsls	r3, r3, #4
 800dd22:	b29b      	uxth	r3, r3
 800dd24:	b2db      	uxtb	r3, r3
 800dd26:	b29b      	uxth	r3, r3
 800dd28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dd2c:	f043 0301 	orr.w	r3, r3, #1
 800dd30:	b29b      	uxth	r3, r3
 800dd32:	e00d      	b.n	800dd50 <rfalSetBitRate+0x214>
 800dd34:	4b26      	ldr	r3, [pc, #152]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd36:	789b      	ldrb	r3, [r3, #2]
 800dd38:	b29b      	uxth	r3, r3
 800dd3a:	3301      	adds	r3, #1
 800dd3c:	b29b      	uxth	r3, r3
 800dd3e:	011b      	lsls	r3, r3, #4
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	b2db      	uxtb	r3, r3
 800dd44:	b29b      	uxth	r3, r3
 800dd46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dd4a:	f043 0301 	orr.w	r3, r3, #1
 800dd4e:	b29b      	uxth	r3, r3
 800dd50:	4618      	mov	r0, r3
 800dd52:	f7ff f873 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800dd56:	4b1e      	ldr	r3, [pc, #120]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd58:	78db      	ldrb	r3, [r3, #3]
 800dd5a:	2bea      	cmp	r3, #234	; 0xea
 800dd5c:	d90c      	bls.n	800dd78 <rfalSetBitRate+0x23c>
 800dd5e:	4b1c      	ldr	r3, [pc, #112]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd60:	78db      	ldrb	r3, [r3, #3]
 800dd62:	b29b      	uxth	r3, r3
 800dd64:	011b      	lsls	r3, r3, #4
 800dd66:	b29b      	uxth	r3, r3
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dd70:	f043 0302 	orr.w	r3, r3, #2
 800dd74:	b29b      	uxth	r3, r3
 800dd76:	e00d      	b.n	800dd94 <rfalSetBitRate+0x258>
 800dd78:	4b15      	ldr	r3, [pc, #84]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd7a:	78db      	ldrb	r3, [r3, #3]
 800dd7c:	b29b      	uxth	r3, r3
 800dd7e:	3301      	adds	r3, #1
 800dd80:	b29b      	uxth	r3, r3
 800dd82:	011b      	lsls	r3, r3, #4
 800dd84:	b29b      	uxth	r3, r3
 800dd86:	b2db      	uxtb	r3, r3
 800dd88:	b29b      	uxth	r3, r3
 800dd8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dd8e:	f043 0302 	orr.w	r3, r3, #2
 800dd92:	b29b      	uxth	r3, r3
 800dd94:	4618      	mov	r0, r3
 800dd96:	f7ff f851 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800dd9a:	e1af      	b.n	800e0fc <rfalSetBitRate+0x5c0>
            
            #if !RFAL_FEATURE_NFCV
                return ERR_DISABLED;
            #else
            
                if( ((gRFAL.rxBR != RFAL_BR_26p48) && (gRFAL.rxBR != RFAL_BR_52p97) && (gRFAL.rxBR != RFAL_BR_106) && (gRFAL.rxBR != RFAL_BR_212))
 800dd9c:	4b0c      	ldr	r3, [pc, #48]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dd9e:	78db      	ldrb	r3, [r3, #3]
 800dda0:	2bec      	cmp	r3, #236	; 0xec
 800dda2:	d00b      	beq.n	800ddbc <rfalSetBitRate+0x280>
 800dda4:	4b0a      	ldr	r3, [pc, #40]	; (800ddd0 <rfalSetBitRate+0x294>)
 800dda6:	78db      	ldrb	r3, [r3, #3]
 800dda8:	2beb      	cmp	r3, #235	; 0xeb
 800ddaa:	d007      	beq.n	800ddbc <rfalSetBitRate+0x280>
 800ddac:	4b08      	ldr	r3, [pc, #32]	; (800ddd0 <rfalSetBitRate+0x294>)
 800ddae:	78db      	ldrb	r3, [r3, #3]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d003      	beq.n	800ddbc <rfalSetBitRate+0x280>
 800ddb4:	4b06      	ldr	r3, [pc, #24]	; (800ddd0 <rfalSetBitRate+0x294>)
 800ddb6:	78db      	ldrb	r3, [r3, #3]
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d107      	bne.n	800ddcc <rfalSetBitRate+0x290>
                        || ((gRFAL.txBR != RFAL_BR_1p66) && (gRFAL.txBR != RFAL_BR_26p48)) )
 800ddbc:	4b04      	ldr	r3, [pc, #16]	; (800ddd0 <rfalSetBitRate+0x294>)
 800ddbe:	789b      	ldrb	r3, [r3, #2]
 800ddc0:	2bed      	cmp	r3, #237	; 0xed
 800ddc2:	d007      	beq.n	800ddd4 <rfalSetBitRate+0x298>
 800ddc4:	4b02      	ldr	r3, [pc, #8]	; (800ddd0 <rfalSetBitRate+0x294>)
 800ddc6:	789b      	ldrb	r3, [r3, #2]
 800ddc8:	2bec      	cmp	r3, #236	; 0xec
 800ddca:	d003      	beq.n	800ddd4 <rfalSetBitRate+0x298>
                {
                    return ERR_PARAM;
 800ddcc:	2307      	movs	r3, #7
 800ddce:	e196      	b.n	800e0fe <rfalSetBitRate+0x5c2>
 800ddd0:	20000754 	.word	0x20000754
                {
                    const struct iso15693StreamConfig *isoStreamConfig;
                    struct st25r3916StreamConfig      streamConf;
                    iso15693PhyConfig_t                config;
                    
                    config.coding     = (( gRFAL.txBR == RFAL_BR_1p66  ) ? ISO15693_VCD_CODING_1_256 : ISO15693_VCD_CODING_1_4);
 800ddd4:	4b9a      	ldr	r3, [pc, #616]	; (800e040 <rfalSetBitRate+0x504>)
 800ddd6:	789b      	ldrb	r3, [r3, #2]
 800ddd8:	2bed      	cmp	r3, #237	; 0xed
 800ddda:	bf0c      	ite	eq
 800dddc:	2301      	moveq	r3, #1
 800ddde:	2300      	movne	r3, #0
 800dde0:	b2db      	uxtb	r3, r3
 800dde2:	733b      	strb	r3, [r7, #12]
                    switch (gRFAL.rxBR){
 800dde4:	4b96      	ldr	r3, [pc, #600]	; (800e040 <rfalSetBitRate+0x504>)
 800dde6:	78db      	ldrb	r3, [r3, #3]
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d00a      	beq.n	800de02 <rfalSetBitRate+0x2c6>
 800ddec:	2beb      	cmp	r3, #235	; 0xeb
 800ddee:	d002      	beq.n	800ddf6 <rfalSetBitRate+0x2ba>
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d003      	beq.n	800ddfc <rfalSetBitRate+0x2c0>
 800ddf4:	e008      	b.n	800de08 <rfalSetBitRate+0x2cc>
                        case RFAL_BR_52p97:
                            config.speedMode = 1;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	613b      	str	r3, [r7, #16]
                            break;
 800ddfa:	e008      	b.n	800de0e <rfalSetBitRate+0x2d2>
                        case RFAL_BR_106:
                            config.speedMode = 2;
 800ddfc:	2302      	movs	r3, #2
 800ddfe:	613b      	str	r3, [r7, #16]
                            break;
 800de00:	e005      	b.n	800de0e <rfalSetBitRate+0x2d2>
                        case RFAL_BR_212:
                            config.speedMode = 3;
 800de02:	2303      	movs	r3, #3
 800de04:	613b      	str	r3, [r7, #16]
                            break;
 800de06:	e002      	b.n	800de0e <rfalSetBitRate+0x2d2>
                        default:
                            config.speedMode = 0;
 800de08:	2300      	movs	r3, #0
 800de0a:	613b      	str	r3, [r7, #16]
                            break;
 800de0c:	bf00      	nop
                    }
                    
                    iso15693PhyConfigure(&config, &isoStreamConfig);
 800de0e:	f107 0218 	add.w	r2, r7, #24
 800de12:	f107 030c 	add.w	r3, r7, #12
 800de16:	4611      	mov	r1, r2
 800de18:	4618      	mov	r0, r3
 800de1a:	f7ff f977 	bl	800d10c <iso15693PhyConfigure>
                    
                    /* MISRA 11.3 - Cannot point directly into different object type, copy to local var */
                    streamConf.din                  = isoStreamConfig->din;
 800de1e:	69bb      	ldr	r3, [r7, #24]
 800de20:	785b      	ldrb	r3, [r3, #1]
 800de22:	757b      	strb	r3, [r7, #21]
                    streamConf.dout                 = isoStreamConfig->dout;
 800de24:	69bb      	ldr	r3, [r7, #24]
 800de26:	789b      	ldrb	r3, [r3, #2]
 800de28:	75bb      	strb	r3, [r7, #22]
                    streamConf.report_period_length = isoStreamConfig->report_period_length;
 800de2a:	69bb      	ldr	r3, [r7, #24]
 800de2c:	78db      	ldrb	r3, [r3, #3]
 800de2e:	75fb      	strb	r3, [r7, #23]
                    streamConf.useBPSK              = isoStreamConfig->useBPSK;
 800de30:	69bb      	ldr	r3, [r7, #24]
 800de32:	781b      	ldrb	r3, [r3, #0]
 800de34:	753b      	strb	r3, [r7, #20]
                    st25r3916StreamConfigure(&streamConf);
 800de36:	f107 0314 	add.w	r3, r7, #20
 800de3a:	4618      	mov	r0, r3
 800de3c:	f002 fb5b 	bl	80104f6 <st25r3916StreamConfigure>
                }
    
                /* Set Analog configurations for this bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 800de40:	2008      	movs	r0, #8
 800de42:	f7fe fffb 	bl	800ce3c <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800de46:	4b7e      	ldr	r3, [pc, #504]	; (800e040 <rfalSetBitRate+0x504>)
 800de48:	789b      	ldrb	r3, [r3, #2]
 800de4a:	2bea      	cmp	r3, #234	; 0xea
 800de4c:	d90c      	bls.n	800de68 <rfalSetBitRate+0x32c>
 800de4e:	4b7c      	ldr	r3, [pc, #496]	; (800e040 <rfalSetBitRate+0x504>)
 800de50:	789b      	ldrb	r3, [r3, #2]
 800de52:	b29b      	uxth	r3, r3
 800de54:	011b      	lsls	r3, r3, #4
 800de56:	b29b      	uxth	r3, r3
 800de58:	b2db      	uxtb	r3, r3
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800de60:	f043 0301 	orr.w	r3, r3, #1
 800de64:	b29b      	uxth	r3, r3
 800de66:	e00d      	b.n	800de84 <rfalSetBitRate+0x348>
 800de68:	4b75      	ldr	r3, [pc, #468]	; (800e040 <rfalSetBitRate+0x504>)
 800de6a:	789b      	ldrb	r3, [r3, #2]
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	3301      	adds	r3, #1
 800de70:	b29b      	uxth	r3, r3
 800de72:	011b      	lsls	r3, r3, #4
 800de74:	b29b      	uxth	r3, r3
 800de76:	b2db      	uxtb	r3, r3
 800de78:	b29b      	uxth	r3, r3
 800de7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800de7e:	f043 0301 	orr.w	r3, r3, #1
 800de82:	b29b      	uxth	r3, r3
 800de84:	4618      	mov	r0, r3
 800de86:	f7fe ffd9 	bl	800ce3c <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800de8a:	4b6d      	ldr	r3, [pc, #436]	; (800e040 <rfalSetBitRate+0x504>)
 800de8c:	78db      	ldrb	r3, [r3, #3]
 800de8e:	2bea      	cmp	r3, #234	; 0xea
 800de90:	d90c      	bls.n	800deac <rfalSetBitRate+0x370>
 800de92:	4b6b      	ldr	r3, [pc, #428]	; (800e040 <rfalSetBitRate+0x504>)
 800de94:	78db      	ldrb	r3, [r3, #3]
 800de96:	b29b      	uxth	r3, r3
 800de98:	011b      	lsls	r3, r3, #4
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	b2db      	uxtb	r3, r3
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dea4:	f043 0302 	orr.w	r3, r3, #2
 800dea8:	b29b      	uxth	r3, r3
 800deaa:	e00d      	b.n	800dec8 <rfalSetBitRate+0x38c>
 800deac:	4b64      	ldr	r3, [pc, #400]	; (800e040 <rfalSetBitRate+0x504>)
 800deae:	78db      	ldrb	r3, [r3, #3]
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	3301      	adds	r3, #1
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	011b      	lsls	r3, r3, #4
 800deb8:	b29b      	uxth	r3, r3
 800deba:	b2db      	uxtb	r3, r3
 800debc:	b29b      	uxth	r3, r3
 800debe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dec2:	f043 0302 	orr.w	r3, r3, #2
 800dec6:	b29b      	uxth	r3, r3
 800dec8:	4618      	mov	r0, r3
 800deca:	f7fe ffb7 	bl	800ce3c <rfalSetAnalogConfig>
                break;
 800dece:	e115      	b.n	800e0fc <rfalSetBitRate+0x5c0>
        
        /*******************************************************************************/
        case RFAL_MODE_POLL_ACTIVE_P2P:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 800ded0:	2008      	movs	r0, #8
 800ded2:	f7fe ffb3 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800ded6:	4b5a      	ldr	r3, [pc, #360]	; (800e040 <rfalSetBitRate+0x504>)
 800ded8:	789b      	ldrb	r3, [r3, #2]
 800deda:	2bea      	cmp	r3, #234	; 0xea
 800dedc:	d90c      	bls.n	800def8 <rfalSetBitRate+0x3bc>
 800dede:	4b58      	ldr	r3, [pc, #352]	; (800e040 <rfalSetBitRate+0x504>)
 800dee0:	789b      	ldrb	r3, [r3, #2]
 800dee2:	b29b      	uxth	r3, r3
 800dee4:	011b      	lsls	r3, r3, #4
 800dee6:	b29b      	uxth	r3, r3
 800dee8:	b2db      	uxtb	r3, r3
 800deea:	b29b      	uxth	r3, r3
 800deec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800def0:	f043 0301 	orr.w	r3, r3, #1
 800def4:	b29b      	uxth	r3, r3
 800def6:	e00d      	b.n	800df14 <rfalSetBitRate+0x3d8>
 800def8:	4b51      	ldr	r3, [pc, #324]	; (800e040 <rfalSetBitRate+0x504>)
 800defa:	789b      	ldrb	r3, [r3, #2]
 800defc:	b29b      	uxth	r3, r3
 800defe:	3301      	adds	r3, #1
 800df00:	b29b      	uxth	r3, r3
 800df02:	011b      	lsls	r3, r3, #4
 800df04:	b29b      	uxth	r3, r3
 800df06:	b2db      	uxtb	r3, r3
 800df08:	b29b      	uxth	r3, r3
 800df0a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800df0e:	f043 0301 	orr.w	r3, r3, #1
 800df12:	b29b      	uxth	r3, r3
 800df14:	4618      	mov	r0, r3
 800df16:	f7fe ff91 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800df1a:	4b49      	ldr	r3, [pc, #292]	; (800e040 <rfalSetBitRate+0x504>)
 800df1c:	78db      	ldrb	r3, [r3, #3]
 800df1e:	2bea      	cmp	r3, #234	; 0xea
 800df20:	d90c      	bls.n	800df3c <rfalSetBitRate+0x400>
 800df22:	4b47      	ldr	r3, [pc, #284]	; (800e040 <rfalSetBitRate+0x504>)
 800df24:	78db      	ldrb	r3, [r3, #3]
 800df26:	b29b      	uxth	r3, r3
 800df28:	011b      	lsls	r3, r3, #4
 800df2a:	b29b      	uxth	r3, r3
 800df2c:	b2db      	uxtb	r3, r3
 800df2e:	b29b      	uxth	r3, r3
 800df30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800df34:	f043 0302 	orr.w	r3, r3, #2
 800df38:	b29b      	uxth	r3, r3
 800df3a:	e00d      	b.n	800df58 <rfalSetBitRate+0x41c>
 800df3c:	4b40      	ldr	r3, [pc, #256]	; (800e040 <rfalSetBitRate+0x504>)
 800df3e:	78db      	ldrb	r3, [r3, #3]
 800df40:	b29b      	uxth	r3, r3
 800df42:	3301      	adds	r3, #1
 800df44:	b29b      	uxth	r3, r3
 800df46:	011b      	lsls	r3, r3, #4
 800df48:	b29b      	uxth	r3, r3
 800df4a:	b2db      	uxtb	r3, r3
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800df52:	f043 0302 	orr.w	r3, r3, #2
 800df56:	b29b      	uxth	r3, r3
 800df58:	4618      	mov	r0, r3
 800df5a:	f7fe ff6f 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800df5e:	e0cd      	b.n	800e0fc <rfalSetBitRate+0x5c0>
        
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_ACTIVE_P2P:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 800df60:	2009      	movs	r0, #9
 800df62:	f7fe ff6b 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800df66:	4b36      	ldr	r3, [pc, #216]	; (800e040 <rfalSetBitRate+0x504>)
 800df68:	789b      	ldrb	r3, [r3, #2]
 800df6a:	2bea      	cmp	r3, #234	; 0xea
 800df6c:	d90a      	bls.n	800df84 <rfalSetBitRate+0x448>
 800df6e:	4b34      	ldr	r3, [pc, #208]	; (800e040 <rfalSetBitRate+0x504>)
 800df70:	789b      	ldrb	r3, [r3, #2]
 800df72:	b29b      	uxth	r3, r3
 800df74:	011b      	lsls	r3, r3, #4
 800df76:	b29b      	uxth	r3, r3
 800df78:	b2db      	uxtb	r3, r3
 800df7a:	b29a      	uxth	r2, r3
 800df7c:	4b31      	ldr	r3, [pc, #196]	; (800e044 <rfalSetBitRate+0x508>)
 800df7e:	4313      	orrs	r3, r2
 800df80:	b29b      	uxth	r3, r3
 800df82:	e00b      	b.n	800df9c <rfalSetBitRate+0x460>
 800df84:	4b2e      	ldr	r3, [pc, #184]	; (800e040 <rfalSetBitRate+0x504>)
 800df86:	789b      	ldrb	r3, [r3, #2]
 800df88:	b29b      	uxth	r3, r3
 800df8a:	3301      	adds	r3, #1
 800df8c:	b29b      	uxth	r3, r3
 800df8e:	011b      	lsls	r3, r3, #4
 800df90:	b29b      	uxth	r3, r3
 800df92:	b2db      	uxtb	r3, r3
 800df94:	b29a      	uxth	r2, r3
 800df96:	4b2b      	ldr	r3, [pc, #172]	; (800e044 <rfalSetBitRate+0x508>)
 800df98:	4313      	orrs	r3, r2
 800df9a:	b29b      	uxth	r3, r3
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7fe ff4d 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800dfa2:	4b27      	ldr	r3, [pc, #156]	; (800e040 <rfalSetBitRate+0x504>)
 800dfa4:	78db      	ldrb	r3, [r3, #3]
 800dfa6:	2bea      	cmp	r3, #234	; 0xea
 800dfa8:	d90a      	bls.n	800dfc0 <rfalSetBitRate+0x484>
 800dfaa:	4b25      	ldr	r3, [pc, #148]	; (800e040 <rfalSetBitRate+0x504>)
 800dfac:	78db      	ldrb	r3, [r3, #3]
 800dfae:	b29b      	uxth	r3, r3
 800dfb0:	011b      	lsls	r3, r3, #4
 800dfb2:	b29b      	uxth	r3, r3
 800dfb4:	b2db      	uxtb	r3, r3
 800dfb6:	b29a      	uxth	r2, r3
 800dfb8:	4b23      	ldr	r3, [pc, #140]	; (800e048 <rfalSetBitRate+0x50c>)
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	e00b      	b.n	800dfd8 <rfalSetBitRate+0x49c>
 800dfc0:	4b1f      	ldr	r3, [pc, #124]	; (800e040 <rfalSetBitRate+0x504>)
 800dfc2:	78db      	ldrb	r3, [r3, #3]
 800dfc4:	b29b      	uxth	r3, r3
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	b29b      	uxth	r3, r3
 800dfca:	011b      	lsls	r3, r3, #4
 800dfcc:	b29b      	uxth	r3, r3
 800dfce:	b2db      	uxtb	r3, r3
 800dfd0:	b29a      	uxth	r2, r3
 800dfd2:	4b1d      	ldr	r3, [pc, #116]	; (800e048 <rfalSetBitRate+0x50c>)
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	b29b      	uxth	r3, r3
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f7fe ff2f 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800dfde:	e08d      	b.n	800e0fc <rfalSetBitRate+0x5c0>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCA:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 800dfe0:	2009      	movs	r0, #9
 800dfe2:	f7fe ff2b 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800dfe6:	4b16      	ldr	r3, [pc, #88]	; (800e040 <rfalSetBitRate+0x504>)
 800dfe8:	789b      	ldrb	r3, [r3, #2]
 800dfea:	2bea      	cmp	r3, #234	; 0xea
 800dfec:	d90a      	bls.n	800e004 <rfalSetBitRate+0x4c8>
 800dfee:	4b14      	ldr	r3, [pc, #80]	; (800e040 <rfalSetBitRate+0x504>)
 800dff0:	789b      	ldrb	r3, [r3, #2]
 800dff2:	b29b      	uxth	r3, r3
 800dff4:	011b      	lsls	r3, r3, #4
 800dff6:	b29b      	uxth	r3, r3
 800dff8:	b2db      	uxtb	r3, r3
 800dffa:	b29a      	uxth	r2, r3
 800dffc:	4b13      	ldr	r3, [pc, #76]	; (800e04c <rfalSetBitRate+0x510>)
 800dffe:	4313      	orrs	r3, r2
 800e000:	b29b      	uxth	r3, r3
 800e002:	e00b      	b.n	800e01c <rfalSetBitRate+0x4e0>
 800e004:	4b0e      	ldr	r3, [pc, #56]	; (800e040 <rfalSetBitRate+0x504>)
 800e006:	789b      	ldrb	r3, [r3, #2]
 800e008:	b29b      	uxth	r3, r3
 800e00a:	3301      	adds	r3, #1
 800e00c:	b29b      	uxth	r3, r3
 800e00e:	011b      	lsls	r3, r3, #4
 800e010:	b29b      	uxth	r3, r3
 800e012:	b2db      	uxtb	r3, r3
 800e014:	b29a      	uxth	r2, r3
 800e016:	4b0d      	ldr	r3, [pc, #52]	; (800e04c <rfalSetBitRate+0x510>)
 800e018:	4313      	orrs	r3, r2
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	4618      	mov	r0, r3
 800e01e:	f7fe ff0d 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800e022:	4b07      	ldr	r3, [pc, #28]	; (800e040 <rfalSetBitRate+0x504>)
 800e024:	78db      	ldrb	r3, [r3, #3]
 800e026:	2bea      	cmp	r3, #234	; 0xea
 800e028:	d914      	bls.n	800e054 <rfalSetBitRate+0x518>
 800e02a:	4b05      	ldr	r3, [pc, #20]	; (800e040 <rfalSetBitRate+0x504>)
 800e02c:	78db      	ldrb	r3, [r3, #3]
 800e02e:	b29b      	uxth	r3, r3
 800e030:	011b      	lsls	r3, r3, #4
 800e032:	b29b      	uxth	r3, r3
 800e034:	b2db      	uxtb	r3, r3
 800e036:	b29a      	uxth	r2, r3
 800e038:	4b05      	ldr	r3, [pc, #20]	; (800e050 <rfalSetBitRate+0x514>)
 800e03a:	4313      	orrs	r3, r2
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	e015      	b.n	800e06c <rfalSetBitRate+0x530>
 800e040:	20000754 	.word	0x20000754
 800e044:	ffff8801 	.word	0xffff8801
 800e048:	ffff8802 	.word	0xffff8802
 800e04c:	ffff8101 	.word	0xffff8101
 800e050:	ffff8102 	.word	0xffff8102
 800e054:	4b2c      	ldr	r3, [pc, #176]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e056:	78db      	ldrb	r3, [r3, #3]
 800e058:	b29b      	uxth	r3, r3
 800e05a:	3301      	adds	r3, #1
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	011b      	lsls	r3, r3, #4
 800e060:	b29b      	uxth	r3, r3
 800e062:	b2db      	uxtb	r3, r3
 800e064:	b29a      	uxth	r2, r3
 800e066:	4b29      	ldr	r3, [pc, #164]	; (800e10c <rfalSetBitRate+0x5d0>)
 800e068:	4313      	orrs	r3, r2
 800e06a:	b29b      	uxth	r3, r3
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7fe fee5 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800e072:	e043      	b.n	800e0fc <rfalSetBitRate+0x5c0>
                
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCF:
                        
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 800e074:	2009      	movs	r0, #9
 800e076:	f7fe fee1 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800e07a:	4b23      	ldr	r3, [pc, #140]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e07c:	789b      	ldrb	r3, [r3, #2]
 800e07e:	2bea      	cmp	r3, #234	; 0xea
 800e080:	d90a      	bls.n	800e098 <rfalSetBitRate+0x55c>
 800e082:	4b21      	ldr	r3, [pc, #132]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e084:	789b      	ldrb	r3, [r3, #2]
 800e086:	b29b      	uxth	r3, r3
 800e088:	011b      	lsls	r3, r3, #4
 800e08a:	b29b      	uxth	r3, r3
 800e08c:	b2db      	uxtb	r3, r3
 800e08e:	b29a      	uxth	r2, r3
 800e090:	4b1f      	ldr	r3, [pc, #124]	; (800e110 <rfalSetBitRate+0x5d4>)
 800e092:	4313      	orrs	r3, r2
 800e094:	b29b      	uxth	r3, r3
 800e096:	e00b      	b.n	800e0b0 <rfalSetBitRate+0x574>
 800e098:	4b1b      	ldr	r3, [pc, #108]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e09a:	789b      	ldrb	r3, [r3, #2]
 800e09c:	b29b      	uxth	r3, r3
 800e09e:	3301      	adds	r3, #1
 800e0a0:	b29b      	uxth	r3, r3
 800e0a2:	011b      	lsls	r3, r3, #4
 800e0a4:	b29b      	uxth	r3, r3
 800e0a6:	b2db      	uxtb	r3, r3
 800e0a8:	b29a      	uxth	r2, r3
 800e0aa:	4b19      	ldr	r3, [pc, #100]	; (800e110 <rfalSetBitRate+0x5d4>)
 800e0ac:	4313      	orrs	r3, r2
 800e0ae:	b29b      	uxth	r3, r3
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f7fe fec3 	bl	800ce3c <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800e0b6:	4b14      	ldr	r3, [pc, #80]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e0b8:	78db      	ldrb	r3, [r3, #3]
 800e0ba:	2bea      	cmp	r3, #234	; 0xea
 800e0bc:	d90a      	bls.n	800e0d4 <rfalSetBitRate+0x598>
 800e0be:	4b12      	ldr	r3, [pc, #72]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e0c0:	78db      	ldrb	r3, [r3, #3]
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	011b      	lsls	r3, r3, #4
 800e0c6:	b29b      	uxth	r3, r3
 800e0c8:	b2db      	uxtb	r3, r3
 800e0ca:	b29a      	uxth	r2, r3
 800e0cc:	4b11      	ldr	r3, [pc, #68]	; (800e114 <rfalSetBitRate+0x5d8>)
 800e0ce:	4313      	orrs	r3, r2
 800e0d0:	b29b      	uxth	r3, r3
 800e0d2:	e00b      	b.n	800e0ec <rfalSetBitRate+0x5b0>
 800e0d4:	4b0c      	ldr	r3, [pc, #48]	; (800e108 <rfalSetBitRate+0x5cc>)
 800e0d6:	78db      	ldrb	r3, [r3, #3]
 800e0d8:	b29b      	uxth	r3, r3
 800e0da:	3301      	adds	r3, #1
 800e0dc:	b29b      	uxth	r3, r3
 800e0de:	011b      	lsls	r3, r3, #4
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	b2db      	uxtb	r3, r3
 800e0e4:	b29a      	uxth	r2, r3
 800e0e6:	4b0b      	ldr	r3, [pc, #44]	; (800e114 <rfalSetBitRate+0x5d8>)
 800e0e8:	4313      	orrs	r3, r2
 800e0ea:	b29b      	uxth	r3, r3
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f7fe fea5 	bl	800ce3c <rfalSetAnalogConfig>
            break;
 800e0f2:	e003      	b.n	800e0fc <rfalSetBitRate+0x5c0>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCB:
        case RFAL_MODE_NONE:
            return ERR_WRONG_STATE;
 800e0f4:	2321      	movs	r3, #33	; 0x21
 800e0f6:	e002      	b.n	800e0fe <rfalSetBitRate+0x5c2>
            
        /*******************************************************************************/
        default:
            return ERR_NOT_IMPLEMENTED;
 800e0f8:	230f      	movs	r3, #15
 800e0fa:	e000      	b.n	800e0fe <rfalSetBitRate+0x5c2>
    }
    
    return ERR_NONE;
 800e0fc:	2300      	movs	r3, #0
}
 800e0fe:	4618      	mov	r0, r3
 800e100:	3720      	adds	r7, #32
 800e102:	46bd      	mov	sp, r7
 800e104:	bd80      	pop	{r7, pc}
 800e106:	bf00      	nop
 800e108:	20000754 	.word	0x20000754
 800e10c:	ffff8102 	.word	0xffff8102
 800e110:	ffff8401 	.word	0xffff8401
 800e114:	ffff8402 	.word	0xffff8402

0800e118 <rfalSetErrorHandling>:
}


/*******************************************************************************/
void rfalSetErrorHandling( rfalEHandling eHandling )
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b082      	sub	sp, #8
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	4603      	mov	r3, r0
 800e120:	71fb      	strb	r3, [r7, #7]
    switch(eHandling)
 800e122:	79fb      	ldrb	r3, [r7, #7]
 800e124:	2b00      	cmp	r3, #0
 800e126:	db0f      	blt.n	800e148 <rfalSetErrorHandling+0x30>
 800e128:	2b01      	cmp	r3, #1
 800e12a:	dd02      	ble.n	800e132 <rfalSetErrorHandling+0x1a>
 800e12c:	2b02      	cmp	r3, #2
 800e12e:	d005      	beq.n	800e13c <rfalSetErrorHandling+0x24>
                                 (ST25R3916_REG_EMD_SUP_CONF_emd_emv_on | ST25R3916_REG_EMD_SUP_CONF_emd_crc_prot_off | ST25R3916_REG_EMD_SUP_CONF_emd_res_bits_off | RFAL_EMVCO_RX_MAXLEN) );
#endif /* RFAL_SW_EMD */
            break;
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800e130:	e00a      	b.n	800e148 <rfalSetErrorHandling+0x30>
            st25r3916ClrRegisterBits( ST25R3916_REG_EMD_SUP_CONF, ST25R3916_REG_EMD_SUP_CONF_emd_emv );
 800e132:	2180      	movs	r1, #128	; 0x80
 800e134:	2045      	movs	r0, #69	; 0x45
 800e136:	f002 ff0f 	bl	8010f58 <st25r3916ClrRegisterBits>
            break;
 800e13a:	e006      	b.n	800e14a <rfalSetErrorHandling+0x32>
            st25r3916ModifyRegister( ST25R3916_REG_EMD_SUP_CONF, 
 800e13c:	2284      	movs	r2, #132	; 0x84
 800e13e:	21bf      	movs	r1, #191	; 0xbf
 800e140:	2045      	movs	r0, #69	; 0x45
 800e142:	f002 ff84 	bl	801104e <st25r3916ModifyRegister>
            break;
 800e146:	e000      	b.n	800e14a <rfalSetErrorHandling+0x32>
            break;
 800e148:	bf00      	nop
    }

    gRFAL.conf.eHandling = eHandling;
 800e14a:	4a03      	ldr	r2, [pc, #12]	; (800e158 <rfalSetErrorHandling+0x40>)
 800e14c:	79fb      	ldrb	r3, [r7, #7]
 800e14e:	71d3      	strb	r3, [r2, #7]
}
 800e150:	bf00      	nop
 800e152:	3708      	adds	r7, #8
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}
 800e158:	20000754 	.word	0x20000754

0800e15c <rfalSetFDTPoll>:
}


/*******************************************************************************/
void rfalSetFDTPoll( uint32_t FDTPoll )
{
 800e15c:	b480      	push	{r7}
 800e15e:	b083      	sub	sp, #12
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTPoll = MIN( FDTPoll, RFAL_ST25R3916_GPT_MAX_1FC );
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	4a06      	ldr	r2, [pc, #24]	; (800e180 <rfalSetFDTPoll+0x24>)
 800e168:	4293      	cmp	r3, r2
 800e16a:	bf28      	it	cs
 800e16c:	4613      	movcs	r3, r2
 800e16e:	4a05      	ldr	r2, [pc, #20]	; (800e184 <rfalSetFDTPoll+0x28>)
 800e170:	6113      	str	r3, [r2, #16]
}
 800e172:	bf00      	nop
 800e174:	370c      	adds	r7, #12
 800e176:	46bd      	mov	sp, r7
 800e178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17c:	4770      	bx	lr
 800e17e:	bf00      	nop
 800e180:	0007fff8 	.word	0x0007fff8
 800e184:	20000754 	.word	0x20000754

0800e188 <rfalSetFDTListen>:
}


/*******************************************************************************/
void rfalSetFDTListen( uint32_t FDTListen )
{
 800e188:	b480      	push	{r7}
 800e18a:	b083      	sub	sp, #12
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTListen = MIN( FDTListen, RFAL_ST25R3916_MRT_MAX_1FC );
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	f5b3 5f7f 	cmp.w	r3, #16320	; 0x3fc0
 800e196:	bf28      	it	cs
 800e198:	f44f 537f 	movcs.w	r3, #16320	; 0x3fc0
 800e19c:	4a03      	ldr	r2, [pc, #12]	; (800e1ac <rfalSetFDTListen+0x24>)
 800e19e:	60d3      	str	r3, [r2, #12]
}
 800e1a0:	bf00      	nop
 800e1a2:	370c      	adds	r7, #12
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr
 800e1ac:	20000754 	.word	0x20000754

0800e1b0 <rfalSetGT>:
}


/*******************************************************************************/
void rfalSetGT( uint32_t GT )
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b083      	sub	sp, #12
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
    gRFAL.timings.GT = MIN( GT, RFAL_ST25R3916_GT_MAX_1FC );
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	4a06      	ldr	r2, [pc, #24]	; (800e1d4 <rfalSetGT+0x24>)
 800e1bc:	4293      	cmp	r3, r2
 800e1be:	bf28      	it	cs
 800e1c0:	4613      	movcs	r3, r2
 800e1c2:	4a05      	ldr	r2, [pc, #20]	; (800e1d8 <rfalSetGT+0x28>)
 800e1c4:	6093      	str	r3, [r2, #8]
}
 800e1c6:	bf00      	nop
 800e1c8:	370c      	adds	r7, #12
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr
 800e1d2:	bf00      	nop
 800e1d4:	040a8bc0 	.word	0x040a8bc0
 800e1d8:	20000754 	.word	0x20000754

0800e1dc <rfalIsGTExpired>:
}


/*******************************************************************************/
bool rfalIsGTExpired( void )
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	af00      	add	r7, sp, #0
    if( gRFAL.tmr.GT != RFAL_TIMING_NONE )
 800e1e0:	4b09      	ldr	r3, [pc, #36]	; (800e208 <rfalIsGTExpired+0x2c>)
 800e1e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d00c      	beq.n	800e202 <rfalIsGTExpired+0x26>
    {
        if( !rfalTimerisExpired( gRFAL.tmr.GT ) )
 800e1e8:	4b07      	ldr	r3, [pc, #28]	; (800e208 <rfalIsGTExpired+0x2c>)
 800e1ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7f6 fa9f 	bl	8004730 <timerIsExpired>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	f083 0301 	eor.w	r3, r3, #1
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d001      	beq.n	800e202 <rfalIsGTExpired+0x26>
        {
            return false;
 800e1fe:	2300      	movs	r3, #0
 800e200:	e000      	b.n	800e204 <rfalIsGTExpired+0x28>
        }
    }    
    return true;
 800e202:	2301      	movs	r3, #1
}
 800e204:	4618      	mov	r0, r3
 800e206:	bd80      	pop	{r7, pc}
 800e208:	20000754 	.word	0x20000754

0800e20c <rfalFieldOnAndStartGT>:


/*******************************************************************************/
ReturnCode rfalFieldOnAndStartGT( void )
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b082      	sub	sp, #8
 800e210:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* Check if RFAL has been initialized (Oscillator should be running) and also
     * if a direct register access has been performed and left the Oscillator Off */
    if( !st25r3916IsOscOn() || (gRFAL.state < RFAL_STATE_INIT) )
 800e212:	2280      	movs	r2, #128	; 0x80
 800e214:	2180      	movs	r1, #128	; 0x80
 800e216:	2002      	movs	r0, #2
 800e218:	f002 ff86 	bl	8011128 <st25r3916CheckReg>
 800e21c:	4603      	mov	r3, r0
 800e21e:	f083 0301 	eor.w	r3, r3, #1
 800e222:	b2db      	uxtb	r3, r3
 800e224:	2b00      	cmp	r3, #0
 800e226:	d103      	bne.n	800e230 <rfalFieldOnAndStartGT+0x24>
 800e228:	4b2a      	ldr	r3, [pc, #168]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e22a:	781b      	ldrb	r3, [r3, #0]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d101      	bne.n	800e234 <rfalFieldOnAndStartGT+0x28>
    {
        return ERR_WRONG_STATE;
 800e230:	2321      	movs	r3, #33	; 0x21
 800e232:	e04a      	b.n	800e2ca <rfalFieldOnAndStartGT+0xbe>
    }
    
    ret = ERR_NONE;
 800e234:	2300      	movs	r3, #0
 800e236:	80fb      	strh	r3, [r7, #6]
    
    /* Set Analog configurations for Field On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_ON) );
 800e238:	2002      	movs	r0, #2
 800e23a:	f7fe fdff 	bl	800ce3c <rfalSetAnalogConfig>
    
    /*******************************************************************************/
    /* Perform collision avoidance and turn field On if not already On */
    if( !st25r3916IsTxEnabled() || !gRFAL.field )
 800e23e:	2208      	movs	r2, #8
 800e240:	2108      	movs	r1, #8
 800e242:	2002      	movs	r0, #2
 800e244:	f002 ff70 	bl	8011128 <st25r3916CheckReg>
 800e248:	4603      	mov	r3, r0
 800e24a:	f083 0301 	eor.w	r3, r3, #1
 800e24e:	b2db      	uxtb	r3, r3
 800e250:	2b00      	cmp	r3, #0
 800e252:	d106      	bne.n	800e262 <rfalFieldOnAndStartGT+0x56>
 800e254:	4b1f      	ldr	r3, [pc, #124]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e256:	791b      	ldrb	r3, [r3, #4]
 800e258:	f083 0301 	eor.w	r3, r3, #1
 800e25c:	b2db      	uxtb	r3, r3
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d01c      	beq.n	800e29c <rfalFieldOnAndStartGT+0x90>
    {
        
        /* Set TARFG: 0 (75us+0ms=75us), GT is fulfilled using a SW timer */
        st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, 0U );
 800e262:	2100      	movs	r1, #0
 800e264:	2055      	movs	r0, #85	; 0x55
 800e266:	f002 fd8d 	bl	8010d84 <st25r3916WriteRegister>
        
        /* Use Thresholds set by AnalogConfig */
        ret = st25r3916PerformCollisionAvoidance( ST25R3916_CMD_INITIAL_RF_COLLISION, ST25R3916_THRESHOLD_DO_NOT_SET, ST25R3916_THRESHOLD_DO_NOT_SET, 0 );
 800e26a:	2300      	movs	r3, #0
 800e26c:	22ff      	movs	r2, #255	; 0xff
 800e26e:	21ff      	movs	r1, #255	; 0xff
 800e270:	20c8      	movs	r0, #200	; 0xc8
 800e272:	f002 f817 	bl	80102a4 <st25r3916PerformCollisionAvoidance>
 800e276:	4603      	mov	r3, r0
 800e278:	80fb      	strh	r3, [r7, #6]
        
        gRFAL.field = st25r3916IsTxEnabled(); //(ret == ERR_NONE);
 800e27a:	2208      	movs	r2, #8
 800e27c:	2108      	movs	r1, #8
 800e27e:	2002      	movs	r0, #2
 800e280:	f002 ff52 	bl	8011128 <st25r3916CheckReg>
 800e284:	4603      	mov	r3, r0
 800e286:	461a      	mov	r2, r3
 800e288:	4b12      	ldr	r3, [pc, #72]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e28a:	711a      	strb	r2, [r3, #4]
        
        /* Only turn on Receiver and Transmitter if field was successfully turned On */
        if(gRFAL.field)
 800e28c:	4b11      	ldr	r3, [pc, #68]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e28e:	791b      	ldrb	r3, [r3, #4]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d003      	beq.n	800e29c <rfalFieldOnAndStartGT+0x90>
        {            
            st25r3916TxRxOn(); /* Enable Tx and Rx (Tx is already On)*/
 800e294:	2148      	movs	r1, #72	; 0x48
 800e296:	2002      	movs	r0, #2
 800e298:	f002 fe95 	bl	8010fc6 <st25r3916SetRegisterBits>
        }
    }
    
    /*******************************************************************************/
    /* Start GT timer in case the GT value is set */
    if( (gRFAL.timings.GT != RFAL_TIMING_NONE) )
 800e29c:	4b0d      	ldr	r3, [pc, #52]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e29e:	689b      	ldr	r3, [r3, #8]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d011      	beq.n	800e2c8 <rfalFieldOnAndStartGT+0xbc>
    {
        /* Ensure that a SW timer doesn't have a lower value then the minimum  */
        rfalTimerStart( gRFAL.tmr.GT, rfalConv1fcToMs( MAX( (gRFAL.timings.GT), RFAL_ST25R3916_GT_MIN_1FC) ) );
 800e2a4:	4b0b      	ldr	r3, [pc, #44]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e2a6:	689b      	ldr	r3, [r3, #8]
 800e2a8:	f243 42f8 	movw	r2, #13560	; 0x34f8
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	bf38      	it	cc
 800e2b0:	4613      	movcc	r3, r2
 800e2b2:	4a09      	ldr	r2, [pc, #36]	; (800e2d8 <rfalFieldOnAndStartGT+0xcc>)
 800e2b4:	fba2 2303 	umull	r2, r3, r2, r3
 800e2b8:	0b1b      	lsrs	r3, r3, #12
 800e2ba:	b29b      	uxth	r3, r3
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f7f6 fa29 	bl	8004714 <timerCalculateTimer>
 800e2c2:	4602      	mov	r2, r0
 800e2c4:	4b03      	ldr	r3, [pc, #12]	; (800e2d4 <rfalFieldOnAndStartGT+0xc8>)
 800e2c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    return ret;
 800e2c8:	88fb      	ldrh	r3, [r7, #6]
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	3708      	adds	r7, #8
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	bd80      	pop	{r7, pc}
 800e2d2:	bf00      	nop
 800e2d4:	20000754 	.word	0x20000754
 800e2d8:	4d542005 	.word	0x4d542005

0800e2dc <rfalFieldOff>:


/*******************************************************************************/
ReturnCode rfalFieldOff( void )
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	af00      	add	r7, sp, #0
    /* Check whether a TxRx is not yet finished */
    if( gRFAL.TxRx.state != RFAL_TXRX_STATE_IDLE )
 800e2e0:	4b09      	ldr	r3, [pc, #36]	; (800e308 <rfalFieldOff+0x2c>)
 800e2e2:	7d1b      	ldrb	r3, [r3, #20]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d001      	beq.n	800e2ec <rfalFieldOff+0x10>
    {
        rfalCleanupTransceive();
 800e2e8:	f000 fa9a 	bl	800e820 <rfalCleanupTransceive>
    }
    
    /* Disable Tx and Rx */
    st25r3916TxRxOff();
 800e2ec:	2148      	movs	r1, #72	; 0x48
 800e2ee:	2002      	movs	r0, #2
 800e2f0:	f002 fe32 	bl	8010f58 <st25r3916ClrRegisterBits>
    
    /* Set Analog configurations for Field Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_OFF) );
 800e2f4:	2003      	movs	r0, #3
 800e2f6:	f7fe fda1 	bl	800ce3c <rfalSetAnalogConfig>
    gRFAL.field = false;
 800e2fa:	4b03      	ldr	r3, [pc, #12]	; (800e308 <rfalFieldOff+0x2c>)
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	711a      	strb	r2, [r3, #4]
    
    return ERR_NONE;
 800e300:	2300      	movs	r3, #0
}
 800e302:	4618      	mov	r0, r3
 800e304:	bd80      	pop	{r7, pc}
 800e306:	bf00      	nop
 800e308:	20000754 	.word	0x20000754

0800e30c <rfalStartTransceive>:


/*******************************************************************************/
ReturnCode rfalStartTransceive( const rfalTransceiveContext *ctx )
{
 800e30c:	b5b0      	push	{r4, r5, r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
    uint32_t FxTAdj;  /* FWT or FDT adjustment calculation */
    
    /* Check for valid parameters */
    if( ctx == NULL )
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d101      	bne.n	800e31e <rfalStartTransceive+0x12>
    {
        return ERR_PARAM;
 800e31a:	2307      	movs	r3, #7
 800e31c:	e127      	b.n	800e56e <rfalStartTransceive+0x262>
    }
    
    /* Ensure that RFAL is already Initialized and the mode has been set */
    if( (gRFAL.state >= RFAL_STATE_MODE_SET) /*&& (gRFAL.TxRx.state == RFAL_TXRX_STATE_INIT )*/ )
 800e31e:	4b96      	ldr	r3, [pc, #600]	; (800e578 <rfalStartTransceive+0x26c>)
 800e320:	781b      	ldrb	r3, [r3, #0]
 800e322:	2b01      	cmp	r3, #1
 800e324:	f240 8122 	bls.w	800e56c <rfalStartTransceive+0x260>
    {
        /*******************************************************************************/
        /* Check whether the field is already On, otherwise no TXE will be received  */
        if( !st25r3916IsTxEnabled() && (!rfalIsModePassiveListen( gRFAL.mode ) && (ctx->txBuf != NULL)) )
 800e328:	2208      	movs	r2, #8
 800e32a:	2108      	movs	r1, #8
 800e32c:	2002      	movs	r0, #2
 800e32e:	f002 fefb 	bl	8011128 <st25r3916CheckReg>
 800e332:	4603      	mov	r3, r0
 800e334:	f083 0301 	eor.w	r3, r3, #1
 800e338:	b2db      	uxtb	r3, r3
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d011      	beq.n	800e362 <rfalStartTransceive+0x56>
 800e33e:	4b8e      	ldr	r3, [pc, #568]	; (800e578 <rfalStartTransceive+0x26c>)
 800e340:	785b      	ldrb	r3, [r3, #1]
 800e342:	2b0a      	cmp	r3, #10
 800e344:	d00d      	beq.n	800e362 <rfalStartTransceive+0x56>
 800e346:	4b8c      	ldr	r3, [pc, #560]	; (800e578 <rfalStartTransceive+0x26c>)
 800e348:	785b      	ldrb	r3, [r3, #1]
 800e34a:	2b0b      	cmp	r3, #11
 800e34c:	d009      	beq.n	800e362 <rfalStartTransceive+0x56>
 800e34e:	4b8a      	ldr	r3, [pc, #552]	; (800e578 <rfalStartTransceive+0x26c>)
 800e350:	785b      	ldrb	r3, [r3, #1]
 800e352:	2b0c      	cmp	r3, #12
 800e354:	d005      	beq.n	800e362 <rfalStartTransceive+0x56>
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d001      	beq.n	800e362 <rfalStartTransceive+0x56>
        {
            return ERR_WRONG_STATE;
 800e35e:	2321      	movs	r3, #33	; 0x21
 800e360:	e105      	b.n	800e56e <rfalStartTransceive+0x262>
        }
        
        gRFAL.TxRx.ctx = *ctx;
 800e362:	4b85      	ldr	r3, [pc, #532]	; (800e578 <rfalStartTransceive+0x26c>)
 800e364:	687a      	ldr	r2, [r7, #4]
 800e366:	f103 0418 	add.w	r4, r3, #24
 800e36a:	4615      	mov	r5, r2
 800e36c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e36e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e370:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e374:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
        /*******************************************************************************/
        if( gRFAL.timings.FDTListen != RFAL_TIMING_NONE )
 800e378:	4b7f      	ldr	r3, [pc, #508]	; (800e578 <rfalStartTransceive+0x26c>)
 800e37a:	68db      	ldr	r3, [r3, #12]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d04b      	beq.n	800e418 <rfalStartTransceive+0x10c>
        {
            /* Calculate MRT adjustment accordingly to the current mode */
            FxTAdj = RFAL_FDT_LISTEN_MRT_ADJUSTMENT;
 800e380:	2340      	movs	r3, #64	; 0x40
 800e382:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 800e384:	4b7c      	ldr	r3, [pc, #496]	; (800e578 <rfalStartTransceive+0x26c>)
 800e386:	785b      	ldrb	r3, [r3, #1]
 800e388:	2b01      	cmp	r3, #1
 800e38a:	d102      	bne.n	800e392 <rfalStartTransceive+0x86>
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	33d4      	adds	r3, #212	; 0xd4
 800e390:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 800e392:	4b79      	ldr	r3, [pc, #484]	; (800e578 <rfalStartTransceive+0x26c>)
 800e394:	785b      	ldrb	r3, [r3, #1]
 800e396:	2b02      	cmp	r3, #2
 800e398:	d102      	bne.n	800e3a0 <rfalStartTransceive+0x94>
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	33d4      	adds	r3, #212	; 0xd4
 800e39e:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJUSTMENT; }
 800e3a0:	4b75      	ldr	r3, [pc, #468]	; (800e578 <rfalStartTransceive+0x26c>)
 800e3a2:	785b      	ldrb	r3, [r3, #1]
 800e3a4:	2b03      	cmp	r3, #3
 800e3a6:	d103      	bne.n	800e3b0 <rfalStartTransceive+0xa4>
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e3ae:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCV)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_V_ADJUSTMENT; }
 800e3b0:	4b71      	ldr	r3, [pc, #452]	; (800e578 <rfalStartTransceive+0x26c>)
 800e3b2:	785b      	ldrb	r3, [r3, #1]
 800e3b4:	2b07      	cmp	r3, #7
 800e3b6:	d102      	bne.n	800e3be <rfalStartTransceive+0xb2>
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	3340      	adds	r3, #64	; 0x40
 800e3bc:	60fb      	str	r3, [r7, #12]
            
            /* Ensure that MRT is using 64/fc steps */
            st25r3916ClrRegisterBits(ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_mrt_step );
 800e3be:	2108      	movs	r1, #8
 800e3c0:	2012      	movs	r0, #18
 800e3c2:	f002 fdc9 	bl	8010f58 <st25r3916ClrRegisterBits>
            
            
            /* If Correlator is being used further adjustment is required for NFCB */
            if( (st25r3916CheckReg(ST25R3916_REG_AUX, ST25R3916_REG_AUX_dis_corr, 0x00U)) && (gRFAL.mode == RFAL_MODE_POLL_NFCB) )
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	2104      	movs	r1, #4
 800e3ca:	200a      	movs	r0, #10
 800e3cc:	f002 feac 	bl	8011128 <st25r3916CheckReg>
 800e3d0:	4603      	mov	r3, r0
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d00f      	beq.n	800e3f6 <rfalStartTransceive+0xea>
 800e3d6:	4b68      	ldr	r3, [pc, #416]	; (800e578 <rfalStartTransceive+0x26c>)
 800e3d8:	785b      	ldrb	r3, [r3, #1]
 800e3da:	2b03      	cmp	r3, #3
 800e3dc:	d10b      	bne.n	800e3f6 <rfalStartTransceive+0xea>
            {
                FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJT_CORR;                                                                                        /* Reduce FDT(Listen)                   */
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	3380      	adds	r3, #128	; 0x80
 800e3e2:	60fb      	str	r3, [r7, #12]
                st25r3916SetRegisterBits( ST25R3916_REG_CORR_CONF1, ST25R3916_REG_CORR_CONF1_corr_s3 );                                                 /* Ensure BPSK start to 33 pilot pulses */
 800e3e4:	2108      	movs	r1, #8
 800e3e6:	204c      	movs	r0, #76	; 0x4c
 800e3e8:	f002 fded 	bl	8010fc6 <st25r3916SetRegisterBits>
                st25r3916ChangeRegisterBits( ST25R3916_REG_SUBC_START_TIME, ST25R3916_REG_SUBC_START_TIME_sst_mask, RFAL_FDT_LISTEN_B_ADJT_CORR_SST );  /* Set sst                              */
 800e3ec:	2214      	movs	r2, #20
 800e3ee:	211f      	movs	r1, #31
 800e3f0:	2046      	movs	r0, #70	; 0x46
 800e3f2:	f002 fe15 	bl	8011020 <st25r3916ChangeRegisterBits>
            }
            
            
            /* Set Minimum FDT(Listen) in which PICC is not allowed to send a response */
            st25r3916WriteRegister( ST25R3916_REG_MASK_RX_TIMER, (uint8_t)rfalConv1fcTo64fc( (FxTAdj > gRFAL.timings.FDTListen) ? RFAL_ST25R3916_MRT_MIN_1FC : (gRFAL.timings.FDTListen - FxTAdj) ) );
 800e3f6:	4b60      	ldr	r3, [pc, #384]	; (800e578 <rfalStartTransceive+0x26c>)
 800e3f8:	68db      	ldr	r3, [r3, #12]
 800e3fa:	68fa      	ldr	r2, [r7, #12]
 800e3fc:	429a      	cmp	r2, r3
 800e3fe:	d806      	bhi.n	800e40e <rfalStartTransceive+0x102>
 800e400:	4b5d      	ldr	r3, [pc, #372]	; (800e578 <rfalStartTransceive+0x26c>)
 800e402:	68da      	ldr	r2, [r3, #12]
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	1ad3      	subs	r3, r2, r3
 800e408:	099b      	lsrs	r3, r3, #6
 800e40a:	b2db      	uxtb	r3, r3
 800e40c:	e000      	b.n	800e410 <rfalStartTransceive+0x104>
 800e40e:	2304      	movs	r3, #4
 800e410:	4619      	mov	r1, r3
 800e412:	200f      	movs	r0, #15
 800e414:	f002 fcb6 	bl	8010d84 <st25r3916WriteRegister>
        
        /*******************************************************************************/
        /* FDT Poll will be loaded in rfalPrepareTransceive() once the previous was expired */
        
        /*******************************************************************************/
        if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 800e418:	4b57      	ldr	r3, [pc, #348]	; (800e578 <rfalStartTransceive+0x26c>)
 800e41a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e41c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e420:	d046      	beq.n	800e4b0 <rfalStartTransceive+0x1a4>
 800e422:	4b55      	ldr	r3, [pc, #340]	; (800e578 <rfalStartTransceive+0x26c>)
 800e424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e426:	2b00      	cmp	r3, #0
 800e428:	d042      	beq.n	800e4b0 <rfalStartTransceive+0x1a4>
        {
            /* Ensure proper timing configuration */
            if( gRFAL.timings.FDTListen >= gRFAL.TxRx.ctx.fwt )
 800e42a:	4b53      	ldr	r3, [pc, #332]	; (800e578 <rfalStartTransceive+0x26c>)
 800e42c:	68da      	ldr	r2, [r3, #12]
 800e42e:	4b52      	ldr	r3, [pc, #328]	; (800e578 <rfalStartTransceive+0x26c>)
 800e430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e432:	429a      	cmp	r2, r3
 800e434:	d301      	bcc.n	800e43a <rfalStartTransceive+0x12e>
            {
                return ERR_PARAM;
 800e436:	2307      	movs	r3, #7
 800e438:	e099      	b.n	800e56e <rfalStartTransceive+0x262>
            }
            
            FxTAdj = RFAL_FWT_ADJUSTMENT;
 800e43a:	2340      	movs	r3, #64	; 0x40
 800e43c:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 800e43e:	4b4e      	ldr	r3, [pc, #312]	; (800e578 <rfalStartTransceive+0x26c>)
 800e440:	785b      	ldrb	r3, [r3, #1]
 800e442:	2b01      	cmp	r3, #1
 800e444:	d103      	bne.n	800e44e <rfalStartTransceive+0x142>
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	f503 7310 	add.w	r3, r3, #576	; 0x240
 800e44c:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 800e44e:	4b4a      	ldr	r3, [pc, #296]	; (800e578 <rfalStartTransceive+0x26c>)
 800e450:	785b      	ldrb	r3, [r3, #1]
 800e452:	2b02      	cmp	r3, #2
 800e454:	d103      	bne.n	800e45e <rfalStartTransceive+0x152>
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	f503 7310 	add.w	r3, r3, #576	; 0x240
 800e45c:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FWT_B_ADJUSTMENT;    }
 800e45e:	4b46      	ldr	r3, [pc, #280]	; (800e578 <rfalStartTransceive+0x26c>)
 800e460:	785b      	ldrb	r3, [r3, #1]
 800e462:	2b03      	cmp	r3, #3
 800e464:	d103      	bne.n	800e46e <rfalStartTransceive+0x162>
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e46c:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCF)      
 800e46e:	4b42      	ldr	r3, [pc, #264]	; (800e578 <rfalStartTransceive+0x26c>)
 800e470:	785b      	ldrb	r3, [r3, #1]
 800e472:	2b06      	cmp	r3, #6
 800e474:	d10b      	bne.n	800e48e <rfalStartTransceive+0x182>
            {
                FxTAdj += (uint32_t)((gRFAL.txBR == RFAL_BR_212) ? RFAL_FWT_F_212_ADJUSTMENT : RFAL_FWT_F_424_ADJUSTMENT );
 800e476:	4b40      	ldr	r3, [pc, #256]	; (800e578 <rfalStartTransceive+0x26c>)
 800e478:	789b      	ldrb	r3, [r3, #2]
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d102      	bne.n	800e484 <rfalStartTransceive+0x178>
 800e47e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e482:	e001      	b.n	800e488 <rfalStartTransceive+0x17c>
 800e484:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e488:	68fa      	ldr	r2, [r7, #12]
 800e48a:	4413      	add	r3, r2
 800e48c:	60fb      	str	r3, [r7, #12]
            }
            
            /* Ensure that the given FWT doesn't exceed NRT maximum */
            gRFAL.TxRx.ctx.fwt = MIN( (gRFAL.TxRx.ctx.fwt + FxTAdj), RFAL_ST25R3916_NRT_MAX_1FC );
 800e48e:	4b3a      	ldr	r3, [pc, #232]	; (800e578 <rfalStartTransceive+0x26c>)
 800e490:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	4413      	add	r3, r2
 800e496:	4a39      	ldr	r2, [pc, #228]	; (800e57c <rfalStartTransceive+0x270>)
 800e498:	4293      	cmp	r3, r2
 800e49a:	bf28      	it	cs
 800e49c:	4613      	movcs	r3, r2
 800e49e:	4a36      	ldr	r2, [pc, #216]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4a0:	6313      	str	r3, [r2, #48]	; 0x30
            
            /* Set FWT in the NRT */
            st25r3916SetNoResponseTime( rfalConv1fcTo64fc( gRFAL.TxRx.ctx.fwt ) );
 800e4a2:	4b35      	ldr	r3, [pc, #212]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4a6:	099b      	lsrs	r3, r3, #6
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	f001 ff91 	bl	80103d0 <st25r3916SetNoResponseTime>
 800e4ae:	e002      	b.n	800e4b6 <rfalStartTransceive+0x1aa>
        }
        else
        {
            /* Disable NRT, no NRE will be triggered, therefore wait endlessly for Rx */
            st25r3916SetNoResponseTime( RFAL_ST25R3916_NRT_DISABLED );
 800e4b0:	2000      	movs	r0, #0
 800e4b2:	f001 ff8d 	bl	80103d0 <st25r3916SetNoResponseTime>
        }
        
        gRFAL.state       = RFAL_STATE_TXRX;
 800e4b6:	4b30      	ldr	r3, [pc, #192]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4b8:	2203      	movs	r2, #3
 800e4ba:	701a      	strb	r2, [r3, #0]
        gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_IDLE;
 800e4bc:	4b2e      	ldr	r3, [pc, #184]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4be:	220b      	movs	r2, #11
 800e4c0:	751a      	strb	r2, [r3, #20]
        gRFAL.TxRx.status = ERR_BUSY;
 800e4c2:	4b2d      	ldr	r3, [pc, #180]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4c4:	2202      	movs	r2, #2
 800e4c6:	82da      	strh	r2, [r3, #22]
        
        
    #if RFAL_FEATURE_NFCV
        /*******************************************************************************/
        if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 800e4c8:	4b2b      	ldr	r3, [pc, #172]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4ca:	785b      	ldrb	r3, [r3, #1]
 800e4cc:	2b07      	cmp	r3, #7
 800e4ce:	d003      	beq.n	800e4d8 <rfalStartTransceive+0x1cc>
 800e4d0:	4b29      	ldr	r3, [pc, #164]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4d2:	785b      	ldrb	r3, [r3, #1]
 800e4d4:	2b08      	cmp	r3, #8
 800e4d6:	d128      	bne.n	800e52a <rfalStartTransceive+0x21e>
        { /* Exchange receive buffer with internal buffer */
            gRFAL.nfcvData.origCtx = gRFAL.TxRx.ctx;
 800e4d8:	4a27      	ldr	r2, [pc, #156]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4da:	4b27      	ldr	r3, [pc, #156]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4dc:	f502 741d 	add.w	r4, r2, #628	; 0x274
 800e4e0:	f103 0518 	add.w	r5, r3, #24
 800e4e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e4e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e4e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e4ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}

            gRFAL.TxRx.ctx.rxBuf    = ((gRFAL.nfcvData.origCtx.rxBuf != NULL) ? gRFAL.nfcvData.codingBuffer : NULL);
 800e4f0:	4b21      	ldr	r3, [pc, #132]	; (800e578 <rfalStartTransceive+0x26c>)
 800e4f2:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d001      	beq.n	800e4fe <rfalStartTransceive+0x1f2>
 800e4fa:	4b21      	ldr	r3, [pc, #132]	; (800e580 <rfalStartTransceive+0x274>)
 800e4fc:	e000      	b.n	800e500 <rfalStartTransceive+0x1f4>
 800e4fe:	2300      	movs	r3, #0
 800e500:	4a1d      	ldr	r2, [pc, #116]	; (800e578 <rfalStartTransceive+0x26c>)
 800e502:	6213      	str	r3, [r2, #32]
            gRFAL.TxRx.ctx.rxBufLen = (uint16_t)rfalConvBytesToBits(sizeof(gRFAL.nfcvData.codingBuffer));
 800e504:	4b1c      	ldr	r3, [pc, #112]	; (800e578 <rfalStartTransceive+0x26c>)
 800e506:	f44f 5282 	mov.w	r2, #4160	; 0x1040
 800e50a:	849a      	strh	r2, [r3, #36]	; 0x24
            gRFAL.TxRx.ctx.flags = (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL
                                 | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP
                                 | (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_OFF
                                 | (uint32_t)(gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF)
 800e50c:	4b1a      	ldr	r3, [pc, #104]	; (800e578 <rfalStartTransceive+0x26c>)
 800e50e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e512:	f003 0308 	and.w	r3, r3, #8
                                 | (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP
                                 | (uint32_t)RFAL_TXRX_FLAGS_PAR_TX_NONE;
 800e516:	f043 0333 	orr.w	r3, r3, #51	; 0x33
            gRFAL.TxRx.ctx.flags = (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL
 800e51a:	4a17      	ldr	r2, [pc, #92]	; (800e578 <rfalStartTransceive+0x26c>)
 800e51c:	62d3      	str	r3, [r2, #44]	; 0x2c
          
            /* In NFCV a TxRx with a valid txBuf and txBufSize==0 indicates to send an EOF */
            /* Skip logic below that would go directly into receive                        */
            if ( gRFAL.TxRx.ctx.txBuf != NULL )
 800e51e:	4b16      	ldr	r3, [pc, #88]	; (800e578 <rfalStartTransceive+0x26c>)
 800e520:	699b      	ldr	r3, [r3, #24]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d001      	beq.n	800e52a <rfalStartTransceive+0x21e>
            {
                return  ERR_NONE;
 800e526:	2300      	movs	r3, #0
 800e528:	e021      	b.n	800e56e <rfalStartTransceive+0x262>
    #endif /* RFAL_FEATURE_NFCV */

        
        /*******************************************************************************/
        /* Check if the Transceive start performing Tx or goes directly to Rx          */
        if( (gRFAL.TxRx.ctx.txBuf == NULL) || (gRFAL.TxRx.ctx.txBufLen == 0U) )
 800e52a:	4b13      	ldr	r3, [pc, #76]	; (800e578 <rfalStartTransceive+0x26c>)
 800e52c:	699b      	ldr	r3, [r3, #24]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d003      	beq.n	800e53a <rfalStartTransceive+0x22e>
 800e532:	4b11      	ldr	r3, [pc, #68]	; (800e578 <rfalStartTransceive+0x26c>)
 800e534:	8b9b      	ldrh	r3, [r3, #28]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d116      	bne.n	800e568 <rfalStartTransceive+0x25c>
        {
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 800e53a:	f000 f989 	bl	800e850 <rfalPrepareTransceive>
            
            /* Disable our field upon a Rx reEnable on AP2P */
            if( rfalIsModeActiveComm(gRFAL.mode) )
 800e53e:	4b0e      	ldr	r3, [pc, #56]	; (800e578 <rfalStartTransceive+0x26c>)
 800e540:	785b      	ldrb	r3, [r3, #1]
 800e542:	2b09      	cmp	r3, #9
 800e544:	d003      	beq.n	800e54e <rfalStartTransceive+0x242>
 800e546:	4b0c      	ldr	r3, [pc, #48]	; (800e578 <rfalStartTransceive+0x26c>)
 800e548:	785b      	ldrb	r3, [r3, #1]
 800e54a:	2b0d      	cmp	r3, #13
 800e54c:	d103      	bne.n	800e556 <rfalStartTransceive+0x24a>
            {
                st25r3916TxOff();
 800e54e:	2108      	movs	r1, #8
 800e550:	2002      	movs	r0, #2
 800e552:	f002 fd01 	bl	8010f58 <st25r3916ClrRegisterBits>
            } 
            
            /* No Tx done, enable the Receiver */
            st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 800e556:	20d1      	movs	r0, #209	; 0xd1
 800e558:	f002 fc9d 	bl	8010e96 <st25r3916ExecuteCommand>

            /* Start NRT manually, if FWT = 0 (wait endlessly for Rx) chip will ignore anyhow */
            st25r3916ExecuteCommand( ST25R3916_CMD_START_NO_RESPONSE_TIMER );
 800e55c:	20e3      	movs	r0, #227	; 0xe3
 800e55e:	f002 fc9a 	bl	8010e96 <st25r3916ExecuteCommand>

            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 800e562:	4b05      	ldr	r3, [pc, #20]	; (800e578 <rfalStartTransceive+0x26c>)
 800e564:	2251      	movs	r2, #81	; 0x51
 800e566:	751a      	strb	r2, [r3, #20]
        }
        
        return ERR_NONE;
 800e568:	2300      	movs	r3, #0
 800e56a:	e000      	b.n	800e56e <rfalStartTransceive+0x262>
    }
    
    return ERR_WRONG_STATE;
 800e56c:	2321      	movs	r3, #33	; 0x21
}
 800e56e:	4618      	mov	r0, r3
 800e570:	3710      	adds	r7, #16
 800e572:	46bd      	mov	sp, r7
 800e574:	bdb0      	pop	{r4, r5, r7, pc}
 800e576:	bf00      	nop
 800e578:	20000754 	.word	0x20000754
 800e57c:	0ffff000 	.word	0x0ffff000
 800e580:	200007bc 	.word	0x200007bc

0800e584 <rfalIsTransceiveInTx>:


/*******************************************************************************/
bool rfalIsTransceiveInTx( void )
{
 800e584:	b480      	push	{r7}
 800e586:	af00      	add	r7, sp, #0
    return ( (gRFAL.TxRx.state >= RFAL_TXRX_STATE_TX_IDLE) && (gRFAL.TxRx.state < RFAL_TXRX_STATE_RX_IDLE) );
 800e588:	4b09      	ldr	r3, [pc, #36]	; (800e5b0 <rfalIsTransceiveInTx+0x2c>)
 800e58a:	7d1b      	ldrb	r3, [r3, #20]
 800e58c:	2b0a      	cmp	r3, #10
 800e58e:	d905      	bls.n	800e59c <rfalIsTransceiveInTx+0x18>
 800e590:	4b07      	ldr	r3, [pc, #28]	; (800e5b0 <rfalIsTransceiveInTx+0x2c>)
 800e592:	7d1b      	ldrb	r3, [r3, #20]
 800e594:	2b50      	cmp	r3, #80	; 0x50
 800e596:	d801      	bhi.n	800e59c <rfalIsTransceiveInTx+0x18>
 800e598:	2301      	movs	r3, #1
 800e59a:	e000      	b.n	800e59e <rfalIsTransceiveInTx+0x1a>
 800e59c:	2300      	movs	r3, #0
 800e59e:	f003 0301 	and.w	r3, r3, #1
 800e5a2:	b2db      	uxtb	r3, r3
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ac:	4770      	bx	lr
 800e5ae:	bf00      	nop
 800e5b0:	20000754 	.word	0x20000754

0800e5b4 <rfalIsTransceiveInRx>:


/*******************************************************************************/
bool rfalIsTransceiveInRx( void )
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	af00      	add	r7, sp, #0
    return (gRFAL.TxRx.state >= RFAL_TXRX_STATE_RX_IDLE);
 800e5b8:	4b05      	ldr	r3, [pc, #20]	; (800e5d0 <rfalIsTransceiveInRx+0x1c>)
 800e5ba:	7d1b      	ldrb	r3, [r3, #20]
 800e5bc:	2b50      	cmp	r3, #80	; 0x50
 800e5be:	bf8c      	ite	hi
 800e5c0:	2301      	movhi	r3, #1
 800e5c2:	2300      	movls	r3, #0
 800e5c4:	b2db      	uxtb	r3, r3
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr
 800e5d0:	20000754 	.word	0x20000754

0800e5d4 <rfalTransceiveBlockingTx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b08c      	sub	sp, #48	; 0x30
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	60f8      	str	r0, [r7, #12]
 800e5dc:	607a      	str	r2, [r7, #4]
 800e5de:	461a      	mov	r2, r3
 800e5e0:	460b      	mov	r3, r1
 800e5e2:	817b      	strh	r3, [r7, #10]
 800e5e4:	4613      	mov	r3, r2
 800e5e6:	813b      	strh	r3, [r7, #8]
    ReturnCode               ret;
    rfalTransceiveContext    ctx;
    
    rfalCreateByteFlagsTxRxContext( ctx, txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt );
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	613b      	str	r3, [r7, #16]
 800e5ec:	897b      	ldrh	r3, [r7, #10]
 800e5ee:	00db      	lsls	r3, r3, #3
 800e5f0:	b29b      	uxth	r3, r3
 800e5f2:	82bb      	strh	r3, [r7, #20]
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	61bb      	str	r3, [r7, #24]
 800e5f8:	893b      	ldrh	r3, [r7, #8]
 800e5fa:	00db      	lsls	r3, r3, #3
 800e5fc:	b29b      	uxth	r3, r3
 800e5fe:	83bb      	strh	r3, [r7, #28]
 800e600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e602:	623b      	str	r3, [r7, #32]
 800e604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e606:	627b      	str	r3, [r7, #36]	; 0x24
 800e608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e60a:	62bb      	str	r3, [r7, #40]	; 0x28
    EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 800e60c:	f107 0310 	add.w	r3, r7, #16
 800e610:	4618      	mov	r0, r3
 800e612:	f7ff fe7b 	bl	800e30c <rfalStartTransceive>
 800e616:	4603      	mov	r3, r0
 800e618:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e61a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d001      	beq.n	800e624 <rfalTransceiveBlockingTx+0x50>
 800e620:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e622:	e002      	b.n	800e62a <rfalTransceiveBlockingTx+0x56>
    
    return rfalTransceiveRunBlockingTx();
 800e624:	f000 f805 	bl	800e632 <rfalTransceiveRunBlockingTx>
 800e628:	4603      	mov	r3, r0
}
 800e62a:	4618      	mov	r0, r3
 800e62c:	3730      	adds	r7, #48	; 0x30
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}

0800e632 <rfalTransceiveRunBlockingTx>:


/*******************************************************************************/
static ReturnCode rfalTransceiveRunBlockingTx( void )
{
 800e632:	b580      	push	{r7, lr}
 800e634:	b082      	sub	sp, #8
 800e636:	af00      	add	r7, sp, #0
    ReturnCode ret;
        
    do{
        rfalWorker();
 800e638:	f000 f8a6 	bl	800e788 <rfalWorker>
        ret = rfalGetTransceiveStatus();
 800e63c:	f000 f892 	bl	800e764 <rfalGetTransceiveStatus>
 800e640:	4603      	mov	r3, r0
 800e642:	80fb      	strh	r3, [r7, #6]
    }
    while( rfalIsTransceiveInTx() && (ret == ERR_BUSY) );
 800e644:	f7ff ff9e 	bl	800e584 <rfalIsTransceiveInTx>
 800e648:	4603      	mov	r3, r0
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d002      	beq.n	800e654 <rfalTransceiveRunBlockingTx+0x22>
 800e64e:	88fb      	ldrh	r3, [r7, #6]
 800e650:	2b02      	cmp	r3, #2
 800e652:	d0f1      	beq.n	800e638 <rfalTransceiveRunBlockingTx+0x6>
    
    if( rfalIsTransceiveInRx() )
 800e654:	f7ff ffae 	bl	800e5b4 <rfalIsTransceiveInRx>
 800e658:	4603      	mov	r3, r0
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d001      	beq.n	800e662 <rfalTransceiveRunBlockingTx+0x30>
    {
        return ERR_NONE;
 800e65e:	2300      	movs	r3, #0
 800e660:	e000      	b.n	800e664 <rfalTransceiveRunBlockingTx+0x32>
    }
    
    return ret;
 800e662:	88fb      	ldrh	r3, [r7, #6]
}
 800e664:	4618      	mov	r0, r3
 800e666:	3708      	adds	r7, #8
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}

0800e66c <rfalTransceiveBlockingRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingRx( void )
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b082      	sub	sp, #8
 800e670:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    do{
        rfalWorker();
 800e672:	f000 f889 	bl	800e788 <rfalWorker>
        ret = rfalGetTransceiveStatus();
 800e676:	f000 f875 	bl	800e764 <rfalGetTransceiveStatus>
 800e67a:	4603      	mov	r3, r0
 800e67c:	80fb      	strh	r3, [r7, #6]
    }
    while( rfalIsTransceiveInRx() && (ret == ERR_BUSY) );    
 800e67e:	f7ff ff99 	bl	800e5b4 <rfalIsTransceiveInRx>
 800e682:	4603      	mov	r3, r0
 800e684:	2b00      	cmp	r3, #0
 800e686:	d002      	beq.n	800e68e <rfalTransceiveBlockingRx+0x22>
 800e688:	88fb      	ldrh	r3, [r7, #6]
 800e68a:	2b02      	cmp	r3, #2
 800e68c:	d0f1      	beq.n	800e672 <rfalTransceiveBlockingRx+0x6>
        
    return ret;
 800e68e:	88fb      	ldrh	r3, [r7, #6]
}
 800e690:	4618      	mov	r0, r3
 800e692:	3708      	adds	r7, #8
 800e694:	46bd      	mov	sp, r7
 800e696:	bd80      	pop	{r7, pc}

0800e698 <rfalTransceiveBlockingTxRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTxRx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b08a      	sub	sp, #40	; 0x28
 800e69c:	af04      	add	r7, sp, #16
 800e69e:	60f8      	str	r0, [r7, #12]
 800e6a0:	607a      	str	r2, [r7, #4]
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	460b      	mov	r3, r1
 800e6a6:	817b      	strh	r3, [r7, #10]
 800e6a8:	4613      	mov	r3, r2
 800e6aa:	813b      	strh	r3, [r7, #8]
    ReturnCode ret;
    
    EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt ) );
 800e6ac:	893a      	ldrh	r2, [r7, #8]
 800e6ae:	8979      	ldrh	r1, [r7, #10]
 800e6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b2:	9302      	str	r3, [sp, #8]
 800e6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6b6:	9301      	str	r3, [sp, #4]
 800e6b8:	6a3b      	ldr	r3, [r7, #32]
 800e6ba:	9300      	str	r3, [sp, #0]
 800e6bc:	4613      	mov	r3, r2
 800e6be:	687a      	ldr	r2, [r7, #4]
 800e6c0:	68f8      	ldr	r0, [r7, #12]
 800e6c2:	f7ff ff87 	bl	800e5d4 <rfalTransceiveBlockingTx>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	82fb      	strh	r3, [r7, #22]
 800e6ca:	8afb      	ldrh	r3, [r7, #22]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d001      	beq.n	800e6d4 <rfalTransceiveBlockingTxRx+0x3c>
 800e6d0:	8afb      	ldrh	r3, [r7, #22]
 800e6d2:	e00e      	b.n	800e6f2 <rfalTransceiveBlockingTxRx+0x5a>
    ret = rfalTransceiveBlockingRx();
 800e6d4:	f7ff ffca 	bl	800e66c <rfalTransceiveBlockingRx>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	82fb      	strh	r3, [r7, #22]
    
    /* Convert received bits to bytes */
    if( actLen != NULL )
 800e6dc:	6a3b      	ldr	r3, [r7, #32]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d006      	beq.n	800e6f0 <rfalTransceiveBlockingTxRx+0x58>
    {
        *actLen = rfalConvBitsToBytes(*actLen);
 800e6e2:	6a3b      	ldr	r3, [r7, #32]
 800e6e4:	881b      	ldrh	r3, [r3, #0]
 800e6e6:	3307      	adds	r3, #7
 800e6e8:	08db      	lsrs	r3, r3, #3
 800e6ea:	b29a      	uxth	r2, r3
 800e6ec:	6a3b      	ldr	r3, [r7, #32]
 800e6ee:	801a      	strh	r2, [r3, #0]
    }
    
    return ret;
 800e6f0:	8afb      	ldrh	r3, [r7, #22]
}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3718      	adds	r7, #24
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}
	...

0800e6fc <rfalRunTransceiveWorker>:


/*******************************************************************************/
static ReturnCode rfalRunTransceiveWorker( void )
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	af00      	add	r7, sp, #0
    if( gRFAL.state == RFAL_STATE_TXRX )
 800e700:	4b17      	ldr	r3, [pc, #92]	; (800e760 <rfalRunTransceiveWorker+0x64>)
 800e702:	781b      	ldrb	r3, [r3, #0]
 800e704:	2b03      	cmp	r3, #3
 800e706:	d127      	bne.n	800e758 <rfalRunTransceiveWorker+0x5c>
    {
        /*******************************************************************************/
        /* Check Transceive Sanity Timer has expired */
        if( gRFAL.tmr.txRx != RFAL_TIMING_NONE )
 800e708:	4b15      	ldr	r3, [pc, #84]	; (800e760 <rfalRunTransceiveWorker+0x64>)
 800e70a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d00d      	beq.n	800e72c <rfalRunTransceiveWorker+0x30>
        {
            if( rfalTimerisExpired( gRFAL.tmr.txRx ) )
 800e710:	4b13      	ldr	r3, [pc, #76]	; (800e760 <rfalRunTransceiveWorker+0x64>)
 800e712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e714:	4618      	mov	r0, r3
 800e716:	f7f6 f80b 	bl	8004730 <timerIsExpired>
 800e71a:	4603      	mov	r3, r0
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d005      	beq.n	800e72c <rfalRunTransceiveWorker+0x30>
            {
                /* If sanity timer has expired abort ongoing transceive and signal error */
                gRFAL.TxRx.status = ERR_IO;
 800e720:	4b0f      	ldr	r3, [pc, #60]	; (800e760 <rfalRunTransceiveWorker+0x64>)
 800e722:	2203      	movs	r2, #3
 800e724:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800e726:	4b0e      	ldr	r3, [pc, #56]	; (800e760 <rfalRunTransceiveWorker+0x64>)
 800e728:	225a      	movs	r2, #90	; 0x5a
 800e72a:	751a      	strb	r2, [r3, #20]
            }
        }
        
        /*******************************************************************************/
        /* Run Tx or Rx state machines */
        if( rfalIsTransceiveInTx() )
 800e72c:	f7ff ff2a 	bl	800e584 <rfalIsTransceiveInTx>
 800e730:	4603      	mov	r3, r0
 800e732:	2b00      	cmp	r3, #0
 800e734:	d005      	beq.n	800e742 <rfalRunTransceiveWorker+0x46>
        {
            rfalTransceiveTx();
 800e736:	f000 f95d 	bl	800e9f4 <rfalTransceiveTx>
            return rfalGetTransceiveStatus();
 800e73a:	f000 f813 	bl	800e764 <rfalGetTransceiveStatus>
 800e73e:	4603      	mov	r3, r0
 800e740:	e00b      	b.n	800e75a <rfalRunTransceiveWorker+0x5e>
        }
        if( rfalIsTransceiveInRx() )
 800e742:	f7ff ff37 	bl	800e5b4 <rfalIsTransceiveInRx>
 800e746:	4603      	mov	r3, r0
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d005      	beq.n	800e758 <rfalRunTransceiveWorker+0x5c>
        {
            rfalTransceiveRx();
 800e74c:	f000 fb98 	bl	800ee80 <rfalTransceiveRx>
            return rfalGetTransceiveStatus();
 800e750:	f000 f808 	bl	800e764 <rfalGetTransceiveStatus>
 800e754:	4603      	mov	r3, r0
 800e756:	e000      	b.n	800e75a <rfalRunTransceiveWorker+0x5e>
        }
    }    
    return ERR_WRONG_STATE;
 800e758:	2321      	movs	r3, #33	; 0x21
}
 800e75a:	4618      	mov	r0, r3
 800e75c:	bd80      	pop	{r7, pc}
 800e75e:	bf00      	nop
 800e760:	20000754 	.word	0x20000754

0800e764 <rfalGetTransceiveStatus>:
}


/*******************************************************************************/
ReturnCode rfalGetTransceiveStatus( void )
{
 800e764:	b480      	push	{r7}
 800e766:	af00      	add	r7, sp, #0
    return ((gRFAL.TxRx.state == RFAL_TXRX_STATE_IDLE) ? gRFAL.TxRx.status : ERR_BUSY);
 800e768:	4b06      	ldr	r3, [pc, #24]	; (800e784 <rfalGetTransceiveStatus+0x20>)
 800e76a:	7d1b      	ldrb	r3, [r3, #20]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d102      	bne.n	800e776 <rfalGetTransceiveStatus+0x12>
 800e770:	4b04      	ldr	r3, [pc, #16]	; (800e784 <rfalGetTransceiveStatus+0x20>)
 800e772:	8adb      	ldrh	r3, [r3, #22]
 800e774:	e000      	b.n	800e778 <rfalGetTransceiveStatus+0x14>
 800e776:	2302      	movs	r3, #2
}
 800e778:	4618      	mov	r0, r3
 800e77a:	46bd      	mov	sp, r7
 800e77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e780:	4770      	bx	lr
 800e782:	bf00      	nop
 800e784:	20000754 	.word	0x20000754

0800e788 <rfalWorker>:
}


/*******************************************************************************/
void rfalWorker( void )
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	af00      	add	r7, sp, #0
    platformProtectWorker();               /* Protect RFAL Worker/Task/Process */
    
    switch( gRFAL.state )
 800e78c:	4b07      	ldr	r3, [pc, #28]	; (800e7ac <rfalWorker+0x24>)
 800e78e:	781b      	ldrb	r3, [r3, #0]
 800e790:	2b03      	cmp	r3, #3
 800e792:	d002      	beq.n	800e79a <rfalWorker+0x12>
 800e794:	2b05      	cmp	r3, #5
 800e796:	d003      	beq.n	800e7a0 <rfalWorker+0x18>
    #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
        /* Nothing to be done */
        default:            
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800e798:	e005      	b.n	800e7a6 <rfalWorker+0x1e>
            rfalRunTransceiveWorker();
 800e79a:	f7ff ffaf 	bl	800e6fc <rfalRunTransceiveWorker>
            break;
 800e79e:	e002      	b.n	800e7a6 <rfalWorker+0x1e>
            rfalRunWakeUpModeWorker();
 800e7a0:	f001 fa34 	bl	800fc0c <rfalRunWakeUpModeWorker>
            break;
 800e7a4:	bf00      	nop
    }
    
    platformUnprotectWorker();             /* Unprotect RFAL Worker/Task/Process */
}
 800e7a6:	bf00      	nop
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop
 800e7ac:	20000754 	.word	0x20000754

0800e7b0 <rfalErrorHandling>:


/*******************************************************************************/
static void rfalErrorHandling( void )
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b082      	sub	sp, #8
 800e7b4:	af00      	add	r7, sp, #0
    uint16_t fifoBytesToRead;
 
    fifoBytesToRead = rfalFIFOStatusGetNumBytes();
 800e7b6:	f000 fee9 	bl	800f58c <rfalFIFOStatusGetNumBytes>
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	80fb      	strh	r3, [r7, #6]
    

    /*******************************************************************************/
    /* ISO14443A Mode                                                              */
    /*******************************************************************************/
    if( gRFAL.mode == RFAL_MODE_POLL_NFCA )
 800e7be:	4b17      	ldr	r3, [pc, #92]	; (800e81c <rfalErrorHandling+0x6c>)
 800e7c0:	785b      	ldrb	r3, [r3, #1]
 800e7c2:	2b01      	cmp	r3, #1
 800e7c4:	d125      	bne.n	800e812 <rfalErrorHandling+0x62>
        
        /*******************************************************************************/
        /* If we received a frame with a incomplete byte we`ll raise a specific error  *
         * ( support for T2T 4 bit ACK / NAK, MIFARE and Kovio )                       */    
        /*******************************************************************************/
        if( (gRFAL.TxRx.status == ERR_PAR) || (gRFAL.TxRx.status == ERR_CRC) )
 800e7c6:	4b15      	ldr	r3, [pc, #84]	; (800e81c <rfalErrorHandling+0x6c>)
 800e7c8:	8adb      	ldrh	r3, [r3, #22]
 800e7ca:	2b1b      	cmp	r3, #27
 800e7cc:	d003      	beq.n	800e7d6 <rfalErrorHandling+0x26>
 800e7ce:	4b13      	ldr	r3, [pc, #76]	; (800e81c <rfalErrorHandling+0x6c>)
 800e7d0:	8adb      	ldrh	r3, [r3, #22]
 800e7d2:	2b15      	cmp	r3, #21
 800e7d4:	d11d      	bne.n	800e812 <rfalErrorHandling+0x62>
        {
            if( rfalFIFOStatusIsIncompleteByte() )
 800e7d6:	f000 fef5 	bl	800f5c4 <rfalFIFOStatusIsIncompleteByte>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d018      	beq.n	800e812 <rfalErrorHandling+0x62>
            {
                st25r3916ReadFifo( (uint8_t*)(gRFAL.TxRx.ctx.rxBuf), fifoBytesToRead );
 800e7e0:	4b0e      	ldr	r3, [pc, #56]	; (800e81c <rfalErrorHandling+0x6c>)
 800e7e2:	6a1b      	ldr	r3, [r3, #32]
 800e7e4:	88fa      	ldrh	r2, [r7, #6]
 800e7e6:	4611      	mov	r1, r2
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f002 fb38 	bl	8010e5e <st25r3916ReadFifo>
                if( (gRFAL.TxRx.ctx.rxRcvdLen) != NULL )
 800e7ee:	4b0b      	ldr	r3, [pc, #44]	; (800e81c <rfalErrorHandling+0x6c>)
 800e7f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d007      	beq.n	800e806 <rfalErrorHandling+0x56>
                {
                    *gRFAL.TxRx.ctx.rxRcvdLen = rfalFIFOGetNumIncompleteBits();
 800e7f6:	f000 ff09 	bl	800f60c <rfalFIFOGetNumIncompleteBits>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	461a      	mov	r2, r3
 800e7fe:	4b07      	ldr	r3, [pc, #28]	; (800e81c <rfalErrorHandling+0x6c>)
 800e800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e802:	b292      	uxth	r2, r2
 800e804:	801a      	strh	r2, [r3, #0]
                }
                
                gRFAL.TxRx.status = ERR_INCOMPLETE_BYTE;
 800e806:	4b05      	ldr	r3, [pc, #20]	; (800e81c <rfalErrorHandling+0x6c>)
 800e808:	2228      	movs	r2, #40	; 0x28
 800e80a:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800e80c:	4b03      	ldr	r3, [pc, #12]	; (800e81c <rfalErrorHandling+0x6c>)
 800e80e:	225a      	movs	r2, #90	; 0x5a
 800e810:	751a      	strb	r2, [r3, #20]
            }
        }
    }
    
}
 800e812:	bf00      	nop
 800e814:	3708      	adds	r7, #8
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}
 800e81a:	bf00      	nop
 800e81c:	20000754 	.word	0x20000754

0800e820 <rfalCleanupTransceive>:


/*******************************************************************************/
static void rfalCleanupTransceive( void )
{
 800e820:	b580      	push	{r7, lr}
 800e822:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    /* Restore default settings on NFCIP1 mode, Receiving parity + CRC bits and manual Tx Parity*/
    st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0) );
 800e824:	21e0      	movs	r1, #224	; 0xe0
 800e826:	2005      	movs	r0, #5
 800e828:	f002 fb96 	bl	8010f58 <st25r3916ClrRegisterBits>
    
    /* Restore AGC enabled */
    st25r3916SetRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 800e82c:	2108      	movs	r1, #8
 800e82e:	200c      	movs	r0, #12
 800e830:	f002 fbc9 	bl	8010fc6 <st25r3916SetRegisterBits>
    
    
    /*******************************************************************************/
    /* Transceive timers                                                           */
    /*******************************************************************************/
    gRFAL.tmr.txRx           = RFAL_TIMING_NONE;
 800e834:	4b05      	ldr	r3, [pc, #20]	; (800e84c <rfalCleanupTransceive+0x2c>)
 800e836:	2200      	movs	r2, #0
 800e838:	645a      	str	r2, [r3, #68]	; 0x44
    
    
    /*******************************************************************************/
    /* Execute Post Transceive Callback                                            */
    /*******************************************************************************/
    if( gRFAL.callbacks.postTxRx != NULL )
 800e83a:	4b04      	ldr	r3, [pc, #16]	; (800e84c <rfalCleanupTransceive+0x2c>)
 800e83c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d002      	beq.n	800e848 <rfalCleanupTransceive+0x28>
    {
        gRFAL.callbacks.postTxRx();
 800e842:	4b02      	ldr	r3, [pc, #8]	; (800e84c <rfalCleanupTransceive+0x2c>)
 800e844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e846:	4798      	blx	r3
    }
    /*******************************************************************************/

}
 800e848:	bf00      	nop
 800e84a:	bd80      	pop	{r7, pc}
 800e84c:	20000754 	.word	0x20000754

0800e850 <rfalPrepareTransceive>:


/*******************************************************************************/
static void rfalPrepareTransceive( void )
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b082      	sub	sp, #8
 800e854:	af00      	add	r7, sp, #0
    uint32_t maskInterrupts;
    uint8_t  reg;
    
    /* If we are in RW or AP2P mode */
    if( !rfalIsModePassiveListen( gRFAL.mode ) )
 800e856:	4b64      	ldr	r3, [pc, #400]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e858:	785b      	ldrb	r3, [r3, #1]
 800e85a:	2b0a      	cmp	r3, #10
 800e85c:	d00e      	beq.n	800e87c <rfalPrepareTransceive+0x2c>
 800e85e:	4b62      	ldr	r3, [pc, #392]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e860:	785b      	ldrb	r3, [r3, #1]
 800e862:	2b0b      	cmp	r3, #11
 800e864:	d00a      	beq.n	800e87c <rfalPrepareTransceive+0x2c>
 800e866:	4b60      	ldr	r3, [pc, #384]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e868:	785b      	ldrb	r3, [r3, #1]
 800e86a:	2b0c      	cmp	r3, #12
 800e86c:	d006      	beq.n	800e87c <rfalPrepareTransceive+0x2c>
    {
        /* Reset receive logic with STOP command */
        st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 800e86e:	20c2      	movs	r0, #194	; 0xc2
 800e870:	f002 fb11 	bl	8010e96 <st25r3916ExecuteCommand>
    
        /* Reset Rx Gain */
        st25r3916ExecuteCommand( ST25R3916_CMD_RESET_RXGAIN );
 800e874:	20d5      	movs	r0, #213	; 0xd5
 800e876:	f002 fb0e 	bl	8010e96 <st25r3916ExecuteCommand>
 800e87a:	e002      	b.n	800e882 <rfalPrepareTransceive+0x32>
    }
    else
    {
        /* In Passive Listen Mode do not use STOP as it stops FDT timer */
        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 800e87c:	20db      	movs	r0, #219	; 0xdb
 800e87e:	f002 fb0a 	bl	8010e96 <st25r3916ExecuteCommand>
    
    
    /*******************************************************************************/
    /* FDT Poll                                                                    */
    /*******************************************************************************/
    if( rfalIsModePassiveComm( gRFAL.mode ) )  /* Passive Comms */
 800e882:	4b59      	ldr	r3, [pc, #356]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e884:	785b      	ldrb	r3, [r3, #1]
 800e886:	2b09      	cmp	r3, #9
 800e888:	d01c      	beq.n	800e8c4 <rfalPrepareTransceive+0x74>
 800e88a:	4b57      	ldr	r3, [pc, #348]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e88c:	785b      	ldrb	r3, [r3, #1]
 800e88e:	2b0d      	cmp	r3, #13
 800e890:	d018      	beq.n	800e8c4 <rfalPrepareTransceive+0x74>
    {
        /* In Passive communications General Purpose Timer is used to measure FDT Poll */
        if( gRFAL.timings.FDTPoll != RFAL_TIMING_NONE )
 800e892:	4b55      	ldr	r3, [pc, #340]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e894:	691b      	ldr	r3, [r3, #16]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d014      	beq.n	800e8c4 <rfalPrepareTransceive+0x74>
        {
            /* Configure GPT to start at RX end */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( MIN( gRFAL.timings.FDTPoll, (gRFAL.timings.FDTPoll - RFAL_FDT_POLL_ADJUSTMENT) ) ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_erx );
 800e89a:	4b53      	ldr	r3, [pc, #332]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e89c:	691b      	ldr	r3, [r3, #16]
 800e89e:	f240 423b 	movw	r2, #1083	; 0x43b
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d804      	bhi.n	800e8b0 <rfalPrepareTransceive+0x60>
 800e8a6:	4b50      	ldr	r3, [pc, #320]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e8a8:	691b      	ldr	r3, [r3, #16]
 800e8aa:	08db      	lsrs	r3, r3, #3
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	e005      	b.n	800e8bc <rfalPrepareTransceive+0x6c>
 800e8b0:	4b4d      	ldr	r3, [pc, #308]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e8b2:	691b      	ldr	r3, [r3, #16]
 800e8b4:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 800e8b8:	08db      	lsrs	r3, r3, #3
 800e8ba:	b29b      	uxth	r3, r3
 800e8bc:	2120      	movs	r1, #32
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f001 fddb 	bl	801047a <st25r3916SetStartGPTimer>
    }
    
    /*******************************************************************************/
    /* Execute Pre Transceive Callback                                             */
    /*******************************************************************************/
    if( gRFAL.callbacks.preTxRx != NULL )
 800e8c4:	4b48      	ldr	r3, [pc, #288]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e8c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d002      	beq.n	800e8d2 <rfalPrepareTransceive+0x82>
    {
        gRFAL.callbacks.preTxRx();
 800e8cc:	4b46      	ldr	r3, [pc, #280]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e8ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e8d0:	4798      	blx	r3
    }
    /*******************************************************************************/
    
    
    maskInterrupts = ( ST25R3916_IRQ_MASK_FWL  | ST25R3916_IRQ_MASK_TXE  |
 800e8d2:	4b46      	ldr	r3, [pc, #280]	; (800e9ec <rfalPrepareTransceive+0x19c>)
 800e8d4:	607b      	str	r3, [r7, #4]
    
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    reg = (ST25R3916_REG_ISO14443A_NFC_no_tx_par_off | ST25R3916_REG_ISO14443A_NFC_no_rx_par_off | ST25R3916_REG_ISO14443A_NFC_nfc_f0_off);
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	70fb      	strb	r3, [r7, #3]
    
    /* Check if NFCIP1 mode is to be enabled */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_NFCIP1_ON) != 0U )
 800e8da:	4b43      	ldr	r3, [pc, #268]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e8dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8de:	f003 0304 	and.w	r3, r3, #4
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d003      	beq.n	800e8ee <rfalPrepareTransceive+0x9e>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_nfc_f0;
 800e8e6:	78fb      	ldrb	r3, [r7, #3]
 800e8e8:	f043 0320 	orr.w	r3, r3, #32
 800e8ec:	70fb      	strb	r3, [r7, #3]
    }
    
    /* Check if Parity check is to be skipped and to keep the parity + CRC bits in FIFO */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP) != 0U )
 800e8ee:	4b3e      	ldr	r3, [pc, #248]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e8f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8f2:	f003 0310 	and.w	r3, r3, #16
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d003      	beq.n	800e902 <rfalPrepareTransceive+0xb2>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_no_rx_par;
 800e8fa:	78fb      	ldrb	r3, [r7, #3]
 800e8fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e900:	70fb      	strb	r3, [r7, #3]
    }

    /* Check if automatic Parity bits is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_PAR_TX_NONE) != 0U )
 800e902:	4b39      	ldr	r3, [pc, #228]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e906:	f003 0320 	and.w	r3, r3, #32
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d003      	beq.n	800e916 <rfalPrepareTransceive+0xc6>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_no_tx_par;
 800e90e:	78fb      	ldrb	r3, [r7, #3]
 800e910:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e914:	70fb      	strb	r3, [r7, #3]
    }
    
    /* Apply current TxRx flags on ISO14443A and NFC 106kb/s Settings Register */
    st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0), reg );
 800e916:	78fb      	ldrb	r3, [r7, #3]
 800e918:	461a      	mov	r2, r3
 800e91a:	21e0      	movs	r1, #224	; 0xe0
 800e91c:	2005      	movs	r0, #5
 800e91e:	f002 fb7f 	bl	8011020 <st25r3916ChangeRegisterBits>
    
    
    /* Check if AGC is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_AGC_OFF) != 0U )
 800e922:	4b31      	ldr	r3, [pc, #196]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e926:	f003 0308 	and.w	r3, r3, #8
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d004      	beq.n	800e938 <rfalPrepareTransceive+0xe8>
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 800e92e:	2108      	movs	r1, #8
 800e930:	200c      	movs	r0, #12
 800e932:	f002 fb11 	bl	8010f58 <st25r3916ClrRegisterBits>
 800e936:	e003      	b.n	800e940 <rfalPrepareTransceive+0xf0>
    }
    else
    {
        st25r3916SetRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 800e938:	2108      	movs	r1, #8
 800e93a:	200c      	movs	r0, #12
 800e93c:	f002 fb43 	bl	8010fc6 <st25r3916SetRegisterBits>
    
    
    /*******************************************************************************/
    /* EMVCo NRT mode                                                              */
    /*******************************************************************************/
    if( gRFAL.conf.eHandling == RFAL_ERRORHANDLING_EMVCO )
 800e940:	4b29      	ldr	r3, [pc, #164]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e942:	79db      	ldrb	r3, [r3, #7]
 800e944:	2b02      	cmp	r3, #2
 800e946:	d108      	bne.n	800e95a <rfalPrepareTransceive+0x10a>
    {
        st25r3916SetRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_emv );
 800e948:	2102      	movs	r1, #2
 800e94a:	2012      	movs	r0, #18
 800e94c:	f002 fb3b 	bl	8010fc6 <st25r3916SetRegisterBits>
        maskInterrupts |= ST25R3916_IRQ_MASK_RX_REST;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	f043 0302 	orr.w	r3, r3, #2
 800e956:	607b      	str	r3, [r7, #4]
 800e958:	e003      	b.n	800e962 <rfalPrepareTransceive+0x112>
    }
    else
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_emv );
 800e95a:	2102      	movs	r1, #2
 800e95c:	2012      	movs	r0, #18
 800e95e:	f002 fafb 	bl	8010f58 <st25r3916ClrRegisterBits>
    }
    /*******************************************************************************/
    
    /* In Passive Listen mode additionally enable External Field interrupts  */    
    if( rfalIsModePassiveListen( gRFAL.mode ) )
 800e962:	4b21      	ldr	r3, [pc, #132]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e964:	785b      	ldrb	r3, [r3, #1]
 800e966:	2b0a      	cmp	r3, #10
 800e968:	d007      	beq.n	800e97a <rfalPrepareTransceive+0x12a>
 800e96a:	4b1f      	ldr	r3, [pc, #124]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e96c:	785b      	ldrb	r3, [r3, #1]
 800e96e:	2b0b      	cmp	r3, #11
 800e970:	d003      	beq.n	800e97a <rfalPrepareTransceive+0x12a>
 800e972:	4b1d      	ldr	r3, [pc, #116]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e974:	785b      	ldrb	r3, [r3, #1]
 800e976:	2b0c      	cmp	r3, #12
 800e978:	d103      	bne.n	800e982 <rfalPrepareTransceive+0x132>
    {
        maskInterrupts |= ( ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_F );      /* Enable external Field interrupts to detect Link Loss and SENF_REQ auto responses */
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	f043 2308 	orr.w	r3, r3, #134219776	; 0x8000800
 800e980:	607b      	str	r3, [r7, #4]
    }
    
    /* In Active comms enable also External Field interrupts  */
    if( rfalIsModeActiveComm( gRFAL.mode ) )
 800e982:	4b19      	ldr	r3, [pc, #100]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e984:	785b      	ldrb	r3, [r3, #1]
 800e986:	2b09      	cmp	r3, #9
 800e988:	d003      	beq.n	800e992 <rfalPrepareTransceive+0x142>
 800e98a:	4b17      	ldr	r3, [pc, #92]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e98c:	785b      	ldrb	r3, [r3, #1]
 800e98e:	2b0d      	cmp	r3, #13
 800e990:	d105      	bne.n	800e99e <rfalPrepareTransceive+0x14e>
    {
        maskInterrupts |= ( ST25R3916_IRQ_MASK_EOF  | ST25R3916_IRQ_MASK_EON  | ST25R3916_IRQ_MASK_PPON2 | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_CAC );
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e998:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 800e99c:	607b      	str	r3, [r7, #4]
    }
    
    /*******************************************************************************/
    /* Start transceive Sanity Timer if a FWT is used */
    if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 800e99e:	4b12      	ldr	r3, [pc, #72]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e9a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9a6:	d013      	beq.n	800e9d0 <rfalPrepareTransceive+0x180>
 800e9a8:	4b0f      	ldr	r3, [pc, #60]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e9aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d00f      	beq.n	800e9d0 <rfalPrepareTransceive+0x180>
    {
        rfalTimerStart( gRFAL.tmr.txRx, rfalCalcSanityTmr( gRFAL.TxRx.ctx.fwt ) );
 800e9b0:	4b0d      	ldr	r3, [pc, #52]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e9b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9b4:	4a0e      	ldr	r2, [pc, #56]	; (800e9f0 <rfalPrepareTransceive+0x1a0>)
 800e9b6:	fba2 2303 	umull	r2, r3, r2, r3
 800e9ba:	0b1b      	lsrs	r3, r3, #12
 800e9bc:	b29b      	uxth	r3, r3
 800e9be:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800e9c2:	b29b      	uxth	r3, r3
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f7f5 fea5 	bl	8004714 <timerCalculateTimer>
 800e9ca:	4602      	mov	r2, r0
 800e9cc:	4b06      	ldr	r3, [pc, #24]	; (800e9e8 <rfalPrepareTransceive+0x198>)
 800e9ce:	645a      	str	r2, [r3, #68]	; 0x44
    /*******************************************************************************/
    
    
    /*******************************************************************************/
    /* Clear and enable these interrupts */
    st25r3916GetInterrupt( maskInterrupts );
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	f002 fd33 	bl	801143c <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( maskInterrupts );
 800e9d6:	6878      	ldr	r0, [r7, #4]
 800e9d8:	f002 fd68 	bl	80114ac <st25r3916EnableInterrupts>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 800e9dc:	f000 fdc8 	bl	800f570 <rfalFIFOStatusClear>
}
 800e9e0:	bf00      	nop
 800e9e2:	3708      	adds	r7, #8
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}
 800e9e8:	20000754 	.word	0x20000754
 800e9ec:	00f04078 	.word	0x00f04078
 800e9f0:	4d542005 	.word	0x4d542005

0800e9f4 <rfalTransceiveTx>:


/*******************************************************************************/
static void rfalTransceiveTx( void )
{
 800e9f4:	b5b0      	push	{r4, r5, r7, lr}
 800e9f6:	b08a      	sub	sp, #40	; 0x28
 800e9f8:	af06      	add	r7, sp, #24
    volatile uint32_t irqs;
    uint16_t          tmp;
    ReturnCode        ret;
    
    /* Supress warning in case NFC-V feature is disabled */
    ret = ERR_NONE;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	81fb      	strh	r3, [r7, #14]
    NO_WARNING( ret );
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 800e9fe:	2300      	movs	r3, #0
 800ea00:	60bb      	str	r3, [r7, #8]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 800ea02:	4ba1      	ldr	r3, [pc, #644]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea04:	7d1a      	ldrb	r2, [r3, #20]
 800ea06:	4ba0      	ldr	r3, [pc, #640]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea08:	7d5b      	ldrb	r3, [r3, #21]
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	d003      	beq.n	800ea16 <rfalTransceiveTx+0x22>
    {        
        /* rfalLogD( "RFAL: lastSt: %d curSt: %d \r\n", gRFAL.TxRx.lastState, gRFAL.TxRx.state ); */
        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 800ea0e:	4b9e      	ldr	r3, [pc, #632]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea10:	7d1a      	ldrb	r2, [r3, #20]
 800ea12:	4b9d      	ldr	r3, [pc, #628]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea14:	755a      	strb	r2, [r3, #21]
    }
    
    switch( gRFAL.TxRx.state )
 800ea16:	4b9c      	ldr	r3, [pc, #624]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea18:	7d1b      	ldrb	r3, [r3, #20]
 800ea1a:	3b0b      	subs	r3, #11
 800ea1c:	2b08      	cmp	r3, #8
 800ea1e:	f200 8212 	bhi.w	800ee46 <rfalTransceiveTx+0x452>
 800ea22:	a201      	add	r2, pc, #4	; (adr r2, 800ea28 <rfalTransceiveTx+0x34>)
 800ea24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea28:	0800ea4d 	.word	0x0800ea4d
 800ea2c:	0800ea53 	.word	0x0800ea53
 800ea30:	0800ea71 	.word	0x0800ea71
 800ea34:	0800ea99 	.word	0x0800ea99
 800ea38:	0800ec19 	.word	0x0800ec19
 800ea3c:	0800ec55 	.word	0x0800ec55
 800ea40:	0800ed97 	.word	0x0800ed97
 800ea44:	0800edd1 	.word	0x0800edd1
 800ea48:	0800ee1d 	.word	0x0800ee1d
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_IDLE:
            
            /* Nothing to do */
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_GT ;
 800ea4c:	4b8e      	ldr	r3, [pc, #568]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea4e:	220c      	movs	r2, #12
 800ea50:	751a      	strb	r2, [r3, #20]
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_GT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( !rfalIsGTExpired() )
 800ea52:	f7ff fbc3 	bl	800e1dc <rfalIsGTExpired>
 800ea56:	4603      	mov	r3, r0
 800ea58:	f083 0301 	eor.w	r3, r3, #1
 800ea5c:	b2db      	uxtb	r3, r3
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	f040 81f8 	bne.w	800ee54 <rfalTransceiveTx+0x460>
            {
                break;
            }
            
            gRFAL.tmr.GT = RFAL_TIMING_NONE;
 800ea64:	4b88      	ldr	r3, [pc, #544]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea66:	2200      	movs	r2, #0
 800ea68:	63da      	str	r2, [r3, #60]	; 0x3c
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_FDT;
 800ea6a:	4b87      	ldr	r3, [pc, #540]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea6c:	220d      	movs	r2, #13
 800ea6e:	751a      	strb	r2, [r3, #20]
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_FDT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Only in Passive communications GPT is used to measure FDT Poll */
            if( rfalIsModePassiveComm( gRFAL.mode ) )
 800ea70:	4b85      	ldr	r3, [pc, #532]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea72:	785b      	ldrb	r3, [r3, #1]
 800ea74:	2b09      	cmp	r3, #9
 800ea76:	d00c      	beq.n	800ea92 <rfalTransceiveTx+0x9e>
 800ea78:	4b83      	ldr	r3, [pc, #524]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea7a:	785b      	ldrb	r3, [r3, #1]
 800ea7c:	2b0d      	cmp	r3, #13
 800ea7e:	d008      	beq.n	800ea92 <rfalTransceiveTx+0x9e>
            {
                if( st25r3916IsGPTRunning() )
 800ea80:	2204      	movs	r2, #4
 800ea82:	2104      	movs	r1, #4
 800ea84:	2024      	movs	r0, #36	; 0x24
 800ea86:	f002 fb4f 	bl	8011128 <st25r3916CheckReg>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	f040 81e3 	bne.w	800ee58 <rfalTransceiveTx+0x464>
                {                
                   break;
                }
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_TRANSMIT;
 800ea92:	4b7d      	ldr	r3, [pc, #500]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea94:	220e      	movs	r2, #14
 800ea96:	751a      	strb	r2, [r3, #20]
        
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_TRANSMIT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 800ea98:	f7ff feda 	bl	800e850 <rfalPrepareTransceive>

            /* ST25R3916 has a fixed FIFO water level */
            gRFAL.fifo.expWL = RFAL_FIFO_OUT_WL;
 800ea9c:	4b7a      	ldr	r3, [pc, #488]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ea9e:	f44f 729c 	mov.w	r2, #312	; 0x138
 800eaa2:	869a      	strh	r2, [r3, #52]	; 0x34

        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* In NFC-V streaming mode, the FIFO needs to be loaded with the coded bits    */
            if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 800eaa4:	4b78      	ldr	r3, [pc, #480]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eaa6:	785b      	ldrb	r3, [r3, #1]
 800eaa8:	2b07      	cmp	r3, #7
 800eaaa:	d003      	beq.n	800eab4 <rfalTransceiveTx+0xc0>
 800eaac:	4b76      	ldr	r3, [pc, #472]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eaae:	785b      	ldrb	r3, [r3, #1]
 800eab0:	2b08      	cmp	r3, #8
 800eab2:	d152      	bne.n	800eb5a <rfalTransceiveTx+0x166>
                /* Debugging code: output the payload bits by writing into the FIFO and subsequent clearing */
                st25r3916WriteFifo(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen));
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
#endif
                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                gRFAL.nfcvData.nfcvOffset = 0;
 800eab4:	4b74      	ldr	r3, [pc, #464]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eab6:	2200      	movs	r2, #0
 800eab8:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
                ret = iso15693VCDCode(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen), (((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U)?false:true),(((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL) != 0U)?false:true), (RFAL_MODE_POLL_PICOPASS == gRFAL.mode),
 800eabc:	4b72      	ldr	r3, [pc, #456]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eabe:	6998      	ldr	r0, [r3, #24]
 800eac0:	4b71      	ldr	r3, [pc, #452]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eac2:	8b9b      	ldrh	r3, [r3, #28]
 800eac4:	3307      	adds	r3, #7
 800eac6:	08db      	lsrs	r3, r3, #3
 800eac8:	b299      	uxth	r1, r3
 800eaca:	4b6f      	ldr	r3, [pc, #444]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eacc:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800ead0:	f003 0301 	and.w	r3, r3, #1
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	bf0c      	ite	eq
 800ead8:	2301      	moveq	r3, #1
 800eada:	2300      	movne	r3, #0
 800eadc:	b2dc      	uxtb	r4, r3
 800eade:	4b6a      	ldr	r3, [pc, #424]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eae0:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800eae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	bf0c      	ite	eq
 800eaec:	2301      	moveq	r3, #1
 800eaee:	2300      	movne	r3, #0
 800eaf0:	b2dd      	uxtb	r5, r3
 800eaf2:	4b65      	ldr	r3, [pc, #404]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eaf4:	785b      	ldrb	r3, [r3, #1]
 800eaf6:	2b08      	cmp	r3, #8
 800eaf8:	bf0c      	ite	eq
 800eafa:	2301      	moveq	r3, #1
 800eafc:	2300      	movne	r3, #0
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	4a62      	ldr	r2, [pc, #392]	; (800ec8c <rfalTransceiveTx+0x298>)
 800eb02:	9205      	str	r2, [sp, #20]
 800eb04:	f44f 7200 	mov.w	r2, #512	; 0x200
 800eb08:	9204      	str	r2, [sp, #16]
 800eb0a:	4a61      	ldr	r2, [pc, #388]	; (800ec90 <rfalTransceiveTx+0x29c>)
 800eb0c:	9203      	str	r2, [sp, #12]
 800eb0e:	4a61      	ldr	r2, [pc, #388]	; (800ec94 <rfalTransceiveTx+0x2a0>)
 800eb10:	9202      	str	r2, [sp, #8]
 800eb12:	4a61      	ldr	r2, [pc, #388]	; (800ec98 <rfalTransceiveTx+0x2a4>)
 800eb14:	9201      	str	r2, [sp, #4]
 800eb16:	9300      	str	r3, [sp, #0]
 800eb18:	462b      	mov	r3, r5
 800eb1a:	4622      	mov	r2, r4
 800eb1c:	f7fe fb1c 	bl	800d158 <iso15693VCDCode>
 800eb20:	4603      	mov	r3, r0
 800eb22:	81fb      	strh	r3, [r7, #14]
                          &gRFAL.fifo.bytesTotal, &gRFAL.nfcvData.nfcvOffset, gRFAL.nfcvData.codingBuffer, MIN( (uint16_t)ST25R3916_FIFO_DEPTH, (uint16_t)sizeof(gRFAL.nfcvData.codingBuffer) ), &gRFAL.fifo.bytesWritten);

                if( (ret != ERR_NONE) && (ret != ERR_AGAIN) )
 800eb24:	89fb      	ldrh	r3, [r7, #14]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d009      	beq.n	800eb3e <rfalTransceiveTx+0x14a>
 800eb2a:	89fb      	ldrh	r3, [r7, #14]
 800eb2c:	2b0d      	cmp	r3, #13
 800eb2e:	d006      	beq.n	800eb3e <rfalTransceiveTx+0x14a>
                {
                    gRFAL.TxRx.status = ret;
 800eb30:	4a55      	ldr	r2, [pc, #340]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb32:	89fb      	ldrh	r3, [r7, #14]
 800eb34:	82d3      	strh	r3, [r2, #22]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800eb36:	4b54      	ldr	r3, [pc, #336]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb38:	2213      	movs	r2, #19
 800eb3a:	751a      	strb	r2, [r3, #20]
                    break;
 800eb3c:	e193      	b.n	800ee66 <rfalTransceiveTx+0x472>
                }
                /* Set the number of full bytes and bits to be transmitted */
                st25r3916SetNumTxBits( (uint16_t)rfalConvBytesToBits(gRFAL.fifo.bytesTotal) );
 800eb3e:	4b52      	ldr	r3, [pc, #328]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb42:	00db      	lsls	r3, r3, #3
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	4618      	mov	r0, r3
 800eb48:	f001 fc2a 	bl	80103a0 <st25r3916SetNumTxBits>

                /* Load FIFO with coded bytes */
                st25r3916WriteFifo( gRFAL.nfcvData.codingBuffer, gRFAL.fifo.bytesWritten );
 800eb4c:	4b4e      	ldr	r3, [pc, #312]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb4e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800eb50:	4619      	mov	r1, r3
 800eb52:	484f      	ldr	r0, [pc, #316]	; (800ec90 <rfalTransceiveTx+0x29c>)
 800eb54:	f002 f960 	bl	8010e18 <st25r3916WriteFifo>
 800eb58:	e01d      	b.n	800eb96 <rfalTransceiveTx+0x1a2>
            /*******************************************************************************/
            else
        #endif /* RFAL_FEATURE_NFCV */
            {
                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                gRFAL.fifo.bytesTotal = (uint16_t)rfalCalcNumBytes(gRFAL.TxRx.ctx.txBufLen);
 800eb5a:	4b4b      	ldr	r3, [pc, #300]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb5c:	8b9b      	ldrh	r3, [r3, #28]
 800eb5e:	3307      	adds	r3, #7
 800eb60:	08db      	lsrs	r3, r3, #3
 800eb62:	b29a      	uxth	r2, r3
 800eb64:	4b48      	ldr	r3, [pc, #288]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb66:	86da      	strh	r2, [r3, #54]	; 0x36
                
                /* Set the number of full bytes and bits to be transmitted */
                st25r3916SetNumTxBits( gRFAL.TxRx.ctx.txBufLen );
 800eb68:	4b47      	ldr	r3, [pc, #284]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb6a:	8b9b      	ldrh	r3, [r3, #28]
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	f001 fc17 	bl	80103a0 <st25r3916SetNumTxBits>
                
                /* Load FIFO with total length or FIFO's maximum */
                gRFAL.fifo.bytesWritten = MIN( gRFAL.fifo.bytesTotal, ST25R3916_FIFO_DEPTH );
 800eb72:	4b45      	ldr	r3, [pc, #276]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb7a:	bf28      	it	cs
 800eb7c:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800eb80:	b29a      	uxth	r2, r3
 800eb82:	4b41      	ldr	r3, [pc, #260]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb84:	871a      	strh	r2, [r3, #56]	; 0x38
                st25r3916WriteFifo( gRFAL.TxRx.ctx.txBuf, gRFAL.fifo.bytesWritten );
 800eb86:	4b40      	ldr	r3, [pc, #256]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb88:	699a      	ldr	r2, [r3, #24]
 800eb8a:	4b3f      	ldr	r3, [pc, #252]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb8c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800eb8e:	4619      	mov	r1, r3
 800eb90:	4610      	mov	r0, r2
 800eb92:	f002 f941 	bl	8010e18 <st25r3916WriteFifo>
            }
        
            /*Check if Observation Mode is enabled and set it on ST25R391x */
            rfalCheckEnableObsModeTx();
 800eb96:	4b3c      	ldr	r3, [pc, #240]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eb98:	795b      	ldrb	r3, [r3, #5]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d008      	beq.n	800ebb0 <rfalTransceiveTx+0x1bc>
 800eb9e:	4b3a      	ldr	r3, [pc, #232]	; (800ec88 <rfalTransceiveTx+0x294>)
 800eba0:	795b      	ldrb	r3, [r3, #5]
 800eba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eba6:	b2db      	uxtb	r3, r3
 800eba8:	4619      	mov	r1, r3
 800ebaa:	2001      	movs	r0, #1
 800ebac:	f002 f9af 	bl	8010f0e <st25r3916WriteTestRegister>
            
            
            /*******************************************************************************/
            /* If we're in Passive Listen mode ensure that the external field is still On  */
            if( rfalIsModePassiveListen(gRFAL.mode) )
 800ebb0:	4b35      	ldr	r3, [pc, #212]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ebb2:	785b      	ldrb	r3, [r3, #1]
 800ebb4:	2b0a      	cmp	r3, #10
 800ebb6:	d007      	beq.n	800ebc8 <rfalTransceiveTx+0x1d4>
 800ebb8:	4b33      	ldr	r3, [pc, #204]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ebba:	785b      	ldrb	r3, [r3, #1]
 800ebbc:	2b0b      	cmp	r3, #11
 800ebbe:	d003      	beq.n	800ebc8 <rfalTransceiveTx+0x1d4>
 800ebc0:	4b31      	ldr	r3, [pc, #196]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ebc2:	785b      	ldrb	r3, [r3, #1]
 800ebc4:	2b0c      	cmp	r3, #12
 800ebc6:	d10e      	bne.n	800ebe6 <rfalTransceiveTx+0x1f2>
            {
                if( !rfalIsExtFieldOn() )
 800ebc8:	f000 fdfe 	bl	800f7c8 <rfalIsExtFieldOn>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	f083 0301 	eor.w	r3, r3, #1
 800ebd2:	b2db      	uxtb	r3, r3
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d006      	beq.n	800ebe6 <rfalTransceiveTx+0x1f2>
                {
                    gRFAL.TxRx.status = ERR_LINK_LOSS;
 800ebd8:	4b2b      	ldr	r3, [pc, #172]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ebda:	2225      	movs	r2, #37	; 0x25
 800ebdc:	82da      	strh	r2, [r3, #22]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800ebde:	4b2a      	ldr	r3, [pc, #168]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ebe0:	2213      	movs	r2, #19
 800ebe2:	751a      	strb	r2, [r3, #20]
                    break;
 800ebe4:	e13f      	b.n	800ee66 <rfalTransceiveTx+0x472>
                }
            }
            
            /*******************************************************************************/
            /* Trigger/Start transmission                                                  */
            if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U )
 800ebe6:	4b28      	ldr	r3, [pc, #160]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ebe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebea:	f003 0301 	and.w	r3, r3, #1
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d003      	beq.n	800ebfa <rfalTransceiveTx+0x206>
            {
                st25r3916ExecuteCommand( ST25R3916_CMD_TRANSMIT_WITHOUT_CRC );
 800ebf2:	20c5      	movs	r0, #197	; 0xc5
 800ebf4:	f002 f94f 	bl	8010e96 <st25r3916ExecuteCommand>
 800ebf8:	e002      	b.n	800ec00 <rfalTransceiveTx+0x20c>
            }
            else
            {
                st25r3916ExecuteCommand( ST25R3916_CMD_TRANSMIT_WITH_CRC );
 800ebfa:	20c4      	movs	r0, #196	; 0xc4
 800ebfc:	f002 f94b 	bl	8010e96 <st25r3916ExecuteCommand>
            }
             
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 800ec00:	4b21      	ldr	r3, [pc, #132]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec02:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 800ec04:	4b20      	ldr	r3, [pc, #128]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec08:	429a      	cmp	r2, r3
 800ec0a:	d201      	bcs.n	800ec10 <rfalTransceiveTx+0x21c>
 800ec0c:	220f      	movs	r2, #15
 800ec0e:	e000      	b.n	800ec12 <rfalTransceiveTx+0x21e>
 800ec10:	2211      	movs	r2, #17
 800ec12:	4b1d      	ldr	r3, [pc, #116]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec14:	751a      	strb	r2, [r3, #20]
            break;
 800ec16:	e126      	b.n	800ee66 <rfalTransceiveTx+0x472>

        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_WL:
            
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE) );
 800ec18:	2048      	movs	r0, #72	; 0x48
 800ec1a:	f002 fc0f 	bl	801143c <st25r3916GetInterrupt>
 800ec1e:	4603      	mov	r3, r0
 800ec20:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800ec22:	68bb      	ldr	r3, [r7, #8]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	f000 8119 	beq.w	800ee5c <rfalTransceiveTx+0x468>
            {
               break;  /* No interrupt to process */
            }
            
            if( ((irqs & ST25R3916_IRQ_MASK_FWL) != 0U) && ((irqs & ST25R3916_IRQ_MASK_TXE) == 0U) )
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d008      	beq.n	800ec46 <rfalTransceiveTx+0x252>
 800ec34:	68bb      	ldr	r3, [r7, #8]
 800ec36:	f003 0308 	and.w	r3, r3, #8
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d103      	bne.n	800ec46 <rfalTransceiveTx+0x252>
            {
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_RELOAD_FIFO;
 800ec3e:	4b12      	ldr	r3, [pc, #72]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec40:	2210      	movs	r2, #16
 800ec42:	751a      	strb	r2, [r3, #20]
 800ec44:	e006      	b.n	800ec54 <rfalTransceiveTx+0x260>
            }
            else
            {
                gRFAL.TxRx.status = ERR_IO;
 800ec46:	4b10      	ldr	r3, [pc, #64]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec48:	2203      	movs	r2, #3
 800ec4a:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800ec4c:	4b0e      	ldr	r3, [pc, #56]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec4e:	2213      	movs	r2, #19
 800ec50:	751a      	strb	r2, [r3, #20]
                break;
 800ec52:	e108      	b.n	800ee66 <rfalTransceiveTx+0x472>
        case RFAL_TXRX_STATE_TX_RELOAD_FIFO:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* In NFC-V streaming mode, the FIFO needs to be loaded with the coded bits    */
            if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 800ec54:	4b0c      	ldr	r3, [pc, #48]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec56:	785b      	ldrb	r3, [r3, #1]
 800ec58:	2b07      	cmp	r3, #7
 800ec5a:	d003      	beq.n	800ec64 <rfalTransceiveTx+0x270>
 800ec5c:	4b0a      	ldr	r3, [pc, #40]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec5e:	785b      	ldrb	r3, [r3, #1]
 800ec60:	2b08      	cmp	r3, #8
 800ec62:	d16d      	bne.n	800ed40 <rfalTransceiveTx+0x34c>
            {
                uint16_t maxLen;
                                                
                /* Load FIFO with the remaining length or maximum available (which fit on the coding buffer) */
                maxLen = (uint16_t)MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);
 800ec64:	4b08      	ldr	r3, [pc, #32]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec68:	461a      	mov	r2, r3
 800ec6a:	4b07      	ldr	r3, [pc, #28]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec6c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800ec6e:	1ad3      	subs	r3, r2, r3
 800ec70:	4a05      	ldr	r2, [pc, #20]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec72:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 800ec74:	4293      	cmp	r3, r2
 800ec76:	da11      	bge.n	800ec9c <rfalTransceiveTx+0x2a8>
 800ec78:	4b03      	ldr	r3, [pc, #12]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec7a:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800ec7c:	4b02      	ldr	r3, [pc, #8]	; (800ec88 <rfalTransceiveTx+0x294>)
 800ec7e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800ec80:	1ad3      	subs	r3, r2, r3
 800ec82:	b29b      	uxth	r3, r3
 800ec84:	e00c      	b.n	800eca0 <rfalTransceiveTx+0x2ac>
 800ec86:	bf00      	nop
 800ec88:	20000754 	.word	0x20000754
 800ec8c:	2000078c 	.word	0x2000078c
 800ec90:	200007bc 	.word	0x200007bc
 800ec94:	200009c4 	.word	0x200009c4
 800ec98:	2000078a 	.word	0x2000078a
 800ec9c:	4b74      	ldr	r3, [pc, #464]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ec9e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800eca0:	81bb      	strh	r3, [r7, #12]
                maxLen = (uint16_t)MIN( maxLen, sizeof(gRFAL.nfcvData.codingBuffer) );
 800eca2:	89bb      	ldrh	r3, [r7, #12]
 800eca4:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 800eca8:	bf28      	it	cs
 800ecaa:	f44f 7302 	movcs.w	r3, #520	; 0x208
 800ecae:	81bb      	strh	r3, [r7, #12]
                tmp    = 0;
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	80fb      	strh	r3, [r7, #6]

                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                ret = iso15693VCDCode(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen), (((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U)?false:true),(((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL) != 0U)?false:true), (RFAL_MODE_POLL_PICOPASS == gRFAL.mode),
 800ecb4:	4b6e      	ldr	r3, [pc, #440]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ecb6:	6998      	ldr	r0, [r3, #24]
 800ecb8:	4b6d      	ldr	r3, [pc, #436]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ecba:	8b9b      	ldrh	r3, [r3, #28]
 800ecbc:	3307      	adds	r3, #7
 800ecbe:	08db      	lsrs	r3, r3, #3
 800ecc0:	b299      	uxth	r1, r3
 800ecc2:	4b6b      	ldr	r3, [pc, #428]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ecc4:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800ecc8:	f003 0301 	and.w	r3, r3, #1
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	bf0c      	ite	eq
 800ecd0:	2301      	moveq	r3, #1
 800ecd2:	2300      	movne	r3, #0
 800ecd4:	b2dc      	uxtb	r4, r3
 800ecd6:	4b66      	ldr	r3, [pc, #408]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ecd8:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800ecdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	bf0c      	ite	eq
 800ece4:	2301      	moveq	r3, #1
 800ece6:	2300      	movne	r3, #0
 800ece8:	b2dd      	uxtb	r5, r3
 800ecea:	4b61      	ldr	r3, [pc, #388]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ecec:	785b      	ldrb	r3, [r3, #1]
 800ecee:	2b08      	cmp	r3, #8
 800ecf0:	bf0c      	ite	eq
 800ecf2:	2301      	moveq	r3, #1
 800ecf4:	2300      	movne	r3, #0
 800ecf6:	b2db      	uxtb	r3, r3
 800ecf8:	1dba      	adds	r2, r7, #6
 800ecfa:	9205      	str	r2, [sp, #20]
 800ecfc:	89ba      	ldrh	r2, [r7, #12]
 800ecfe:	9204      	str	r2, [sp, #16]
 800ed00:	4a5c      	ldr	r2, [pc, #368]	; (800ee74 <rfalTransceiveTx+0x480>)
 800ed02:	9203      	str	r2, [sp, #12]
 800ed04:	4a5c      	ldr	r2, [pc, #368]	; (800ee78 <rfalTransceiveTx+0x484>)
 800ed06:	9202      	str	r2, [sp, #8]
 800ed08:	4a5c      	ldr	r2, [pc, #368]	; (800ee7c <rfalTransceiveTx+0x488>)
 800ed0a:	9201      	str	r2, [sp, #4]
 800ed0c:	9300      	str	r3, [sp, #0]
 800ed0e:	462b      	mov	r3, r5
 800ed10:	4622      	mov	r2, r4
 800ed12:	f7fe fa21 	bl	800d158 <iso15693VCDCode>
 800ed16:	4603      	mov	r3, r0
 800ed18:	81fb      	strh	r3, [r7, #14]
                          &gRFAL.fifo.bytesTotal, &gRFAL.nfcvData.nfcvOffset, gRFAL.nfcvData.codingBuffer, maxLen, &tmp);

                if( (ret != ERR_NONE) && (ret != ERR_AGAIN) )
 800ed1a:	89fb      	ldrh	r3, [r7, #14]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d009      	beq.n	800ed34 <rfalTransceiveTx+0x340>
 800ed20:	89fb      	ldrh	r3, [r7, #14]
 800ed22:	2b0d      	cmp	r3, #13
 800ed24:	d006      	beq.n	800ed34 <rfalTransceiveTx+0x340>
                {
                    gRFAL.TxRx.status = ret;
 800ed26:	4a52      	ldr	r2, [pc, #328]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed28:	89fb      	ldrh	r3, [r7, #14]
 800ed2a:	82d3      	strh	r3, [r2, #22]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800ed2c:	4b50      	ldr	r3, [pc, #320]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed2e:	2213      	movs	r2, #19
 800ed30:	751a      	strb	r2, [r3, #20]
                    break;
 800ed32:	e098      	b.n	800ee66 <rfalTransceiveTx+0x472>
                }

                /* Load FIFO with coded bytes */
                st25r3916WriteFifo( gRFAL.nfcvData.codingBuffer, tmp );
 800ed34:	88fb      	ldrh	r3, [r7, #6]
 800ed36:	4619      	mov	r1, r3
 800ed38:	484e      	ldr	r0, [pc, #312]	; (800ee74 <rfalTransceiveTx+0x480>)
 800ed3a:	f002 f86d 	bl	8010e18 <st25r3916WriteFifo>
            {
 800ed3e:	e017      	b.n	800ed70 <rfalTransceiveTx+0x37c>
            /*******************************************************************************/
            else
        #endif /* RFAL_FEATURE_NFCV */
            {
                /* Load FIFO with the remaining length or maximum available */
                tmp = MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);       /* tmp holds the number of bytes written on this iteration */
 800ed40:	4b4b      	ldr	r3, [pc, #300]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed42:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800ed44:	461a      	mov	r2, r3
 800ed46:	4b4a      	ldr	r3, [pc, #296]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ed4a:	4619      	mov	r1, r3
 800ed4c:	4b48      	ldr	r3, [pc, #288]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed4e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800ed50:	1acb      	subs	r3, r1, r3
 800ed52:	4293      	cmp	r3, r2
 800ed54:	bfa8      	it	ge
 800ed56:	4613      	movge	r3, r2
 800ed58:	b29b      	uxth	r3, r3
 800ed5a:	80fb      	strh	r3, [r7, #6]
                st25r3916WriteFifo( &gRFAL.TxRx.ctx.txBuf[gRFAL.fifo.bytesWritten], tmp );
 800ed5c:	4b44      	ldr	r3, [pc, #272]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed5e:	699b      	ldr	r3, [r3, #24]
 800ed60:	4a43      	ldr	r2, [pc, #268]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed62:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 800ed64:	4413      	add	r3, r2
 800ed66:	88fa      	ldrh	r2, [r7, #6]
 800ed68:	4611      	mov	r1, r2
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	f002 f854 	bl	8010e18 <st25r3916WriteFifo>
            }
            
            /* Update total written bytes to FIFO */
            gRFAL.fifo.bytesWritten += tmp;
 800ed70:	4b3f      	ldr	r3, [pc, #252]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed72:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 800ed74:	88fb      	ldrh	r3, [r7, #6]
 800ed76:	4413      	add	r3, r2
 800ed78:	b29a      	uxth	r2, r3
 800ed7a:	4b3d      	ldr	r3, [pc, #244]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed7c:	871a      	strh	r2, [r3, #56]	; 0x38
            
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 800ed7e:	4b3c      	ldr	r3, [pc, #240]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed80:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 800ed82:	4b3b      	ldr	r3, [pc, #236]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ed86:	429a      	cmp	r2, r3
 800ed88:	d201      	bcs.n	800ed8e <rfalTransceiveTx+0x39a>
 800ed8a:	220f      	movs	r2, #15
 800ed8c:	e000      	b.n	800ed90 <rfalTransceiveTx+0x39c>
 800ed8e:	2211      	movs	r2, #17
 800ed90:	4b37      	ldr	r3, [pc, #220]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ed92:	751a      	strb	r2, [r3, #20]
            break;
 800ed94:	e067      	b.n	800ee66 <rfalTransceiveTx+0x472>
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_TXE:
           
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE) );
 800ed96:	2048      	movs	r0, #72	; 0x48
 800ed98:	f002 fb50 	bl	801143c <st25r3916GetInterrupt>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d05c      	beq.n	800ee60 <rfalTransceiveTx+0x46c>
            {
               break;  /* No interrupt to process */
            }
                        
            
            if( (irqs & ST25R3916_IRQ_MASK_TXE) != 0U )
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	f003 0308 	and.w	r3, r3, #8
 800edac:	2b00      	cmp	r3, #0
 800edae:	d003      	beq.n	800edb8 <rfalTransceiveTx+0x3c4>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_DONE;
 800edb0:	4b2f      	ldr	r3, [pc, #188]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edb2:	2212      	movs	r2, #18
 800edb4:	751a      	strb	r2, [r3, #20]
 800edb6:	e00b      	b.n	800edd0 <rfalTransceiveTx+0x3dc>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_FWL) != 0U )
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d150      	bne.n	800ee64 <rfalTransceiveTx+0x470>
            {
                break;  /* Ignore ST25R3916 FIFO WL if total TxLen is already on the FIFO */
            }
            else
            {
               gRFAL.TxRx.status = ERR_IO;
 800edc2:	4b2b      	ldr	r3, [pc, #172]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edc4:	2203      	movs	r2, #3
 800edc6:	82da      	strh	r2, [r3, #22]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800edc8:	4b29      	ldr	r3, [pc, #164]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edca:	2213      	movs	r2, #19
 800edcc:	751a      	strb	r2, [r3, #20]
               break;
 800edce:	e04a      	b.n	800ee66 <rfalTransceiveTx+0x472>
                           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* If no rxBuf is provided do not wait/expect Rx */
            if( gRFAL.TxRx.ctx.rxBuf == NULL )
 800edd0:	4b27      	ldr	r3, [pc, #156]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edd2:	6a1b      	ldr	r3, [r3, #32]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d110      	bne.n	800edfa <rfalTransceiveTx+0x406>
            {
                /*Check if Observation Mode was enabled and disable it on ST25R391x */
                rfalCheckDisableObsMode();
 800edd8:	4b25      	ldr	r3, [pc, #148]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edda:	799b      	ldrb	r3, [r3, #6]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d003      	beq.n	800ede8 <rfalTransceiveTx+0x3f4>
 800ede0:	2140      	movs	r1, #64	; 0x40
 800ede2:	2001      	movs	r0, #1
 800ede4:	f002 f893 	bl	8010f0e <st25r3916WriteTestRegister>
                
                /* Clean up Transceive */
                rfalCleanupTransceive();
 800ede8:	f7ff fd1a 	bl	800e820 <rfalCleanupTransceive>
                                
                gRFAL.TxRx.status = ERR_NONE;
 800edec:	4b20      	ldr	r3, [pc, #128]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edee:	2200      	movs	r2, #0
 800edf0:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  =  RFAL_TXRX_STATE_IDLE;
 800edf2:	4b1f      	ldr	r3, [pc, #124]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edf4:	2200      	movs	r2, #0
 800edf6:	751a      	strb	r2, [r3, #20]
                break;
 800edf8:	e035      	b.n	800ee66 <rfalTransceiveTx+0x472>
            }
            
            rfalCheckEnableObsModeRx();
 800edfa:	4b1d      	ldr	r3, [pc, #116]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800edfc:	799b      	ldrb	r3, [r3, #6]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d008      	beq.n	800ee14 <rfalTransceiveTx+0x420>
 800ee02:	4b1b      	ldr	r3, [pc, #108]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee04:	799b      	ldrb	r3, [r3, #6]
 800ee06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee0a:	b2db      	uxtb	r3, r3
 800ee0c:	4619      	mov	r1, r3
 800ee0e:	2001      	movs	r0, #1
 800ee10:	f002 f87d 	bl	8010f0e <st25r3916WriteTestRegister>
            
            /* Goto Rx */
            gRFAL.TxRx.state  =  RFAL_TXRX_STATE_RX_IDLE;
 800ee14:	4b16      	ldr	r3, [pc, #88]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee16:	2251      	movs	r2, #81	; 0x51
 800ee18:	751a      	strb	r2, [r3, #20]
            break;
 800ee1a:	e024      	b.n	800ee66 <rfalTransceiveTx+0x472>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_FAIL:
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == ERR_BUSY )
 800ee1c:	4b14      	ldr	r3, [pc, #80]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee1e:	8adb      	ldrh	r3, [r3, #22]
 800ee20:	2b02      	cmp	r3, #2
 800ee22:	d102      	bne.n	800ee2a <rfalTransceiveTx+0x436>
            {                
                gRFAL.TxRx.status = ERR_SYSTEM;
 800ee24:	4b12      	ldr	r3, [pc, #72]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee26:	2208      	movs	r2, #8
 800ee28:	82da      	strh	r2, [r3, #22]
            }
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 800ee2a:	4b11      	ldr	r3, [pc, #68]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee2c:	799b      	ldrb	r3, [r3, #6]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d003      	beq.n	800ee3a <rfalTransceiveTx+0x446>
 800ee32:	2140      	movs	r1, #64	; 0x40
 800ee34:	2001      	movs	r0, #1
 800ee36:	f002 f86a 	bl	8010f0e <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 800ee3a:	f7ff fcf1 	bl	800e820 <rfalCleanupTransceive>
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 800ee3e:	4b0c      	ldr	r3, [pc, #48]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee40:	2200      	movs	r2, #0
 800ee42:	751a      	strb	r2, [r3, #20]
            break;
 800ee44:	e00f      	b.n	800ee66 <rfalTransceiveTx+0x472>
        
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = ERR_SYSTEM;
 800ee46:	4b0a      	ldr	r3, [pc, #40]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee48:	2208      	movs	r2, #8
 800ee4a:	82da      	strh	r2, [r3, #22]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800ee4c:	4b08      	ldr	r3, [pc, #32]	; (800ee70 <rfalTransceiveTx+0x47c>)
 800ee4e:	2213      	movs	r2, #19
 800ee50:	751a      	strb	r2, [r3, #20]
            break;
 800ee52:	e008      	b.n	800ee66 <rfalTransceiveTx+0x472>
                break;
 800ee54:	bf00      	nop
 800ee56:	e006      	b.n	800ee66 <rfalTransceiveTx+0x472>
                   break;
 800ee58:	bf00      	nop
 800ee5a:	e004      	b.n	800ee66 <rfalTransceiveTx+0x472>
               break;  /* No interrupt to process */
 800ee5c:	bf00      	nop
 800ee5e:	e002      	b.n	800ee66 <rfalTransceiveTx+0x472>
               break;  /* No interrupt to process */
 800ee60:	bf00      	nop
 800ee62:	e000      	b.n	800ee66 <rfalTransceiveTx+0x472>
                break;  /* Ignore ST25R3916 FIFO WL if total TxLen is already on the FIFO */
 800ee64:	bf00      	nop
    }
}
 800ee66:	bf00      	nop
 800ee68:	3710      	adds	r7, #16
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bdb0      	pop	{r4, r5, r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	20000754 	.word	0x20000754
 800ee74:	200007bc 	.word	0x200007bc
 800ee78:	200009c4 	.word	0x200009c4
 800ee7c:	2000078a 	.word	0x2000078a

0800ee80 <rfalTransceiveRx>:


/*******************************************************************************/
static void rfalTransceiveRx( void )
{
 800ee80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee82:	b089      	sub	sp, #36	; 0x24
 800ee84:	af04      	add	r7, sp, #16
    volatile uint32_t irqs;
    uint16_t          tmp;
    uint16_t          aux;
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 800ee86:	2300      	movs	r3, #0
 800ee88:	607b      	str	r3, [r7, #4]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 800ee8a:	4baf      	ldr	r3, [pc, #700]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ee8c:	7d1a      	ldrb	r2, [r3, #20]
 800ee8e:	4bae      	ldr	r3, [pc, #696]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ee90:	7d5b      	ldrb	r3, [r3, #21]
 800ee92:	429a      	cmp	r2, r3
 800ee94:	d003      	beq.n	800ee9e <rfalTransceiveRx+0x1e>
    {        
        /* rfalLogD( "RFAL: lastSt: %d curSt: %d \r\n", gRFAL.TxRx.lastState, gRFAL.TxRx.state ); */
        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 800ee96:	4bac      	ldr	r3, [pc, #688]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ee98:	7d1a      	ldrb	r2, [r3, #20]
 800ee9a:	4bab      	ldr	r3, [pc, #684]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ee9c:	755a      	strb	r2, [r3, #21]
    }
    
    switch( gRFAL.TxRx.state )
 800ee9e:	4baa      	ldr	r3, [pc, #680]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eea0:	7d1b      	ldrb	r3, [r3, #20]
 800eea2:	3b51      	subs	r3, #81	; 0x51
 800eea4:	2b09      	cmp	r3, #9
 800eea6:	f200 8339 	bhi.w	800f51c <rfalTransceiveRx+0x69c>
 800eeaa:	a201      	add	r2, pc, #4	; (adr r2, 800eeb0 <rfalTransceiveRx+0x30>)
 800eeac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeb0:	0800eed9 	.word	0x0800eed9
 800eeb4:	0800f489 	.word	0x0800f489
 800eeb8:	0800ef11 	.word	0x0800ef11
 800eebc:	0800efb5 	.word	0x0800efb5
 800eec0:	0800f3cd 	.word	0x0800f3cd
 800eec4:	0800f093 	.word	0x0800f093
 800eec8:	0800f1c7 	.word	0x0800f1c7
 800eecc:	0800f4d3 	.word	0x0800f4d3
 800eed0:	0800f3a5 	.word	0x0800f3a5
 800eed4:	0800f45f 	.word	0x0800f45f
    {
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_IDLE:
            
            /* Clear rx counters */
            gRFAL.fifo.bytesWritten   = 0;            /* Total bytes written on RxBuffer         */
 800eed8:	4b9b      	ldr	r3, [pc, #620]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eeda:	2200      	movs	r2, #0
 800eedc:	871a      	strh	r2, [r3, #56]	; 0x38
            gRFAL.fifo.bytesTotal     = 0;            /* Total bytes in FIFO will now be from Rx */
 800eede:	4b9a      	ldr	r3, [pc, #616]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eee0:	2200      	movs	r2, #0
 800eee2:	86da      	strh	r2, [r3, #54]	; 0x36
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 800eee4:	4b98      	ldr	r3, [pc, #608]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d003      	beq.n	800eef4 <rfalTransceiveRx+0x74>
            {
                *gRFAL.TxRx.ctx.rxRcvdLen = 0;
 800eeec:	4b96      	ldr	r3, [pc, #600]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eeee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eef0:	2200      	movs	r2, #0
 800eef2:	801a      	strh	r2, [r3, #0]
            }
           
            gRFAL.TxRx.state = ( rfalIsModeActiveComm( gRFAL.mode ) ? RFAL_TXRX_STATE_RX_WAIT_EON : RFAL_TXRX_STATE_RX_WAIT_RXS );
 800eef4:	4b94      	ldr	r3, [pc, #592]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eef6:	785b      	ldrb	r3, [r3, #1]
 800eef8:	2b09      	cmp	r3, #9
 800eefa:	d003      	beq.n	800ef04 <rfalTransceiveRx+0x84>
 800eefc:	4b92      	ldr	r3, [pc, #584]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800eefe:	785b      	ldrb	r3, [r3, #1]
 800ef00:	2b0d      	cmp	r3, #13
 800ef02:	d101      	bne.n	800ef08 <rfalTransceiveRx+0x88>
 800ef04:	2252      	movs	r2, #82	; 0x52
 800ef06:	e000      	b.n	800ef0a <rfalTransceiveRx+0x8a>
 800ef08:	2253      	movs	r2, #83	; 0x53
 800ef0a:	4b8f      	ldr	r3, [pc, #572]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef0c:	751a      	strb	r2, [r3, #20]
            break;
 800ef0e:	e315      	b.n	800f53c <rfalTransceiveRx+0x6bc>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_WAIT_RXS:
            
            /*******************************************************************************/
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_NRE | ST25R3916_IRQ_MASK_EOF) );
 800ef10:	f644 0020 	movw	r0, #18464	; 0x4820
 800ef14:	f002 fa92 	bl	801143c <st25r3916GetInterrupt>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	f000 8303 	beq.w	800f52a <rfalTransceiveRx+0x6aa>
            {
                break;  /* No interrupt to process */
            }
            
            /* Only raise Timeout if NRE is detected with no Rx Start (NRT EMV mode) */
            if( ((irqs & ST25R3916_IRQ_MASK_NRE) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXS) == 0U) )
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d00b      	beq.n	800ef46 <rfalTransceiveRx+0xc6>
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f003 0320 	and.w	r3, r3, #32
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d106      	bne.n	800ef46 <rfalTransceiveRx+0xc6>
            {
                gRFAL.TxRx.status = ERR_TIMEOUT;
 800ef38:	4b83      	ldr	r3, [pc, #524]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef3a:	2204      	movs	r2, #4
 800ef3c:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800ef3e:	4b82      	ldr	r3, [pc, #520]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef40:	225a      	movs	r2, #90	; 0x5a
 800ef42:	751a      	strb	r2, [r3, #20]
                break;
 800ef44:	e2fa      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            /* Only raise Link Loss if EOF is detected with no Rx Start */
            if( ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXS) == 0U) )
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d015      	beq.n	800ef7c <rfalTransceiveRx+0xfc>
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f003 0320 	and.w	r3, r3, #32
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d110      	bne.n	800ef7c <rfalTransceiveRx+0xfc>
            {
                /* In AP2P a Field On has already occurred - treat this as timeout | mute */
                gRFAL.TxRx.status = ( rfalIsModeActiveComm( gRFAL.mode ) ? ERR_TIMEOUT : ERR_LINK_LOSS );
 800ef5a:	4b7b      	ldr	r3, [pc, #492]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef5c:	785b      	ldrb	r3, [r3, #1]
 800ef5e:	2b09      	cmp	r3, #9
 800ef60:	d003      	beq.n	800ef6a <rfalTransceiveRx+0xea>
 800ef62:	4b79      	ldr	r3, [pc, #484]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef64:	785b      	ldrb	r3, [r3, #1]
 800ef66:	2b0d      	cmp	r3, #13
 800ef68:	d101      	bne.n	800ef6e <rfalTransceiveRx+0xee>
 800ef6a:	2204      	movs	r2, #4
 800ef6c:	e000      	b.n	800ef70 <rfalTransceiveRx+0xf0>
 800ef6e:	2225      	movs	r2, #37	; 0x25
 800ef70:	4b75      	ldr	r3, [pc, #468]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef72:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800ef74:	4b74      	ldr	r3, [pc, #464]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef76:	225a      	movs	r2, #90	; 0x5a
 800ef78:	751a      	strb	r2, [r3, #20]
                break;
 800ef7a:	e2df      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_RXS) != 0U )
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f003 0320 	and.w	r3, r3, #32
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d00f      	beq.n	800efa6 <rfalTransceiveRx+0x126>
            {
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #TBD                            */
                /* Rarely on corrupted frames I_rxs gets signaled but I_rxe is not signaled    */
                /* Use a SW timer to handle an eventual missing RXE                            */
                rfalTimerStart( gRFAL.tmr.RXE, RFAL_NORXE_TOUT );
 800ef86:	2032      	movs	r0, #50	; 0x32
 800ef88:	f7f5 fbc4 	bl	8004714 <timerCalculateTimer>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	4b6e      	ldr	r3, [pc, #440]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef90:	641a      	str	r2, [r3, #64]	; 0x40
                /*******************************************************************************/
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 800ef92:	4b6d      	ldr	r3, [pc, #436]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800ef94:	2254      	movs	r2, #84	; 0x54
 800ef96:	751a      	strb	r2, [r3, #20]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
                break;
            }
            
            /* remove NRE that might appear together (NRT EMV mode), and remove RXS, but keep EOF if present for next state */
            irqs &= ~(ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_NRE);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ef9e:	f023 0320 	bic.w	r3, r3, #32
 800efa2:	607b      	str	r3, [r7, #4]
 800efa4:	e006      	b.n	800efb4 <rfalTransceiveRx+0x134>
                gRFAL.TxRx.status = ERR_IO;
 800efa6:	4b68      	ldr	r3, [pc, #416]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800efa8:	2203      	movs	r2, #3
 800efaa:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800efac:	4b66      	ldr	r3, [pc, #408]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800efae:	225a      	movs	r2, #90	; 0x5a
 800efb0:	751a      	strb	r2, [r3, #20]
                break;
 800efb2:	e2c3      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            /*******************************************************************************/
            /* REMARK: Silicon workaround ST25R3916 Errata #TBD                            */
            /* ST25R396 may indicate RXS without RXE afterwards, this happens rarely on    */
            /* corrupted frames.                                                           */
            /* SW timer is used to timeout upon a missing RXE                              */
            if( rfalTimerisExpired( gRFAL.tmr.RXE ) )
 800efb4:	4b64      	ldr	r3, [pc, #400]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800efb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efb8:	4618      	mov	r0, r3
 800efba:	f7f5 fbb9 	bl	8004730 <timerIsExpired>
 800efbe:	4603      	mov	r3, r0
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d005      	beq.n	800efd0 <rfalTransceiveRx+0x150>
            {
                gRFAL.TxRx.status = ERR_FRAMING;
 800efc4:	4b60      	ldr	r3, [pc, #384]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800efc6:	2209      	movs	r2, #9
 800efc8:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800efca:	4b5f      	ldr	r3, [pc, #380]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800efcc:	225a      	movs	r2, #90	; 0x5a
 800efce:	751a      	strb	r2, [r3, #20]
            }
            /*******************************************************************************/
            
            irqs |= st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE  | ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RX_REST | ST25R3916_IRQ_MASK_WU_F ) );
 800efd0:	485e      	ldr	r0, [pc, #376]	; (800f14c <rfalTransceiveRx+0x2cc>)
 800efd2:	f002 fa33 	bl	801143c <st25r3916GetInterrupt>
 800efd6:	4602      	mov	r2, r0
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	4313      	orrs	r3, r2
 800efdc:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	f000 82a4 	beq.w	800f52e <rfalTransceiveRx+0x6ae>
            {
                break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_RX_REST) != 0U )
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	f003 0302 	and.w	r3, r3, #2
 800efec:	2b00      	cmp	r3, #0
 800efee:	d02f      	beq.n	800f050 <rfalTransceiveRx+0x1d0>
            {
                /* RX_REST indicates that Receiver has been reseted due to EMD, therefore a RXS + RXE should *
                 * follow if a good reception is followed within the valid initial timeout                   */
                
                /* Check whether NRT has expired already, if so signal a timeout */
                if( st25r3916GetInterrupt( ST25R3916_IRQ_MASK_NRE ) != 0U )
 800eff0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800eff4:	f002 fa22 	bl	801143c <st25r3916GetInterrupt>
 800eff8:	4603      	mov	r3, r0
 800effa:	2b00      	cmp	r3, #0
 800effc:	d006      	beq.n	800f00c <rfalTransceiveRx+0x18c>
                {
                    gRFAL.TxRx.status = ERR_TIMEOUT;
 800effe:	4b52      	ldr	r3, [pc, #328]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f000:	2204      	movs	r2, #4
 800f002:	82da      	strh	r2, [r3, #22]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f004:	4b50      	ldr	r3, [pc, #320]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f006:	225a      	movs	r2, #90	; 0x5a
 800f008:	751a      	strb	r2, [r3, #20]
                    break;
 800f00a:	e297      	b.n	800f53c <rfalTransceiveRx+0x6bc>
                }
                if( st25r3916CheckReg( ST25R3916_REG_NFCIP1_BIT_RATE, ST25R3916_REG_NFCIP1_BIT_RATE_nrt_on, 0 ) )   /* MISRA 13.5 */
 800f00c:	2200      	movs	r2, #0
 800f00e:	2102      	movs	r1, #2
 800f010:	2024      	movs	r0, #36	; 0x24
 800f012:	f002 f889 	bl	8011128 <st25r3916CheckReg>
 800f016:	4603      	mov	r3, r0
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d006      	beq.n	800f02a <rfalTransceiveRx+0x1aa>
                {
                    gRFAL.TxRx.status = ERR_TIMEOUT;
 800f01c:	4b4a      	ldr	r3, [pc, #296]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f01e:	2204      	movs	r2, #4
 800f020:	82da      	strh	r2, [r3, #22]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f022:	4b49      	ldr	r3, [pc, #292]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f024:	225a      	movs	r2, #90	; 0x5a
 800f026:	751a      	strb	r2, [r3, #20]
                    break;
 800f028:	e288      	b.n	800f53c <rfalTransceiveRx+0x6bc>
                }
                
                /* Discard any previous RXS */
                st25r3916GetInterrupt( ST25R3916_IRQ_MASK_RXS );
 800f02a:	2020      	movs	r0, #32
 800f02c:	f002 fa06 	bl	801143c <st25r3916GetInterrupt>
                
                /* Check whether a following reception has already started */
                if( st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_rx_act, ST25R3916_REG_AUX_DISPLAY_rx_act) )
 800f030:	2204      	movs	r2, #4
 800f032:	2104      	movs	r1, #4
 800f034:	2031      	movs	r0, #49	; 0x31
 800f036:	f002 f877 	bl	8011128 <st25r3916CheckReg>
 800f03a:	4603      	mov	r3, r0
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d003      	beq.n	800f048 <rfalTransceiveRx+0x1c8>
                {
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 800f040:	4b41      	ldr	r3, [pc, #260]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f042:	2254      	movs	r2, #84	; 0x54
 800f044:	751a      	strb	r2, [r3, #20]
                    break;
 800f046:	e279      	b.n	800f53c <rfalTransceiveRx+0x6bc>
                }
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXS;
 800f048:	4b3f      	ldr	r3, [pc, #252]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f04a:	2253      	movs	r2, #83	; 0x53
 800f04c:	751a      	strb	r2, [r3, #20]
                break;
 800f04e:	e275      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            if( ((irqs & ST25R3916_IRQ_MASK_FWL) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXE) == 0U) )
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f056:	2b00      	cmp	r3, #0
 800f058:	d008      	beq.n	800f06c <rfalTransceiveRx+0x1ec>
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f003 0310 	and.w	r3, r3, #16
 800f060:	2b00      	cmp	r3, #0
 800f062:	d103      	bne.n	800f06c <rfalTransceiveRx+0x1ec>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_FIFO;
 800f064:	4b38      	ldr	r3, [pc, #224]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f066:	2255      	movs	r2, #85	; 0x55
 800f068:	751a      	strb	r2, [r3, #20]
                break;
 800f06a:	e267      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            /* Automatic responses allowed during TxRx only for the SENSF_REQ */
            if( (irqs & ST25R3916_IRQ_MASK_WU_F) != 0U )
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f072:	2b00      	cmp	r3, #0
 800f074:	d003      	beq.n	800f07e <rfalTransceiveRx+0x1fe>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 800f076:	4b34      	ldr	r3, [pc, #208]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f078:	2253      	movs	r2, #83	; 0x53
 800f07a:	751a      	strb	r2, [r3, #20]
                break;
 800f07c:	e25e      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            /* After RXE retrieve and check for any error irqs */
            irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_COL) );
 800f07e:	4834      	ldr	r0, [pc, #208]	; (800f150 <rfalTransceiveRx+0x2d0>)
 800f080:	f002 f9dc 	bl	801143c <st25r3916GetInterrupt>
 800f084:	4602      	mov	r2, r0
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	4313      	orrs	r3, r2
 800f08a:	607b      	str	r3, [r7, #4]
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_ERR_CHECK;
 800f08c:	4b2e      	ldr	r3, [pc, #184]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f08e:	2256      	movs	r2, #86	; 0x56
 800f090:	751a      	strb	r2, [r3, #20]
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_ERR_CHECK:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( (irqs & ST25R3916_IRQ_MASK_ERR1) != 0U )
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d008      	beq.n	800f0ae <rfalTransceiveRx+0x22e>
            {
                gRFAL.TxRx.status = ERR_FRAMING;
 800f09c:	4b2a      	ldr	r3, [pc, #168]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f09e:	2209      	movs	r2, #9
 800f0a0:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800f0a2:	4b29      	ldr	r3, [pc, #164]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0a4:	2257      	movs	r2, #87	; 0x57
 800f0a6:	751a      	strb	r2, [r3, #20]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800f0a8:	f7ff fb82 	bl	800e7b0 <rfalErrorHandling>
                break;
 800f0ac:	e246      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            /* Discard Soft Framing errors in AP2P and CE */
            else if( rfalIsModePassivePoll( gRFAL.mode ) && ((irqs & ST25R3916_IRQ_MASK_ERR2) != 0U) )
 800f0ae:	4b26      	ldr	r3, [pc, #152]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0b0:	785b      	ldrb	r3, [r3, #1]
 800f0b2:	2b09      	cmp	r3, #9
 800f0b4:	d01d      	beq.n	800f0f2 <rfalTransceiveRx+0x272>
 800f0b6:	4b24      	ldr	r3, [pc, #144]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0b8:	785b      	ldrb	r3, [r3, #1]
 800f0ba:	2b0d      	cmp	r3, #13
 800f0bc:	d019      	beq.n	800f0f2 <rfalTransceiveRx+0x272>
 800f0be:	4b22      	ldr	r3, [pc, #136]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0c0:	785b      	ldrb	r3, [r3, #1]
 800f0c2:	2b0a      	cmp	r3, #10
 800f0c4:	d015      	beq.n	800f0f2 <rfalTransceiveRx+0x272>
 800f0c6:	4b20      	ldr	r3, [pc, #128]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0c8:	785b      	ldrb	r3, [r3, #1]
 800f0ca:	2b0b      	cmp	r3, #11
 800f0cc:	d011      	beq.n	800f0f2 <rfalTransceiveRx+0x272>
 800f0ce:	4b1e      	ldr	r3, [pc, #120]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0d0:	785b      	ldrb	r3, [r3, #1]
 800f0d2:	2b0c      	cmp	r3, #12
 800f0d4:	d00d      	beq.n	800f0f2 <rfalTransceiveRx+0x272>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d008      	beq.n	800f0f2 <rfalTransceiveRx+0x272>
            {
                gRFAL.TxRx.status = ERR_FRAMING;
 800f0e0:	4b19      	ldr	r3, [pc, #100]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0e2:	2209      	movs	r2, #9
 800f0e4:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800f0e6:	4b18      	ldr	r3, [pc, #96]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0e8:	2257      	movs	r2, #87	; 0x57
 800f0ea:	751a      	strb	r2, [r3, #20]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800f0ec:	f7ff fb60 	bl	800e7b0 <rfalErrorHandling>
                break;
 800f0f0:	e224      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_PAR) != 0U )
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d008      	beq.n	800f10e <rfalTransceiveRx+0x28e>
            {
                gRFAL.TxRx.status = ERR_PAR;
 800f0fc:	4b12      	ldr	r3, [pc, #72]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f0fe:	221b      	movs	r2, #27
 800f100:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800f102:	4b11      	ldr	r3, [pc, #68]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f104:	2257      	movs	r2, #87	; 0x57
 800f106:	751a      	strb	r2, [r3, #20]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800f108:	f7ff fb52 	bl	800e7b0 <rfalErrorHandling>
                break;
 800f10c:	e216      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_CRC) != 0U )
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f114:	2b00      	cmp	r3, #0
 800f116:	d008      	beq.n	800f12a <rfalTransceiveRx+0x2aa>
            {
                gRFAL.TxRx.status = ERR_CRC;
 800f118:	4b0b      	ldr	r3, [pc, #44]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f11a:	2215      	movs	r2, #21
 800f11c:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800f11e:	4b0a      	ldr	r3, [pc, #40]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f120:	2257      	movs	r2, #87	; 0x57
 800f122:	751a      	strb	r2, [r3, #20]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800f124:	f7ff fb44 	bl	800e7b0 <rfalErrorHandling>
                break;
 800f128:	e208      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_COL) != 0U )
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f003 0304 	and.w	r3, r3, #4
 800f130:	2b00      	cmp	r3, #0
 800f132:	d00f      	beq.n	800f154 <rfalTransceiveRx+0x2d4>
            {
                gRFAL.TxRx.status = ERR_RF_COLLISION;
 800f134:	4b04      	ldr	r3, [pc, #16]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f136:	221d      	movs	r2, #29
 800f138:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800f13a:	4b03      	ldr	r3, [pc, #12]	; (800f148 <rfalTransceiveRx+0x2c8>)
 800f13c:	2257      	movs	r2, #87	; 0x57
 800f13e:	751a      	strb	r2, [r3, #20]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800f140:	f7ff fb36 	bl	800e7b0 <rfalErrorHandling>
                break;
 800f144:	e1fa      	b.n	800f53c <rfalTransceiveRx+0x6bc>
 800f146:	bf00      	nop
 800f148:	20000754 	.word	0x20000754
 800f14c:	08000852 	.word	0x08000852
 800f150:	00f00004 	.word	0x00f00004
            }
            else if( rfalIsModePassiveListen( gRFAL.mode ) && ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) )
 800f154:	4b9c      	ldr	r3, [pc, #624]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f156:	785b      	ldrb	r3, [r3, #1]
 800f158:	2b0a      	cmp	r3, #10
 800f15a:	d007      	beq.n	800f16c <rfalTransceiveRx+0x2ec>
 800f15c:	4b9a      	ldr	r3, [pc, #616]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f15e:	785b      	ldrb	r3, [r3, #1]
 800f160:	2b0b      	cmp	r3, #11
 800f162:	d003      	beq.n	800f16c <rfalTransceiveRx+0x2ec>
 800f164:	4b98      	ldr	r3, [pc, #608]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f166:	785b      	ldrb	r3, [r3, #1]
 800f168:	2b0c      	cmp	r3, #12
 800f16a:	d10b      	bne.n	800f184 <rfalTransceiveRx+0x304>
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f172:	2b00      	cmp	r3, #0
 800f174:	d006      	beq.n	800f184 <rfalTransceiveRx+0x304>
            {
                 gRFAL.TxRx.status = ERR_LINK_LOSS;
 800f176:	4b94      	ldr	r3, [pc, #592]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f178:	2225      	movs	r2, #37	; 0x25
 800f17a:	82da      	strh	r2, [r3, #22]
                 gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f17c:	4b92      	ldr	r3, [pc, #584]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f17e:	225a      	movs	r2, #90	; 0x5a
 800f180:	751a      	strb	r2, [r3, #20]
                 break;
 800f182:	e1db      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f003 0310 	and.w	r3, r3, #16
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d014      	beq.n	800f1b8 <rfalTransceiveRx+0x338>
            {
                /* Reception ended without any error indication,                  *
                 * check FIFO status for malformed or incomplete frames           */
                
                /* Check if the reception ends with an incomplete byte (residual bits) */
                if( rfalFIFOStatusIsIncompleteByte() )
 800f18e:	f000 fa19 	bl	800f5c4 <rfalFIFOStatusIsIncompleteByte>
 800f192:	4603      	mov	r3, r0
 800f194:	2b00      	cmp	r3, #0
 800f196:	d003      	beq.n	800f1a0 <rfalTransceiveRx+0x320>
                {
                   gRFAL.TxRx.status = ERR_INCOMPLETE_BYTE;
 800f198:	4b8b      	ldr	r3, [pc, #556]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f19a:	2228      	movs	r2, #40	; 0x28
 800f19c:	82da      	strh	r2, [r3, #22]
 800f19e:	e007      	b.n	800f1b0 <rfalTransceiveRx+0x330>
                }
                /* Check if the reception ends missing parity bit */
                else if( rfalFIFOStatusIsMissingPar() )
 800f1a0:	f000 fa22 	bl	800f5e8 <rfalFIFOStatusIsMissingPar>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d002      	beq.n	800f1b0 <rfalTransceiveRx+0x330>
                {
                   gRFAL.TxRx.status = ERR_FRAMING;
 800f1aa:	4b87      	ldr	r3, [pc, #540]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1ac:	2209      	movs	r2, #9
 800f1ae:	82da      	strh	r2, [r3, #22]
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_DATA;
 800f1b0:	4b85      	ldr	r3, [pc, #532]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1b2:	2257      	movs	r2, #87	; 0x57
 800f1b4:	751a      	strb	r2, [r3, #20]
 800f1b6:	e006      	b.n	800f1c6 <rfalTransceiveRx+0x346>
            }
            else
            {
                gRFAL.TxRx.status = ERR_IO;
 800f1b8:	4b83      	ldr	r3, [pc, #524]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1ba:	2203      	movs	r2, #3
 800f1bc:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f1be:	4b82      	ldr	r3, [pc, #520]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1c0:	225a      	movs	r2, #90	; 0x5a
 800f1c2:	751a      	strb	r2, [r3, #20]
                break;
 800f1c4:	e1ba      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_READ_DATA:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
                      
            tmp = rfalFIFOStatusGetNumBytes();
 800f1c6:	f000 f9e1 	bl	800f58c <rfalFIFOStatusGetNumBytes>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	81fb      	strh	r3, [r7, #14]
                        
            /*******************************************************************************/
            /* Check if CRC should not be placed in rxBuf                                  */
            if( ((gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP) == 0U) )
 800f1ce:	4b7e      	ldr	r3, [pc, #504]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1d2:	f003 0302 	and.w	r3, r3, #2
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d117      	bne.n	800f20a <rfalTransceiveRx+0x38a>
            {
                /* if received frame was bigger than CRC */
                if( (uint16_t)(gRFAL.fifo.bytesTotal + tmp) > 0U )
 800f1da:	4b7b      	ldr	r3, [pc, #492]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1dc:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800f1de:	89fb      	ldrh	r3, [r7, #14]
 800f1e0:	4413      	add	r3, r2
 800f1e2:	b29b      	uxth	r3, r3
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d010      	beq.n	800f20a <rfalTransceiveRx+0x38a>
                {
                    /* By default CRC will not be placed into the rxBuffer */
                    if( ( tmp > RFAL_CRC_LEN) )  
 800f1e8:	89fb      	ldrh	r3, [r7, #14]
 800f1ea:	2b02      	cmp	r3, #2
 800f1ec:	d903      	bls.n	800f1f6 <rfalTransceiveRx+0x376>
                    {
                        tmp -= RFAL_CRC_LEN;
 800f1ee:	89fb      	ldrh	r3, [r7, #14]
 800f1f0:	3b02      	subs	r3, #2
 800f1f2:	81fb      	strh	r3, [r7, #14]
 800f1f4:	e009      	b.n	800f20a <rfalTransceiveRx+0x38a>
                    }
                    /* If the CRC was already placed into rxBuffer (due to WL interrupt where CRC was already in FIFO Read)
                     * cannot remove it from rxBuf. Can only remove it from rxBufLen not indicate the presence of CRC    */ 
                    else if(gRFAL.fifo.bytesTotal > RFAL_CRC_LEN)                       
 800f1f6:	4b74      	ldr	r3, [pc, #464]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f1f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f1fa:	2b02      	cmp	r3, #2
 800f1fc:	d905      	bls.n	800f20a <rfalTransceiveRx+0x38a>
                    {                        
                        gRFAL.fifo.bytesTotal -= RFAL_CRC_LEN;
 800f1fe:	4b72      	ldr	r3, [pc, #456]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f200:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f202:	3b02      	subs	r3, #2
 800f204:	b29a      	uxth	r2, r3
 800f206:	4b70      	ldr	r3, [pc, #448]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f208:	86da      	strh	r2, [r3, #54]	; 0x36
                        /* MISRA 15.7 - Empty else */
                    }
                }
            }
            
            gRFAL.fifo.bytesTotal += tmp;                    /* add to total bytes counter */
 800f20a:	4b6f      	ldr	r3, [pc, #444]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f20c:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800f20e:	89fb      	ldrh	r3, [r7, #14]
 800f210:	4413      	add	r3, r2
 800f212:	b29a      	uxth	r2, r3
 800f214:	4b6c      	ldr	r3, [pc, #432]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f216:	86da      	strh	r2, [r3, #54]	; 0x36
            
            /*******************************************************************************/
            /* Check if remaining bytes fit on the rxBuf available                         */
            if( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) )
 800f218:	4b6b      	ldr	r3, [pc, #428]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f21a:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800f21c:	4b6a      	ldr	r3, [pc, #424]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f21e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f220:	3307      	adds	r3, #7
 800f222:	08db      	lsrs	r3, r3, #3
 800f224:	b29b      	uxth	r3, r3
 800f226:	429a      	cmp	r2, r3
 800f228:	d90f      	bls.n	800f24a <rfalTransceiveRx+0x3ca>
            {
                tmp = (uint16_t)( rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten);
 800f22a:	4b67      	ldr	r3, [pc, #412]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f22c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f22e:	3307      	adds	r3, #7
 800f230:	08db      	lsrs	r3, r3, #3
 800f232:	b29a      	uxth	r2, r3
 800f234:	4b64      	ldr	r3, [pc, #400]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f236:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800f238:	1ad3      	subs	r3, r2, r3
 800f23a:	81fb      	strh	r3, [r7, #14]
                
                /* Transmission errors have precedence over buffer error */
                if( gRFAL.TxRx.status == ERR_BUSY )
 800f23c:	4b62      	ldr	r3, [pc, #392]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f23e:	8adb      	ldrh	r3, [r3, #22]
 800f240:	2b02      	cmp	r3, #2
 800f242:	d102      	bne.n	800f24a <rfalTransceiveRx+0x3ca>
                {
                    gRFAL.TxRx.status = ERR_NOMEM;
 800f244:	4b60      	ldr	r3, [pc, #384]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f246:	2201      	movs	r2, #1
 800f248:	82da      	strh	r2, [r3, #22]
                }
            }

            /*******************************************************************************/
            /* Retrieve remaining bytes from FIFO to rxBuf, and assign total length rcvd   */
            st25r3916ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], tmp);
 800f24a:	4b5f      	ldr	r3, [pc, #380]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f24c:	6a1b      	ldr	r3, [r3, #32]
 800f24e:	4a5e      	ldr	r2, [pc, #376]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f250:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 800f252:	4413      	add	r3, r2
 800f254:	89fa      	ldrh	r2, [r7, #14]
 800f256:	4611      	mov	r1, r2
 800f258:	4618      	mov	r0, r3
 800f25a:	f001 fe00 	bl	8010e5e <st25r3916ReadFifo>
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 800f25e:	4b5a      	ldr	r3, [pc, #360]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f262:	2b00      	cmp	r3, #0
 800f264:	d019      	beq.n	800f29a <rfalTransceiveRx+0x41a>
            {
                (*gRFAL.TxRx.ctx.rxRcvdLen) = (uint16_t)rfalConvBytesToBits( gRFAL.fifo.bytesTotal );
 800f266:	4b58      	ldr	r3, [pc, #352]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f268:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800f26a:	4b57      	ldr	r3, [pc, #348]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f26c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f26e:	00d2      	lsls	r2, r2, #3
 800f270:	b292      	uxth	r2, r2
 800f272:	801a      	strh	r2, [r3, #0]
                if( rfalFIFOStatusIsIncompleteByte() )
 800f274:	f000 f9a6 	bl	800f5c4 <rfalFIFOStatusIsIncompleteByte>
 800f278:	4603      	mov	r3, r0
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d00d      	beq.n	800f29a <rfalTransceiveRx+0x41a>
                {
                    (*gRFAL.TxRx.ctx.rxRcvdLen) -= (RFAL_BITS_IN_BYTE - rfalFIFOGetNumIncompleteBits());
 800f27e:	f000 f9c5 	bl	800f60c <rfalFIFOGetNumIncompleteBits>
 800f282:	4603      	mov	r3, r0
 800f284:	f1c3 0208 	rsb	r2, r3, #8
 800f288:	4b4f      	ldr	r3, [pc, #316]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f28a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f28c:	8819      	ldrh	r1, [r3, #0]
 800f28e:	b292      	uxth	r2, r2
 800f290:	4b4d      	ldr	r3, [pc, #308]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f294:	1a8a      	subs	r2, r1, r2
 800f296:	b292      	uxth	r2, r2
 800f298:	801a      	strh	r2, [r3, #0]
            }

        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* Decode sub bit stream into payload bits for NFCV, if no error found so far  */
            if( ((RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode)) && (gRFAL.TxRx.status == ERR_BUSY) )
 800f29a:	4b4b      	ldr	r3, [pc, #300]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f29c:	785b      	ldrb	r3, [r3, #1]
 800f29e:	2b07      	cmp	r3, #7
 800f2a0:	d003      	beq.n	800f2aa <rfalTransceiveRx+0x42a>
 800f2a2:	4b49      	ldr	r3, [pc, #292]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2a4:	785b      	ldrb	r3, [r3, #1]
 800f2a6:	2b08      	cmp	r3, #8
 800f2a8:	d165      	bne.n	800f376 <rfalTransceiveRx+0x4f6>
 800f2aa:	4b47      	ldr	r3, [pc, #284]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2ac:	8adb      	ldrh	r3, [r3, #22]
 800f2ae:	2b02      	cmp	r3, #2
 800f2b0:	d161      	bne.n	800f376 <rfalTransceiveRx+0x4f6>
            {
                ReturnCode ret;
                uint16_t offset = 0; /* REMARK offset not currently used */
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	807b      	strh	r3, [r7, #2]

                ret = iso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 800f2b6:	4b44      	ldr	r3, [pc, #272]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2b8:	6a18      	ldr	r0, [r3, #32]
 800f2ba:	4b43      	ldr	r3, [pc, #268]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2bc:	8edc      	ldrh	r4, [r3, #54]	; 0x36
 800f2be:	4b42      	ldr	r3, [pc, #264]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2c0:	f8d3 527c 	ldr.w	r5, [r3, #636]	; 0x27c
                        gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes(gRFAL.nfcvData.origCtx.rxBufLen), &offset, gRFAL.nfcvData.origCtx.rxRcvdLen, gRFAL.nfcvData.ignoreBits, (RFAL_MODE_POLL_PICOPASS == gRFAL.mode));
 800f2c4:	4b40      	ldr	r3, [pc, #256]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2c6:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800f2ca:	3307      	adds	r3, #7
 800f2cc:	08db      	lsrs	r3, r3, #3
                ret = iso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 800f2ce:	b29e      	uxth	r6, r3
 800f2d0:	4b3d      	ldr	r3, [pc, #244]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2d2:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 800f2d6:	4a3c      	ldr	r2, [pc, #240]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2d8:	f8b2 2290 	ldrh.w	r2, [r2, #656]	; 0x290
                        gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes(gRFAL.nfcvData.origCtx.rxBufLen), &offset, gRFAL.nfcvData.origCtx.rxRcvdLen, gRFAL.nfcvData.ignoreBits, (RFAL_MODE_POLL_PICOPASS == gRFAL.mode));
 800f2dc:	493a      	ldr	r1, [pc, #232]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f2de:	7849      	ldrb	r1, [r1, #1]
                ret = iso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 800f2e0:	2908      	cmp	r1, #8
 800f2e2:	bf0c      	ite	eq
 800f2e4:	2101      	moveq	r1, #1
 800f2e6:	2100      	movne	r1, #0
 800f2e8:	b2c9      	uxtb	r1, r1
 800f2ea:	9103      	str	r1, [sp, #12]
 800f2ec:	9202      	str	r2, [sp, #8]
 800f2ee:	9301      	str	r3, [sp, #4]
 800f2f0:	1cbb      	adds	r3, r7, #2
 800f2f2:	9300      	str	r3, [sp, #0]
 800f2f4:	4633      	mov	r3, r6
 800f2f6:	462a      	mov	r2, r5
 800f2f8:	4621      	mov	r1, r4
 800f2fa:	f7fe f8a3 	bl	800d444 <iso15693VICCDecode>
 800f2fe:	4603      	mov	r3, r0
 800f300:	817b      	strh	r3, [r7, #10]
                
                if( ((ERR_NONE == ret) || (ERR_CRC == ret))
 800f302:	897b      	ldrh	r3, [r7, #10]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d002      	beq.n	800f30e <rfalTransceiveRx+0x48e>
 800f308:	897b      	ldrh	r3, [r7, #10]
 800f30a:	2b15      	cmp	r3, #21
 800f30c:	d11f      	bne.n	800f34e <rfalTransceiveRx+0x4ce>
                     && (((uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP & gRFAL.nfcvData.origCtx.flags) == 0U)
 800f30e:	4b2e      	ldr	r3, [pc, #184]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f310:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800f314:	f003 0302 	and.w	r3, r3, #2
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d118      	bne.n	800f34e <rfalTransceiveRx+0x4ce>
                     &&  ((*gRFAL.nfcvData.origCtx.rxRcvdLen % RFAL_BITS_IN_BYTE) == 0U)
 800f31c:	4b2a      	ldr	r3, [pc, #168]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f31e:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 800f322:	881b      	ldrh	r3, [r3, #0]
 800f324:	f003 0307 	and.w	r3, r3, #7
 800f328:	b29b      	uxth	r3, r3
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d10f      	bne.n	800f34e <rfalTransceiveRx+0x4ce>
                     &&  (*gRFAL.nfcvData.origCtx.rxRcvdLen >= rfalConvBytesToBits(RFAL_CRC_LEN) )
 800f32e:	4b26      	ldr	r3, [pc, #152]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f330:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 800f334:	881b      	ldrh	r3, [r3, #0]
 800f336:	2b0f      	cmp	r3, #15
 800f338:	d909      	bls.n	800f34e <rfalTransceiveRx+0x4ce>
                   )
                {
                   *gRFAL.nfcvData.origCtx.rxRcvdLen -= (uint16_t)rfalConvBytesToBits(RFAL_CRC_LEN); /* Remove CRC */
 800f33a:	4b23      	ldr	r3, [pc, #140]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f33c:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 800f340:	881a      	ldrh	r2, [r3, #0]
 800f342:	4b21      	ldr	r3, [pc, #132]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f344:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 800f348:	3a10      	subs	r2, #16
 800f34a:	b292      	uxth	r2, r2
 800f34c:	801a      	strh	r2, [r3, #0]
                st25r3916WriteFifo(gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes( *gRFAL.nfcvData.origCtx.rxRcvdLen));
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
            #endif
                
                /* Restore original ctx */
                gRFAL.TxRx.ctx    = gRFAL.nfcvData.origCtx;
 800f34e:	4a1e      	ldr	r2, [pc, #120]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f350:	4b1d      	ldr	r3, [pc, #116]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f352:	f102 0418 	add.w	r4, r2, #24
 800f356:	f503 751d 	add.w	r5, r3, #628	; 0x274
 800f35a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f35c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f35e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f362:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                gRFAL.TxRx.status = ((ret != ERR_NONE) ? ret : ERR_BUSY);
 800f366:	897b      	ldrh	r3, [r7, #10]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d001      	beq.n	800f370 <rfalTransceiveRx+0x4f0>
 800f36c:	897b      	ldrh	r3, [r7, #10]
 800f36e:	e000      	b.n	800f372 <rfalTransceiveRx+0x4f2>
 800f370:	2302      	movs	r3, #2
 800f372:	4a15      	ldr	r2, [pc, #84]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f374:	82d3      	strh	r3, [r2, #22]
            }
        #endif /* RFAL_FEATURE_NFCV */
            
            /*******************************************************************************/
            /* If an error as been marked/detected don't fall into to RX_DONE  */
            if( gRFAL.TxRx.status != ERR_BUSY )
 800f376:	4b14      	ldr	r3, [pc, #80]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f378:	8adb      	ldrh	r3, [r3, #22]
 800f37a:	2b02      	cmp	r3, #2
 800f37c:	d003      	beq.n	800f386 <rfalTransceiveRx+0x506>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_FAIL;
 800f37e:	4b12      	ldr	r3, [pc, #72]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f380:	225a      	movs	r2, #90	; 0x5a
 800f382:	751a      	strb	r2, [r3, #20]
                break;
 800f384:	e0da      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            if( rfalIsModeActiveComm( gRFAL.mode ) )
 800f386:	4b10      	ldr	r3, [pc, #64]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f388:	785b      	ldrb	r3, [r3, #1]
 800f38a:	2b09      	cmp	r3, #9
 800f38c:	d003      	beq.n	800f396 <rfalTransceiveRx+0x516>
 800f38e:	4b0e      	ldr	r3, [pc, #56]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f390:	785b      	ldrb	r3, [r3, #1]
 800f392:	2b0d      	cmp	r3, #13
 800f394:	d103      	bne.n	800f39e <rfalTransceiveRx+0x51e>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_EOF;
 800f396:	4b0c      	ldr	r3, [pc, #48]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f398:	2258      	movs	r2, #88	; 0x58
 800f39a:	751a      	strb	r2, [r3, #20]
                break;
 800f39c:	e0ce      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_DONE;
 800f39e:	4b0a      	ldr	r3, [pc, #40]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f3a0:	2259      	movs	r2, #89	; 0x59
 800f3a2:	751a      	strb	r2, [r3, #20]
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 800f3a4:	4b08      	ldr	r3, [pc, #32]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f3a6:	799b      	ldrb	r3, [r3, #6]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d003      	beq.n	800f3b4 <rfalTransceiveRx+0x534>
 800f3ac:	2140      	movs	r1, #64	; 0x40
 800f3ae:	2001      	movs	r0, #1
 800f3b0:	f001 fdad 	bl	8010f0e <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 800f3b4:	f7ff fa34 	bl	800e820 <rfalCleanupTransceive>

            
            gRFAL.TxRx.status = ERR_NONE;
 800f3b8:	4b03      	ldr	r3, [pc, #12]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	82da      	strh	r2, [r3, #22]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_IDLE;
 800f3be:	4b02      	ldr	r3, [pc, #8]	; (800f3c8 <rfalTransceiveRx+0x548>)
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	751a      	strb	r2, [r3, #20]
            break;
 800f3c4:	e0ba      	b.n	800f53c <rfalTransceiveRx+0x6bc>
 800f3c6:	bf00      	nop
 800f3c8:	20000754 	.word	0x20000754
            
            /*******************************************************************************/
            /* REMARK: Silicon workaround ST25R3916 Errata #TBD                            */
            /* Rarely on corrupted frames I_rxs gets signaled but I_rxe is not signaled    */
            /* Use a SW timer to handle an eventual missing RXE                            */
            rfalTimerStart( gRFAL.tmr.RXE, RFAL_NORXE_TOUT );
 800f3cc:	2032      	movs	r0, #50	; 0x32
 800f3ce:	f7f5 f9a1 	bl	8004714 <timerCalculateTimer>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	4b5b      	ldr	r3, [pc, #364]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f3d6:	641a      	str	r2, [r3, #64]	; 0x40
            /*******************************************************************************/
            
            tmp = rfalFIFOStatusGetNumBytes();
 800f3d8:	f000 f8d8 	bl	800f58c <rfalFIFOStatusGetNumBytes>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	81fb      	strh	r3, [r7, #14]
            gRFAL.fifo.bytesTotal += tmp;
 800f3e0:	4b58      	ldr	r3, [pc, #352]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f3e2:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800f3e4:	89fb      	ldrh	r3, [r7, #14]
 800f3e6:	4413      	add	r3, r2
 800f3e8:	b29a      	uxth	r2, r3
 800f3ea:	4b56      	ldr	r3, [pc, #344]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f3ec:	86da      	strh	r2, [r3, #54]	; 0x36
            
            /*******************************************************************************/
            /* Calculate the amount of bytes that still fits in rxBuf                      */
            aux = (( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) ) ? (rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten) : tmp);
 800f3ee:	4b55      	ldr	r3, [pc, #340]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f3f0:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800f3f2:	4b54      	ldr	r3, [pc, #336]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f3f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f3f6:	3307      	adds	r3, #7
 800f3f8:	08db      	lsrs	r3, r3, #3
 800f3fa:	b29b      	uxth	r3, r3
 800f3fc:	429a      	cmp	r2, r3
 800f3fe:	d909      	bls.n	800f414 <rfalTransceiveRx+0x594>
 800f400:	4b50      	ldr	r3, [pc, #320]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f402:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f404:	3307      	adds	r3, #7
 800f406:	08db      	lsrs	r3, r3, #3
 800f408:	b29a      	uxth	r2, r3
 800f40a:	4b4e      	ldr	r3, [pc, #312]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f40c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800f40e:	1ad3      	subs	r3, r2, r3
 800f410:	b29b      	uxth	r3, r3
 800f412:	e000      	b.n	800f416 <rfalTransceiveRx+0x596>
 800f414:	89fb      	ldrh	r3, [r7, #14]
 800f416:	81bb      	strh	r3, [r7, #12]
            
            /*******************************************************************************/
            /* Retrieve incoming bytes from FIFO to rxBuf, and store already read amount   */
            st25r3916ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], aux);
 800f418:	4b4a      	ldr	r3, [pc, #296]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f41a:	6a1b      	ldr	r3, [r3, #32]
 800f41c:	4a49      	ldr	r2, [pc, #292]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f41e:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 800f420:	4413      	add	r3, r2
 800f422:	89ba      	ldrh	r2, [r7, #12]
 800f424:	4611      	mov	r1, r2
 800f426:	4618      	mov	r0, r3
 800f428:	f001 fd19 	bl	8010e5e <st25r3916ReadFifo>
            gRFAL.fifo.bytesWritten += aux;
 800f42c:	4b45      	ldr	r3, [pc, #276]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f42e:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 800f430:	89bb      	ldrh	r3, [r7, #12]
 800f432:	4413      	add	r3, r2
 800f434:	b29a      	uxth	r2, r3
 800f436:	4b43      	ldr	r3, [pc, #268]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f438:	871a      	strh	r2, [r3, #56]	; 0x38
            
            /*******************************************************************************/
            /* If the bytes already read were not the full FIFO WL, dump the remaining     *
             * FIFO so that ST25R391x can continue with reception                          */
            if( aux < tmp )
 800f43a:	89ba      	ldrh	r2, [r7, #12]
 800f43c:	89fb      	ldrh	r3, [r7, #14]
 800f43e:	429a      	cmp	r2, r3
 800f440:	d207      	bcs.n	800f452 <rfalTransceiveRx+0x5d2>
            {
                st25r3916ReadFifo( NULL, (tmp - aux) );
 800f442:	89fa      	ldrh	r2, [r7, #14]
 800f444:	89bb      	ldrh	r3, [r7, #12]
 800f446:	1ad3      	subs	r3, r2, r3
 800f448:	b29b      	uxth	r3, r3
 800f44a:	4619      	mov	r1, r3
 800f44c:	2000      	movs	r0, #0
 800f44e:	f001 fd06 	bl	8010e5e <st25r3916ReadFifo>
            }
            
            rfalFIFOStatusClear();
 800f452:	f000 f88d 	bl	800f570 <rfalFIFOStatusClear>
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 800f456:	4b3b      	ldr	r3, [pc, #236]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f458:	2254      	movs	r2, #84	; 0x54
 800f45a:	751a      	strb	r2, [r3, #20]
            break;
 800f45c:	e06e      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_FAIL:
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 800f45e:	4b39      	ldr	r3, [pc, #228]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f460:	799b      	ldrb	r3, [r3, #6]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d003      	beq.n	800f46e <rfalTransceiveRx+0x5ee>
 800f466:	2140      	movs	r1, #64	; 0x40
 800f468:	2001      	movs	r0, #1
 800f46a:	f001 fd50 	bl	8010f0e <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 800f46e:	f7ff f9d7 	bl	800e820 <rfalCleanupTransceive>
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == ERR_BUSY )
 800f472:	4b34      	ldr	r3, [pc, #208]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f474:	8adb      	ldrh	r3, [r3, #22]
 800f476:	2b02      	cmp	r3, #2
 800f478:	d102      	bne.n	800f480 <rfalTransceiveRx+0x600>
            {                
                gRFAL.TxRx.status = ERR_SYSTEM;
 800f47a:	4b32      	ldr	r3, [pc, #200]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f47c:	2208      	movs	r2, #8
 800f47e:	82da      	strh	r2, [r3, #22]
            }
             
            /*rfalLogD( "RFAL: curSt: %d  Error: %d \r\n", gRFAL.TxRx.state, gRFAL.TxRx.status );*/
            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 800f480:	4b30      	ldr	r3, [pc, #192]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f482:	2200      	movs	r2, #0
 800f484:	751a      	strb	r2, [r3, #20]
            break;
 800f486:	e059      	b.n	800f53c <rfalTransceiveRx+0x6bc>
        
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_EON:
            
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_NRE | ST25R3916_IRQ_MASK_PPON2) );
 800f488:	482f      	ldr	r0, [pc, #188]	; (800f548 <rfalTransceiveRx+0x6c8>)
 800f48a:	f001 ffd7 	bl	801143c <st25r3916GetInterrupt>
 800f48e:	4603      	mov	r3, r0
 800f490:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d04c      	beq.n	800f532 <rfalTransceiveRx+0x6b2>
            {
                break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_EON) != 0U )
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d002      	beq.n	800f4a8 <rfalTransceiveRx+0x628>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 800f4a2:	4b28      	ldr	r3, [pc, #160]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f4a4:	2253      	movs	r2, #83	; 0x53
 800f4a6:	751a      	strb	r2, [r3, #20]
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_NRE) != 0U )
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d005      	beq.n	800f4be <rfalTransceiveRx+0x63e>
            {
                gRFAL.TxRx.status = ERR_TIMEOUT;
 800f4b2:	4b24      	ldr	r3, [pc, #144]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f4b4:	2204      	movs	r2, #4
 800f4b6:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f4b8:	4b22      	ldr	r3, [pc, #136]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f4ba:	225a      	movs	r2, #90	; 0x5a
 800f4bc:	751a      	strb	r2, [r3, #20]
            }
            if( (irqs & ST25R3916_IRQ_MASK_PPON2) != 0U )
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	da38      	bge.n	800f536 <rfalTransceiveRx+0x6b6>
            {
                gRFAL.TxRx.status = ERR_LINK_LOSS;
 800f4c4:	4b1f      	ldr	r3, [pc, #124]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f4c6:	2225      	movs	r2, #37	; 0x25
 800f4c8:	82da      	strh	r2, [r3, #22]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f4ca:	4b1e      	ldr	r3, [pc, #120]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f4cc:	225a      	movs	r2, #90	; 0x5a
 800f4ce:	751a      	strb	r2, [r3, #20]
            }
            break;
 800f4d0:	e031      	b.n	800f536 <rfalTransceiveRx+0x6b6>

        
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_EOF:
           
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_CAC) );
 800f4d2:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 800f4d6:	f001 ffb1 	bl	801143c <st25r3916GetInterrupt>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d02a      	beq.n	800f53a <rfalTransceiveRx+0x6ba>
            {
               break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_CAT) != 0U )
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d003      	beq.n	800f4f6 <rfalTransceiveRx+0x676>
            {
               gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_DONE;
 800f4ee:	4b15      	ldr	r3, [pc, #84]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f4f0:	2259      	movs	r2, #89	; 0x59
 800f4f2:	751a      	strb	r2, [r3, #20]
            else
            {
               gRFAL.TxRx.status = ERR_IO;
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
            }
            break;
 800f4f4:	e022      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            else if( (irqs & ST25R3916_IRQ_MASK_CAC) != 0U )
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d006      	beq.n	800f50e <rfalTransceiveRx+0x68e>
               gRFAL.TxRx.status = ERR_RF_COLLISION;
 800f500:	4b10      	ldr	r3, [pc, #64]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f502:	221d      	movs	r2, #29
 800f504:	82da      	strh	r2, [r3, #22]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f506:	4b0f      	ldr	r3, [pc, #60]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f508:	225a      	movs	r2, #90	; 0x5a
 800f50a:	751a      	strb	r2, [r3, #20]
            break;
 800f50c:	e016      	b.n	800f53c <rfalTransceiveRx+0x6bc>
               gRFAL.TxRx.status = ERR_IO;
 800f50e:	4b0d      	ldr	r3, [pc, #52]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f510:	2203      	movs	r2, #3
 800f512:	82da      	strh	r2, [r3, #22]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f514:	4b0b      	ldr	r3, [pc, #44]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f516:	225a      	movs	r2, #90	; 0x5a
 800f518:	751a      	strb	r2, [r3, #20]
            break;
 800f51a:	e00f      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            
            
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = ERR_SYSTEM;
 800f51c:	4b09      	ldr	r3, [pc, #36]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f51e:	2208      	movs	r2, #8
 800f520:	82da      	strh	r2, [r3, #22]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800f522:	4b08      	ldr	r3, [pc, #32]	; (800f544 <rfalTransceiveRx+0x6c4>)
 800f524:	225a      	movs	r2, #90	; 0x5a
 800f526:	751a      	strb	r2, [r3, #20]
            break;           
 800f528:	e008      	b.n	800f53c <rfalTransceiveRx+0x6bc>
                break;  /* No interrupt to process */
 800f52a:	bf00      	nop
 800f52c:	e006      	b.n	800f53c <rfalTransceiveRx+0x6bc>
                break;  /* No interrupt to process */
 800f52e:	bf00      	nop
 800f530:	e004      	b.n	800f53c <rfalTransceiveRx+0x6bc>
                break;  /* No interrupt to process */
 800f532:	bf00      	nop
 800f534:	e002      	b.n	800f53c <rfalTransceiveRx+0x6bc>
            break;
 800f536:	bf00      	nop
 800f538:	e000      	b.n	800f53c <rfalTransceiveRx+0x6bc>
               break;  /* No interrupt to process */
 800f53a:	bf00      	nop
    }    
}
 800f53c:	bf00      	nop
 800f53e:	3714      	adds	r7, #20
 800f540:	46bd      	mov	sp, r7
 800f542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f544:	20000754 	.word	0x20000754
 800f548:	80005000 	.word	0x80005000

0800f54c <rfalFIFOStatusUpdate>:

/*******************************************************************************/
static void rfalFIFOStatusUpdate( void )
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	af00      	add	r7, sp, #0
    if(gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] == RFAL_FIFO_STATUS_INVALID)
 800f550:	4b05      	ldr	r3, [pc, #20]	; (800f568 <rfalFIFOStatusUpdate+0x1c>)
 800f552:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800f556:	2bff      	cmp	r3, #255	; 0xff
 800f558:	d104      	bne.n	800f564 <rfalFIFOStatusUpdate+0x18>
    {
        st25r3916ReadMultipleRegisters( ST25R3916_REG_FIFO_STATUS1, gRFAL.fifo.status, ST25R3916_FIFO_STATUS_LEN );
 800f55a:	2202      	movs	r2, #2
 800f55c:	4903      	ldr	r1, [pc, #12]	; (800f56c <rfalFIFOStatusUpdate+0x20>)
 800f55e:	201e      	movs	r0, #30
 800f560:	f001 fbe3 	bl	8010d2a <st25r3916ReadMultipleRegisters>
    }
}
 800f564:	bf00      	nop
 800f566:	bd80      	pop	{r7, pc}
 800f568:	20000754 	.word	0x20000754
 800f56c:	2000078e 	.word	0x2000078e

0800f570 <rfalFIFOStatusClear>:


/*******************************************************************************/
static void rfalFIFOStatusClear( void )
{
 800f570:	b480      	push	{r7}
 800f572:	af00      	add	r7, sp, #0
    gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] = RFAL_FIFO_STATUS_INVALID;
 800f574:	4b04      	ldr	r3, [pc, #16]	; (800f588 <rfalFIFOStatusClear+0x18>)
 800f576:	22ff      	movs	r2, #255	; 0xff
 800f578:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
}
 800f57c:	bf00      	nop
 800f57e:	46bd      	mov	sp, r7
 800f580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f584:	4770      	bx	lr
 800f586:	bf00      	nop
 800f588:	20000754 	.word	0x20000754

0800f58c <rfalFIFOStatusGetNumBytes>:


/*******************************************************************************/
static uint16_t rfalFIFOStatusGetNumBytes( void )
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b082      	sub	sp, #8
 800f590:	af00      	add	r7, sp, #0
    uint16_t result;
    
    rfalFIFOStatusUpdate();
 800f592:	f7ff ffdb 	bl	800f54c <rfalFIFOStatusUpdate>
    
    result  = ((((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_b_shift) << RFAL_BITS_IN_BYTE);
 800f596:	4b0a      	ldr	r3, [pc, #40]	; (800f5c0 <rfalFIFOStatusGetNumBytes+0x34>)
 800f598:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800f59c:	099b      	lsrs	r3, r3, #6
 800f59e:	b2db      	uxtb	r3, r3
 800f5a0:	b29b      	uxth	r3, r3
 800f5a2:	021b      	lsls	r3, r3, #8
 800f5a4:	80fb      	strh	r3, [r7, #6]
    result |= (((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG1]) & 0x00FFU);
 800f5a6:	4b06      	ldr	r3, [pc, #24]	; (800f5c0 <rfalFIFOStatusGetNumBytes+0x34>)
 800f5a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f5ac:	b29a      	uxth	r2, r3
 800f5ae:	88fb      	ldrh	r3, [r7, #6]
 800f5b0:	4313      	orrs	r3, r2
 800f5b2:	80fb      	strh	r3, [r7, #6]
    return result;
 800f5b4:	88fb      	ldrh	r3, [r7, #6]
}
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	3708      	adds	r7, #8
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	bd80      	pop	{r7, pc}
 800f5be:	bf00      	nop
 800f5c0:	20000754 	.word	0x20000754

0800f5c4 <rfalFIFOStatusIsIncompleteByte>:


/*******************************************************************************/
static bool rfalFIFOStatusIsIncompleteByte( void )
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 800f5c8:	f7ff ffc0 	bl	800f54c <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_lb_mask) != 0U);
 800f5cc:	4b05      	ldr	r3, [pc, #20]	; (800f5e4 <rfalFIFOStatusIsIncompleteByte+0x20>)
 800f5ce:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800f5d2:	f003 030e 	and.w	r3, r3, #14
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	bf14      	ite	ne
 800f5da:	2301      	movne	r3, #1
 800f5dc:	2300      	moveq	r3, #0
 800f5de:	b2db      	uxtb	r3, r3
}
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	bd80      	pop	{r7, pc}
 800f5e4:	20000754 	.word	0x20000754

0800f5e8 <rfalFIFOStatusIsMissingPar>:


/*******************************************************************************/
static bool rfalFIFOStatusIsMissingPar( void )
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 800f5ec:	f7ff ffae 	bl	800f54c <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_np_lb) != 0U);
 800f5f0:	4b05      	ldr	r3, [pc, #20]	; (800f608 <rfalFIFOStatusIsMissingPar+0x20>)
 800f5f2:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800f5f6:	f003 0301 	and.w	r3, r3, #1
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	bf14      	ite	ne
 800f5fe:	2301      	movne	r3, #1
 800f600:	2300      	moveq	r3, #0
 800f602:	b2db      	uxtb	r3, r3
}
 800f604:	4618      	mov	r0, r3
 800f606:	bd80      	pop	{r7, pc}
 800f608:	20000754 	.word	0x20000754

0800f60c <rfalFIFOGetNumIncompleteBits>:


/*******************************************************************************/
static uint8_t rfalFIFOGetNumIncompleteBits( void )
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 800f610:	f7ff ff9c 	bl	800f54c <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_lb_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_lb_shift);
 800f614:	4b04      	ldr	r3, [pc, #16]	; (800f628 <rfalFIFOGetNumIncompleteBits+0x1c>)
 800f616:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800f61a:	085b      	lsrs	r3, r3, #1
 800f61c:	b2db      	uxtb	r3, r3
 800f61e:	f003 0307 	and.w	r3, r3, #7
 800f622:	b2db      	uxtb	r3, r3
}
 800f624:	4618      	mov	r0, r3
 800f626:	bd80      	pop	{r7, pc}
 800f628:	20000754 	.word	0x20000754

0800f62c <rfalISO15693TransceiveAnticollisionFrame>:

#if RFAL_FEATURE_NFCV

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveAnticollisionFrame( uint8_t *txBuf, uint8_t txBufLen, uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b08c      	sub	sp, #48	; 0x30
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	607a      	str	r2, [r7, #4]
 800f636:	461a      	mov	r2, r3
 800f638:	460b      	mov	r3, r1
 800f63a:	72fb      	strb	r3, [r7, #11]
 800f63c:	4613      	mov	r3, r2
 800f63e:	72bb      	strb	r3, [r7, #10]
    ReturnCode            ret;
    rfalTransceiveContext ctx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 800f640:	4b55      	ldr	r3, [pc, #340]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f642:	781b      	ldrb	r3, [r3, #0]
 800f644:	2b01      	cmp	r3, #1
 800f646:	d903      	bls.n	800f650 <rfalISO15693TransceiveAnticollisionFrame+0x24>
 800f648:	4b53      	ldr	r3, [pc, #332]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f64a:	785b      	ldrb	r3, [r3, #1]
 800f64c:	2b07      	cmp	r3, #7
 800f64e:	d001      	beq.n	800f654 <rfalISO15693TransceiveAnticollisionFrame+0x28>
    {
        return ERR_WRONG_STATE;
 800f650:	2321      	movs	r3, #33	; 0x21
 800f652:	e09d      	b.n	800f790 <rfalISO15693TransceiveAnticollisionFrame+0x164>
    }
    
    /*******************************************************************************/
    /* Set speficic Analog Config for Anticolission if needed */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_ANTICOL) );
 800f654:	f241 0003 	movw	r0, #4099	; 0x1003
 800f658:	f7fd fbf0 	bl	800ce3c <rfalSetAnalogConfig>
    
    
    /* Ignoring collisions before the UID (RES_FLAG + DSFID) */
    gRFAL.nfcvData.ignoreBits = (uint16_t)RFAL_ISO15693_IGNORE_BITS;
 800f65c:	4b4e      	ldr	r3, [pc, #312]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f65e:	2210      	movs	r2, #16
 800f660:	f8a3 2290 	strh.w	r2, [r3, #656]	; 0x290
    
    /*******************************************************************************/
    /* Prepare for Transceive  */
    ctx.flags     = ((txBufLen==0U)?(uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL:(uint32_t)RFAL_TXRX_FLAGS_CRC_TX_AUTO) | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF | ((txBufLen==0U)?(uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL:(uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_AUTO); /* Disable Automatic Gain Control (AGC) for better detection of collision */
 800f664:	7afb      	ldrb	r3, [r7, #11]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d101      	bne.n	800f66e <rfalISO15693TransceiveAnticollisionFrame+0x42>
 800f66a:	220b      	movs	r2, #11
 800f66c:	e000      	b.n	800f670 <rfalISO15693TransceiveAnticollisionFrame+0x44>
 800f66e:	220a      	movs	r2, #10
 800f670:	7afb      	ldrb	r3, [r7, #11]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d101      	bne.n	800f67a <rfalISO15693TransceiveAnticollisionFrame+0x4e>
 800f676:	2340      	movs	r3, #64	; 0x40
 800f678:	e000      	b.n	800f67c <rfalISO15693TransceiveAnticollisionFrame+0x50>
 800f67a:	2300      	movs	r3, #0
 800f67c:	4313      	orrs	r3, r2
 800f67e:	627b      	str	r3, [r7, #36]	; 0x24
    ctx.txBuf     = txBuf;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	613b      	str	r3, [r7, #16]
    ctx.txBufLen  = (uint16_t)rfalConvBytesToBits(txBufLen);
 800f684:	7afb      	ldrb	r3, [r7, #11]
 800f686:	b29b      	uxth	r3, r3
 800f688:	00db      	lsls	r3, r3, #3
 800f68a:	b29b      	uxth	r3, r3
 800f68c:	82bb      	strh	r3, [r7, #20]
    ctx.rxBuf     = rxBuf;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	61bb      	str	r3, [r7, #24]
    ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits(rxBufLen);
 800f692:	7abb      	ldrb	r3, [r7, #10]
 800f694:	b29b      	uxth	r3, r3
 800f696:	00db      	lsls	r3, r3, #3
 800f698:	b29b      	uxth	r3, r3
 800f69a:	83bb      	strh	r3, [r7, #28]
    ctx.rxRcvdLen = actLen;
 800f69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f69e:	623b      	str	r3, [r7, #32]
    ctx.fwt       = rfalConv64fcTo1fc(ISO15693_FWT);
 800f6a0:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 800f6a4:	62bb      	str	r3, [r7, #40]	; 0x28
    
    rfalStartTransceive( &ctx );
 800f6a6:	f107 0310 	add.w	r3, r7, #16
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f7fe fe2e 	bl	800e30c <rfalStartTransceive>
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveRunBlockingTx();
 800f6b0:	f7fe ffbf 	bl	800e632 <rfalTransceiveRunBlockingTx>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
    if( ret == ERR_NONE)
 800f6b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d103      	bne.n	800f6c6 <rfalISO15693TransceiveAnticollisionFrame+0x9a>
    {
        ret = rfalTransceiveBlockingRx();
 800f6be:	f7fe ffd5 	bl	800e66c <rfalTransceiveBlockingRx>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    
    /* Check if a Transmission error and received data is less then expected */
    if( ((ret == ERR_RF_COLLISION) || (ret == ERR_CRC) || (ret == ERR_FRAMING)) && (rfalConvBitsToBytes(*ctx.rxRcvdLen) < RFAL_ISO15693_INV_RES_LEN) )
 800f6c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f6c8:	2b1d      	cmp	r3, #29
 800f6ca:	d005      	beq.n	800f6d8 <rfalISO15693TransceiveAnticollisionFrame+0xac>
 800f6cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f6ce:	2b15      	cmp	r3, #21
 800f6d0:	d002      	beq.n	800f6d8 <rfalISO15693TransceiveAnticollisionFrame+0xac>
 800f6d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f6d4:	2b09      	cmp	r3, #9
 800f6d6:	d112      	bne.n	800f6fe <rfalISO15693TransceiveAnticollisionFrame+0xd2>
 800f6d8:	6a3b      	ldr	r3, [r7, #32]
 800f6da:	881b      	ldrh	r3, [r3, #0]
 800f6dc:	3307      	adds	r3, #7
 800f6de:	08db      	lsrs	r3, r3, #3
 800f6e0:	b29b      	uxth	r3, r3
 800f6e2:	2b0b      	cmp	r3, #11
 800f6e4:	d80b      	bhi.n	800f6fe <rfalISO15693TransceiveAnticollisionFrame+0xd2>
    {
        /* If INVENTORY_RES is shorter than expected, tag is still modulating *
         * Ensure that response is complete before next frame                 */
        platformDelay( (uint8_t)( (RFAL_ISO15693_INV_RES_LEN - rfalConvBitsToBytes(*ctx.rxRcvdLen)) / ((RFAL_ISO15693_INV_RES_LEN / RFAL_ISO15693_INV_RES_DUR)+1U) ));
 800f6e6:	6a3b      	ldr	r3, [r7, #32]
 800f6e8:	881b      	ldrh	r3, [r3, #0]
 800f6ea:	3307      	adds	r3, #7
 800f6ec:	08db      	lsrs	r3, r3, #3
 800f6ee:	b29b      	uxth	r3, r3
 800f6f0:	f1c3 030c 	rsb	r3, r3, #12
 800f6f4:	089b      	lsrs	r3, r3, #2
 800f6f6:	b2db      	uxtb	r3, r3
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	f7f5 ff4b 	bl	8005594 <HAL_Delay>
    }
    
    /* Restore common Analog configurations for this mode */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX) );
 800f6fe:	4b26      	ldr	r3, [pc, #152]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f700:	789b      	ldrb	r3, [r3, #2]
 800f702:	2bea      	cmp	r3, #234	; 0xea
 800f704:	d90c      	bls.n	800f720 <rfalISO15693TransceiveAnticollisionFrame+0xf4>
 800f706:	4b24      	ldr	r3, [pc, #144]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f708:	789b      	ldrb	r3, [r3, #2]
 800f70a:	b29b      	uxth	r3, r3
 800f70c:	011b      	lsls	r3, r3, #4
 800f70e:	b29b      	uxth	r3, r3
 800f710:	b2db      	uxtb	r3, r3
 800f712:	b29b      	uxth	r3, r3
 800f714:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f718:	f043 0301 	orr.w	r3, r3, #1
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	e00d      	b.n	800f73c <rfalISO15693TransceiveAnticollisionFrame+0x110>
 800f720:	4b1d      	ldr	r3, [pc, #116]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f722:	789b      	ldrb	r3, [r3, #2]
 800f724:	b29b      	uxth	r3, r3
 800f726:	3301      	adds	r3, #1
 800f728:	b29b      	uxth	r3, r3
 800f72a:	011b      	lsls	r3, r3, #4
 800f72c:	b29b      	uxth	r3, r3
 800f72e:	b2db      	uxtb	r3, r3
 800f730:	b29b      	uxth	r3, r3
 800f732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f736:	f043 0301 	orr.w	r3, r3, #1
 800f73a:	b29b      	uxth	r3, r3
 800f73c:	4618      	mov	r0, r3
 800f73e:	f7fd fb7d 	bl	800ce3c <rfalSetAnalogConfig>
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX) );
 800f742:	4b15      	ldr	r3, [pc, #84]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f744:	78db      	ldrb	r3, [r3, #3]
 800f746:	2bea      	cmp	r3, #234	; 0xea
 800f748:	d90c      	bls.n	800f764 <rfalISO15693TransceiveAnticollisionFrame+0x138>
 800f74a:	4b13      	ldr	r3, [pc, #76]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f74c:	78db      	ldrb	r3, [r3, #3]
 800f74e:	b29b      	uxth	r3, r3
 800f750:	011b      	lsls	r3, r3, #4
 800f752:	b29b      	uxth	r3, r3
 800f754:	b2db      	uxtb	r3, r3
 800f756:	b29b      	uxth	r3, r3
 800f758:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f75c:	f043 0302 	orr.w	r3, r3, #2
 800f760:	b29b      	uxth	r3, r3
 800f762:	e00d      	b.n	800f780 <rfalISO15693TransceiveAnticollisionFrame+0x154>
 800f764:	4b0c      	ldr	r3, [pc, #48]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f766:	78db      	ldrb	r3, [r3, #3]
 800f768:	b29b      	uxth	r3, r3
 800f76a:	3301      	adds	r3, #1
 800f76c:	b29b      	uxth	r3, r3
 800f76e:	011b      	lsls	r3, r3, #4
 800f770:	b29b      	uxth	r3, r3
 800f772:	b2db      	uxtb	r3, r3
 800f774:	b29b      	uxth	r3, r3
 800f776:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f77a:	f043 0302 	orr.w	r3, r3, #2
 800f77e:	b29b      	uxth	r3, r3
 800f780:	4618      	mov	r0, r3
 800f782:	f7fd fb5b 	bl	800ce3c <rfalSetAnalogConfig>
    
    gRFAL.nfcvData.ignoreBits = 0;
 800f786:	4b04      	ldr	r3, [pc, #16]	; (800f798 <rfalISO15693TransceiveAnticollisionFrame+0x16c>)
 800f788:	2200      	movs	r2, #0
 800f78a:	f8a3 2290 	strh.w	r2, [r3, #656]	; 0x290
    return ret;
 800f78e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
 800f790:	4618      	mov	r0, r3
 800f792:	3730      	adds	r7, #48	; 0x30
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}
 800f798:	20000754 	.word	0x20000754

0800f79c <rfalISO15693TransceiveEOFAnticollision>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOFAnticollision( uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b088      	sub	sp, #32
 800f7a0:	af02      	add	r7, sp, #8
 800f7a2:	60f8      	str	r0, [r7, #12]
 800f7a4:	460b      	mov	r3, r1
 800f7a6:	607a      	str	r2, [r7, #4]
 800f7a8:	72fb      	strb	r3, [r7, #11]
    uint8_t dummy;

    return rfalISO15693TransceiveAnticollisionFrame( &dummy, 0, rxBuf, rxBufLen, actLen );
 800f7aa:	7afa      	ldrb	r2, [r7, #11]
 800f7ac:	f107 0017 	add.w	r0, r7, #23
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	9300      	str	r3, [sp, #0]
 800f7b4:	4613      	mov	r3, r2
 800f7b6:	68fa      	ldr	r2, [r7, #12]
 800f7b8:	2100      	movs	r1, #0
 800f7ba:	f7ff ff37 	bl	800f62c <rfalISO15693TransceiveAnticollisionFrame>
 800f7be:	4603      	mov	r3, r0
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	3718      	adds	r7, #24
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	bd80      	pop	{r7, pc}

0800f7c8 <rfalIsExtFieldOn>:



/*******************************************************************************/
bool rfalIsExtFieldOn( void )
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	af00      	add	r7, sp, #0
    return st25r3916IsExtFieldOn();
 800f7cc:	2240      	movs	r2, #64	; 0x40
 800f7ce:	2140      	movs	r1, #64	; 0x40
 800f7d0:	2031      	movs	r0, #49	; 0x31
 800f7d2:	f001 fca9 	bl	8011128 <st25r3916CheckReg>
 800f7d6:	4603      	mov	r3, r0
}
 800f7d8:	4618      	mov	r0, r3
 800f7da:	bd80      	pop	{r7, pc}

0800f7dc <rfalWakeUpModeStart>:

#if RFAL_FEATURE_WAKEUP_MODE

/*******************************************************************************/
ReturnCode rfalWakeUpModeStart( const rfalWakeUpConfig *config )
{
 800f7dc:	b5b0      	push	{r4, r5, r7, lr}
 800f7de:	b086      	sub	sp, #24
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
    uint8_t                reg;
    uint32_t               irqs;
    
    /* The Wake-Up procedure is explained in detail in Application Note: AN4985 */
    
    if( config == NULL )
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d124      	bne.n	800f834 <rfalWakeUpModeStart+0x58>
    {
        gRFAL.wum.cfg.period      = RFAL_WUM_PERIOD_500MS;
 800f7ea:	4bc2      	ldr	r3, [pc, #776]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f7ec:	2214      	movs	r2, #20
 800f7ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        gRFAL.wum.cfg.irqTout     = false;
 800f7f2:	4bc0      	ldr	r3, [pc, #768]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        gRFAL.wum.cfg.swTagDetect = true;
 800f7fa:	4bbe      	ldr	r3, [pc, #760]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f7fc:	2201      	movs	r2, #1
 800f7fe:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
      
        gRFAL.wum.cfg.indAmp.enabled   = true;
 800f802:	4bbc      	ldr	r3, [pc, #752]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f804:	2201      	movs	r2, #1
 800f806:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        gRFAL.wum.cfg.indPha.enabled   = false;
 800f80a:	4bba      	ldr	r3, [pc, #744]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f80c:	2200      	movs	r2, #0
 800f80e:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
        gRFAL.wum.cfg.cap.enabled      = false;
 800f812:	4bb8      	ldr	r3, [pc, #736]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f814:	2200      	movs	r2, #0
 800f816:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        gRFAL.wum.cfg.indAmp.delta     = 2U;
 800f81a:	4bb6      	ldr	r3, [pc, #728]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f81c:	2202      	movs	r2, #2
 800f81e:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        gRFAL.wum.cfg.indAmp.reference = RFAL_WUM_REFERENCE_AUTO;
 800f822:	4bb4      	ldr	r3, [pc, #720]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f824:	22ff      	movs	r2, #255	; 0xff
 800f826:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
        gRFAL.wum.cfg.indAmp.autoAvg   = false;
 800f82a:	4bb2      	ldr	r3, [pc, #712]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f82c:	2200      	movs	r2, #0
 800f82e:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 800f832:	e00e      	b.n	800f852 <rfalWakeUpModeStart+0x76>
    }
    else
    {
        gRFAL.wum.cfg = *config;
 800f834:	4baf      	ldr	r3, [pc, #700]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f836:	687a      	ldr	r2, [r7, #4]
 800f838:	3351      	adds	r3, #81	; 0x51
 800f83a:	6811      	ldr	r1, [r2, #0]
 800f83c:	6855      	ldr	r5, [r2, #4]
 800f83e:	6894      	ldr	r4, [r2, #8]
 800f840:	68d0      	ldr	r0, [r2, #12]
 800f842:	6019      	str	r1, [r3, #0]
 800f844:	605d      	str	r5, [r3, #4]
 800f846:	609c      	str	r4, [r3, #8]
 800f848:	60d8      	str	r0, [r3, #12]
 800f84a:	6911      	ldr	r1, [r2, #16]
 800f84c:	6119      	str	r1, [r3, #16]
 800f84e:	7d12      	ldrb	r2, [r2, #20]
 800f850:	751a      	strb	r2, [r3, #20]
    }
    
    /* Check for valid configuration */
    if( (!gRFAL.wum.cfg.cap.enabled && !gRFAL.wum.cfg.indAmp.enabled && !gRFAL.wum.cfg.indPha.enabled)  ||
 800f852:	4ba8      	ldr	r3, [pc, #672]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f854:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800f858:	f083 0301 	eor.w	r3, r3, #1
 800f85c:	b2db      	uxtb	r3, r3
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d00f      	beq.n	800f882 <rfalWakeUpModeStart+0xa6>
 800f862:	4ba4      	ldr	r3, [pc, #656]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f864:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800f868:	f083 0301 	eor.w	r3, r3, #1
 800f86c:	b2db      	uxtb	r3, r3
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d007      	beq.n	800f882 <rfalWakeUpModeStart+0xa6>
 800f872:	4ba0      	ldr	r3, [pc, #640]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f874:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800f878:	f083 0301 	eor.w	r3, r3, #1
 800f87c:	b2db      	uxtb	r3, r3
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d118      	bne.n	800f8b4 <rfalWakeUpModeStart+0xd8>
        (gRFAL.wum.cfg.cap.enabled  && (gRFAL.wum.cfg.indAmp.enabled || gRFAL.wum.cfg.indPha.enabled))  ||
 800f882:	4b9c      	ldr	r3, [pc, #624]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f884:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    if( (!gRFAL.wum.cfg.cap.enabled && !gRFAL.wum.cfg.indAmp.enabled && !gRFAL.wum.cfg.indPha.enabled)  ||
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d009      	beq.n	800f8a0 <rfalWakeUpModeStart+0xc4>
        (gRFAL.wum.cfg.cap.enabled  && (gRFAL.wum.cfg.indAmp.enabled || gRFAL.wum.cfg.indPha.enabled))  ||
 800f88c:	4b99      	ldr	r3, [pc, #612]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f88e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800f892:	2b00      	cmp	r3, #0
 800f894:	d10e      	bne.n	800f8b4 <rfalWakeUpModeStart+0xd8>
 800f896:	4b97      	ldr	r3, [pc, #604]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f898:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d109      	bne.n	800f8b4 <rfalWakeUpModeStart+0xd8>
        (gRFAL.wum.cfg.cap.enabled  &&  gRFAL.wum.cfg.swTagDetect)                                        )
 800f8a0:	4b94      	ldr	r3, [pc, #592]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f8a2:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
        (gRFAL.wum.cfg.cap.enabled  && (gRFAL.wum.cfg.indAmp.enabled || gRFAL.wum.cfg.indPha.enabled))  ||
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d006      	beq.n	800f8b8 <rfalWakeUpModeStart+0xdc>
        (gRFAL.wum.cfg.cap.enabled  &&  gRFAL.wum.cfg.swTagDetect)                                        )
 800f8aa:	4b92      	ldr	r3, [pc, #584]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f8ac:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d001      	beq.n	800f8b8 <rfalWakeUpModeStart+0xdc>
    {
        return ERR_PARAM;
 800f8b4:	2307      	movs	r3, #7
 800f8b6:	e18e      	b.n	800fbd6 <rfalWakeUpModeStart+0x3fa>
    }
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	613b      	str	r3, [r7, #16]
    
    /* Disable Tx, Rx, External Field Detector and set default ISO14443A mode */
    st25r3916TxRxOff();
 800f8bc:	2148      	movs	r1, #72	; 0x48
 800f8be:	2002      	movs	r0, #2
 800f8c0:	f001 fb4a 	bl	8010f58 <st25r3916ClrRegisterBits>
    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask );
 800f8c4:	2103      	movs	r1, #3
 800f8c6:	2002      	movs	r0, #2
 800f8c8:	f001 fb46 	bl	8010f58 <st25r3916ClrRegisterBits>
    st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask), (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_iso14443a) );
 800f8cc:	2208      	movs	r2, #8
 800f8ce:	21f8      	movs	r1, #248	; 0xf8
 800f8d0:	2003      	movs	r0, #3
 800f8d2:	f001 fba5 	bl	8011020 <st25r3916ChangeRegisterBits>
    
    /* Set Analog configurations for Wake-up On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_WAKEUP_ON) );
 800f8d6:	2004      	movs	r0, #4
 800f8d8:	f7fd fab0 	bl	800ce3c <rfalSetAnalogConfig>
    
    
    /*******************************************************************************/
    /* Check if AAT is enabled. If so disable en bit to give time for the Voltage  *
     * on the to varicaps to settle and have a stable reference measurment         */
    if( st25r3916CheckReg( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_aat_en, ST25R3916_REG_IO_CONF2_aat_en ) && !gRFAL.wum.cfg.swTagDetect )
 800f8dc:	2220      	movs	r2, #32
 800f8de:	2120      	movs	r1, #32
 800f8e0:	2001      	movs	r0, #1
 800f8e2:	f001 fc21 	bl	8011128 <st25r3916CheckReg>
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d00f      	beq.n	800f90c <rfalWakeUpModeStart+0x130>
 800f8ec:	4b81      	ldr	r3, [pc, #516]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f8ee:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f8f2:	f083 0301 	eor.w	r3, r3, #1
 800f8f6:	b2db      	uxtb	r3, r3
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d007      	beq.n	800f90c <rfalWakeUpModeStart+0x130>
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en );
 800f8fc:	2180      	movs	r1, #128	; 0x80
 800f8fe:	2002      	movs	r0, #2
 800f900:	f001 fb2a 	bl	8010f58 <st25r3916ClrRegisterBits>
        platformDelay( RFAL_ST25R3916_AAT_SETTLE_OFF );
 800f904:	2014      	movs	r0, #20
 800f906:	f7f5 fe45 	bl	8005594 <HAL_Delay>
 800f90a:	e007      	b.n	800f91c <rfalWakeUpModeStart+0x140>
    }
    /* In SW Tag detection remain in ready let the varicaps settle  */
    else if( gRFAL.wum.cfg.swTagDetect )
 800f90c:	4b79      	ldr	r3, [pc, #484]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f90e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f912:	2b00      	cmp	r3, #0
 800f914:	d002      	beq.n	800f91c <rfalWakeUpModeStart+0x140>
    {
        platformDelay( RFAL_ST25R3916_AAT_SETTLE_ON );
 800f916:	2005      	movs	r0, #5
 800f918:	f7f5 fe3c 	bl	8005594 <HAL_Delay>
    }
    
    
    /*******************************************************************************/
    /* Prepare Wake-Up Timer Control Register */
    reg  = (uint8_t)(((uint8_t)gRFAL.wum.cfg.period & 0x0FU) << ST25R3916_REG_WUP_TIMER_CONTROL_wut_shift);
 800f91c:	4b75      	ldr	r3, [pc, #468]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f91e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f922:	011b      	lsls	r3, r3, #4
 800f924:	75fb      	strb	r3, [r7, #23]
    reg |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.period < (uint8_t)RFAL_WUM_PERIOD_100MS) ? ST25R3916_REG_WUP_TIMER_CONTROL_wur : 0x00U);
 800f926:	4b73      	ldr	r3, [pc, #460]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f928:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f92c:	2b0f      	cmp	r3, #15
 800f92e:	d802      	bhi.n	800f936 <rfalWakeUpModeStart+0x15a>
 800f930:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800f934:	e000      	b.n	800f938 <rfalWakeUpModeStart+0x15c>
 800f936:	2200      	movs	r2, #0
 800f938:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f93c:	4313      	orrs	r3, r2
 800f93e:	b25b      	sxtb	r3, r3
 800f940:	75fb      	strb	r3, [r7, #23]
    
    if( gRFAL.wum.cfg.irqTout || gRFAL.wum.cfg.swTagDetect )
 800f942:	4b6c      	ldr	r3, [pc, #432]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f944:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d104      	bne.n	800f956 <rfalWakeUpModeStart+0x17a>
 800f94c:	4b69      	ldr	r3, [pc, #420]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f94e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f952:	2b00      	cmp	r3, #0
 800f954:	d007      	beq.n	800f966 <rfalWakeUpModeStart+0x18a>
    {
        reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wto;
 800f956:	7dfb      	ldrb	r3, [r7, #23]
 800f958:	f043 0308 	orr.w	r3, r3, #8
 800f95c:	75fb      	strb	r3, [r7, #23]
        irqs |= ST25R3916_IRQ_MASK_WT;
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f964:	613b      	str	r3, [r7, #16]
    }
    
    /*******************************************************************************/
    /* Check if Inductive Amplitude is to be performed */
    if( gRFAL.wum.cfg.indAmp.enabled )
 800f966:	4b63      	ldr	r3, [pc, #396]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f968:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d051      	beq.n	800fa14 <rfalWakeUpModeStart+0x238>
    {
        aux  = (uint8_t)((gRFAL.wum.cfg.indAmp.delta) << ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_d_shift);
 800f970:	4b60      	ldr	r3, [pc, #384]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f972:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f976:	011b      	lsls	r3, r3, #4
 800f978:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(gRFAL.wum.cfg.indAmp.aaInclMeas ? ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_aam : 0x00U);
 800f97a:	4b5e      	ldr	r3, [pc, #376]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f97c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f980:	2b00      	cmp	r3, #0
 800f982:	d001      	beq.n	800f988 <rfalWakeUpModeStart+0x1ac>
 800f984:	2208      	movs	r2, #8
 800f986:	e000      	b.n	800f98a <rfalWakeUpModeStart+0x1ae>
 800f988:	2200      	movs	r2, #0
 800f98a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f98e:	4313      	orrs	r3, r2
 800f990:	b25b      	sxtb	r3, r3
 800f992:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.indAmp.aaWeight << ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_aew_shift) & ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_aew_mask);
 800f994:	4b57      	ldr	r3, [pc, #348]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f996:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f99a:	005b      	lsls	r3, r3, #1
 800f99c:	b2db      	uxtb	r3, r3
 800f99e:	b25b      	sxtb	r3, r3
 800f9a0:	f003 0306 	and.w	r3, r3, #6
 800f9a4:	b25a      	sxtb	r2, r3
 800f9a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9aa:	4313      	orrs	r3, r2
 800f9ac:	b25b      	sxtb	r3, r3
 800f9ae:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(gRFAL.wum.cfg.indAmp.autoAvg ? ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_ae : 0x00U);
 800f9b0:	4b50      	ldr	r3, [pc, #320]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f9b2:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 800f9b6:	b25a      	sxtb	r2, r3
 800f9b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	b25b      	sxtb	r3, r3
 800f9c0:	73fb      	strb	r3, [r7, #15]
        
        st25r3916WriteRegister( ST25R3916_REG_AMPLITUDE_MEASURE_CONF, aux );
 800f9c2:	7bfb      	ldrb	r3, [r7, #15]
 800f9c4:	4619      	mov	r1, r3
 800f9c6:	2033      	movs	r0, #51	; 0x33
 800f9c8:	f001 f9dc 	bl	8010d84 <st25r3916WriteRegister>
        
        /* Only need to set the reference if not using Auto Average */
        if( !gRFAL.wum.cfg.indAmp.autoAvg || gRFAL.wum.cfg.swTagDetect )
 800f9cc:	4b49      	ldr	r3, [pc, #292]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f9ce:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 800f9d2:	f083 0301 	eor.w	r3, r3, #1
 800f9d6:	b2db      	uxtb	r3, r3
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d104      	bne.n	800f9e6 <rfalWakeUpModeStart+0x20a>
 800f9dc:	4b45      	ldr	r3, [pc, #276]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f9de:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d00e      	beq.n	800fa04 <rfalWakeUpModeStart+0x228>
        {
            if( gRFAL.wum.cfg.indAmp.reference == RFAL_WUM_REFERENCE_AUTO )
 800f9e6:	4b43      	ldr	r3, [pc, #268]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f9e8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800f9ec:	2bff      	cmp	r3, #255	; 0xff
 800f9ee:	d102      	bne.n	800f9f6 <rfalWakeUpModeStart+0x21a>
            {
                st25r3916MeasureAmplitude( &gRFAL.wum.cfg.indAmp.reference );
 800f9f0:	4841      	ldr	r0, [pc, #260]	; (800faf8 <rfalWakeUpModeStart+0x31c>)
 800f9f2:	f000 fbbc 	bl	801016e <st25r3916MeasureAmplitude>
            }
            st25r3916WriteRegister( ST25R3916_REG_AMPLITUDE_MEASURE_REF, gRFAL.wum.cfg.indAmp.reference );
 800f9f6:	4b3f      	ldr	r3, [pc, #252]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800f9f8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800f9fc:	4619      	mov	r1, r3
 800f9fe:	2034      	movs	r0, #52	; 0x34
 800fa00:	f001 f9c0 	bl	8010d84 <st25r3916WriteRegister>
        }
        
        reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wam;
 800fa04:	7dfb      	ldrb	r3, [r7, #23]
 800fa06:	f043 0304 	orr.w	r3, r3, #4
 800fa0a:	75fb      	strb	r3, [r7, #23]
        irqs |= ST25R3916_IRQ_MASK_WAM;
 800fa0c:	693b      	ldr	r3, [r7, #16]
 800fa0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800fa12:	613b      	str	r3, [r7, #16]
    }
    
    /*******************************************************************************/
    /* Check if Inductive Phase is to be performed */
    if( gRFAL.wum.cfg.indPha.enabled )
 800fa14:	4b37      	ldr	r3, [pc, #220]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa16:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d051      	beq.n	800fac2 <rfalWakeUpModeStart+0x2e6>
    {
        aux  = (uint8_t)((gRFAL.wum.cfg.indPha.delta) << ST25R3916_REG_PHASE_MEASURE_CONF_pm_d_shift);
 800fa1e:	4b35      	ldr	r3, [pc, #212]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa20:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800fa24:	011b      	lsls	r3, r3, #4
 800fa26:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(gRFAL.wum.cfg.indPha.aaInclMeas ? ST25R3916_REG_PHASE_MEASURE_CONF_pm_aam : 0x00U);
 800fa28:	4b32      	ldr	r3, [pc, #200]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa2a:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d001      	beq.n	800fa36 <rfalWakeUpModeStart+0x25a>
 800fa32:	2208      	movs	r2, #8
 800fa34:	e000      	b.n	800fa38 <rfalWakeUpModeStart+0x25c>
 800fa36:	2200      	movs	r2, #0
 800fa38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa3c:	4313      	orrs	r3, r2
 800fa3e:	b25b      	sxtb	r3, r3
 800fa40:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.indPha.aaWeight << ST25R3916_REG_PHASE_MEASURE_CONF_pm_aew_shift) & ST25R3916_REG_PHASE_MEASURE_CONF_pm_aew_mask);
 800fa42:	4b2c      	ldr	r3, [pc, #176]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa44:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 800fa48:	005b      	lsls	r3, r3, #1
 800fa4a:	b2db      	uxtb	r3, r3
 800fa4c:	b25b      	sxtb	r3, r3
 800fa4e:	f003 0306 	and.w	r3, r3, #6
 800fa52:	b25a      	sxtb	r2, r3
 800fa54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa58:	4313      	orrs	r3, r2
 800fa5a:	b25b      	sxtb	r3, r3
 800fa5c:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(gRFAL.wum.cfg.indPha.autoAvg ? ST25R3916_REG_PHASE_MEASURE_CONF_pm_ae : 0x00U);
 800fa5e:	4b25      	ldr	r3, [pc, #148]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800fa64:	b25a      	sxtb	r2, r3
 800fa66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa6a:	4313      	orrs	r3, r2
 800fa6c:	b25b      	sxtb	r3, r3
 800fa6e:	73fb      	strb	r3, [r7, #15]
        
        st25r3916WriteRegister( ST25R3916_REG_PHASE_MEASURE_CONF, aux );
 800fa70:	7bfb      	ldrb	r3, [r7, #15]
 800fa72:	4619      	mov	r1, r3
 800fa74:	2037      	movs	r0, #55	; 0x37
 800fa76:	f001 f985 	bl	8010d84 <st25r3916WriteRegister>
        
        /* Only need to set the reference if not using Auto Average */
        if( !gRFAL.wum.cfg.indPha.autoAvg || gRFAL.wum.cfg.swTagDetect )
 800fa7a:	4b1e      	ldr	r3, [pc, #120]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa7c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800fa80:	f083 0301 	eor.w	r3, r3, #1
 800fa84:	b2db      	uxtb	r3, r3
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d104      	bne.n	800fa94 <rfalWakeUpModeStart+0x2b8>
 800fa8a:	4b1a      	ldr	r3, [pc, #104]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa8c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d00e      	beq.n	800fab2 <rfalWakeUpModeStart+0x2d6>
        {
            if( gRFAL.wum.cfg.indPha.reference == RFAL_WUM_REFERENCE_AUTO )
 800fa94:	4b17      	ldr	r3, [pc, #92]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fa96:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800fa9a:	2bff      	cmp	r3, #255	; 0xff
 800fa9c:	d102      	bne.n	800faa4 <rfalWakeUpModeStart+0x2c8>
            {
                st25r3916MeasurePhase( &gRFAL.wum.cfg.indPha.reference );
 800fa9e:	4817      	ldr	r0, [pc, #92]	; (800fafc <rfalWakeUpModeStart+0x320>)
 800faa0:	f000 fb74 	bl	801018c <st25r3916MeasurePhase>
            
            }
            st25r3916WriteRegister( ST25R3916_REG_PHASE_MEASURE_REF, gRFAL.wum.cfg.indPha.reference );
 800faa4:	4b13      	ldr	r3, [pc, #76]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800faa6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800faaa:	4619      	mov	r1, r3
 800faac:	2038      	movs	r0, #56	; 0x38
 800faae:	f001 f969 	bl	8010d84 <st25r3916WriteRegister>
        }
        
        reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wph;
 800fab2:	7dfb      	ldrb	r3, [r7, #23]
 800fab4:	f043 0302 	orr.w	r3, r3, #2
 800fab8:	75fb      	strb	r3, [r7, #23]
        irqs |= ST25R3916_IRQ_MASK_WPH;
 800faba:	693b      	ldr	r3, [r7, #16]
 800fabc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fac0:	613b      	str	r3, [r7, #16]
    }
    
    /*******************************************************************************/
    /* Check if Capacitive is to be performed */
    if( gRFAL.wum.cfg.cap.enabled )
 800fac2:	4b0c      	ldr	r3, [pc, #48]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fac4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d05f      	beq.n	800fb8c <rfalWakeUpModeStart+0x3b0>
    {
        /*******************************************************************************/
        /* Perform Capacitive sensor calibration */
        
        /* Disable Oscillator and Field */
        st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_tx_en) );
 800facc:	2188      	movs	r1, #136	; 0x88
 800face:	2002      	movs	r0, #2
 800fad0:	f001 fa42 	bl	8010f58 <st25r3916ClrRegisterBits>
        
        /* Sensor gain should be configured on Analog Config: RFAL_ANALOG_CONFIG_CHIP_WAKEUP_ON */
        
        /* Perform calibration procedure */
        st25r3916CalibrateCapacitiveSensor( NULL );
 800fad4:	2000      	movs	r0, #0
 800fad6:	f000 fb77 	bl	80101c8 <st25r3916CalibrateCapacitiveSensor>
        
        
        /*******************************************************************************/
        aux  = (uint8_t)((gRFAL.wum.cfg.cap.delta) << ST25R3916_REG_CAPACITANCE_MEASURE_CONF_cm_d_shift);
 800fada:	4b06      	ldr	r3, [pc, #24]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fadc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800fae0:	011b      	lsls	r3, r3, #4
 800fae2:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(gRFAL.wum.cfg.cap.aaInclMeas ? ST25R3916_REG_CAPACITANCE_MEASURE_CONF_cm_aam : 0x00U);
 800fae4:	4b03      	ldr	r3, [pc, #12]	; (800faf4 <rfalWakeUpModeStart+0x318>)
 800fae6:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800faea:	2b00      	cmp	r3, #0
 800faec:	d008      	beq.n	800fb00 <rfalWakeUpModeStart+0x324>
 800faee:	2208      	movs	r2, #8
 800faf0:	e007      	b.n	800fb02 <rfalWakeUpModeStart+0x326>
 800faf2:	bf00      	nop
 800faf4:	20000754 	.word	0x20000754
 800faf8:	200007aa 	.word	0x200007aa
 800fafc:	200007b0 	.word	0x200007b0
 800fb00:	2200      	movs	r2, #0
 800fb02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb06:	4313      	orrs	r3, r2
 800fb08:	b25b      	sxtb	r3, r3
 800fb0a:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.cap.aaWeight << ST25R3916_REG_CAPACITANCE_MEASURE_CONF_cm_aew_shift) & ST25R3916_REG_CAPACITANCE_MEASURE_CONF_cm_aew_mask);
 800fb0c:	4b34      	ldr	r3, [pc, #208]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fb0e:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800fb12:	005b      	lsls	r3, r3, #1
 800fb14:	b2db      	uxtb	r3, r3
 800fb16:	b25b      	sxtb	r3, r3
 800fb18:	f003 0306 	and.w	r3, r3, #6
 800fb1c:	b25a      	sxtb	r2, r3
 800fb1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb22:	4313      	orrs	r3, r2
 800fb24:	b25b      	sxtb	r3, r3
 800fb26:	73fb      	strb	r3, [r7, #15]
        aux |= (uint8_t)(gRFAL.wum.cfg.cap.autoAvg ? ST25R3916_REG_CAPACITANCE_MEASURE_CONF_cm_ae : 0x00U);
 800fb28:	4b2d      	ldr	r3, [pc, #180]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fb2a:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 800fb2e:	b25a      	sxtb	r2, r3
 800fb30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb34:	4313      	orrs	r3, r2
 800fb36:	b25b      	sxtb	r3, r3
 800fb38:	73fb      	strb	r3, [r7, #15]
        
        st25r3916WriteRegister( ST25R3916_REG_CAPACITANCE_MEASURE_CONF, aux );
 800fb3a:	7bfb      	ldrb	r3, [r7, #15]
 800fb3c:	4619      	mov	r1, r3
 800fb3e:	203b      	movs	r0, #59	; 0x3b
 800fb40:	f001 f920 	bl	8010d84 <st25r3916WriteRegister>
        
        /* Only need to set the reference if not using Auto Average */
        if( !gRFAL.wum.cfg.cap.autoAvg || gRFAL.wum.cfg.swTagDetect )
 800fb44:	4b26      	ldr	r3, [pc, #152]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fb46:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 800fb4a:	f083 0301 	eor.w	r3, r3, #1
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d104      	bne.n	800fb5e <rfalWakeUpModeStart+0x382>
 800fb54:	4b22      	ldr	r3, [pc, #136]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fb56:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d00e      	beq.n	800fb7c <rfalWakeUpModeStart+0x3a0>
        {
            if( gRFAL.wum.cfg.indPha.reference == RFAL_WUM_REFERENCE_AUTO )
 800fb5e:	4b20      	ldr	r3, [pc, #128]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fb60:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800fb64:	2bff      	cmp	r3, #255	; 0xff
 800fb66:	d102      	bne.n	800fb6e <rfalWakeUpModeStart+0x392>
            {
                st25r3916MeasureCapacitance( &gRFAL.wum.cfg.cap.reference );
 800fb68:	481e      	ldr	r0, [pc, #120]	; (800fbe4 <rfalWakeUpModeStart+0x408>)
 800fb6a:	f000 fb1e 	bl	80101aa <st25r3916MeasureCapacitance>
            }
            st25r3916WriteRegister( ST25R3916_REG_CAPACITANCE_MEASURE_REF, gRFAL.wum.cfg.cap.reference );
 800fb6e:	4b1c      	ldr	r3, [pc, #112]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fb70:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800fb74:	4619      	mov	r1, r3
 800fb76:	203c      	movs	r0, #60	; 0x3c
 800fb78:	f001 f904 	bl	8010d84 <st25r3916WriteRegister>
        }
        
        reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wcap;
 800fb7c:	7dfb      	ldrb	r3, [r7, #23]
 800fb7e:	f043 0301 	orr.w	r3, r3, #1
 800fb82:	75fb      	strb	r3, [r7, #23]
        irqs |= ST25R3916_IRQ_MASK_WCAP;
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800fb8a:	613b      	str	r3, [r7, #16]
    }

    
    /* Disable and clear all interrupts except Wake-Up IRQs */
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 800fb8c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb90:	f001 fc98 	bl	80114c4 <st25r3916DisableInterrupts>
    st25r3916GetInterrupt( irqs );
 800fb94:	6938      	ldr	r0, [r7, #16]
 800fb96:	f001 fc51 	bl	801143c <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( irqs );
 800fb9a:	6938      	ldr	r0, [r7, #16]
 800fb9c:	f001 fc86 	bl	80114ac <st25r3916EnableInterrupts>
    
    /* On SW Tag Detection no HW automatic measurements are to be performed, only make use of WTO */
    if( gRFAL.wum.cfg.swTagDetect )
 800fba0:	4b0f      	ldr	r3, [pc, #60]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fba2:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d003      	beq.n	800fbb2 <rfalWakeUpModeStart+0x3d6>
    {
        reg &= ~(ST25R3916_REG_WUP_TIMER_CONTROL_wam | ST25R3916_REG_WUP_TIMER_CONTROL_wph | ST25R3916_REG_WUP_TIMER_CONTROL_wcap);
 800fbaa:	7dfb      	ldrb	r3, [r7, #23]
 800fbac:	f023 0307 	bic.w	r3, r3, #7
 800fbb0:	75fb      	strb	r3, [r7, #23]
    }
    
    /* Enable Low Power Wake-Up Mode (Disable: Oscilattor, Tx, Rx and External Field Detector)*/
    st25r3916WriteRegister( ST25R3916_REG_WUP_TIMER_CONTROL, reg );
 800fbb2:	7dfb      	ldrb	r3, [r7, #23]
 800fbb4:	4619      	mov	r1, r3
 800fbb6:	2032      	movs	r0, #50	; 0x32
 800fbb8:	f001 f8e4 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL , 
 800fbbc:	2204      	movs	r2, #4
 800fbbe:	21cf      	movs	r1, #207	; 0xcf
 800fbc0:	2002      	movs	r0, #2
 800fbc2:	f001 fa2d 	bl	8011020 <st25r3916ChangeRegisterBits>
                                (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_rx_en | ST25R3916_REG_OP_CONTROL_tx_en | 
                                 ST25R3916_REG_OP_CONTROL_en_fd_mask | ST25R3916_REG_OP_CONTROL_wu                              ) , 
                                 ST25R3916_REG_OP_CONTROL_wu );
    
    
    gRFAL.wum.state = RFAL_WUM_STATE_ENABLED;
 800fbc6:	4b06      	ldr	r3, [pc, #24]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fbc8:	2201      	movs	r2, #1
 800fbca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    gRFAL.state     = RFAL_STATE_WUM;
 800fbce:	4b04      	ldr	r3, [pc, #16]	; (800fbe0 <rfalWakeUpModeStart+0x404>)
 800fbd0:	2205      	movs	r2, #5
 800fbd2:	701a      	strb	r2, [r3, #0]
      
    return ERR_NONE;
 800fbd4:	2300      	movs	r3, #0
}
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	3718      	adds	r7, #24
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	bdb0      	pop	{r4, r5, r7, pc}
 800fbde:	bf00      	nop
 800fbe0:	20000754 	.word	0x20000754
 800fbe4:	200007b6 	.word	0x200007b6

0800fbe8 <rfalWakeUpModeHasWoke>:


/*******************************************************************************/
bool rfalWakeUpModeHasWoke( void )
{   
 800fbe8:	b480      	push	{r7}
 800fbea:	af00      	add	r7, sp, #0
    return (gRFAL.wum.state >= RFAL_WUM_STATE_ENABLED_WOKE);
 800fbec:	4b06      	ldr	r3, [pc, #24]	; (800fc08 <rfalWakeUpModeHasWoke+0x20>)
 800fbee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800fbf2:	2b01      	cmp	r3, #1
 800fbf4:	bf8c      	ite	hi
 800fbf6:	2301      	movhi	r3, #1
 800fbf8:	2300      	movls	r3, #0
 800fbfa:	b2db      	uxtb	r3, r3
}
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc04:	4770      	bx	lr
 800fc06:	bf00      	nop
 800fc08:	20000754 	.word	0x20000754

0800fc0c <rfalRunWakeUpModeWorker>:


/*******************************************************************************/
static void rfalRunWakeUpModeWorker( void )
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b082      	sub	sp, #8
 800fc10:	af00      	add	r7, sp, #0
    uint32_t irqs;
    uint8_t  reg;
    
    if( gRFAL.state != RFAL_STATE_WUM )
 800fc12:	4b6a      	ldr	r3, [pc, #424]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fc14:	781b      	ldrb	r3, [r3, #0]
 800fc16:	2b05      	cmp	r3, #5
 800fc18:	f040 80c6 	bne.w	800fda8 <rfalRunWakeUpModeWorker+0x19c>
    {
        return;
    }
    
    switch( gRFAL.wum.state )
 800fc1c:	4b67      	ldr	r3, [pc, #412]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fc1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800fc22:	3b01      	subs	r3, #1
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	f200 80c1 	bhi.w	800fdac <rfalRunWakeUpModeWorker+0x1a0>
    {
        case RFAL_WUM_STATE_ENABLED:
        case RFAL_WUM_STATE_ENABLED_WOKE:
            
            irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_WT | ST25R3916_IRQ_MASK_WAM | ST25R3916_IRQ_MASK_WPH | ST25R3916_IRQ_MASK_WCAP ) );
 800fc2a:	f44f 2070 	mov.w	r0, #983040	; 0xf0000
 800fc2e:	f001 fc05 	bl	801143c <st25r3916GetInterrupt>
 800fc32:	6078      	str	r0, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	f000 80ba 	beq.w	800fdb0 <rfalRunWakeUpModeWorker+0x1a4>
               break;  /* No interrupt to process */
            }
            
            /*******************************************************************************/
            /* Check and mark which measurement(s) cause interrupt */
            if((irqs & ST25R3916_IRQ_MASK_WAM) != 0U)
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d008      	beq.n	800fc58 <rfalRunWakeUpModeWorker+0x4c>
            {
                st25r3916ReadRegister( ST25R3916_REG_AMPLITUDE_MEASURE_RESULT, &reg );
 800fc46:	1cfb      	adds	r3, r7, #3
 800fc48:	4619      	mov	r1, r3
 800fc4a:	2036      	movs	r0, #54	; 0x36
 800fc4c:	f001 f85c 	bl	8010d08 <st25r3916ReadRegister>
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800fc50:	4b5a      	ldr	r3, [pc, #360]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fc52:	2202      	movs	r2, #2
 800fc54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            }
            
            if((irqs & ST25R3916_IRQ_MASK_WPH) != 0U)
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d008      	beq.n	800fc74 <rfalRunWakeUpModeWorker+0x68>
            {
                st25r3916ReadRegister( ST25R3916_REG_PHASE_MEASURE_RESULT, &reg );
 800fc62:	1cfb      	adds	r3, r7, #3
 800fc64:	4619      	mov	r1, r3
 800fc66:	203a      	movs	r0, #58	; 0x3a
 800fc68:	f001 f84e 	bl	8010d08 <st25r3916ReadRegister>
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800fc6c:	4b53      	ldr	r3, [pc, #332]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fc6e:	2202      	movs	r2, #2
 800fc70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            }
            
            if((irqs & ST25R3916_IRQ_MASK_WCAP) != 0U)
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d008      	beq.n	800fc90 <rfalRunWakeUpModeWorker+0x84>
            {
                st25r3916ReadRegister( ST25R3916_REG_CAPACITANCE_MEASURE_RESULT, &reg );
 800fc7e:	1cfb      	adds	r3, r7, #3
 800fc80:	4619      	mov	r1, r3
 800fc82:	203e      	movs	r0, #62	; 0x3e
 800fc84:	f001 f840 	bl	8010d08 <st25r3916ReadRegister>
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;                
 800fc88:	4b4c      	ldr	r3, [pc, #304]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fc8a:	2202      	movs	r2, #2
 800fc8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            }
            
            if((irqs & ST25R3916_IRQ_MASK_WT) != 0U)
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	f000 808c 	beq.w	800fdb4 <rfalRunWakeUpModeWorker+0x1a8>
            {
                /*******************************************************************************/
                if( gRFAL.wum.cfg.swTagDetect )
 800fc9c:	4b47      	ldr	r3, [pc, #284]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fc9e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	f000 8086 	beq.w	800fdb4 <rfalRunWakeUpModeWorker+0x1a8>
                {
                    /* Enable Ready mode */
                    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_wu), (ST25R3916_REG_OP_CONTROL_en) );
 800fca8:	2280      	movs	r2, #128	; 0x80
 800fcaa:	2184      	movs	r1, #132	; 0x84
 800fcac:	2002      	movs	r0, #2
 800fcae:	f001 f9b7 	bl	8011020 <st25r3916ChangeRegisterBits>
                    platformDelay( RFAL_ST25R3916_AAT_SETTLE_ON );
 800fcb2:	2005      	movs	r0, #5
 800fcb4:	f7f5 fc6e 	bl	8005594 <HAL_Delay>
                    
                    
                    if( gRFAL.wum.cfg.indAmp.enabled )
 800fcb8:	4b40      	ldr	r3, [pc, #256]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fcba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d020      	beq.n	800fd04 <rfalRunWakeUpModeWorker+0xf8>
                    {
                        st25r3916MeasureAmplitude( &reg );
 800fcc2:	1cfb      	adds	r3, r7, #3
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	f000 fa52 	bl	801016e <st25r3916MeasureAmplitude>
                        if( (reg >= (gRFAL.wum.cfg.indAmp.reference + gRFAL.wum.cfg.indAmp.delta)) || ( reg <= (gRFAL.wum.cfg.indAmp.reference - gRFAL.wum.cfg.indAmp.delta)) )
 800fcca:	78fb      	ldrb	r3, [r7, #3]
 800fccc:	461a      	mov	r2, r3
 800fcce:	4b3b      	ldr	r3, [pc, #236]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fcd0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800fcd4:	4619      	mov	r1, r3
 800fcd6:	4b39      	ldr	r3, [pc, #228]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fcd8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800fcdc:	440b      	add	r3, r1
 800fcde:	429a      	cmp	r2, r3
 800fce0:	da0b      	bge.n	800fcfa <rfalRunWakeUpModeWorker+0xee>
 800fce2:	78fb      	ldrb	r3, [r7, #3]
 800fce4:	461a      	mov	r2, r3
 800fce6:	4b35      	ldr	r3, [pc, #212]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fce8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800fcec:	4619      	mov	r1, r3
 800fcee:	4b33      	ldr	r3, [pc, #204]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fcf0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800fcf4:	1acb      	subs	r3, r1, r3
 800fcf6:	429a      	cmp	r2, r3
 800fcf8:	dc04      	bgt.n	800fd04 <rfalRunWakeUpModeWorker+0xf8>
                        {
                            gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800fcfa:	4b30      	ldr	r3, [pc, #192]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fcfc:	2202      	movs	r2, #2
 800fcfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                            break;
 800fd02:	e058      	b.n	800fdb6 <rfalRunWakeUpModeWorker+0x1aa>
                        }
                    }
                    
                    if( gRFAL.wum.cfg.indPha.enabled )
 800fd04:	4b2d      	ldr	r3, [pc, #180]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd06:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d020      	beq.n	800fd50 <rfalRunWakeUpModeWorker+0x144>
                    {
                        st25r3916MeasurePhase( &reg );
 800fd0e:	1cfb      	adds	r3, r7, #3
 800fd10:	4618      	mov	r0, r3
 800fd12:	f000 fa3b 	bl	801018c <st25r3916MeasurePhase>
                        if( (reg >= (gRFAL.wum.cfg.indPha.reference + gRFAL.wum.cfg.indPha.delta)) || ( reg <= (gRFAL.wum.cfg.indPha.reference - gRFAL.wum.cfg.indPha.delta)) )
 800fd16:	78fb      	ldrb	r3, [r7, #3]
 800fd18:	461a      	mov	r2, r3
 800fd1a:	4b28      	ldr	r3, [pc, #160]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd1c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800fd20:	4619      	mov	r1, r3
 800fd22:	4b26      	ldr	r3, [pc, #152]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd24:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800fd28:	440b      	add	r3, r1
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	da0b      	bge.n	800fd46 <rfalRunWakeUpModeWorker+0x13a>
 800fd2e:	78fb      	ldrb	r3, [r7, #3]
 800fd30:	461a      	mov	r2, r3
 800fd32:	4b22      	ldr	r3, [pc, #136]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd34:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800fd38:	4619      	mov	r1, r3
 800fd3a:	4b20      	ldr	r3, [pc, #128]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd3c:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800fd40:	1acb      	subs	r3, r1, r3
 800fd42:	429a      	cmp	r2, r3
 800fd44:	dc04      	bgt.n	800fd50 <rfalRunWakeUpModeWorker+0x144>
                        {
                            gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800fd46:	4b1d      	ldr	r3, [pc, #116]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd48:	2202      	movs	r2, #2
 800fd4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                            break;
 800fd4e:	e032      	b.n	800fdb6 <rfalRunWakeUpModeWorker+0x1aa>
                        }
                    }
                    
                    if( gRFAL.wum.cfg.cap.enabled )
 800fd50:	4b1a      	ldr	r3, [pc, #104]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd52:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d020      	beq.n	800fd9c <rfalRunWakeUpModeWorker+0x190>
                    {
                        st25r3916MeasureCapacitance( &reg );
 800fd5a:	1cfb      	adds	r3, r7, #3
 800fd5c:	4618      	mov	r0, r3
 800fd5e:	f000 fa24 	bl	80101aa <st25r3916MeasureCapacitance>
                        if( (reg >= (gRFAL.wum.cfg.cap.reference + gRFAL.wum.cfg.cap.delta)) || ( reg <= (gRFAL.wum.cfg.cap.reference - gRFAL.wum.cfg.cap.delta)) )
 800fd62:	78fb      	ldrb	r3, [r7, #3]
 800fd64:	461a      	mov	r2, r3
 800fd66:	4b15      	ldr	r3, [pc, #84]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd68:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800fd6c:	4619      	mov	r1, r3
 800fd6e:	4b13      	ldr	r3, [pc, #76]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd70:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800fd74:	440b      	add	r3, r1
 800fd76:	429a      	cmp	r2, r3
 800fd78:	da0b      	bge.n	800fd92 <rfalRunWakeUpModeWorker+0x186>
 800fd7a:	78fb      	ldrb	r3, [r7, #3]
 800fd7c:	461a      	mov	r2, r3
 800fd7e:	4b0f      	ldr	r3, [pc, #60]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd80:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800fd84:	4619      	mov	r1, r3
 800fd86:	4b0d      	ldr	r3, [pc, #52]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd88:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800fd8c:	1acb      	subs	r3, r1, r3
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	dc04      	bgt.n	800fd9c <rfalRunWakeUpModeWorker+0x190>
                        {
                            gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800fd92:	4b0a      	ldr	r3, [pc, #40]	; (800fdbc <rfalRunWakeUpModeWorker+0x1b0>)
 800fd94:	2202      	movs	r2, #2
 800fd96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                            break;
 800fd9a:	e00c      	b.n	800fdb6 <rfalRunWakeUpModeWorker+0x1aa>
                        }
                    }
                    
                    /* Re-Enable low power Wake-Up mode for wto to trigger another measurement(s) */
                    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_wu), (ST25R3916_REG_OP_CONTROL_wu) );
 800fd9c:	2204      	movs	r2, #4
 800fd9e:	2184      	movs	r1, #132	; 0x84
 800fda0:	2002      	movs	r0, #2
 800fda2:	f001 f93d 	bl	8011020 <st25r3916ChangeRegisterBits>
                }
            }
            break;
 800fda6:	e005      	b.n	800fdb4 <rfalRunWakeUpModeWorker+0x1a8>
        return;
 800fda8:	bf00      	nop
 800fdaa:	e004      	b.n	800fdb6 <rfalRunWakeUpModeWorker+0x1aa>
            
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800fdac:	bf00      	nop
 800fdae:	e002      	b.n	800fdb6 <rfalRunWakeUpModeWorker+0x1aa>
               break;  /* No interrupt to process */
 800fdb0:	bf00      	nop
 800fdb2:	e000      	b.n	800fdb6 <rfalRunWakeUpModeWorker+0x1aa>
            break;
 800fdb4:	bf00      	nop
    }
}
 800fdb6:	3708      	adds	r7, #8
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	bd80      	pop	{r7, pc}
 800fdbc:	20000754 	.word	0x20000754

0800fdc0 <rfalWakeUpModeStop>:


/*******************************************************************************/
ReturnCode rfalWakeUpModeStop( void )
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	af00      	add	r7, sp, #0
    if( gRFAL.wum.state == RFAL_WUM_STATE_NOT_INIT )
 800fdc4:	4b0f      	ldr	r3, [pc, #60]	; (800fe04 <rfalWakeUpModeStop+0x44>)
 800fdc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d101      	bne.n	800fdd2 <rfalWakeUpModeStop+0x12>
    {
        return ERR_WRONG_STATE;
 800fdce:	2321      	movs	r3, #33	; 0x21
 800fdd0:	e016      	b.n	800fe00 <rfalWakeUpModeStop+0x40>
    }
    
    gRFAL.wum.state = RFAL_WUM_STATE_NOT_INIT;
 800fdd2:	4b0c      	ldr	r3, [pc, #48]	; (800fe04 <rfalWakeUpModeStop+0x44>)
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    
    /* Disable Wake-Up Mode */
    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800fdda:	2104      	movs	r1, #4
 800fddc:	2002      	movs	r0, #2
 800fdde:	f001 f8bb 	bl	8010f58 <st25r3916ClrRegisterBits>
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_WT | ST25R3916_IRQ_MASK_WAM | ST25R3916_IRQ_MASK_WPH | ST25R3916_IRQ_MASK_WCAP) );
 800fde2:	f44f 2070 	mov.w	r0, #983040	; 0xf0000
 800fde6:	f001 fb6d 	bl	80114c4 <st25r3916DisableInterrupts>
    
    /* Re-Enable External Field Detector as: Automatics */
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 800fdea:	2203      	movs	r2, #3
 800fdec:	2103      	movs	r1, #3
 800fdee:	2002      	movs	r0, #2
 800fdf0:	f001 f916 	bl	8011020 <st25r3916ChangeRegisterBits>
    
    /* Re-Enable the Oscillator */
    st25r3916OscOn();
 800fdf4:	f000 f916 	bl	8010024 <st25r3916OscOn>
    
    /* Set Analog configurations for Wake-up Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_WAKEUP_OFF) );
 800fdf8:	2005      	movs	r0, #5
 800fdfa:	f7fd f81f 	bl	800ce3c <rfalSetAnalogConfig>
      
    return ERR_NONE;
 800fdfe:	2300      	movs	r3, #0
}
 800fe00:	4618      	mov	r0, r3
 800fe02:	bd80      	pop	{r7, pc}
 800fe04:	20000754 	.word	0x20000754

0800fe08 <rfalChipChangeRegBits>:
}


/*******************************************************************************/
ReturnCode rfalChipChangeRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b082      	sub	sp, #8
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	4603      	mov	r3, r0
 800fe10:	80fb      	strh	r3, [r7, #6]
 800fe12:	460b      	mov	r3, r1
 800fe14:	717b      	strb	r3, [r7, #5]
 800fe16:	4613      	mov	r3, r2
 800fe18:	713b      	strb	r3, [r7, #4]
    if( !st25r3916IsRegValid( (uint8_t)reg) )
 800fe1a:	88fb      	ldrh	r3, [r7, #6]
 800fe1c:	b2db      	uxtb	r3, r3
 800fe1e:	4618      	mov	r0, r3
 800fe20:	f001 f9a2 	bl	8011168 <st25r3916IsRegValid>
 800fe24:	4603      	mov	r3, r0
 800fe26:	f083 0301 	eor.w	r3, r3, #1
 800fe2a:	b2db      	uxtb	r3, r3
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d001      	beq.n	800fe34 <rfalChipChangeRegBits+0x2c>
    {
        return ERR_PARAM;
 800fe30:	2307      	movs	r3, #7
 800fe32:	e007      	b.n	800fe44 <rfalChipChangeRegBits+0x3c>
    }
    
    return st25r3916ChangeRegisterBits( (uint8_t)reg, valueMask, value );
 800fe34:	88fb      	ldrh	r3, [r7, #6]
 800fe36:	b2db      	uxtb	r3, r3
 800fe38:	793a      	ldrb	r2, [r7, #4]
 800fe3a:	7979      	ldrb	r1, [r7, #5]
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	f001 f8ef 	bl	8011020 <st25r3916ChangeRegisterBits>
 800fe42:	4603      	mov	r3, r0
}
 800fe44:	4618      	mov	r0, r3
 800fe46:	3708      	adds	r7, #8
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}

0800fe4c <rfalChipChangeTestRegBits>:


/*******************************************************************************/
ReturnCode rfalChipChangeTestRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	4603      	mov	r3, r0
 800fe54:	80fb      	strh	r3, [r7, #6]
 800fe56:	460b      	mov	r3, r1
 800fe58:	717b      	strb	r3, [r7, #5]
 800fe5a:	4613      	mov	r3, r2
 800fe5c:	713b      	strb	r3, [r7, #4]
    st25r3916ChangeTestRegisterBits( (uint8_t)reg, valueMask, value );
 800fe5e:	88fb      	ldrh	r3, [r7, #6]
 800fe60:	b2db      	uxtb	r3, r3
 800fe62:	793a      	ldrb	r2, [r7, #4]
 800fe64:	7979      	ldrb	r1, [r7, #5]
 800fe66:	4618      	mov	r0, r3
 800fe68:	f001 f926 	bl	80110b8 <st25r3916ChangeTestRegisterBits>
    return ERR_NONE;
 800fe6c:	2300      	movs	r3, #0
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}

0800fe76 <rfalChipMeasureAmplitude>:
}


/*******************************************************************************/
ReturnCode rfalChipMeasureAmplitude( uint8_t* result )
{
 800fe76:	b580      	push	{r7, lr}
 800fe78:	b084      	sub	sp, #16
 800fe7a:	af00      	add	r7, sp, #0
 800fe7c:	6078      	str	r0, [r7, #4]
    ReturnCode err;
    uint8_t reg_opc, reg_mode, reg_conf1, reg_conf2;

    /* Save registers which will be adjusted below */
    st25r3916ReadRegister(ST25R3916_REG_OP_CONTROL, &reg_opc);
 800fe7e:	f107 030d 	add.w	r3, r7, #13
 800fe82:	4619      	mov	r1, r3
 800fe84:	2002      	movs	r0, #2
 800fe86:	f000 ff3f 	bl	8010d08 <st25r3916ReadRegister>
    st25r3916ReadRegister(ST25R3916_REG_MODE, &reg_mode);
 800fe8a:	f107 030c 	add.w	r3, r7, #12
 800fe8e:	4619      	mov	r1, r3
 800fe90:	2003      	movs	r0, #3
 800fe92:	f000 ff39 	bl	8010d08 <st25r3916ReadRegister>
    st25r3916ReadRegister(ST25R3916_REG_RX_CONF1, &reg_conf1);
 800fe96:	f107 030b 	add.w	r3, r7, #11
 800fe9a:	4619      	mov	r1, r3
 800fe9c:	200b      	movs	r0, #11
 800fe9e:	f000 ff33 	bl	8010d08 <st25r3916ReadRegister>
    st25r3916ReadRegister(ST25R3916_REG_RX_CONF2, &reg_conf2);
 800fea2:	f107 030a 	add.w	r3, r7, #10
 800fea6:	4619      	mov	r1, r3
 800fea8:	200c      	movs	r0, #12
 800feaa:	f000 ff2d 	bl	8010d08 <st25r3916ReadRegister>

    /* Set values as per defaults of DS. These regs/bits influence receiver chain and change amplitude */
    /* Doing so achieves an amplitude comparable over a complete polling cylce */
    st25r3916WriteRegister(ST25R3916_REG_OP_CONTROL, (reg_opc & ~ST25R3916_REG_OP_CONTROL_rx_chn));
 800feae:	7b7b      	ldrb	r3, [r7, #13]
 800feb0:	f023 0320 	bic.w	r3, r3, #32
 800feb4:	b2db      	uxtb	r3, r3
 800feb6:	4619      	mov	r1, r3
 800feb8:	2002      	movs	r0, #2
 800feba:	f000 ff63 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister(ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443a
 800febe:	2108      	movs	r1, #8
 800fec0:	2003      	movs	r0, #3
 800fec2:	f000 ff5f 	bl	8010d84 <st25r3916WriteRegister>
                                             | ST25R3916_REG_MODE_targ_init
                                             | ST25R3916_REG_MODE_tr_am_ook
                                             | ST25R3916_REG_MODE_nfc_ar_off);
    st25r3916WriteRegister(ST25R3916_REG_RX_CONF1, (reg_conf1 & ~ST25R3916_REG_RX_CONF1_ch_sel_AM));
 800fec6:	7afb      	ldrb	r3, [r7, #11]
 800fec8:	4619      	mov	r1, r3
 800feca:	200b      	movs	r0, #11
 800fecc:	f000 ff5a 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister(ST25R3916_REG_RX_CONF2, ((reg_conf2 & ~(ST25R3916_REG_RX_CONF2_demod_mode | ST25R3916_REG_RX_CONF2_amd_sel))
 800fed0:	7abb      	ldrb	r3, [r7, #10]
 800fed2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fed6:	b2db      	uxtb	r3, r3
 800fed8:	4619      	mov	r1, r3
 800feda:	200c      	movs	r0, #12
 800fedc:	f000 ff52 	bl	8010d84 <st25r3916WriteRegister>
                                                 | ST25R3916_REG_RX_CONF2_amd_sel_peak));

    /* Perform the actual measurement */
    err = st25r3916MeasureAmplitude( result );
 800fee0:	6878      	ldr	r0, [r7, #4]
 800fee2:	f000 f944 	bl	801016e <st25r3916MeasureAmplitude>
 800fee6:	4603      	mov	r3, r0
 800fee8:	81fb      	strh	r3, [r7, #14]

    /* Restore values */
    st25r3916WriteRegister(ST25R3916_REG_OP_CONTROL, reg_opc);
 800feea:	7b7b      	ldrb	r3, [r7, #13]
 800feec:	4619      	mov	r1, r3
 800feee:	2002      	movs	r0, #2
 800fef0:	f000 ff48 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister(ST25R3916_REG_MODE, reg_mode);
 800fef4:	7b3b      	ldrb	r3, [r7, #12]
 800fef6:	4619      	mov	r1, r3
 800fef8:	2003      	movs	r0, #3
 800fefa:	f000 ff43 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister(ST25R3916_REG_RX_CONF1, reg_conf1);
 800fefe:	7afb      	ldrb	r3, [r7, #11]
 800ff00:	4619      	mov	r1, r3
 800ff02:	200b      	movs	r0, #11
 800ff04:	f000 ff3e 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister(ST25R3916_REG_RX_CONF2, reg_conf2);
 800ff08:	7abb      	ldrb	r3, [r7, #10]
 800ff0a:	4619      	mov	r1, r3
 800ff0c:	200c      	movs	r0, #12
 800ff0e:	f000 ff39 	bl	8010d84 <st25r3916WriteRegister>

    return err;
 800ff12:	89fb      	ldrh	r3, [r7, #14]
}
 800ff14:	4618      	mov	r0, r3
 800ff16:	3710      	adds	r7, #16
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	bd80      	pop	{r7, pc}

0800ff1c <rfalChipMeasurePhase>:


/*******************************************************************************/
ReturnCode rfalChipMeasurePhase( uint8_t* result )
{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b082      	sub	sp, #8
 800ff20:	af00      	add	r7, sp, #0
 800ff22:	6078      	str	r0, [r7, #4]
    st25r3916MeasurePhase( result );
 800ff24:	6878      	ldr	r0, [r7, #4]
 800ff26:	f000 f931 	bl	801018c <st25r3916MeasurePhase>

    return ERR_NONE;
 800ff2a:	2300      	movs	r3, #0
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	3708      	adds	r7, #8
 800ff30:	46bd      	mov	sp, r7
 800ff32:	bd80      	pop	{r7, pc}

0800ff34 <st25r3916ExecuteCommandAndGetResult>:
 * LOCAL FUNCTION
 ******************************************************************************
 */

ReturnCode st25r3916ExecuteCommandAndGetResult( uint8_t cmd, uint8_t resReg, uint8_t tout, uint8_t* result )
{
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b082      	sub	sp, #8
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	603b      	str	r3, [r7, #0]
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	71fb      	strb	r3, [r7, #7]
 800ff40:	460b      	mov	r3, r1
 800ff42:	71bb      	strb	r3, [r7, #6]
 800ff44:	4613      	mov	r3, r2
 800ff46:	717b      	strb	r3, [r7, #5]
    /* Clear and enable Direct Command interrupt */
    st25r3916GetInterrupt( ST25R3916_IRQ_MASK_DCT );
 800ff48:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800ff4c:	f001 fa76 	bl	801143c <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_DCT );
 800ff50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800ff54:	f001 faaa 	bl	80114ac <st25r3916EnableInterrupts>

    st25r3916ExecuteCommand( cmd );
 800ff58:	79fb      	ldrb	r3, [r7, #7]
 800ff5a:	4618      	mov	r0, r3
 800ff5c:	f000 ff9b 	bl	8010e96 <st25r3916ExecuteCommand>

    st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_DCT, tout );
 800ff60:	797b      	ldrb	r3, [r7, #5]
 800ff62:	b29b      	uxth	r3, r3
 800ff64:	4619      	mov	r1, r3
 800ff66:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800ff6a:	f001 fa17 	bl	801139c <st25r3916WaitForInterruptsTimed>
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_DCT );
 800ff6e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800ff72:	f001 faa7 	bl	80114c4 <st25r3916DisableInterrupts>

    /* After execution read out the result if the pointer is not NULL */
    if( result != NULL )
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d004      	beq.n	800ff86 <st25r3916ExecuteCommandAndGetResult+0x52>
    {
        st25r3916ReadRegister( resReg, result);
 800ff7c:	79bb      	ldrb	r3, [r7, #6]
 800ff7e:	6839      	ldr	r1, [r7, #0]
 800ff80:	4618      	mov	r0, r3
 800ff82:	f000 fec1 	bl	8010d08 <st25r3916ReadRegister>
    }

    return ERR_NONE;
 800ff86:	2300      	movs	r3, #0

}
 800ff88:	4618      	mov	r0, r3
 800ff8a:	3708      	adds	r7, #8
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	bd80      	pop	{r7, pc}

0800ff90 <st25r3916Initialize>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

ReturnCode st25r3916Initialize( void )
{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	b082      	sub	sp, #8
 800ff94:	af00      	add	r7, sp, #0
    uint16_t vdd_mV;
    
    /* Set default state on the ST25R3916 */
    st25r3916ExecuteCommand( ST25R3916_CMD_SET_DEFAULT );
 800ff96:	20c1      	movs	r0, #193	; 0xc1
 800ff98:	f000 ff7d 	bl	8010e96 <st25r3916ExecuteCommand>

#ifndef RFAL_USE_I2C    
    /* Increase MISO driving level as SPI can go up to 10MHz */
    st25r3916WriteRegister(ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_io_18);
 800ff9c:	2104      	movs	r1, #4
 800ff9e:	2001      	movs	r0, #1
 800ffa0:	f000 fef0 	bl	8010d84 <st25r3916WriteRegister>
#endif /* RFAL_USE_I2C */
    
    if( !st25r3916CheckChipID( NULL ) )
 800ffa4:	2000      	movs	r0, #0
 800ffa6:	f000 fa85 	bl	80104b4 <st25r3916CheckChipID>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	f083 0301 	eor.w	r3, r3, #1
 800ffb0:	b2db      	uxtb	r3, r3
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d001      	beq.n	800ffba <st25r3916Initialize+0x2a>
    {
        return ERR_HW_MISMATCH;
 800ffb6:	2324      	movs	r3, #36	; 0x24
 800ffb8:	e02d      	b.n	8010016 <st25r3916Initialize+0x86>
    }
    
    st25r3916InitInterrupts();
 800ffba:	f001 f927 	bl	801120c <st25r3916InitInterrupts>
    st25r3916ledInit();
 800ffbe:	f001 fabf 	bl	8011540 <st25r3916ledInit>
    
    gST25R3916NRT_64fcs = 0;
 800ffc2:	4b17      	ldr	r3, [pc, #92]	; (8010020 <st25r3916Initialize+0x90>)
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	601a      	str	r2, [r3, #0]

#ifndef RFAL_USE_I2C
    /* Enable pull downs on MISO line */
    st25r3916SetRegisterBits(ST25R3916_REG_IO_CONF2, ( ST25R3916_REG_IO_CONF2_miso_pd1 | ST25R3916_REG_IO_CONF2_miso_pd2 ) );
 800ffc8:	2118      	movs	r1, #24
 800ffca:	2001      	movs	r0, #1
 800ffcc:	f000 fffb 	bl	8010fc6 <st25r3916SetRegisterBits>
#endif /* RFAL_USE_I2C */
    
    /* Disable internal overheat protection */
    st25r3916ChangeTestRegisterBits( 0x04, 0x10, 0x10 );
 800ffd0:	2210      	movs	r2, #16
 800ffd2:	2110      	movs	r1, #16
 800ffd4:	2004      	movs	r0, #4
 800ffd6:	f001 f86f 	bl	80110b8 <st25r3916ChangeTestRegisterBits>

    /* Enable Oscillator and wait until it gets stable */
    st25r3916OscOn();        
 800ffda:	f000 f823 	bl	8010024 <st25r3916OscOn>
    
    /* Measure VDD and set sup3V bit according to Power supplied  */
    vdd_mV = st25r3916MeasureVoltage( ST25R3916_REG_REGULATOR_CONTROL_mpsv_vdd );
 800ffde:	2000      	movs	r0, #0
 800ffe0:	f000 f854 	bl	801008c <st25r3916MeasureVoltage>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	80fb      	strh	r3, [r7, #6]
    st25r3916ChangeRegisterBits( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_sup3V, ((vdd_mV < ST25R3916_SUPPLY_THRESHOLD) ? ST25R3916_REG_IO_CONF2_sup3V_3V : ST25R3916_REG_IO_CONF2_sup3V_5V) );
 800ffe8:	88fb      	ldrh	r3, [r7, #6]
 800ffea:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 800ffee:	d201      	bcs.n	800fff4 <st25r3916Initialize+0x64>
 800fff0:	2380      	movs	r3, #128	; 0x80
 800fff2:	e000      	b.n	800fff6 <st25r3916Initialize+0x66>
 800fff4:	2300      	movs	r3, #0
 800fff6:	461a      	mov	r2, r3
 800fff8:	2180      	movs	r1, #128	; 0x80
 800fffa:	2001      	movs	r0, #1
 800fffc:	f001 f810 	bl	8011020 <st25r3916ChangeRegisterBits>
            
    /* Make sure Transmitter and Receiver are disabled */
    st25r3916TxRxOff();
 8010000:	2148      	movs	r1, #72	; 0x48
 8010002:	2002      	movs	r0, #2
 8010004:	f000 ffa8 	bl	8010f58 <st25r3916ClrRegisterBits>
    
    /* After reset all interrupts are enabled, so disable them at first */
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 8010008:	f04f 30ff 	mov.w	r0, #4294967295
 801000c:	f001 fa5a 	bl	80114c4 <st25r3916DisableInterrupts>
    
    /* And clear them, just to be sure */
    st25r3916ClearInterrupts();
 8010010:	f001 fa64 	bl	80114dc <st25r3916ClearInterrupts>
    
    return ERR_NONE;
 8010014:	2300      	movs	r3, #0
}
 8010016:	4618      	mov	r0, r3
 8010018:	3708      	adds	r7, #8
 801001a:	46bd      	mov	sp, r7
 801001c:	bd80      	pop	{r7, pc}
 801001e:	bf00      	nop
 8010020:	200009e8 	.word	0x200009e8

08010024 <st25r3916OscOn>:
}


/*******************************************************************************/
void st25r3916OscOn( void )
{
 8010024:	b580      	push	{r7, lr}
 8010026:	af00      	add	r7, sp, #0
    /* Check if oscillator is already turned on and stable                                                */        
    /* Use ST25R3916_REG_OP_CONTROL_en instead of ST25R3916_REG_AUX_DISPLAY_osc_ok to be on the safe side */    
    if( !st25r3916CheckReg( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en, ST25R3916_REG_OP_CONTROL_en ) )
 8010028:	2280      	movs	r2, #128	; 0x80
 801002a:	2180      	movs	r1, #128	; 0x80
 801002c:	2002      	movs	r0, #2
 801002e:	f001 f87b 	bl	8011128 <st25r3916CheckReg>
 8010032:	4603      	mov	r3, r0
 8010034:	f083 0301 	eor.w	r3, r3, #1
 8010038:	b2db      	uxtb	r3, r3
 801003a:	2b00      	cmp	r3, #0
 801003c:	d00c      	beq.n	8010058 <st25r3916OscOn+0x34>
    {
        /* Clear any eventual previous oscillator IRQ */
        st25r3916GetInterrupt( ST25R3916_IRQ_MASK_OSC );
 801003e:	2080      	movs	r0, #128	; 0x80
 8010040:	f001 f9fc 	bl	801143c <st25r3916GetInterrupt>
      
        /* Enable oscillator frequency stable interrupt */
        st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_OSC );
 8010044:	2080      	movs	r0, #128	; 0x80
 8010046:	f001 fa31 	bl	80114ac <st25r3916EnableInterrupts>

        /* Enable oscillator and regulator output */
        st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en );
 801004a:	2180      	movs	r1, #128	; 0x80
 801004c:	2002      	movs	r0, #2
 801004e:	f000 ffba 	bl	8010fc6 <st25r3916SetRegisterBits>

        /* Wait for the oscillator interrupt */
//        st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_OSC, ST25R3916_TOUT_OSC_STABLE );
        st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_OSC );
 8010052:	2080      	movs	r0, #128	; 0x80
 8010054:	f001 fa36 	bl	80114c4 <st25r3916DisableInterrupts>
    }
}
 8010058:	bf00      	nop
 801005a:	bd80      	pop	{r7, pc}

0801005c <st25r3916MeasurePowerSupply>:


/*******************************************************************************/
uint8_t st25r3916MeasurePowerSupply( uint8_t mpsv )
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b084      	sub	sp, #16
 8010060:	af00      	add	r7, sp, #0
 8010062:	4603      	mov	r3, r0
 8010064:	71fb      	strb	r3, [r7, #7]
    uint8_t result; 
   
    /* Set the source of direct command: Measure Power Supply Voltage */
    st25r3916ChangeRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_mpsv_mask, mpsv );
 8010066:	79fb      	ldrb	r3, [r7, #7]
 8010068:	461a      	mov	r2, r3
 801006a:	2107      	movs	r1, #7
 801006c:	202c      	movs	r0, #44	; 0x2c
 801006e:	f000 ffd7 	bl	8011020 <st25r3916ChangeRegisterBits>

    /* Execute command: Measure Power Supply Voltage */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_VDD, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_VDD, &result);
 8010072:	f107 030f 	add.w	r3, r7, #15
 8010076:	2264      	movs	r2, #100	; 0x64
 8010078:	2125      	movs	r1, #37	; 0x25
 801007a:	20df      	movs	r0, #223	; 0xdf
 801007c:	f7ff ff5a 	bl	800ff34 <st25r3916ExecuteCommandAndGetResult>

    return result;
 8010080:	7bfb      	ldrb	r3, [r7, #15]
}
 8010082:	4618      	mov	r0, r3
 8010084:	3710      	adds	r7, #16
 8010086:	46bd      	mov	sp, r7
 8010088:	bd80      	pop	{r7, pc}
	...

0801008c <st25r3916MeasureVoltage>:


/*******************************************************************************/
uint16_t st25r3916MeasureVoltage( uint8_t mpsv )
{
 801008c:	b580      	push	{r7, lr}
 801008e:	b084      	sub	sp, #16
 8010090:	af00      	add	r7, sp, #0
 8010092:	4603      	mov	r3, r0
 8010094:	71fb      	strb	r3, [r7, #7]
    uint8_t result; 
    uint16_t mV;

    result = st25r3916MeasurePowerSupply(mpsv);
 8010096:	79fb      	ldrb	r3, [r7, #7]
 8010098:	4618      	mov	r0, r3
 801009a:	f7ff ffdf 	bl	801005c <st25r3916MeasurePowerSupply>
 801009e:	4603      	mov	r3, r0
 80100a0:	73fb      	strb	r3, [r7, #15]
   
    /* Convert cmd output into mV (each step represents 23.4 mV )*/
    mV  = ((uint16_t)result) * 23U;
 80100a2:	7bfb      	ldrb	r3, [r7, #15]
 80100a4:	b29b      	uxth	r3, r3
 80100a6:	461a      	mov	r2, r3
 80100a8:	0052      	lsls	r2, r2, #1
 80100aa:	441a      	add	r2, r3
 80100ac:	00d2      	lsls	r2, r2, #3
 80100ae:	1ad3      	subs	r3, r2, r3
 80100b0:	81bb      	strh	r3, [r7, #12]
    mV += (((((uint16_t)result) * 4U) + 5U) / 10U);
 80100b2:	7bfb      	ldrb	r3, [r7, #15]
 80100b4:	009b      	lsls	r3, r3, #2
 80100b6:	3305      	adds	r3, #5
 80100b8:	4a06      	ldr	r2, [pc, #24]	; (80100d4 <st25r3916MeasureVoltage+0x48>)
 80100ba:	fba2 2303 	umull	r2, r3, r2, r3
 80100be:	08db      	lsrs	r3, r3, #3
 80100c0:	b29a      	uxth	r2, r3
 80100c2:	89bb      	ldrh	r3, [r7, #12]
 80100c4:	4413      	add	r3, r2
 80100c6:	81bb      	strh	r3, [r7, #12]

    return mV;
 80100c8:	89bb      	ldrh	r3, [r7, #12]
}
 80100ca:	4618      	mov	r0, r3
 80100cc:	3710      	adds	r7, #16
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd80      	pop	{r7, pc}
 80100d2:	bf00      	nop
 80100d4:	cccccccd 	.word	0xcccccccd

080100d8 <st25r3916AdjustRegulators>:


/*******************************************************************************/
ReturnCode st25r3916AdjustRegulators( uint16_t* result_mV )
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	b084      	sub	sp, #16
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]
    uint8_t result;

    /* Reset logic and set regulated voltages to be defined by result of Adjust Regulators command */
    st25r3916SetRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s );
 80100e0:	2180      	movs	r1, #128	; 0x80
 80100e2:	202c      	movs	r0, #44	; 0x2c
 80100e4:	f000 ff6f 	bl	8010fc6 <st25r3916SetRegisterBits>
    st25r3916ClrRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s );
 80100e8:	2180      	movs	r1, #128	; 0x80
 80100ea:	202c      	movs	r0, #44	; 0x2c
 80100ec:	f000 ff34 	bl	8010f58 <st25r3916ClrRegisterBits>

    /* Execute Adjust regulators cmd and retrieve result */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_ADJUST_REGULATORS, ST25R3916_REG_REGULATOR_RESULT, ST25R3916_TOUT_ADJUST_REGULATORS, &result );
 80100f0:	f107 030f 	add.w	r3, r7, #15
 80100f4:	2206      	movs	r2, #6
 80100f6:	216c      	movs	r1, #108	; 0x6c
 80100f8:	20d6      	movs	r0, #214	; 0xd6
 80100fa:	f7ff ff1b 	bl	800ff34 <st25r3916ExecuteCommandAndGetResult>

    /* Calculate result in mV */
    result >>= ST25R3916_REG_REGULATOR_RESULT_reg_shift;
 80100fe:	7bfb      	ldrb	r3, [r7, #15]
 8010100:	091b      	lsrs	r3, r3, #4
 8010102:	b2db      	uxtb	r3, r3
 8010104:	73fb      	strb	r3, [r7, #15]
    
    if( result_mV != NULL )
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d02b      	beq.n	8010164 <st25r3916AdjustRegulators+0x8c>
    {
        if( st25r3916CheckReg( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_sup3V, ST25R3916_REG_IO_CONF2_sup3V )  )
 801010c:	2280      	movs	r2, #128	; 0x80
 801010e:	2180      	movs	r1, #128	; 0x80
 8010110:	2001      	movs	r0, #1
 8010112:	f001 f809 	bl	8011128 <st25r3916CheckReg>
 8010116:	4603      	mov	r3, r0
 8010118:	2b00      	cmp	r3, #0
 801011a:	d00d      	beq.n	8010138 <st25r3916AdjustRegulators+0x60>
        {
            result = MIN( result, (uint8_t)(result-5U) );/* In 3.3V mode [0,4] are not used                       */
 801011c:	7bfb      	ldrb	r3, [r7, #15]
 801011e:	2b04      	cmp	r3, #4
 8010120:	d903      	bls.n	801012a <st25r3916AdjustRegulators+0x52>
 8010122:	7bfb      	ldrb	r3, [r7, #15]
 8010124:	3b05      	subs	r3, #5
 8010126:	b2db      	uxtb	r3, r3
 8010128:	e000      	b.n	801012c <st25r3916AdjustRegulators+0x54>
 801012a:	7bfb      	ldrb	r3, [r7, #15]
 801012c:	73fb      	strb	r3, [r7, #15]
            *result_mV = 2400U;                          /* Minimum regulated voltage 2.4V in case of 3.3V supply */
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8010134:	801a      	strh	r2, [r3, #0]
 8010136:	e003      	b.n	8010140 <st25r3916AdjustRegulators+0x68>
        }
        else
        {
            *result_mV = 3600U;                          /* Minimum regulated voltage 3.6V in case of 5V supply   */
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 801013e:	801a      	strh	r2, [r3, #0]
        }
        
        *result_mV += (uint16_t)result * 100U;           /* 100mV steps in both 3.3V and 5V supply                */
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	881a      	ldrh	r2, [r3, #0]
 8010144:	7bfb      	ldrb	r3, [r7, #15]
 8010146:	b29b      	uxth	r3, r3
 8010148:	4619      	mov	r1, r3
 801014a:	0089      	lsls	r1, r1, #2
 801014c:	440b      	add	r3, r1
 801014e:	4619      	mov	r1, r3
 8010150:	0088      	lsls	r0, r1, #2
 8010152:	4619      	mov	r1, r3
 8010154:	4603      	mov	r3, r0
 8010156:	440b      	add	r3, r1
 8010158:	009b      	lsls	r3, r3, #2
 801015a:	b29b      	uxth	r3, r3
 801015c:	4413      	add	r3, r2
 801015e:	b29a      	uxth	r2, r3
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	801a      	strh	r2, [r3, #0]
    }
    return ERR_NONE;
 8010164:	2300      	movs	r3, #0
}
 8010166:	4618      	mov	r0, r3
 8010168:	3710      	adds	r7, #16
 801016a:	46bd      	mov	sp, r7
 801016c:	bd80      	pop	{r7, pc}

0801016e <st25r3916MeasureAmplitude>:


/*******************************************************************************/
ReturnCode st25r3916MeasureAmplitude( uint8_t* result )
{
 801016e:	b580      	push	{r7, lr}
 8010170:	b082      	sub	sp, #8
 8010172:	af00      	add	r7, sp, #0
 8010174:	6078      	str	r0, [r7, #4]
    return st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_AMPLITUDE, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_AMPLITUDE, result );
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	220a      	movs	r2, #10
 801017a:	2125      	movs	r1, #37	; 0x25
 801017c:	20d3      	movs	r0, #211	; 0xd3
 801017e:	f7ff fed9 	bl	800ff34 <st25r3916ExecuteCommandAndGetResult>
 8010182:	4603      	mov	r3, r0
}
 8010184:	4618      	mov	r0, r3
 8010186:	3708      	adds	r7, #8
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}

0801018c <st25r3916MeasurePhase>:


/*******************************************************************************/
ReturnCode st25r3916MeasurePhase( uint8_t* result )
{
 801018c:	b580      	push	{r7, lr}
 801018e:	b082      	sub	sp, #8
 8010190:	af00      	add	r7, sp, #0
 8010192:	6078      	str	r0, [r7, #4]
    return st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_PHASE, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_PHASE, result );
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	220a      	movs	r2, #10
 8010198:	2125      	movs	r1, #37	; 0x25
 801019a:	20d9      	movs	r0, #217	; 0xd9
 801019c:	f7ff feca 	bl	800ff34 <st25r3916ExecuteCommandAndGetResult>
 80101a0:	4603      	mov	r3, r0
}
 80101a2:	4618      	mov	r0, r3
 80101a4:	3708      	adds	r7, #8
 80101a6:	46bd      	mov	sp, r7
 80101a8:	bd80      	pop	{r7, pc}

080101aa <st25r3916MeasureCapacitance>:


/*******************************************************************************/
ReturnCode st25r3916MeasureCapacitance( uint8_t* result )
{
 80101aa:	b580      	push	{r7, lr}
 80101ac:	b082      	sub	sp, #8
 80101ae:	af00      	add	r7, sp, #0
 80101b0:	6078      	str	r0, [r7, #4]
    return st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_CAPACITANCE, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_CAPACITANCE, result );
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	220a      	movs	r2, #10
 80101b6:	2125      	movs	r1, #37	; 0x25
 80101b8:	20de      	movs	r0, #222	; 0xde
 80101ba:	f7ff febb 	bl	800ff34 <st25r3916ExecuteCommandAndGetResult>
 80101be:	4603      	mov	r3, r0
}
 80101c0:	4618      	mov	r0, r3
 80101c2:	3708      	adds	r7, #8
 80101c4:	46bd      	mov	sp, r7
 80101c6:	bd80      	pop	{r7, pc}

080101c8 <st25r3916CalibrateCapacitiveSensor>:


/*******************************************************************************/
ReturnCode st25r3916CalibrateCapacitiveSensor( uint8_t* result )
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b084      	sub	sp, #16
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    uint8_t    res;
    
    /* Clear Manual calibration values to enable automatic calibration mode */
    st25r3916ClrRegisterBits( ST25R3916_REG_CAP_SENSOR_CONTROL, ST25R3916_REG_CAP_SENSOR_CONTROL_cs_mcal_mask );
 80101d0:	21f8      	movs	r1, #248	; 0xf8
 80101d2:	202f      	movs	r0, #47	; 0x2f
 80101d4:	f000 fec0 	bl	8010f58 <st25r3916ClrRegisterBits>
    
    /* Execute automatic calibration */
    ret = st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_CALIBRATE_C_SENSOR, ST25R3916_REG_CAP_SENSOR_RESULT, ST25R3916_TOUT_CALIBRATE_CAP_SENSOR, &res );
 80101d8:	f107 030d 	add.w	r3, r7, #13
 80101dc:	2204      	movs	r2, #4
 80101de:	2130      	movs	r1, #48	; 0x30
 80101e0:	20dd      	movs	r0, #221	; 0xdd
 80101e2:	f7ff fea7 	bl	800ff34 <st25r3916ExecuteCommandAndGetResult>
 80101e6:	4603      	mov	r3, r0
 80101e8:	81fb      	strh	r3, [r7, #14]
    
    /* Check wether the calibration was successull */
    if( ((res & ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_end) != ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_end) ||
 80101ea:	7b7b      	ldrb	r3, [r7, #13]
 80101ec:	f003 0304 	and.w	r3, r3, #4
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d007      	beq.n	8010204 <st25r3916CalibrateCapacitiveSensor+0x3c>
        ((res & ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_err) == ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_err) || (ret != ERR_NONE) )
 80101f4:	7b7b      	ldrb	r3, [r7, #13]
 80101f6:	f003 0302 	and.w	r3, r3, #2
    if( ((res & ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_end) != ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_end) ||
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d102      	bne.n	8010204 <st25r3916CalibrateCapacitiveSensor+0x3c>
        ((res & ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_err) == ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_err) || (ret != ERR_NONE) )
 80101fe:	89fb      	ldrh	r3, [r7, #14]
 8010200:	2b00      	cmp	r3, #0
 8010202:	d001      	beq.n	8010208 <st25r3916CalibrateCapacitiveSensor+0x40>
    {
        return ERR_IO;
 8010204:	2303      	movs	r3, #3
 8010206:	e008      	b.n	801021a <st25r3916CalibrateCapacitiveSensor+0x52>
    }
    
    if( result != NULL )
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d004      	beq.n	8010218 <st25r3916CalibrateCapacitiveSensor+0x50>
    {
        (*result) = (uint8_t)(res >> ST25R3916_REG_CAP_SENSOR_RESULT_cs_cal_shift);
 801020e:	7b7b      	ldrb	r3, [r7, #13]
 8010210:	08db      	lsrs	r3, r3, #3
 8010212:	b2da      	uxtb	r2, r3
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	701a      	strb	r2, [r3, #0]
    }
    
    return ERR_NONE;
 8010218:	2300      	movs	r3, #0
}
 801021a:	4618      	mov	r0, r3
 801021c:	3710      	adds	r7, #16
 801021e:	46bd      	mov	sp, r7
 8010220:	bd80      	pop	{r7, pc}

08010222 <st25r3916SetBitrate>:


/*******************************************************************************/
ReturnCode st25r3916SetBitrate(uint8_t txrate, uint8_t rxrate)
{
 8010222:	b580      	push	{r7, lr}
 8010224:	b084      	sub	sp, #16
 8010226:	af00      	add	r7, sp, #0
 8010228:	4603      	mov	r3, r0
 801022a:	460a      	mov	r2, r1
 801022c:	71fb      	strb	r3, [r7, #7]
 801022e:	4613      	mov	r3, r2
 8010230:	71bb      	strb	r3, [r7, #6]
    uint8_t reg;

    st25r3916ReadRegister( ST25R3916_REG_BIT_RATE, &reg );
 8010232:	f107 030f 	add.w	r3, r7, #15
 8010236:	4619      	mov	r1, r3
 8010238:	2004      	movs	r0, #4
 801023a:	f000 fd65 	bl	8010d08 <st25r3916ReadRegister>
    if( rxrate != ST25R3916_BR_DO_NOT_SET )
 801023e:	79bb      	ldrb	r3, [r7, #6]
 8010240:	2bff      	cmp	r3, #255	; 0xff
 8010242:	d00e      	beq.n	8010262 <st25r3916SetBitrate+0x40>
    {
        if(rxrate > ST25R3916_BR_848)
 8010244:	79bb      	ldrb	r3, [r7, #6]
 8010246:	2b03      	cmp	r3, #3
 8010248:	d901      	bls.n	801024e <st25r3916SetBitrate+0x2c>
        {
            return ERR_PARAM;
 801024a:	2307      	movs	r3, #7
 801024c:	e025      	b.n	801029a <st25r3916SetBitrate+0x78>
        }

        reg = (uint8_t)(reg & ~ST25R3916_REG_BIT_RATE_rxrate_mask);     /* MISRA 10.3 */
 801024e:	7bfb      	ldrb	r3, [r7, #15]
 8010250:	f023 030f 	bic.w	r3, r3, #15
 8010254:	b2db      	uxtb	r3, r3
 8010256:	73fb      	strb	r3, [r7, #15]
        reg |= rxrate << ST25R3916_REG_BIT_RATE_rxrate_shift;
 8010258:	7bfa      	ldrb	r2, [r7, #15]
 801025a:	79bb      	ldrb	r3, [r7, #6]
 801025c:	4313      	orrs	r3, r2
 801025e:	b2db      	uxtb	r3, r3
 8010260:	73fb      	strb	r3, [r7, #15]
    }
    if( txrate != ST25R3916_BR_DO_NOT_SET )
 8010262:	79fb      	ldrb	r3, [r7, #7]
 8010264:	2bff      	cmp	r3, #255	; 0xff
 8010266:	d012      	beq.n	801028e <st25r3916SetBitrate+0x6c>
    {
        if(txrate > ST25R3916_BR_6780)
 8010268:	79fb      	ldrb	r3, [r7, #7]
 801026a:	2b07      	cmp	r3, #7
 801026c:	d901      	bls.n	8010272 <st25r3916SetBitrate+0x50>
        {
            return ERR_PARAM;
 801026e:	2307      	movs	r3, #7
 8010270:	e013      	b.n	801029a <st25r3916SetBitrate+0x78>
        }
        
        reg = (uint8_t)(reg & ~ST25R3916_REG_BIT_RATE_txrate_mask);     /* MISRA 10.3 */
 8010272:	7bfb      	ldrb	r3, [r7, #15]
 8010274:	f003 030f 	and.w	r3, r3, #15
 8010278:	b2db      	uxtb	r3, r3
 801027a:	73fb      	strb	r3, [r7, #15]
        reg |= txrate<<ST25R3916_REG_BIT_RATE_txrate_shift;
 801027c:	79fb      	ldrb	r3, [r7, #7]
 801027e:	011b      	lsls	r3, r3, #4
 8010280:	b25a      	sxtb	r2, r3
 8010282:	7bfb      	ldrb	r3, [r7, #15]
 8010284:	b25b      	sxtb	r3, r3
 8010286:	4313      	orrs	r3, r2
 8010288:	b25b      	sxtb	r3, r3
 801028a:	b2db      	uxtb	r3, r3
 801028c:	73fb      	strb	r3, [r7, #15]

    }
    return st25r3916WriteRegister( ST25R3916_REG_BIT_RATE, reg );    
 801028e:	7bfb      	ldrb	r3, [r7, #15]
 8010290:	4619      	mov	r1, r3
 8010292:	2004      	movs	r0, #4
 8010294:	f000 fd76 	bl	8010d84 <st25r3916WriteRegister>
 8010298:	4603      	mov	r3, r0
}
 801029a:	4618      	mov	r0, r3
 801029c:	3710      	adds	r7, #16
 801029e:	46bd      	mov	sp, r7
 80102a0:	bd80      	pop	{r7, pc}
	...

080102a4 <st25r3916PerformCollisionAvoidance>:


/*******************************************************************************/
ReturnCode st25r3916PerformCollisionAvoidance( uint8_t FieldONCmd, uint8_t pdThreshold, uint8_t caThreshold, uint8_t nTRFW )
{
 80102a4:	b590      	push	{r4, r7, lr}
 80102a6:	b085      	sub	sp, #20
 80102a8:	af00      	add	r7, sp, #0
 80102aa:	4604      	mov	r4, r0
 80102ac:	4608      	mov	r0, r1
 80102ae:	4611      	mov	r1, r2
 80102b0:	461a      	mov	r2, r3
 80102b2:	4623      	mov	r3, r4
 80102b4:	71fb      	strb	r3, [r7, #7]
 80102b6:	4603      	mov	r3, r0
 80102b8:	71bb      	strb	r3, [r7, #6]
 80102ba:	460b      	mov	r3, r1
 80102bc:	717b      	strb	r3, [r7, #5]
 80102be:	4613      	mov	r3, r2
 80102c0:	713b      	strb	r3, [r7, #4]
    uint8_t    treMask;
    uint32_t   irqs;
    ReturnCode err;
    
    if( (FieldONCmd != ST25R3916_CMD_INITIAL_RF_COLLISION) && (FieldONCmd != ST25R3916_CMD_RESPONSE_RF_COLLISION_N) )
 80102c2:	79fb      	ldrb	r3, [r7, #7]
 80102c4:	2bc8      	cmp	r3, #200	; 0xc8
 80102c6:	d004      	beq.n	80102d2 <st25r3916PerformCollisionAvoidance+0x2e>
 80102c8:	79fb      	ldrb	r3, [r7, #7]
 80102ca:	2bc9      	cmp	r3, #201	; 0xc9
 80102cc:	d001      	beq.n	80102d2 <st25r3916PerformCollisionAvoidance+0x2e>
    {
        return ERR_PARAM;
 80102ce:	2307      	movs	r3, #7
 80102d0:	e05d      	b.n	801038e <st25r3916PerformCollisionAvoidance+0xea>
    }
    
    err = ERR_INTERNAL;
 80102d2:	230c      	movs	r3, #12
 80102d4:	81bb      	strh	r3, [r7, #12]
    
    
    /* Check if new thresholds are to be applied */
    if( (pdThreshold != ST25R3916_THRESHOLD_DO_NOT_SET) || (caThreshold != ST25R3916_THRESHOLD_DO_NOT_SET) )
 80102d6:	79bb      	ldrb	r3, [r7, #6]
 80102d8:	2bff      	cmp	r3, #255	; 0xff
 80102da:	d102      	bne.n	80102e2 <st25r3916PerformCollisionAvoidance+0x3e>
 80102dc:	797b      	ldrb	r3, [r7, #5]
 80102de:	2bff      	cmp	r3, #255	; 0xff
 80102e0:	d01e      	beq.n	8010320 <st25r3916PerformCollisionAvoidance+0x7c>
    {
        treMask = 0;
 80102e2:	2300      	movs	r3, #0
 80102e4:	73fb      	strb	r3, [r7, #15]
        
        if(pdThreshold != ST25R3916_THRESHOLD_DO_NOT_SET)
 80102e6:	79bb      	ldrb	r3, [r7, #6]
 80102e8:	2bff      	cmp	r3, #255	; 0xff
 80102ea:	d003      	beq.n	80102f4 <st25r3916PerformCollisionAvoidance+0x50>
        {
            treMask |= ST25R3916_REG_FIELD_THRESHOLD_ACTV_trg_mask;
 80102ec:	7bfb      	ldrb	r3, [r7, #15]
 80102ee:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80102f2:	73fb      	strb	r3, [r7, #15]
        }
        
        if(caThreshold != ST25R3916_THRESHOLD_DO_NOT_SET)
 80102f4:	797b      	ldrb	r3, [r7, #5]
 80102f6:	2bff      	cmp	r3, #255	; 0xff
 80102f8:	d003      	beq.n	8010302 <st25r3916PerformCollisionAvoidance+0x5e>
        {
            treMask |= ST25R3916_REG_FIELD_THRESHOLD_ACTV_rfe_mask;
 80102fa:	7bfb      	ldrb	r3, [r7, #15]
 80102fc:	f043 030f 	orr.w	r3, r3, #15
 8010300:	73fb      	strb	r3, [r7, #15]
        }
            
        /* Set Detection Threshold and|or Collision Avoidance Threshold */
        st25r3916ChangeRegisterBits( ST25R3916_REG_FIELD_THRESHOLD_ACTV, treMask, (pdThreshold & ST25R3916_REG_FIELD_THRESHOLD_ACTV_trg_mask) | (caThreshold & ST25R3916_REG_FIELD_THRESHOLD_ACTV_rfe_mask ) );
 8010302:	79bb      	ldrb	r3, [r7, #6]
 8010304:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8010308:	b2da      	uxtb	r2, r3
 801030a:	797b      	ldrb	r3, [r7, #5]
 801030c:	f003 030f 	and.w	r3, r3, #15
 8010310:	b2db      	uxtb	r3, r3
 8010312:	4313      	orrs	r3, r2
 8010314:	b2da      	uxtb	r2, r3
 8010316:	7bfb      	ldrb	r3, [r7, #15]
 8010318:	4619      	mov	r1, r3
 801031a:	202a      	movs	r0, #42	; 0x2a
 801031c:	f000 fe80 	bl	8011020 <st25r3916ChangeRegisterBits>
    }
    
    /* Set n x TRFW */
    st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, nTRFW );
 8010320:	793b      	ldrb	r3, [r7, #4]
 8010322:	461a      	mov	r2, r3
 8010324:	2103      	movs	r1, #3
 8010326:	200a      	movs	r0, #10
 8010328:	f000 fe7a 	bl	8011020 <st25r3916ChangeRegisterBits>
        
    /*******************************************************************************/
    /* Enable and clear CA specific interrupts and execute command */
    st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 801032c:	481a      	ldr	r0, [pc, #104]	; (8010398 <st25r3916PerformCollisionAvoidance+0xf4>)
 801032e:	f001 f885 	bl	801143c <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 8010332:	4819      	ldr	r0, [pc, #100]	; (8010398 <st25r3916PerformCollisionAvoidance+0xf4>)
 8010334:	f001 f8ba 	bl	80114ac <st25r3916EnableInterrupts>
    
    st25r3916ExecuteCommand( FieldONCmd );
 8010338:	79fb      	ldrb	r3, [r7, #7]
 801033a:	4618      	mov	r0, r3
 801033c:	f000 fdab 	bl	8010e96 <st25r3916ExecuteCommand>
    
    /*******************************************************************************/
    /* Wait for initial APON interrupt, indicating anticollision avoidance done and ST25R3916's 
     * field is now on, or a CAC indicating a collision */   
    irqs = st25r3916WaitForInterruptsTimed( ( ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_APON ), ST25R3916_TOUT_CA );    
 8010340:	210a      	movs	r1, #10
 8010342:	4816      	ldr	r0, [pc, #88]	; (801039c <st25r3916PerformCollisionAvoidance+0xf8>)
 8010344:	f001 f82a 	bl	801139c <st25r3916WaitForInterruptsTimed>
 8010348:	60b8      	str	r0, [r7, #8]
   
    if( (ST25R3916_IRQ_MASK_CAC & irqs) != 0U )        /* Collision occurred */
 801034a:	68bb      	ldr	r3, [r7, #8]
 801034c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010350:	2b00      	cmp	r3, #0
 8010352:	d002      	beq.n	801035a <st25r3916PerformCollisionAvoidance+0xb6>
    {        
        err = ERR_RF_COLLISION;
 8010354:	231d      	movs	r3, #29
 8010356:	81bb      	strh	r3, [r7, #12]
 8010358:	e011      	b.n	801037e <st25r3916PerformCollisionAvoidance+0xda>
    }
    else if( (ST25R3916_IRQ_MASK_APON & irqs) != 0U )
 801035a:	68bb      	ldr	r3, [r7, #8]
 801035c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010360:	2b00      	cmp	r3, #0
 8010362:	d00c      	beq.n	801037e <st25r3916PerformCollisionAvoidance+0xda>
    {
        /* After APON wait for CAT interrupt, indication field was switched on minimum guard time has been fulfilled */            
        irqs = st25r3916WaitForInterruptsTimed( ( ST25R3916_IRQ_MASK_CAT ), ST25R3916_TOUT_CA );        
 8010364:	210a      	movs	r1, #10
 8010366:	f44f 7000 	mov.w	r0, #512	; 0x200
 801036a:	f001 f817 	bl	801139c <st25r3916WaitForInterruptsTimed>
 801036e:	60b8      	str	r0, [r7, #8]
                
        if( (ST25R3916_IRQ_MASK_CAT & irqs) != 0U )                             /* No Collision detected, Field On */
 8010370:	68bb      	ldr	r3, [r7, #8]
 8010372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010376:	2b00      	cmp	r3, #0
 8010378:	d001      	beq.n	801037e <st25r3916PerformCollisionAvoidance+0xda>
        {
            err = ERR_NONE;
 801037a:	2300      	movs	r3, #0
 801037c:	81bb      	strh	r3, [r7, #12]
    {
        /* MISRA 15.7 - Empty else */
    }

    /* Clear any previous External Field events and disable CA specific interrupts */
    st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_EON) );
 801037e:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8010382:	f001 f85b 	bl	801143c <st25r3916GetInterrupt>
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 8010386:	4804      	ldr	r0, [pc, #16]	; (8010398 <st25r3916PerformCollisionAvoidance+0xf4>)
 8010388:	f001 f89c 	bl	80114c4 <st25r3916DisableInterrupts>
    
    return err;
 801038c:	89bb      	ldrh	r3, [r7, #12]
}
 801038e:	4618      	mov	r0, r3
 8010390:	3714      	adds	r7, #20
 8010392:	46bd      	mov	sp, r7
 8010394:	bd90      	pop	{r4, r7, pc}
 8010396:	bf00      	nop
 8010398:	20000600 	.word	0x20000600
 801039c:	20000400 	.word	0x20000400

080103a0 <st25r3916SetNumTxBits>:


/*******************************************************************************/
void st25r3916SetNumTxBits( uint16_t nBits )
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b082      	sub	sp, #8
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	4603      	mov	r3, r0
 80103a8:	80fb      	strh	r3, [r7, #6]
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES2, (uint8_t)((nBits >> 0) & 0xFFU) );
 80103aa:	88fb      	ldrh	r3, [r7, #6]
 80103ac:	b2db      	uxtb	r3, r3
 80103ae:	4619      	mov	r1, r3
 80103b0:	2023      	movs	r0, #35	; 0x23
 80103b2:	f000 fce7 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES1, (uint8_t)((nBits >> 8) & 0xFFU) );
 80103b6:	88fb      	ldrh	r3, [r7, #6]
 80103b8:	0a1b      	lsrs	r3, r3, #8
 80103ba:	b29b      	uxth	r3, r3
 80103bc:	b2db      	uxtb	r3, r3
 80103be:	4619      	mov	r1, r3
 80103c0:	2022      	movs	r0, #34	; 0x22
 80103c2:	f000 fcdf 	bl	8010d84 <st25r3916WriteRegister>
}
 80103c6:	bf00      	nop
 80103c8:	3708      	adds	r7, #8
 80103ca:	46bd      	mov	sp, r7
 80103cc:	bd80      	pop	{r7, pc}
	...

080103d0 <st25r3916SetNoResponseTime>:
}


/*******************************************************************************/
ReturnCode st25r3916SetNoResponseTime( uint32_t nrt_64fcs )
{    
 80103d0:	b580      	push	{r7, lr}
 80103d2:	b084      	sub	sp, #16
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	6078      	str	r0, [r7, #4]
    ReturnCode err;
    uint8_t    nrt_step;    
    uint32_t   tmpNRT;

    tmpNRT = nrt_64fcs;       /* MISRA 17.8 */
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	60bb      	str	r3, [r7, #8]
    err    = ERR_NONE;
 80103dc:	2300      	movs	r3, #0
 80103de:	81fb      	strh	r3, [r7, #14]
    
    gST25R3916NRT_64fcs = tmpNRT;                                      /* Store given NRT value in 64/fc into local var       */
 80103e0:	4a19      	ldr	r2, [pc, #100]	; (8010448 <st25r3916SetNoResponseTime+0x78>)
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	6013      	str	r3, [r2, #0]
    nrt_step = ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step_64fc;          /* Set default NRT in steps of 64/fc                   */
 80103e6:	2300      	movs	r3, #0
 80103e8:	737b      	strb	r3, [r7, #13]
    
    
    if( tmpNRT > ST25R3916_NRT_MAX )                                   /* Check if the given NRT value fits using 64/fc steps */
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80103f0:	d312      	bcc.n	8010418 <st25r3916SetNoResponseTime+0x48>
    {
        nrt_step  = ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step_4096_fc;  /* If not, change NRT set to 4096/fc                   */
 80103f2:	2301      	movs	r3, #1
 80103f4:	737b      	strb	r3, [r7, #13]
        tmpNRT = ((tmpNRT + 63U) / 64U);                               /* Calculate number of steps in 4096/fc                */
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	333f      	adds	r3, #63	; 0x3f
 80103fa:	099b      	lsrs	r3, r3, #6
 80103fc:	60bb      	str	r3, [r7, #8]
        
        if( tmpNRT > ST25R3916_NRT_MAX )                               /* Check if the NRT value fits using 64/fc steps       */
 80103fe:	68bb      	ldr	r3, [r7, #8]
 8010400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010404:	d304      	bcc.n	8010410 <st25r3916SetNoResponseTime+0x40>
        {
            tmpNRT = ST25R3916_NRT_MAX;                                /* Assign the maximum possible                         */
 8010406:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801040a:	60bb      	str	r3, [r7, #8]
            err = ERR_PARAM;                                           /* Signal parameter error                              */
 801040c:	2307      	movs	r3, #7
 801040e:	81fb      	strh	r3, [r7, #14]
        }
        gST25R3916NRT_64fcs = (64U * tmpNRT);
 8010410:	68bb      	ldr	r3, [r7, #8]
 8010412:	019b      	lsls	r3, r3, #6
 8010414:	4a0c      	ldr	r2, [pc, #48]	; (8010448 <st25r3916SetNoResponseTime+0x78>)
 8010416:	6013      	str	r3, [r2, #0]
    }

    /* Set the ST25R3916 NRT step units and the value */
    st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step, nrt_step );
 8010418:	7b7b      	ldrb	r3, [r7, #13]
 801041a:	461a      	mov	r2, r3
 801041c:	2101      	movs	r1, #1
 801041e:	2012      	movs	r0, #18
 8010420:	f000 fdfe 	bl	8011020 <st25r3916ChangeRegisterBits>
    st25r3916WriteRegister( ST25R3916_REG_NO_RESPONSE_TIMER1, (uint8_t)(tmpNRT >> 8U) );
 8010424:	68bb      	ldr	r3, [r7, #8]
 8010426:	0a1b      	lsrs	r3, r3, #8
 8010428:	b2db      	uxtb	r3, r3
 801042a:	4619      	mov	r1, r3
 801042c:	2010      	movs	r0, #16
 801042e:	f000 fca9 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_NO_RESPONSE_TIMER2, (uint8_t)(tmpNRT & 0xFFU) );
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	b2db      	uxtb	r3, r3
 8010436:	4619      	mov	r1, r3
 8010438:	2011      	movs	r0, #17
 801043a:	f000 fca3 	bl	8010d84 <st25r3916WriteRegister>

    return err;
 801043e:	89fb      	ldrh	r3, [r7, #14]
}
 8010440:	4618      	mov	r0, r3
 8010442:	3710      	adds	r7, #16
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}
 8010448:	200009e8 	.word	0x200009e8

0801044c <st25r3916SetGPTime>:
}


/*******************************************************************************/
void st25r3916SetGPTime( uint16_t gpt_8fcs )
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b082      	sub	sp, #8
 8010450:	af00      	add	r7, sp, #0
 8010452:	4603      	mov	r3, r0
 8010454:	80fb      	strh	r3, [r7, #6]
    st25r3916WriteRegister( ST25R3916_REG_GPT1, (uint8_t)(gpt_8fcs >> 8) );
 8010456:	88fb      	ldrh	r3, [r7, #6]
 8010458:	0a1b      	lsrs	r3, r3, #8
 801045a:	b29b      	uxth	r3, r3
 801045c:	b2db      	uxtb	r3, r3
 801045e:	4619      	mov	r1, r3
 8010460:	2013      	movs	r0, #19
 8010462:	f000 fc8f 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_GPT2, (uint8_t)(gpt_8fcs & 0xFFU) );
 8010466:	88fb      	ldrh	r3, [r7, #6]
 8010468:	b2db      	uxtb	r3, r3
 801046a:	4619      	mov	r1, r3
 801046c:	2014      	movs	r0, #20
 801046e:	f000 fc89 	bl	8010d84 <st25r3916WriteRegister>
}
 8010472:	bf00      	nop
 8010474:	3708      	adds	r7, #8
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}

0801047a <st25r3916SetStartGPTimer>:


/*******************************************************************************/
ReturnCode st25r3916SetStartGPTimer( uint16_t gpt_8fcs, uint8_t trigger_source )
{
 801047a:	b580      	push	{r7, lr}
 801047c:	b082      	sub	sp, #8
 801047e:	af00      	add	r7, sp, #0
 8010480:	4603      	mov	r3, r0
 8010482:	460a      	mov	r2, r1
 8010484:	80fb      	strh	r3, [r7, #6]
 8010486:	4613      	mov	r3, r2
 8010488:	717b      	strb	r3, [r7, #5]
    st25r3916SetGPTime( gpt_8fcs );
 801048a:	88fb      	ldrh	r3, [r7, #6]
 801048c:	4618      	mov	r0, r3
 801048e:	f7ff ffdd 	bl	801044c <st25r3916SetGPTime>
    st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_mask, trigger_source );
 8010492:	797b      	ldrb	r3, [r7, #5]
 8010494:	461a      	mov	r2, r3
 8010496:	21e0      	movs	r1, #224	; 0xe0
 8010498:	2012      	movs	r0, #18
 801049a:	f000 fdc1 	bl	8011020 <st25r3916ChangeRegisterBits>
    
    /* If there's no trigger source, start GPT immediately */
    if( trigger_source == ST25R3916_REG_TIMER_EMV_CONTROL_gptc_no_trigger )
 801049e:	797b      	ldrb	r3, [r7, #5]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d102      	bne.n	80104aa <st25r3916SetStartGPTimer+0x30>
    {
        st25r3916ExecuteCommand( ST25R3916_CMD_START_GP_TIMER );
 80104a4:	20e0      	movs	r0, #224	; 0xe0
 80104a6:	f000 fcf6 	bl	8010e96 <st25r3916ExecuteCommand>
    }

    return ERR_NONE;
 80104aa:	2300      	movs	r3, #0
}
 80104ac:	4618      	mov	r0, r3
 80104ae:	3708      	adds	r7, #8
 80104b0:	46bd      	mov	sp, r7
 80104b2:	bd80      	pop	{r7, pc}

080104b4 <st25r3916CheckChipID>:


/*******************************************************************************/
bool st25r3916CheckChipID( uint8_t *rev )
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b084      	sub	sp, #16
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
    uint8_t ID;
    
    ID = 0;    
 80104bc:	2300      	movs	r3, #0
 80104be:	73fb      	strb	r3, [r7, #15]
    st25r3916ReadRegister( ST25R3916_REG_IC_IDENTITY, &ID );
 80104c0:	f107 030f 	add.w	r3, r7, #15
 80104c4:	4619      	mov	r1, r3
 80104c6:	203f      	movs	r0, #63	; 0x3f
 80104c8:	f000 fc1e 	bl	8010d08 <st25r3916ReadRegister>
    
    /* Check if IC Identity Register contains ST25R3916's IC type code */
    if( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916 )
 80104cc:	7bfb      	ldrb	r3, [r7, #15]
 80104ce:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80104d2:	2b28      	cmp	r3, #40	; 0x28
 80104d4:	d001      	beq.n	80104da <st25r3916CheckChipID+0x26>
    {
        return false;
 80104d6:	2300      	movs	r3, #0
 80104d8:	e009      	b.n	80104ee <st25r3916CheckChipID+0x3a>
    }
        
    if(rev != NULL)
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d005      	beq.n	80104ec <st25r3916CheckChipID+0x38>
    {
        *rev = (ID & ST25R3916_REG_IC_IDENTITY_ic_rev_mask);
 80104e0:	7bfb      	ldrb	r3, [r7, #15]
 80104e2:	f003 0307 	and.w	r3, r3, #7
 80104e6:	b2da      	uxtb	r2, r3
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	701a      	strb	r2, [r3, #0]
    }
    
    return true;
 80104ec:	2301      	movs	r3, #1
}
 80104ee:	4618      	mov	r0, r3
 80104f0:	3710      	adds	r7, #16
 80104f2:	46bd      	mov	sp, r7
 80104f4:	bd80      	pop	{r7, pc}

080104f6 <st25r3916StreamConfigure>:
}


/*******************************************************************************/
ReturnCode st25r3916StreamConfigure(const struct st25r3916StreamConfig *config)
{
 80104f6:	b580      	push	{r7, lr}
 80104f8:	b084      	sub	sp, #16
 80104fa:	af00      	add	r7, sp, #0
 80104fc:	6078      	str	r0, [r7, #4]
    uint8_t smd;
    uint8_t mode;

    smd = 0;
 80104fe:	2300      	movs	r3, #0
 8010500:	73fb      	strb	r3, [r7, #15]
    
    if( config->useBPSK != 0U )
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	781b      	ldrb	r3, [r3, #0]
 8010506:	2b00      	cmp	r3, #0
 8010508:	d016      	beq.n	8010538 <st25r3916StreamConfigure+0x42>
    {
        mode = ST25R3916_REG_MODE_om_bpsk_stream;
 801050a:	2378      	movs	r3, #120	; 0x78
 801050c:	73bb      	strb	r3, [r7, #14]
        if( (config->din<2U) || (config->din>4U) ) /* not in fc/4 .. fc/16 */
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	785b      	ldrb	r3, [r3, #1]
 8010512:	2b01      	cmp	r3, #1
 8010514:	d903      	bls.n	801051e <st25r3916StreamConfigure+0x28>
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	785b      	ldrb	r3, [r3, #1]
 801051a:	2b04      	cmp	r3, #4
 801051c:	d901      	bls.n	8010522 <st25r3916StreamConfigure+0x2c>
        {
            return ERR_PARAM;
 801051e:	2307      	movs	r3, #7
 8010520:	e053      	b.n	80105ca <st25r3916StreamConfigure+0xd4>
        }
        smd |= ((4U - config->din) << ST25R3916_REG_STREAM_MODE_scf_shift);
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	785b      	ldrb	r3, [r3, #1]
 8010526:	f1c3 0304 	rsb	r3, r3, #4
 801052a:	b2db      	uxtb	r3, r3
 801052c:	015b      	lsls	r3, r3, #5
 801052e:	b2da      	uxtb	r2, r3
 8010530:	7bfb      	ldrb	r3, [r7, #15]
 8010532:	4313      	orrs	r3, r2
 8010534:	73fb      	strb	r3, [r7, #15]
 8010536:	e01b      	b.n	8010570 <st25r3916StreamConfigure+0x7a>
    }
    else
    {
        mode = ST25R3916_REG_MODE_om_subcarrier_stream;
 8010538:	2370      	movs	r3, #112	; 0x70
 801053a:	73bb      	strb	r3, [r7, #14]
        if( (config->din<3U) || (config->din>6U) ) /* not in fc/8 .. fc/64 */
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	785b      	ldrb	r3, [r3, #1]
 8010540:	2b02      	cmp	r3, #2
 8010542:	d903      	bls.n	801054c <st25r3916StreamConfigure+0x56>
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	785b      	ldrb	r3, [r3, #1]
 8010548:	2b06      	cmp	r3, #6
 801054a:	d901      	bls.n	8010550 <st25r3916StreamConfigure+0x5a>
        {
            return ERR_PARAM;
 801054c:	2307      	movs	r3, #7
 801054e:	e03c      	b.n	80105ca <st25r3916StreamConfigure+0xd4>
        }
        smd |= ((6U - config->din) << ST25R3916_REG_STREAM_MODE_scf_shift);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	785b      	ldrb	r3, [r3, #1]
 8010554:	f1c3 0306 	rsb	r3, r3, #6
 8010558:	b2db      	uxtb	r3, r3
 801055a:	015b      	lsls	r3, r3, #5
 801055c:	b2da      	uxtb	r2, r3
 801055e:	7bfb      	ldrb	r3, [r7, #15]
 8010560:	4313      	orrs	r3, r2
 8010562:	73fb      	strb	r3, [r7, #15]
        if( config->report_period_length == 0U )
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	78db      	ldrb	r3, [r3, #3]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d101      	bne.n	8010570 <st25r3916StreamConfigure+0x7a>
        {
            return ERR_PARAM;
 801056c:	2307      	movs	r3, #7
 801056e:	e02c      	b.n	80105ca <st25r3916StreamConfigure+0xd4>
        }
    }

    if( (config->dout<1U) || (config->dout>7U) ) /* not in fc/2 .. fc/128 */
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	789b      	ldrb	r3, [r3, #2]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d003      	beq.n	8010580 <st25r3916StreamConfigure+0x8a>
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	789b      	ldrb	r3, [r3, #2]
 801057c:	2b07      	cmp	r3, #7
 801057e:	d901      	bls.n	8010584 <st25r3916StreamConfigure+0x8e>
    {
        return ERR_PARAM;
 8010580:	2307      	movs	r3, #7
 8010582:	e022      	b.n	80105ca <st25r3916StreamConfigure+0xd4>
    }
    smd |= (7U - config->dout) << ST25R3916_REG_STREAM_MODE_stx_shift;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	789b      	ldrb	r3, [r3, #2]
 8010588:	f1c3 0307 	rsb	r3, r3, #7
 801058c:	b2da      	uxtb	r2, r3
 801058e:	7bfb      	ldrb	r3, [r7, #15]
 8010590:	4313      	orrs	r3, r2
 8010592:	73fb      	strb	r3, [r7, #15]

    if( config->report_period_length > 3U )
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	78db      	ldrb	r3, [r3, #3]
 8010598:	2b03      	cmp	r3, #3
 801059a:	d901      	bls.n	80105a0 <st25r3916StreamConfigure+0xaa>
    {
        return ERR_PARAM;
 801059c:	2307      	movs	r3, #7
 801059e:	e014      	b.n	80105ca <st25r3916StreamConfigure+0xd4>
    }
    smd |= (config->report_period_length << ST25R3916_REG_STREAM_MODE_scp_shift);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	78db      	ldrb	r3, [r3, #3]
 80105a4:	00db      	lsls	r3, r3, #3
 80105a6:	b25a      	sxtb	r2, r3
 80105a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105ac:	4313      	orrs	r3, r2
 80105ae:	b25b      	sxtb	r3, r3
 80105b0:	73fb      	strb	r3, [r7, #15]

    st25r3916WriteRegister(ST25R3916_REG_STREAM_MODE, smd);
 80105b2:	7bfb      	ldrb	r3, [r7, #15]
 80105b4:	4619      	mov	r1, r3
 80105b6:	2009      	movs	r0, #9
 80105b8:	f000 fbe4 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916ChangeRegisterBits(ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_mask, mode);
 80105bc:	7bbb      	ldrb	r3, [r7, #14]
 80105be:	461a      	mov	r2, r3
 80105c0:	2178      	movs	r1, #120	; 0x78
 80105c2:	2003      	movs	r0, #3
 80105c4:	f000 fd2c 	bl	8011020 <st25r3916ChangeRegisterBits>

    return ERR_NONE;
 80105c8:	2300      	movs	r3, #0
}
 80105ca:	4618      	mov	r0, r3
 80105cc:	3710      	adds	r7, #16
 80105ce:	46bd      	mov	sp, r7
 80105d0:	bd80      	pop	{r7, pc}
	...

080105d4 <st25r3916AatTune>:

 

/*******************************************************************************/
ReturnCode st25r3916AatTune(const struct st25r3916AatTuneParams *tuningParams, struct st25r3916AatTuneResult *tuningStatus)
{
 80105d4:	b590      	push	{r4, r7, lr}
 80105d6:	b08b      	sub	sp, #44	; 0x2c
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	6039      	str	r1, [r7, #0]
    ReturnCode err;
    const struct st25r3916AatTuneParams *tp = tuningParams;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	627b      	str	r3, [r7, #36]	; 0x24
    struct st25r3916AatTuneResult *ts = tuningStatus;
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	623b      	str	r3, [r7, #32]
    struct st25r3916AatTuneParams defaultTuningParams = 
 80105e6:	4b2b      	ldr	r3, [pc, #172]	; (8010694 <st25r3916AatTune+0xc0>)
 80105e8:	f107 0410 	add.w	r4, r7, #16
 80105ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80105ee:	c407      	stmia	r4!, {r0, r1, r2}
 80105f0:	8023      	strh	r3, [r4, #0]
        .doDynamicSteps=true,
        .measureLimit=50,
    };
    struct st25r3916AatTuneResult defaultTuneResult;
    
    if ((NULL != tp) && (
 80105f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d025      	beq.n	8010644 <st25r3916AatTune+0x70>
          (tp->aat_a_min > tp->aat_a_max   )
 80105f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105fa:	781a      	ldrb	r2, [r3, #0]
 80105fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105fe:	785b      	ldrb	r3, [r3, #1]
    if ((NULL != tp) && (
 8010600:	429a      	cmp	r2, r3
 8010602:	d81d      	bhi.n	8010640 <st25r3916AatTune+0x6c>
       || (tp->aat_a_start < tp->aat_a_min )
 8010604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010606:	789a      	ldrb	r2, [r3, #2]
 8010608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801060a:	781b      	ldrb	r3, [r3, #0]
 801060c:	429a      	cmp	r2, r3
 801060e:	d317      	bcc.n	8010640 <st25r3916AatTune+0x6c>
       || (tp->aat_a_start > tp->aat_a_max )
 8010610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010612:	789a      	ldrb	r2, [r3, #2]
 8010614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010616:	785b      	ldrb	r3, [r3, #1]
 8010618:	429a      	cmp	r2, r3
 801061a:	d811      	bhi.n	8010640 <st25r3916AatTune+0x6c>
       || (tp->aat_b_min > tp->aat_b_max   )
 801061c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801061e:	791a      	ldrb	r2, [r3, #4]
 8010620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010622:	795b      	ldrb	r3, [r3, #5]
 8010624:	429a      	cmp	r2, r3
 8010626:	d80b      	bhi.n	8010640 <st25r3916AatTune+0x6c>
       || (tp->aat_b_start < tp->aat_b_min )
 8010628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801062a:	799a      	ldrb	r2, [r3, #6]
 801062c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801062e:	791b      	ldrb	r3, [r3, #4]
 8010630:	429a      	cmp	r2, r3
 8010632:	d305      	bcc.n	8010640 <st25r3916AatTune+0x6c>
       || (tp->aat_b_start > tp->aat_b_max )
 8010634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010636:	799a      	ldrb	r2, [r3, #6]
 8010638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801063a:	795b      	ldrb	r3, [r3, #5]
 801063c:	429a      	cmp	r2, r3
 801063e:	d901      	bls.n	8010644 <st25r3916AatTune+0x70>
       ))
    {
        return ERR_PARAM;
 8010640:	2307      	movs	r3, #7
 8010642:	e023      	b.n	801068c <st25r3916AatTune+0xb8>
    }

    if (NULL == tp)
 8010644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010646:	2b00      	cmp	r3, #0
 8010648:	d110      	bne.n	801066c <st25r3916AatTune+0x98>
    { /* Start from current caps with default params */
        st25r3916ReadRegister(ST25R3916_REG_ANT_TUNE_A, &defaultTuningParams.aat_a_start);
 801064a:	f107 0310 	add.w	r3, r7, #16
 801064e:	3302      	adds	r3, #2
 8010650:	4619      	mov	r1, r3
 8010652:	2026      	movs	r0, #38	; 0x26
 8010654:	f000 fb58 	bl	8010d08 <st25r3916ReadRegister>
        st25r3916ReadRegister(ST25R3916_REG_ANT_TUNE_B, &defaultTuningParams.aat_b_start);
 8010658:	f107 0310 	add.w	r3, r7, #16
 801065c:	3306      	adds	r3, #6
 801065e:	4619      	mov	r1, r3
 8010660:	2027      	movs	r0, #39	; 0x27
 8010662:	f000 fb51 	bl	8010d08 <st25r3916ReadRegister>
        tp = &defaultTuningParams;
 8010666:	f107 0310 	add.w	r3, r7, #16
 801066a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (NULL == ts){ts = &defaultTuneResult;}
 801066c:	6a3b      	ldr	r3, [r7, #32]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d102      	bne.n	8010678 <st25r3916AatTune+0xa4>
 8010672:	f107 0308 	add.w	r3, r7, #8
 8010676:	623b      	str	r3, [r7, #32]

    ts->measureCnt = 0; /* Clear current measure count */
 8010678:	6a3b      	ldr	r3, [r7, #32]
 801067a:	2200      	movs	r2, #0
 801067c:	809a      	strh	r2, [r3, #4]
 
    err = aatHillClimb(tp, ts);
 801067e:	6a39      	ldr	r1, [r7, #32]
 8010680:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010682:	f000 f809 	bl	8010698 <aatHillClimb>
 8010686:	4603      	mov	r3, r0
 8010688:	83fb      	strh	r3, [r7, #30]

    return err;
 801068a:	8bfb      	ldrh	r3, [r7, #30]
}
 801068c:	4618      	mov	r0, r3
 801068e:	372c      	adds	r7, #44	; 0x2c
 8010690:	46bd      	mov	sp, r7
 8010692:	bd90      	pop	{r4, r7, pc}
 8010694:	08017c90 	.word	0x08017c90

08010698 <aatHillClimb>:

/*******************************************************************************/
static ReturnCode aatHillClimb(const struct st25r3916AatTuneParams *tuningParams, struct st25r3916AatTuneResult *tuningStatus)
{
 8010698:	b590      	push	{r4, r7, lr}
 801069a:	b08d      	sub	sp, #52	; 0x34
 801069c:	af02      	add	r7, sp, #8
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	6039      	str	r1, [r7, #0]
    ReturnCode  err = ERR_NONE;
 80106a2:	2300      	movs	r3, #0
 80106a4:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t f_min;
    int32_t direction, gdirection;
    uint8_t amp,phs;
    struct st25r3916AatTuneParams tp = *tuningParams; // local copy to obey const
 80106a6:	687a      	ldr	r2, [r7, #4]
 80106a8:	f107 0308 	add.w	r3, r7, #8
 80106ac:	4614      	mov	r4, r2
 80106ae:	6820      	ldr	r0, [r4, #0]
 80106b0:	6861      	ldr	r1, [r4, #4]
 80106b2:	68a2      	ldr	r2, [r4, #8]
 80106b4:	c307      	stmia	r3!, {r0, r1, r2}
 80106b6:	89a2      	ldrh	r2, [r4, #12]
 80106b8:	801a      	strh	r2, [r3, #0]

    tuningStatus->aat_a = tuningParams->aat_a_start;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	789a      	ldrb	r2, [r3, #2]
 80106be:	683b      	ldr	r3, [r7, #0]
 80106c0:	701a      	strb	r2, [r3, #0]
    tuningStatus->aat_b = tuningParams->aat_b_start;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	799a      	ldrb	r2, [r3, #6]
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	705a      	strb	r2, [r3, #1]

    /* Get a proper start value */
    aatMeasure(tuningStatus->aat_a,tuningStatus->aat_b,&amp,&phs,&tuningStatus->measureCnt);
 80106ca:	683b      	ldr	r3, [r7, #0]
 80106cc:	7818      	ldrb	r0, [r3, #0]
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	7859      	ldrb	r1, [r3, #1]
 80106d2:	683b      	ldr	r3, [r7, #0]
 80106d4:	3304      	adds	r3, #4
 80106d6:	f107 0416 	add.w	r4, r7, #22
 80106da:	f107 0217 	add.w	r2, r7, #23
 80106de:	9300      	str	r3, [sp, #0]
 80106e0:	4623      	mov	r3, r4
 80106e2:	f000 f9bc 	bl	8010a5e <aatMeasure>
    f_min = aatCalcF(&tp, amp, phs);
 80106e6:	7df9      	ldrb	r1, [r7, #23]
 80106e8:	7dba      	ldrb	r2, [r7, #22]
 80106ea:	f107 0308 	add.w	r3, r7, #8
 80106ee:	4618      	mov	r0, r3
 80106f0:	f000 f8ec 	bl	80108cc <aatCalcF>
 80106f4:	4603      	mov	r3, r0
 80106f6:	61bb      	str	r3, [r7, #24]
    direction = 0;
 80106f8:	2300      	movs	r3, #0
 80106fa:	623b      	str	r3, [r7, #32]

    st25r3916AatLog("%d %d: %d***\n",tuningStatus->aat_a,tuningStatus->aat_b,f_min);

    do {
        direction = 0; /* Initially and after reducing step sizes we don't have a previous direction */
 80106fc:	2300      	movs	r3, #0
 80106fe:	623b      	str	r3, [r7, #32]
        do {
            /* With the greedy step below always executed aftwards the -direction does never need to be investigated */
            direction = aatSteepestDescent(&f_min, &tp, tuningStatus, direction, -direction);
 8010700:	6a3b      	ldr	r3, [r7, #32]
 8010702:	425b      	negs	r3, r3
 8010704:	f107 0108 	add.w	r1, r7, #8
 8010708:	f107 0018 	add.w	r0, r7, #24
 801070c:	9300      	str	r3, [sp, #0]
 801070e:	6a3b      	ldr	r3, [r7, #32]
 8010710:	683a      	ldr	r2, [r7, #0]
 8010712:	f000 f838 	bl	8010786 <aatSteepestDescent>
 8010716:	6238      	str	r0, [r7, #32]
            if (tuningStatus->measureCnt > tp.measureLimit)
 8010718:	683b      	ldr	r3, [r7, #0]
 801071a:	889a      	ldrh	r2, [r3, #4]
 801071c:	7d7b      	ldrb	r3, [r7, #21]
 801071e:	b29b      	uxth	r3, r3
 8010720:	429a      	cmp	r2, r3
 8010722:	d902      	bls.n	801072a <aatHillClimb+0x92>
            {
                err = ERR_OVERRUN;
 8010724:	230a      	movs	r3, #10
 8010726:	84fb      	strh	r3, [r7, #38]	; 0x26
                break;
 8010728:	e017      	b.n	801075a <aatHillClimb+0xc2>
            }
            do
            {
                gdirection = aatGreedyDescent(&f_min, &tp, tuningStatus, direction);
 801072a:	f107 0108 	add.w	r1, r7, #8
 801072e:	f107 0018 	add.w	r0, r7, #24
 8010732:	6a3b      	ldr	r3, [r7, #32]
 8010734:	683a      	ldr	r2, [r7, #0]
 8010736:	f000 f887 	bl	8010848 <aatGreedyDescent>
 801073a:	61f8      	str	r0, [r7, #28]
                if (tuningStatus->measureCnt > tp.measureLimit) {
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	889a      	ldrh	r2, [r3, #4]
 8010740:	7d7b      	ldrb	r3, [r7, #21]
 8010742:	b29b      	uxth	r3, r3
 8010744:	429a      	cmp	r2, r3
 8010746:	d902      	bls.n	801074e <aatHillClimb+0xb6>
                    err = ERR_OVERRUN;
 8010748:	230a      	movs	r3, #10
 801074a:	84fb      	strh	r3, [r7, #38]	; 0x26
                    break;
 801074c:	e002      	b.n	8010754 <aatHillClimb+0xbc>
                }
            } while (0 != gdirection);
 801074e:	69fb      	ldr	r3, [r7, #28]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d1ea      	bne.n	801072a <aatHillClimb+0x92>
        } while (0 != direction);
 8010754:	6a3b      	ldr	r3, [r7, #32]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d1d2      	bne.n	8010700 <aatHillClimb+0x68>
        tp.aat_a_stepWidth /= 2U; /* Reduce step sizes */
 801075a:	7afb      	ldrb	r3, [r7, #11]
 801075c:	085b      	lsrs	r3, r3, #1
 801075e:	b2db      	uxtb	r3, r3
 8010760:	72fb      	strb	r3, [r7, #11]
        tp.aat_b_stepWidth /= 2U;
 8010762:	7bfb      	ldrb	r3, [r7, #15]
 8010764:	085b      	lsrs	r3, r3, #1
 8010766:	b2db      	uxtb	r3, r3
 8010768:	73fb      	strb	r3, [r7, #15]
    } while (tp.doDynamicSteps && ((tp.aat_a_stepWidth>0U) || (tp.aat_b_stepWidth>0U)));
 801076a:	7d3b      	ldrb	r3, [r7, #20]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d005      	beq.n	801077c <aatHillClimb+0xe4>
 8010770:	7afb      	ldrb	r3, [r7, #11]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d1c2      	bne.n	80106fc <aatHillClimb+0x64>
 8010776:	7bfb      	ldrb	r3, [r7, #15]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d1bf      	bne.n	80106fc <aatHillClimb+0x64>
    
    return err;
 801077c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 801077e:	4618      	mov	r0, r3
 8010780:	372c      	adds	r7, #44	; 0x2c
 8010782:	46bd      	mov	sp, r7
 8010784:	bd90      	pop	{r4, r7, pc}

08010786 <aatSteepestDescent>:

/*******************************************************************************/
static int32_t aatSteepestDescent(uint32_t *f_min, const struct st25r3916AatTuneParams *tuningParams, struct st25r3916AatTuneResult *tuningStatus, int32_t previousDir, int32_t previousDir2)
{
 8010786:	b590      	push	{r4, r7, lr}
 8010788:	b08b      	sub	sp, #44	; 0x2c
 801078a:	af02      	add	r7, sp, #8
 801078c:	60f8      	str	r0, [r7, #12]
 801078e:	60b9      	str	r1, [r7, #8]
 8010790:	607a      	str	r2, [r7, #4]
 8010792:	603b      	str	r3, [r7, #0]
    int32_t i;
    uint8_t amp,phs;
    uint32_t f;
    int32_t bestdir = 0; /* Negative direction: decrease, Positive: increase. (-)1: aat_a, (-)2: aat_b */
 8010794:	2300      	movs	r3, #0
 8010796:	61bb      	str	r3, [r7, #24]

    for (i = -2; i <= 2; i++)
 8010798:	f06f 0301 	mvn.w	r3, #1
 801079c:	61fb      	str	r3, [r7, #28]
 801079e:	e041      	b.n	8010824 <aatSteepestDescent+0x9e>
    {
        uint8_t a = tuningStatus->aat_a , b = tuningStatus->aat_b;
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	781b      	ldrb	r3, [r3, #0]
 80107a4:	747b      	strb	r3, [r7, #17]
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	785b      	ldrb	r3, [r3, #1]
 80107aa:	743b      	strb	r3, [r7, #16]

        if ((0==i) || (i==-previousDir) || (i==-previousDir2))
 80107ac:	69fb      	ldr	r3, [r7, #28]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d032      	beq.n	8010818 <aatSteepestDescent+0x92>
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	425b      	negs	r3, r3
 80107b6:	69fa      	ldr	r2, [r7, #28]
 80107b8:	429a      	cmp	r2, r3
 80107ba:	d02d      	beq.n	8010818 <aatSteepestDescent+0x92>
 80107bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107be:	425b      	negs	r3, r3
 80107c0:	69fa      	ldr	r2, [r7, #28]
 80107c2:	429a      	cmp	r2, r3
 80107c4:	d028      	beq.n	8010818 <aatSteepestDescent+0x92>
        { /* Skip no direction and avoid going backwards */
            continue;
        }
        if (0U!=aatStepDacVals(tuningParams, &a, &b, i))
 80107c6:	f107 0210 	add.w	r2, r7, #16
 80107ca:	f107 0111 	add.w	r1, r7, #17
 80107ce:	69fb      	ldr	r3, [r7, #28]
 80107d0:	68b8      	ldr	r0, [r7, #8]
 80107d2:	f000 f8be 	bl	8010952 <aatStepDacVals>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d11f      	bne.n	801081c <aatSteepestDescent+0x96>
        { /* If stepping did not change the value, omit this direction */
            continue;
        }

        aatMeasure(a,b,&amp,&phs,&tuningStatus->measureCnt);
 80107dc:	7c78      	ldrb	r0, [r7, #17]
 80107de:	7c39      	ldrb	r1, [r7, #16]
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	3304      	adds	r3, #4
 80107e4:	f107 0412 	add.w	r4, r7, #18
 80107e8:	f107 0213 	add.w	r2, r7, #19
 80107ec:	9300      	str	r3, [sp, #0]
 80107ee:	4623      	mov	r3, r4
 80107f0:	f000 f935 	bl	8010a5e <aatMeasure>
        f = aatCalcF(tuningParams, amp, phs);
 80107f4:	7cfb      	ldrb	r3, [r7, #19]
 80107f6:	7cba      	ldrb	r2, [r7, #18]
 80107f8:	4619      	mov	r1, r3
 80107fa:	68b8      	ldr	r0, [r7, #8]
 80107fc:	f000 f866 	bl	80108cc <aatCalcF>
 8010800:	6178      	str	r0, [r7, #20]
        st25r3916AatLog("%d : %d %d: %d",i,a, b, f);
        if (f < *f_min)
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	697a      	ldr	r2, [r7, #20]
 8010808:	429a      	cmp	r2, r3
 801080a:	d208      	bcs.n	801081e <aatSteepestDescent+0x98>
        { /* Value is better than all previous ones */
            st25r3916AatLog("*");
            *f_min = f;
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	697a      	ldr	r2, [r7, #20]
 8010810:	601a      	str	r2, [r3, #0]
            bestdir = i;
 8010812:	69fb      	ldr	r3, [r7, #28]
 8010814:	61bb      	str	r3, [r7, #24]
 8010816:	e002      	b.n	801081e <aatSteepestDescent+0x98>
            continue;
 8010818:	bf00      	nop
 801081a:	e000      	b.n	801081e <aatSteepestDescent+0x98>
            continue;
 801081c:	bf00      	nop
    for (i = -2; i <= 2; i++)
 801081e:	69fb      	ldr	r3, [r7, #28]
 8010820:	3301      	adds	r3, #1
 8010822:	61fb      	str	r3, [r7, #28]
 8010824:	69fb      	ldr	r3, [r7, #28]
 8010826:	2b02      	cmp	r3, #2
 8010828:	ddba      	ble.n	80107a0 <aatSteepestDescent+0x1a>
        }
        st25r3916AatLog("\n");
    }
    if (0!=bestdir) 
 801082a:	69bb      	ldr	r3, [r7, #24]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d006      	beq.n	801083e <aatSteepestDescent+0xb8>
    { /* Walk into the best direction */
        aatStepDacVals(tuningParams, &tuningStatus->aat_a, &tuningStatus->aat_b, bestdir);
 8010830:	6879      	ldr	r1, [r7, #4]
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	1c5a      	adds	r2, r3, #1
 8010836:	69bb      	ldr	r3, [r7, #24]
 8010838:	68b8      	ldr	r0, [r7, #8]
 801083a:	f000 f88a 	bl	8010952 <aatStepDacVals>
    }
    return bestdir;
 801083e:	69bb      	ldr	r3, [r7, #24]
}
 8010840:	4618      	mov	r0, r3
 8010842:	3724      	adds	r7, #36	; 0x24
 8010844:	46bd      	mov	sp, r7
 8010846:	bd90      	pop	{r4, r7, pc}

08010848 <aatGreedyDescent>:

/*******************************************************************************/
static int32_t aatGreedyDescent(uint32_t *f_min, const struct st25r3916AatTuneParams *tuningParams, struct st25r3916AatTuneResult *tuningStatus, int32_t previousDir)
{
 8010848:	b590      	push	{r4, r7, lr}
 801084a:	b089      	sub	sp, #36	; 0x24
 801084c:	af02      	add	r7, sp, #8
 801084e:	60f8      	str	r0, [r7, #12]
 8010850:	60b9      	str	r1, [r7, #8]
 8010852:	607a      	str	r2, [r7, #4]
 8010854:	603b      	str	r3, [r7, #0]
    uint8_t amp,phs;
    uint32_t f;
    uint8_t a = tuningStatus->aat_a , b = tuningStatus->aat_b;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	781b      	ldrb	r3, [r3, #0]
 801085a:	747b      	strb	r3, [r7, #17]
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	785b      	ldrb	r3, [r3, #1]
 8010860:	743b      	strb	r3, [r7, #16]

    if (0U != aatStepDacVals(tuningParams, &a, &b, previousDir))
 8010862:	f107 0210 	add.w	r2, r7, #16
 8010866:	f107 0111 	add.w	r1, r7, #17
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	68b8      	ldr	r0, [r7, #8]
 801086e:	f000 f870 	bl	8010952 <aatStepDacVals>
 8010872:	4603      	mov	r3, r0
 8010874:	2b00      	cmp	r3, #0
 8010876:	d001      	beq.n	801087c <aatGreedyDescent+0x34>
    { /* If stepping did not change the value, omit this direction */
        return 0;
 8010878:	2300      	movs	r3, #0
 801087a:	e023      	b.n	80108c4 <aatGreedyDescent+0x7c>
    }

    aatMeasure(a,b,&amp,&phs,&tuningStatus->measureCnt);
 801087c:	7c78      	ldrb	r0, [r7, #17]
 801087e:	7c39      	ldrb	r1, [r7, #16]
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	3304      	adds	r3, #4
 8010884:	f107 0412 	add.w	r4, r7, #18
 8010888:	f107 0213 	add.w	r2, r7, #19
 801088c:	9300      	str	r3, [sp, #0]
 801088e:	4623      	mov	r3, r4
 8010890:	f000 f8e5 	bl	8010a5e <aatMeasure>
    f = aatCalcF(tuningParams, amp, phs);
 8010894:	7cfb      	ldrb	r3, [r7, #19]
 8010896:	7cba      	ldrb	r2, [r7, #18]
 8010898:	4619      	mov	r1, r3
 801089a:	68b8      	ldr	r0, [r7, #8]
 801089c:	f000 f816 	bl	80108cc <aatCalcF>
 80108a0:	6178      	str	r0, [r7, #20]
    st25r3916AatLog("g : %d %d: %d",a, b, f);
    if (f < *f_min)
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	697a      	ldr	r2, [r7, #20]
 80108a8:	429a      	cmp	r2, r3
 80108aa:	d20a      	bcs.n	80108c2 <aatGreedyDescent+0x7a>
    { /* Value is better than previous one */
        st25r3916AatLog("*\n");
        tuningStatus->aat_a = a;
 80108ac:	7c7a      	ldrb	r2, [r7, #17]
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	701a      	strb	r2, [r3, #0]
        tuningStatus->aat_b = b;
 80108b2:	7c3a      	ldrb	r2, [r7, #16]
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	705a      	strb	r2, [r3, #1]
        *f_min = f;
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	697a      	ldr	r2, [r7, #20]
 80108bc:	601a      	str	r2, [r3, #0]
        return previousDir;
 80108be:	683b      	ldr	r3, [r7, #0]
 80108c0:	e000      	b.n	80108c4 <aatGreedyDescent+0x7c>
    }
    
    st25r3916AatLog("\n");
    return 0;
 80108c2:	2300      	movs	r3, #0
}
 80108c4:	4618      	mov	r0, r3
 80108c6:	371c      	adds	r7, #28
 80108c8:	46bd      	mov	sp, r7
 80108ca:	bd90      	pop	{r4, r7, pc}

080108cc <aatCalcF>:

/*******************************************************************************/
static uint32_t aatCalcF(const struct st25r3916AatTuneParams *tuningParams, uint8_t amplitude, uint8_t phase)
{
 80108cc:	b480      	push	{r7}
 80108ce:	b089      	sub	sp, #36	; 0x24
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
 80108d4:	460b      	mov	r3, r1
 80108d6:	70fb      	strb	r3, [r7, #3]
 80108d8:	4613      	mov	r3, r2
 80108da:	70bb      	strb	r3, [r7, #2]
    /* f(amp, pha) = (ampWeight * |amp - ampTarget|) + (phaWeight * |pha - phaTarget|) */
    uint8_t ampTarget = tuningParams->ampTarget;
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	7a9b      	ldrb	r3, [r3, #10]
 80108e0:	77fb      	strb	r3, [r7, #31]
    uint8_t phaTarget = tuningParams->phaTarget;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	7a1b      	ldrb	r3, [r3, #8]
 80108e6:	77bb      	strb	r3, [r7, #30]

    uint32_t ampWeight = tuningParams->ampWeight;
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	7adb      	ldrb	r3, [r3, #11]
 80108ec:	61bb      	str	r3, [r7, #24]
    uint32_t phaWeight = tuningParams->phaWeight;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	7a5b      	ldrb	r3, [r3, #9]
 80108f2:	617b      	str	r3, [r7, #20]

    /* Temp variables to avoid MISRA R10.8 (cast on composite expression) */
    uint8_t ad = ((amplitude > ampTarget)  ? (amplitude - ampTarget) : (ampTarget - amplitude));
 80108f4:	78fa      	ldrb	r2, [r7, #3]
 80108f6:	7ffb      	ldrb	r3, [r7, #31]
 80108f8:	429a      	cmp	r2, r3
 80108fa:	d904      	bls.n	8010906 <aatCalcF+0x3a>
 80108fc:	78fa      	ldrb	r2, [r7, #3]
 80108fe:	7ffb      	ldrb	r3, [r7, #31]
 8010900:	1ad3      	subs	r3, r2, r3
 8010902:	b2db      	uxtb	r3, r3
 8010904:	e003      	b.n	801090e <aatCalcF+0x42>
 8010906:	7ffa      	ldrb	r2, [r7, #31]
 8010908:	78fb      	ldrb	r3, [r7, #3]
 801090a:	1ad3      	subs	r3, r2, r3
 801090c:	b2db      	uxtb	r3, r3
 801090e:	74fb      	strb	r3, [r7, #19]
    uint8_t pd = ((phase > phaTarget)      ? (phase - phaTarget)     : (phaTarget - phase));
 8010910:	78ba      	ldrb	r2, [r7, #2]
 8010912:	7fbb      	ldrb	r3, [r7, #30]
 8010914:	429a      	cmp	r2, r3
 8010916:	d904      	bls.n	8010922 <aatCalcF+0x56>
 8010918:	78ba      	ldrb	r2, [r7, #2]
 801091a:	7fbb      	ldrb	r3, [r7, #30]
 801091c:	1ad3      	subs	r3, r2, r3
 801091e:	b2db      	uxtb	r3, r3
 8010920:	e003      	b.n	801092a <aatCalcF+0x5e>
 8010922:	7fba      	ldrb	r2, [r7, #30]
 8010924:	78bb      	ldrb	r3, [r7, #2]
 8010926:	1ad3      	subs	r3, r2, r3
 8010928:	b2db      	uxtb	r3, r3
 801092a:	74bb      	strb	r3, [r7, #18]

    uint32_t ampDelta = (uint32_t)ad;
 801092c:	7cfb      	ldrb	r3, [r7, #19]
 801092e:	60fb      	str	r3, [r7, #12]
    uint32_t phaDelta = (uint32_t)pd;
 8010930:	7cbb      	ldrb	r3, [r7, #18]
 8010932:	60bb      	str	r3, [r7, #8]

    return ((ampWeight * ampDelta) + (phaWeight * phaDelta));
 8010934:	69bb      	ldr	r3, [r7, #24]
 8010936:	68fa      	ldr	r2, [r7, #12]
 8010938:	fb02 f203 	mul.w	r2, r2, r3
 801093c:	697b      	ldr	r3, [r7, #20]
 801093e:	68b9      	ldr	r1, [r7, #8]
 8010940:	fb01 f303 	mul.w	r3, r1, r3
 8010944:	4413      	add	r3, r2
}
 8010946:	4618      	mov	r0, r3
 8010948:	3724      	adds	r7, #36	; 0x24
 801094a:	46bd      	mov	sp, r7
 801094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010950:	4770      	bx	lr

08010952 <aatStepDacVals>:

/*******************************************************************************/
static ReturnCode aatStepDacVals(const struct st25r3916AatTuneParams *tuningParams,uint8_t *a, uint8_t *b, int32_t dir)
{
 8010952:	b480      	push	{r7}
 8010954:	b087      	sub	sp, #28
 8010956:	af00      	add	r7, sp, #0
 8010958:	60f8      	str	r0, [r7, #12]
 801095a:	60b9      	str	r1, [r7, #8]
 801095c:	607a      	str	r2, [r7, #4]
 801095e:	603b      	str	r3, [r7, #0]
    int16_t aat_a = (int16_t)*a, aat_b = (int16_t)*b;
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	781b      	ldrb	r3, [r3, #0]
 8010964:	82fb      	strh	r3, [r7, #22]
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	781b      	ldrb	r3, [r3, #0]
 801096a:	82bb      	strh	r3, [r7, #20]
    
    switch (abs(dir))
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	2b00      	cmp	r3, #0
 8010970:	bfb8      	it	lt
 8010972:	425b      	neglt	r3, r3
 8010974:	2b01      	cmp	r3, #1
 8010976:	d002      	beq.n	801097e <aatStepDacVals+0x2c>
 8010978:	2b02      	cmp	r3, #2
 801097a:	d02e      	beq.n	80109da <aatStepDacVals+0x88>
 801097c:	e05b      	b.n	8010a36 <aatStepDacVals+0xe4>
    { /* Advance by steps size in requested direction */
        case 1:
            aat_a = (dir<0)?(aat_a - (int16_t)tuningParams->aat_a_stepWidth):(aat_a + (int16_t)tuningParams->aat_a_stepWidth);
 801097e:	683b      	ldr	r3, [r7, #0]
 8010980:	2b00      	cmp	r3, #0
 8010982:	da07      	bge.n	8010994 <aatStepDacVals+0x42>
 8010984:	8afa      	ldrh	r2, [r7, #22]
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	78db      	ldrb	r3, [r3, #3]
 801098a:	b29b      	uxth	r3, r3
 801098c:	1ad3      	subs	r3, r2, r3
 801098e:	b29b      	uxth	r3, r3
 8010990:	b21b      	sxth	r3, r3
 8010992:	e006      	b.n	80109a2 <aatStepDacVals+0x50>
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	78db      	ldrb	r3, [r3, #3]
 8010998:	b29a      	uxth	r2, r3
 801099a:	8afb      	ldrh	r3, [r7, #22]
 801099c:	4413      	add	r3, r2
 801099e:	b29b      	uxth	r3, r3
 80109a0:	b21b      	sxth	r3, r3
 80109a2:	82fb      	strh	r3, [r7, #22]
            if(aat_a < (int16_t)tuningParams->aat_a_min){ aat_a = (int16_t)tuningParams->aat_a_min; }
 80109a4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80109a8:	68fa      	ldr	r2, [r7, #12]
 80109aa:	7812      	ldrb	r2, [r2, #0]
 80109ac:	4293      	cmp	r3, r2
 80109ae:	da02      	bge.n	80109b6 <aatStepDacVals+0x64>
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	781b      	ldrb	r3, [r3, #0]
 80109b4:	82fb      	strh	r3, [r7, #22]
            if(aat_a > (int16_t)tuningParams->aat_a_max){ aat_a = (int16_t)tuningParams->aat_a_max; }
 80109b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80109ba:	68fa      	ldr	r2, [r7, #12]
 80109bc:	7852      	ldrb	r2, [r2, #1]
 80109be:	4293      	cmp	r3, r2
 80109c0:	dd02      	ble.n	80109c8 <aatStepDacVals+0x76>
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	785b      	ldrb	r3, [r3, #1]
 80109c6:	82fb      	strh	r3, [r7, #22]
            if ((int16_t)*a == aat_a) {return ERR_PARAM;}
 80109c8:	68bb      	ldr	r3, [r7, #8]
 80109ca:	781b      	ldrb	r3, [r3, #0]
 80109cc:	461a      	mov	r2, r3
 80109ce:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80109d2:	429a      	cmp	r2, r3
 80109d4:	d131      	bne.n	8010a3a <aatStepDacVals+0xe8>
 80109d6:	2307      	movs	r3, #7
 80109d8:	e03b      	b.n	8010a52 <aatStepDacVals+0x100>
            break;
        case 2:
            aat_b = (dir<0)?(aat_b - (int16_t)tuningParams->aat_b_stepWidth):(aat_b + (int16_t)tuningParams->aat_b_stepWidth);
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	da07      	bge.n	80109f0 <aatStepDacVals+0x9e>
 80109e0:	8aba      	ldrh	r2, [r7, #20]
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	79db      	ldrb	r3, [r3, #7]
 80109e6:	b29b      	uxth	r3, r3
 80109e8:	1ad3      	subs	r3, r2, r3
 80109ea:	b29b      	uxth	r3, r3
 80109ec:	b21b      	sxth	r3, r3
 80109ee:	e006      	b.n	80109fe <aatStepDacVals+0xac>
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	79db      	ldrb	r3, [r3, #7]
 80109f4:	b29a      	uxth	r2, r3
 80109f6:	8abb      	ldrh	r3, [r7, #20]
 80109f8:	4413      	add	r3, r2
 80109fa:	b29b      	uxth	r3, r3
 80109fc:	b21b      	sxth	r3, r3
 80109fe:	82bb      	strh	r3, [r7, #20]
            if(aat_b < (int16_t)tuningParams->aat_b_min){ aat_b = (int16_t)tuningParams->aat_b_min; }
 8010a00:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8010a04:	68fa      	ldr	r2, [r7, #12]
 8010a06:	7912      	ldrb	r2, [r2, #4]
 8010a08:	4293      	cmp	r3, r2
 8010a0a:	da02      	bge.n	8010a12 <aatStepDacVals+0xc0>
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	791b      	ldrb	r3, [r3, #4]
 8010a10:	82bb      	strh	r3, [r7, #20]
            if(aat_b > (int16_t)tuningParams->aat_b_max){ aat_b = (int16_t)tuningParams->aat_b_max; }
 8010a12:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8010a16:	68fa      	ldr	r2, [r7, #12]
 8010a18:	7952      	ldrb	r2, [r2, #5]
 8010a1a:	4293      	cmp	r3, r2
 8010a1c:	dd02      	ble.n	8010a24 <aatStepDacVals+0xd2>
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	795b      	ldrb	r3, [r3, #5]
 8010a22:	82bb      	strh	r3, [r7, #20]
            if ((int16_t)*b == aat_b) {return ERR_PARAM;}
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	781b      	ldrb	r3, [r3, #0]
 8010a28:	461a      	mov	r2, r3
 8010a2a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8010a2e:	429a      	cmp	r2, r3
 8010a30:	d105      	bne.n	8010a3e <aatStepDacVals+0xec>
 8010a32:	2307      	movs	r3, #7
 8010a34:	e00d      	b.n	8010a52 <aatStepDacVals+0x100>
            break;
        default:
            return ERR_REQUEST;
 8010a36:	2305      	movs	r3, #5
 8010a38:	e00b      	b.n	8010a52 <aatStepDacVals+0x100>
            break;
 8010a3a:	bf00      	nop
 8010a3c:	e000      	b.n	8010a40 <aatStepDacVals+0xee>
            break;
 8010a3e:	bf00      	nop
    }
    /* We only get here if actual values have changed. In all other cases an error is returned */
    *a = (uint8_t)aat_a; 
 8010a40:	8afb      	ldrh	r3, [r7, #22]
 8010a42:	b2da      	uxtb	r2, r3
 8010a44:	68bb      	ldr	r3, [r7, #8]
 8010a46:	701a      	strb	r2, [r3, #0]
    *b = (uint8_t)aat_b;
 8010a48:	8abb      	ldrh	r3, [r7, #20]
 8010a4a:	b2da      	uxtb	r2, r3
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	701a      	strb	r2, [r3, #0]
    
    return ERR_NONE;
 8010a50:	2300      	movs	r3, #0

}
 8010a52:	4618      	mov	r0, r3
 8010a54:	371c      	adds	r7, #28
 8010a56:	46bd      	mov	sp, r7
 8010a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5c:	4770      	bx	lr

08010a5e <aatMeasure>:

/*******************************************************************************/
static ReturnCode aatMeasure(uint8_t serCap, uint8_t parCap, uint8_t *amplitude, uint8_t *phase, uint16_t *measureCnt)
{
 8010a5e:	b580      	push	{r7, lr}
 8010a60:	b086      	sub	sp, #24
 8010a62:	af00      	add	r7, sp, #0
 8010a64:	60ba      	str	r2, [r7, #8]
 8010a66:	607b      	str	r3, [r7, #4]
 8010a68:	4603      	mov	r3, r0
 8010a6a:	73fb      	strb	r3, [r7, #15]
 8010a6c:	460b      	mov	r3, r1
 8010a6e:	73bb      	strb	r3, [r7, #14]
    ReturnCode err;

    *amplitude = 0; 
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	2200      	movs	r2, #0
 8010a74:	701a      	strb	r2, [r3, #0]
    *phase     = 0;
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2200      	movs	r2, #0
 8010a7a:	701a      	strb	r2, [r3, #0]

    st25r3916WriteRegister(ST25R3916_REG_ANT_TUNE_A, serCap);
 8010a7c:	7bfb      	ldrb	r3, [r7, #15]
 8010a7e:	4619      	mov	r1, r3
 8010a80:	2026      	movs	r0, #38	; 0x26
 8010a82:	f000 f97f 	bl	8010d84 <st25r3916WriteRegister>
    st25r3916WriteRegister(ST25R3916_REG_ANT_TUNE_B, parCap);
 8010a86:	7bbb      	ldrb	r3, [r7, #14]
 8010a88:	4619      	mov	r1, r3
 8010a8a:	2027      	movs	r0, #39	; 0x27
 8010a8c:	f000 f97a 	bl	8010d84 <st25r3916WriteRegister>

    /* Wait till caps have settled.. */
    platformDelay( ST25R3916_AAT_CAP_DELAY_MAX );
 8010a90:	200a      	movs	r0, #10
 8010a92:	f7f4 fd7f 	bl	8005594 <HAL_Delay>
    
    /* Get amplitude and phase .. */
    err = rfalChipMeasureAmplitude(amplitude);
 8010a96:	68b8      	ldr	r0, [r7, #8]
 8010a98:	f7ff f9ed 	bl	800fe76 <rfalChipMeasureAmplitude>
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	82fb      	strh	r3, [r7, #22]
    if (ERR_NONE == err)
 8010aa0:	8afb      	ldrh	r3, [r7, #22]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d104      	bne.n	8010ab0 <aatMeasure+0x52>
    {
        err = rfalChipMeasurePhase(phase);
 8010aa6:	6878      	ldr	r0, [r7, #4]
 8010aa8:	f7ff fa38 	bl	800ff1c <rfalChipMeasurePhase>
 8010aac:	4603      	mov	r3, r0
 8010aae:	82fb      	strh	r3, [r7, #22]
    }
      
    if( measureCnt != NULL )
 8010ab0:	6a3b      	ldr	r3, [r7, #32]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d005      	beq.n	8010ac2 <aatMeasure+0x64>
    {
        (*measureCnt)++;
 8010ab6:	6a3b      	ldr	r3, [r7, #32]
 8010ab8:	881b      	ldrh	r3, [r3, #0]
 8010aba:	3301      	adds	r3, #1
 8010abc:	b29a      	uxth	r2, r3
 8010abe:	6a3b      	ldr	r3, [r7, #32]
 8010ac0:	801a      	strh	r2, [r3, #0]
    }
    return err;
 8010ac2:	8afb      	ldrh	r3, [r7, #22]
}
 8010ac4:	4618      	mov	r0, r3
 8010ac6:	3718      	adds	r7, #24
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd80      	pop	{r7, pc}

08010acc <__NVIC_EnableIRQ>:
{
 8010acc:	b480      	push	{r7}
 8010ace:	b083      	sub	sp, #12
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	db0b      	blt.n	8010af6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010ade:	79fb      	ldrb	r3, [r7, #7]
 8010ae0:	f003 021f 	and.w	r2, r3, #31
 8010ae4:	4907      	ldr	r1, [pc, #28]	; (8010b04 <__NVIC_EnableIRQ+0x38>)
 8010ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010aea:	095b      	lsrs	r3, r3, #5
 8010aec:	2001      	movs	r0, #1
 8010aee:	fa00 f202 	lsl.w	r2, r0, r2
 8010af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010af6:	bf00      	nop
 8010af8:	370c      	adds	r7, #12
 8010afa:	46bd      	mov	sp, r7
 8010afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b00:	4770      	bx	lr
 8010b02:	bf00      	nop
 8010b04:	e000e100 	.word	0xe000e100

08010b08 <__NVIC_DisableIRQ>:
{
 8010b08:	b480      	push	{r7}
 8010b0a:	b083      	sub	sp, #12
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	4603      	mov	r3, r0
 8010b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	db10      	blt.n	8010b3c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010b1a:	79fb      	ldrb	r3, [r7, #7]
 8010b1c:	f003 021f 	and.w	r2, r3, #31
 8010b20:	4909      	ldr	r1, [pc, #36]	; (8010b48 <__NVIC_DisableIRQ+0x40>)
 8010b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010b26:	095b      	lsrs	r3, r3, #5
 8010b28:	2001      	movs	r0, #1
 8010b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8010b2e:	3320      	adds	r3, #32
 8010b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8010b34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010b38:	f3bf 8f6f 	isb	sy
}
 8010b3c:	bf00      	nop
 8010b3e:	370c      	adds	r7, #12
 8010b40:	46bd      	mov	sp, r7
 8010b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b46:	4770      	bx	lr
 8010b48:	e000e100 	.word	0xe000e100

08010b4c <st25r3916comStart>:
 ******************************************************************************
 * LOCAL FUNCTION
 ******************************************************************************
 */
static void st25r3916comStart( void )
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	af00      	add	r7, sp, #0
    /* Make this operation atomic, disabling ST25R3916 interrupt during communications*/
    platformProtectST25R391xComm();
 8010b50:	4b0b      	ldr	r3, [pc, #44]	; (8010b80 <st25r3916comStart+0x34>)
 8010b52:	781b      	ldrb	r3, [r3, #0]
 8010b54:	3301      	adds	r3, #1
 8010b56:	b2da      	uxtb	r2, r3
 8010b58:	4b09      	ldr	r3, [pc, #36]	; (8010b80 <st25r3916comStart+0x34>)
 8010b5a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8010b5c:	f3bf 8f4f 	dsb	sy
 8010b60:	200a      	movs	r0, #10
 8010b62:	f7ff ffd1 	bl	8010b08 <__NVIC_DisableIRQ>
 8010b66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010b6a:	f3bf 8f6f 	isb	sy
    /* I2C Start and send Slave Address */
    st25r3916I2CStart();
    st25r3916I2CSlaveAddrWR( ST25R3916_I2C_ADDR );
#else
    /* Perform the chip select */
    platformSpiSelect();
 8010b6e:	2110      	movs	r1, #16
 8010b70:	4804      	ldr	r0, [pc, #16]	; (8010b84 <st25r3916comStart+0x38>)
 8010b72:	f7f3 fd71 	bl	8004658 <spiSelect>
    
    #if defined(ST25R391X_COM_SINGLETXRX)
        comBufIt = 0;                                  /* reset local buffer position   */
 8010b76:	4b04      	ldr	r3, [pc, #16]	; (8010b88 <st25r3916comStart+0x3c>)
 8010b78:	2200      	movs	r2, #0
 8010b7a:	801a      	strh	r2, [r3, #0]
    #endif /* ST25R391X_COM_SINGLETXRX */
    
#endif /* RFAL_USE_I2C */
    
}
 8010b7c:	bf00      	nop
 8010b7e:	bd80      	pop	{r7, pc}
 8010b80:	20000f85 	.word	0x20000f85
 8010b84:	40020000 	.word	0x40020000
 8010b88:	20000bee 	.word	0x20000bee

08010b8c <st25r3916comStop>:


/*******************************************************************************/
static void st25r3916comStop( void )
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	af00      	add	r7, sp, #0
#ifdef RFAL_USE_I2C
    /* Generate Stop signal */
    st25r3916I2CStop();
#else
    /* Release the chip select */
    platformSpiDeselect();
 8010b90:	2110      	movs	r1, #16
 8010b92:	4809      	ldr	r0, [pc, #36]	; (8010bb8 <st25r3916comStop+0x2c>)
 8010b94:	f7f3 fd70 	bl	8004678 <spiDeselect>
#endif /* RFAL_USE_I2C */
    
    /* reEnable the ST25R3916 interrupt */
    platformUnprotectST25R391xComm();
 8010b98:	4b08      	ldr	r3, [pc, #32]	; (8010bbc <st25r3916comStop+0x30>)
 8010b9a:	781b      	ldrb	r3, [r3, #0]
 8010b9c:	3b01      	subs	r3, #1
 8010b9e:	b2da      	uxtb	r2, r3
 8010ba0:	4b06      	ldr	r3, [pc, #24]	; (8010bbc <st25r3916comStop+0x30>)
 8010ba2:	701a      	strb	r2, [r3, #0]
 8010ba4:	4b05      	ldr	r3, [pc, #20]	; (8010bbc <st25r3916comStop+0x30>)
 8010ba6:	781b      	ldrb	r3, [r3, #0]
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d102      	bne.n	8010bb2 <st25r3916comStop+0x26>
 8010bac:	200a      	movs	r0, #10
 8010bae:	f7ff ff8d 	bl	8010acc <__NVIC_EnableIRQ>
}
 8010bb2:	bf00      	nop
 8010bb4:	bd80      	pop	{r7, pc}
 8010bb6:	bf00      	nop
 8010bb8:	40020000 	.word	0x40020000
 8010bbc:	20000f85 	.word	0x20000f85

08010bc0 <st25r3916comTx>:
#endif /* RFAL_USE_I2C */


/*******************************************************************************/
static void st25r3916comTx( const uint8_t* txBuf, uint16_t txLen, bool last, bool txOnly )
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b082      	sub	sp, #8
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	6078      	str	r0, [r7, #4]
 8010bc8:	4608      	mov	r0, r1
 8010bca:	4611      	mov	r1, r2
 8010bcc:	461a      	mov	r2, r3
 8010bce:	4603      	mov	r3, r0
 8010bd0:	807b      	strh	r3, [r7, #2]
 8010bd2:	460b      	mov	r3, r1
 8010bd4:	707b      	strb	r3, [r7, #1]
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	703b      	strb	r3, [r7, #0]
    NO_WARNING(last);
    NO_WARNING(txOnly);
    
    if( txLen > 0U )
 8010bda:	887b      	ldrh	r3, [r7, #2]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d02e      	beq.n	8010c3e <st25r3916comTx+0x7e>
        platformI2CTx( txBuf, txLen, last, txOnly );
#else /* RFAL_USE_I2C */
    
        #ifdef ST25R391X_COM_SINGLETXRX
            
            ST_MEMCPY( &comBuf[comBufIt], txBuf, MIN( txLen, (ST25R3916_BUF_LEN - comBufIt) ) );    /* copy tx data to local buffer                      */
 8010be0:	4b19      	ldr	r3, [pc, #100]	; (8010c48 <st25r3916comTx+0x88>)
 8010be2:	881b      	ldrh	r3, [r3, #0]
 8010be4:	461a      	mov	r2, r3
 8010be6:	4b19      	ldr	r3, [pc, #100]	; (8010c4c <st25r3916comTx+0x8c>)
 8010be8:	18d0      	adds	r0, r2, r3
 8010bea:	4b17      	ldr	r3, [pc, #92]	; (8010c48 <st25r3916comTx+0x88>)
 8010bec:	881b      	ldrh	r3, [r3, #0]
 8010bee:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010bf2:	3301      	adds	r3, #1
 8010bf4:	887a      	ldrh	r2, [r7, #2]
 8010bf6:	4293      	cmp	r3, r2
 8010bf8:	bf28      	it	cs
 8010bfa:	4613      	movcs	r3, r2
 8010bfc:	461a      	mov	r2, r3
 8010bfe:	6879      	ldr	r1, [r7, #4]
 8010c00:	f006 fb69 	bl	80172d6 <memcpy>
            comBufIt += MIN( txLen, (ST25R3916_BUF_LEN - comBufIt) );                               /* store position on local buffer                    */
 8010c04:	4b10      	ldr	r3, [pc, #64]	; (8010c48 <st25r3916comTx+0x88>)
 8010c06:	881b      	ldrh	r3, [r3, #0]
 8010c08:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010c0c:	3301      	adds	r3, #1
 8010c0e:	887a      	ldrh	r2, [r7, #2]
 8010c10:	4293      	cmp	r3, r2
 8010c12:	bf28      	it	cs
 8010c14:	4613      	movcs	r3, r2
 8010c16:	b29a      	uxth	r2, r3
 8010c18:	4b0b      	ldr	r3, [pc, #44]	; (8010c48 <st25r3916comTx+0x88>)
 8010c1a:	881b      	ldrh	r3, [r3, #0]
 8010c1c:	4413      	add	r3, r2
 8010c1e:	b29a      	uxth	r2, r3
 8010c20:	4b09      	ldr	r3, [pc, #36]	; (8010c48 <st25r3916comTx+0x88>)
 8010c22:	801a      	strh	r2, [r3, #0]
                
            if( last && txOnly )                                                                 /* only perform SPI transaction if no Rx will follow */
 8010c24:	787b      	ldrb	r3, [r7, #1]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d009      	beq.n	8010c3e <st25r3916comTx+0x7e>
 8010c2a:	783b      	ldrb	r3, [r7, #0]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d006      	beq.n	8010c3e <st25r3916comTx+0x7e>
            {
                platformSpiTxRx( comBuf, NULL, comBufIt );
 8010c30:	4b05      	ldr	r3, [pc, #20]	; (8010c48 <st25r3916comTx+0x88>)
 8010c32:	881b      	ldrh	r3, [r3, #0]
 8010c34:	461a      	mov	r2, r3
 8010c36:	2100      	movs	r1, #0
 8010c38:	4804      	ldr	r0, [pc, #16]	; (8010c4c <st25r3916comTx+0x8c>)
 8010c3a:	f7f3 fd2d 	bl	8004698 <spiTxRx>
            platformSpiTxRx( txBuf, NULL, txLen );
        #endif /* ST25R391X_COM_SINGLETXRX */
            
#endif /* RFAL_USE_I2C */
    }
}
 8010c3e:	bf00      	nop
 8010c40:	3708      	adds	r7, #8
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
 8010c46:	bf00      	nop
 8010c48:	20000bee 	.word	0x20000bee
 8010c4c:	200009ec 	.word	0x200009ec

08010c50 <st25r3916comRx>:


/*******************************************************************************/
static void st25r3916comRx( uint8_t* rxBuf, uint16_t rxLen )
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b082      	sub	sp, #8
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
 8010c58:	460b      	mov	r3, r1
 8010c5a:	807b      	strh	r3, [r7, #2]
    if( rxLen > 0U )
 8010c5c:	887b      	ldrh	r3, [r7, #2]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d034      	beq.n	8010ccc <st25r3916comRx+0x7c>
#ifdef RFAL_USE_I2C
        platformI2CRx( rxBuf, rxLen );
#else /* RFAL_USE_I2C */
        
    #ifdef ST25R391X_COM_SINGLETXRX
        ST_MEMSET( &comBuf[comBufIt], 0x00, MIN( rxLen, (ST25R3916_BUF_LEN - comBufIt) ) );     /* clear outgoing buffer                                  */
 8010c62:	4b1c      	ldr	r3, [pc, #112]	; (8010cd4 <st25r3916comRx+0x84>)
 8010c64:	881b      	ldrh	r3, [r3, #0]
 8010c66:	461a      	mov	r2, r3
 8010c68:	4b1b      	ldr	r3, [pc, #108]	; (8010cd8 <st25r3916comRx+0x88>)
 8010c6a:	18d0      	adds	r0, r2, r3
 8010c6c:	4b19      	ldr	r3, [pc, #100]	; (8010cd4 <st25r3916comRx+0x84>)
 8010c6e:	881b      	ldrh	r3, [r3, #0]
 8010c70:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010c74:	3301      	adds	r3, #1
 8010c76:	887a      	ldrh	r2, [r7, #2]
 8010c78:	4293      	cmp	r3, r2
 8010c7a:	bf28      	it	cs
 8010c7c:	4613      	movcs	r3, r2
 8010c7e:	461a      	mov	r2, r3
 8010c80:	2100      	movs	r1, #0
 8010c82:	f006 fb33 	bl	80172ec <memset>
        platformSpiTxRx( comBuf, comBuf, MIN( (comBufIt + rxLen), ST25R3916_BUF_LEN ) );        /* transceive as a single SPI call                        */
 8010c86:	4b13      	ldr	r3, [pc, #76]	; (8010cd4 <st25r3916comRx+0x84>)
 8010c88:	881b      	ldrh	r3, [r3, #0]
 8010c8a:	461a      	mov	r2, r3
 8010c8c:	887b      	ldrh	r3, [r7, #2]
 8010c8e:	4413      	add	r3, r2
 8010c90:	461a      	mov	r2, r3
 8010c92:	f240 2301 	movw	r3, #513	; 0x201
 8010c96:	4293      	cmp	r3, r2
 8010c98:	bf28      	it	cs
 8010c9a:	4613      	movcs	r3, r2
 8010c9c:	b29b      	uxth	r3, r3
 8010c9e:	461a      	mov	r2, r3
 8010ca0:	490d      	ldr	r1, [pc, #52]	; (8010cd8 <st25r3916comRx+0x88>)
 8010ca2:	480d      	ldr	r0, [pc, #52]	; (8010cd8 <st25r3916comRx+0x88>)
 8010ca4:	f7f3 fcf8 	bl	8004698 <spiTxRx>
        ST_MEMCPY( rxBuf, &comBuf[comBufIt], MIN( rxLen, (ST25R3916_BUF_LEN - comBufIt) ) );    /* copy from local buf to output buffer and skip cmd byte */
 8010ca8:	4b0a      	ldr	r3, [pc, #40]	; (8010cd4 <st25r3916comRx+0x84>)
 8010caa:	881b      	ldrh	r3, [r3, #0]
 8010cac:	461a      	mov	r2, r3
 8010cae:	4b0a      	ldr	r3, [pc, #40]	; (8010cd8 <st25r3916comRx+0x88>)
 8010cb0:	18d1      	adds	r1, r2, r3
 8010cb2:	4b08      	ldr	r3, [pc, #32]	; (8010cd4 <st25r3916comRx+0x84>)
 8010cb4:	881b      	ldrh	r3, [r3, #0]
 8010cb6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010cba:	3301      	adds	r3, #1
 8010cbc:	887a      	ldrh	r2, [r7, #2]
 8010cbe:	4293      	cmp	r3, r2
 8010cc0:	bf28      	it	cs
 8010cc2:	4613      	movcs	r3, r2
 8010cc4:	461a      	mov	r2, r3
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	f006 fb05 	bl	80172d6 <memcpy>
    #else
        platformSpiTxRx( NULL, rxBuf, rxLen );
    #endif /* ST25R391X_COM_SINGLETXRX */
#endif /* RFAL_USE_I2C */
    }
}
 8010ccc:	bf00      	nop
 8010cce:	3708      	adds	r7, #8
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}
 8010cd4:	20000bee 	.word	0x20000bee
 8010cd8:	200009ec 	.word	0x200009ec

08010cdc <st25r3916comTxByte>:


/*******************************************************************************/
static void st25r3916comTxByte( uint8_t txByte, bool last, bool txOnly )
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	4603      	mov	r3, r0
 8010ce4:	71fb      	strb	r3, [r7, #7]
 8010ce6:	460b      	mov	r3, r1
 8010ce8:	71bb      	strb	r3, [r7, #6]
 8010cea:	4613      	mov	r3, r2
 8010cec:	717b      	strb	r3, [r7, #5]
    uint8_t val = txByte;               /* MISRA 17.8: use intermediate variable */
 8010cee:	79fb      	ldrb	r3, [r7, #7]
 8010cf0:	73fb      	strb	r3, [r7, #15]
    st25r3916comTx( &val, ST25R3916_REG_LEN, last, txOnly );
 8010cf2:	797b      	ldrb	r3, [r7, #5]
 8010cf4:	79ba      	ldrb	r2, [r7, #6]
 8010cf6:	f107 000f 	add.w	r0, r7, #15
 8010cfa:	2101      	movs	r1, #1
 8010cfc:	f7ff ff60 	bl	8010bc0 <st25r3916comTx>
}
 8010d00:	bf00      	nop
 8010d02:	3710      	adds	r7, #16
 8010d04:	46bd      	mov	sp, r7
 8010d06:	bd80      	pop	{r7, pc}

08010d08 <st25r3916ReadRegister>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode st25r3916ReadRegister( uint8_t reg, uint8_t* val )
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b082      	sub	sp, #8
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	4603      	mov	r3, r0
 8010d10:	6039      	str	r1, [r7, #0]
 8010d12:	71fb      	strb	r3, [r7, #7]
    return st25r3916ReadMultipleRegisters( reg, val, ST25R3916_REG_LEN );
 8010d14:	79fb      	ldrb	r3, [r7, #7]
 8010d16:	2201      	movs	r2, #1
 8010d18:	6839      	ldr	r1, [r7, #0]
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f000 f805 	bl	8010d2a <st25r3916ReadMultipleRegisters>
 8010d20:	4603      	mov	r3, r0
}
 8010d22:	4618      	mov	r0, r3
 8010d24:	3708      	adds	r7, #8
 8010d26:	46bd      	mov	sp, r7
 8010d28:	bd80      	pop	{r7, pc}

08010d2a <st25r3916ReadMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r3916ReadMultipleRegisters( uint8_t reg, uint8_t* values, uint8_t length )
{
 8010d2a:	b580      	push	{r7, lr}
 8010d2c:	b082      	sub	sp, #8
 8010d2e:	af00      	add	r7, sp, #0
 8010d30:	4603      	mov	r3, r0
 8010d32:	6039      	str	r1, [r7, #0]
 8010d34:	71fb      	strb	r3, [r7, #7]
 8010d36:	4613      	mov	r3, r2
 8010d38:	71bb      	strb	r3, [r7, #6]
    if( length > 0U )
 8010d3a:	79bb      	ldrb	r3, [r7, #6]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d01c      	beq.n	8010d7a <st25r3916ReadMultipleRegisters+0x50>
    {
        st25r3916comStart();
 8010d40:	f7ff ff04 	bl	8010b4c <st25r3916comStart>
        
        /* If is a space-B register send a direct command first */
        if( (reg & ST25R3916_SPACE_B) != 0U )
 8010d44:	79fb      	ldrb	r3, [r7, #7]
 8010d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d004      	beq.n	8010d58 <st25r3916ReadMultipleRegisters+0x2e>
        {
            st25r3916comTxByte( ST25R3916_CMD_SPACE_B_ACCESS, false, false );
 8010d4e:	2200      	movs	r2, #0
 8010d50:	2100      	movs	r1, #0
 8010d52:	20fb      	movs	r0, #251	; 0xfb
 8010d54:	f7ff ffc2 	bl	8010cdc <st25r3916comTxByte>
        }
        
        st25r3916comTxByte( ((reg & ~ST25R3916_SPACE_B) | ST25R3916_READ_MODE), true, false );
 8010d58:	79fb      	ldrb	r3, [r7, #7]
 8010d5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d5e:	b2db      	uxtb	r3, r3
 8010d60:	2200      	movs	r2, #0
 8010d62:	2101      	movs	r1, #1
 8010d64:	4618      	mov	r0, r3
 8010d66:	f7ff ffb9 	bl	8010cdc <st25r3916comTxByte>
        st25r3916comRepeatStart();
        st25r3916comRx( values, length );
 8010d6a:	79bb      	ldrb	r3, [r7, #6]
 8010d6c:	b29b      	uxth	r3, r3
 8010d6e:	4619      	mov	r1, r3
 8010d70:	6838      	ldr	r0, [r7, #0]
 8010d72:	f7ff ff6d 	bl	8010c50 <st25r3916comRx>
        st25r3916comStop();
 8010d76:	f7ff ff09 	bl	8010b8c <st25r3916comStop>
    }
    
    return ERR_NONE;
 8010d7a:	2300      	movs	r3, #0
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	3708      	adds	r7, #8
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bd80      	pop	{r7, pc}

08010d84 <st25r3916WriteRegister>:


/*******************************************************************************/
ReturnCode st25r3916WriteRegister( uint8_t reg, uint8_t val )
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b084      	sub	sp, #16
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	460a      	mov	r2, r1
 8010d8e:	71fb      	strb	r3, [r7, #7]
 8010d90:	4613      	mov	r3, r2
 8010d92:	71bb      	strb	r3, [r7, #6]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 8010d94:	79bb      	ldrb	r3, [r7, #6]
 8010d96:	73fb      	strb	r3, [r7, #15]
    return st25r3916WriteMultipleRegisters( reg, &value, ST25R3916_REG_LEN );
 8010d98:	f107 010f 	add.w	r1, r7, #15
 8010d9c:	79fb      	ldrb	r3, [r7, #7]
 8010d9e:	2201      	movs	r2, #1
 8010da0:	4618      	mov	r0, r3
 8010da2:	f000 f805 	bl	8010db0 <st25r3916WriteMultipleRegisters>
 8010da6:	4603      	mov	r3, r0
}
 8010da8:	4618      	mov	r0, r3
 8010daa:	3710      	adds	r7, #16
 8010dac:	46bd      	mov	sp, r7
 8010dae:	bd80      	pop	{r7, pc}

08010db0 <st25r3916WriteMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r3916WriteMultipleRegisters( uint8_t reg, const uint8_t* values, uint8_t length )
{
 8010db0:	b580      	push	{r7, lr}
 8010db2:	b082      	sub	sp, #8
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	4603      	mov	r3, r0
 8010db8:	6039      	str	r1, [r7, #0]
 8010dba:	71fb      	strb	r3, [r7, #7]
 8010dbc:	4613      	mov	r3, r2
 8010dbe:	71bb      	strb	r3, [r7, #6]
    if( length > 0U )
 8010dc0:	79bb      	ldrb	r3, [r7, #6]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d023      	beq.n	8010e0e <st25r3916WriteMultipleRegisters+0x5e>
    {
        st25r3916comStart();
 8010dc6:	f7ff fec1 	bl	8010b4c <st25r3916comStart>
        
        if( (reg & ST25R3916_SPACE_B) != 0U )
 8010dca:	79fb      	ldrb	r3, [r7, #7]
 8010dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d004      	beq.n	8010dde <st25r3916WriteMultipleRegisters+0x2e>
        {
            st25r3916comTxByte( ST25R3916_CMD_SPACE_B_ACCESS, false, true );
 8010dd4:	2201      	movs	r2, #1
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	20fb      	movs	r0, #251	; 0xfb
 8010dda:	f7ff ff7f 	bl	8010cdc <st25r3916comTxByte>
        }
        
        st25r3916comTxByte( ((reg & ~ST25R3916_SPACE_B) | ST25R3916_WRITE_MODE), false, true );
 8010dde:	79fb      	ldrb	r3, [r7, #7]
 8010de0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010de4:	b2db      	uxtb	r3, r3
 8010de6:	2201      	movs	r2, #1
 8010de8:	2100      	movs	r1, #0
 8010dea:	4618      	mov	r0, r3
 8010dec:	f7ff ff76 	bl	8010cdc <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8010df0:	79bb      	ldrb	r3, [r7, #6]
 8010df2:	b299      	uxth	r1, r3
 8010df4:	2301      	movs	r3, #1
 8010df6:	2201      	movs	r2, #1
 8010df8:	6838      	ldr	r0, [r7, #0]
 8010dfa:	f7ff fee1 	bl	8010bc0 <st25r3916comTx>
        st25r3916comStop();
 8010dfe:	f7ff fec5 	bl	8010b8c <st25r3916comStop>
        
        /* Send a WriteMultiReg event to LED handling */
        st25r3916ledEvtWrMultiReg( reg, values, length);
 8010e02:	79ba      	ldrb	r2, [r7, #6]
 8010e04:	79fb      	ldrb	r3, [r7, #7]
 8010e06:	6839      	ldr	r1, [r7, #0]
 8010e08:	4618      	mov	r0, r3
 8010e0a:	f000 fbba 	bl	8011582 <st25r3916ledEvtWrMultiReg>
    }
    
    return ERR_NONE;
 8010e0e:	2300      	movs	r3, #0
}
 8010e10:	4618      	mov	r0, r3
 8010e12:	3708      	adds	r7, #8
 8010e14:	46bd      	mov	sp, r7
 8010e16:	bd80      	pop	{r7, pc}

08010e18 <st25r3916WriteFifo>:


/*******************************************************************************/
ReturnCode st25r3916WriteFifo( const uint8_t* values, uint16_t length )
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b082      	sub	sp, #8
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
 8010e20:	460b      	mov	r3, r1
 8010e22:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_FIFO_DEPTH )
 8010e24:	887b      	ldrh	r3, [r7, #2]
 8010e26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e2a:	d901      	bls.n	8010e30 <st25r3916WriteFifo+0x18>
    {
        return ERR_PARAM;
 8010e2c:	2307      	movs	r3, #7
 8010e2e:	e012      	b.n	8010e56 <st25r3916WriteFifo+0x3e>
    }
    
    if( length > 0U )
 8010e30:	887b      	ldrh	r3, [r7, #2]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d00e      	beq.n	8010e54 <st25r3916WriteFifo+0x3c>
    {
        st25r3916comStart();
 8010e36:	f7ff fe89 	bl	8010b4c <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_FIFO_LOAD, false, true );
 8010e3a:	2201      	movs	r2, #1
 8010e3c:	2100      	movs	r1, #0
 8010e3e:	2080      	movs	r0, #128	; 0x80
 8010e40:	f7ff ff4c 	bl	8010cdc <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8010e44:	8879      	ldrh	r1, [r7, #2]
 8010e46:	2301      	movs	r3, #1
 8010e48:	2201      	movs	r2, #1
 8010e4a:	6878      	ldr	r0, [r7, #4]
 8010e4c:	f7ff feb8 	bl	8010bc0 <st25r3916comTx>
        st25r3916comStop();
 8010e50:	f7ff fe9c 	bl	8010b8c <st25r3916comStop>
    }

    return ERR_NONE;
 8010e54:	2300      	movs	r3, #0
}
 8010e56:	4618      	mov	r0, r3
 8010e58:	3708      	adds	r7, #8
 8010e5a:	46bd      	mov	sp, r7
 8010e5c:	bd80      	pop	{r7, pc}

08010e5e <st25r3916ReadFifo>:


/*******************************************************************************/
ReturnCode st25r3916ReadFifo( uint8_t* buf, uint16_t length )
{
 8010e5e:	b580      	push	{r7, lr}
 8010e60:	b082      	sub	sp, #8
 8010e62:	af00      	add	r7, sp, #0
 8010e64:	6078      	str	r0, [r7, #4]
 8010e66:	460b      	mov	r3, r1
 8010e68:	807b      	strh	r3, [r7, #2]
    if( length > 0U )
 8010e6a:	887b      	ldrh	r3, [r7, #2]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d00d      	beq.n	8010e8c <st25r3916ReadFifo+0x2e>
    {
        st25r3916comStart();
 8010e70:	f7ff fe6c 	bl	8010b4c <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_FIFO_READ, true, false );
 8010e74:	2200      	movs	r2, #0
 8010e76:	2101      	movs	r1, #1
 8010e78:	209f      	movs	r0, #159	; 0x9f
 8010e7a:	f7ff ff2f 	bl	8010cdc <st25r3916comTxByte>
        
        st25r3916comRepeatStart();
        st25r3916comRx( buf, length );
 8010e7e:	887b      	ldrh	r3, [r7, #2]
 8010e80:	4619      	mov	r1, r3
 8010e82:	6878      	ldr	r0, [r7, #4]
 8010e84:	f7ff fee4 	bl	8010c50 <st25r3916comRx>
        st25r3916comStop();
 8010e88:	f7ff fe80 	bl	8010b8c <st25r3916comStop>
    }

    return ERR_NONE;
 8010e8c:	2300      	movs	r3, #0
}
 8010e8e:	4618      	mov	r0, r3
 8010e90:	3708      	adds	r7, #8
 8010e92:	46bd      	mov	sp, r7
 8010e94:	bd80      	pop	{r7, pc}

08010e96 <st25r3916ExecuteCommand>:
}


/*******************************************************************************/
ReturnCode st25r3916ExecuteCommand( uint8_t cmd )
{
 8010e96:	b580      	push	{r7, lr}
 8010e98:	b082      	sub	sp, #8
 8010e9a:	af00      	add	r7, sp, #0
 8010e9c:	4603      	mov	r3, r0
 8010e9e:	71fb      	strb	r3, [r7, #7]
    st25r3916comStart();
 8010ea0:	f7ff fe54 	bl	8010b4c <st25r3916comStart>
    st25r3916comTxByte( (cmd | ST25R3916_CMD_MODE ), true, true );
 8010ea4:	79fb      	ldrb	r3, [r7, #7]
 8010ea6:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8010eaa:	b2db      	uxtb	r3, r3
 8010eac:	2201      	movs	r2, #1
 8010eae:	2101      	movs	r1, #1
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7ff ff13 	bl	8010cdc <st25r3916comTxByte>
    st25r3916comStop();
 8010eb6:	f7ff fe69 	bl	8010b8c <st25r3916comStop>
    
    /* Send a cmd event to LED handling */
    st25r3916ledEvtCmd(cmd);
 8010eba:	79fb      	ldrb	r3, [r7, #7]
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f000 fb81 	bl	80115c4 <st25r3916ledEvtCmd>
    
    return ERR_NONE;
 8010ec2:	2300      	movs	r3, #0
}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	3708      	adds	r7, #8
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bd80      	pop	{r7, pc}

08010ecc <st25r3916ReadTestRegister>:


/*******************************************************************************/
ReturnCode st25r3916ReadTestRegister( uint8_t reg, uint8_t* val )
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	b082      	sub	sp, #8
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	4603      	mov	r3, r0
 8010ed4:	6039      	str	r1, [r7, #0]
 8010ed6:	71fb      	strb	r3, [r7, #7]
    st25r3916comStart();
 8010ed8:	f7ff fe38 	bl	8010b4c <st25r3916comStart>
    st25r3916comTxByte( ST25R3916_CMD_TEST_ACCESS, false, false );
 8010edc:	2200      	movs	r2, #0
 8010ede:	2100      	movs	r1, #0
 8010ee0:	20fc      	movs	r0, #252	; 0xfc
 8010ee2:	f7ff fefb 	bl	8010cdc <st25r3916comTxByte>
    st25r3916comTxByte( (reg | ST25R3916_READ_MODE), true, false );
 8010ee6:	79fb      	ldrb	r3, [r7, #7]
 8010ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010eec:	b2db      	uxtb	r3, r3
 8010eee:	2200      	movs	r2, #0
 8010ef0:	2101      	movs	r1, #1
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f7ff fef2 	bl	8010cdc <st25r3916comTxByte>
    st25r3916comRepeatStart();
    st25r3916comRx( val, ST25R3916_REG_LEN );
 8010ef8:	2101      	movs	r1, #1
 8010efa:	6838      	ldr	r0, [r7, #0]
 8010efc:	f7ff fea8 	bl	8010c50 <st25r3916comRx>
    st25r3916comStop();
 8010f00:	f7ff fe44 	bl	8010b8c <st25r3916comStop>
    
    return ERR_NONE;
 8010f04:	2300      	movs	r3, #0
}
 8010f06:	4618      	mov	r0, r3
 8010f08:	3708      	adds	r7, #8
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	bd80      	pop	{r7, pc}

08010f0e <st25r3916WriteTestRegister>:


/*******************************************************************************/
ReturnCode st25r3916WriteTestRegister( uint8_t reg, uint8_t val )
{
 8010f0e:	b580      	push	{r7, lr}
 8010f10:	b084      	sub	sp, #16
 8010f12:	af00      	add	r7, sp, #0
 8010f14:	4603      	mov	r3, r0
 8010f16:	460a      	mov	r2, r1
 8010f18:	71fb      	strb	r3, [r7, #7]
 8010f1a:	4613      	mov	r3, r2
 8010f1c:	71bb      	strb	r3, [r7, #6]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 8010f1e:	79bb      	ldrb	r3, [r7, #6]
 8010f20:	73fb      	strb	r3, [r7, #15]

    st25r3916comStart();
 8010f22:	f7ff fe13 	bl	8010b4c <st25r3916comStart>
    st25r3916comTxByte( ST25R3916_CMD_TEST_ACCESS, false, true );
 8010f26:	2201      	movs	r2, #1
 8010f28:	2100      	movs	r1, #0
 8010f2a:	20fc      	movs	r0, #252	; 0xfc
 8010f2c:	f7ff fed6 	bl	8010cdc <st25r3916comTxByte>
    st25r3916comTxByte( (reg | ST25R3916_WRITE_MODE), false, true );
 8010f30:	79fb      	ldrb	r3, [r7, #7]
 8010f32:	2201      	movs	r2, #1
 8010f34:	2100      	movs	r1, #0
 8010f36:	4618      	mov	r0, r3
 8010f38:	f7ff fed0 	bl	8010cdc <st25r3916comTxByte>
    st25r3916comTx( &value, ST25R3916_REG_LEN, true, true );
 8010f3c:	f107 000f 	add.w	r0, r7, #15
 8010f40:	2301      	movs	r3, #1
 8010f42:	2201      	movs	r2, #1
 8010f44:	2101      	movs	r1, #1
 8010f46:	f7ff fe3b 	bl	8010bc0 <st25r3916comTx>
    st25r3916comStop();
 8010f4a:	f7ff fe1f 	bl	8010b8c <st25r3916comStop>
    
    return ERR_NONE;
 8010f4e:	2300      	movs	r3, #0
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	3710      	adds	r7, #16
 8010f54:	46bd      	mov	sp, r7
 8010f56:	bd80      	pop	{r7, pc}

08010f58 <st25r3916ClrRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ClrRegisterBits( uint8_t reg, uint8_t clr_mask )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b084      	sub	sp, #16
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	4603      	mov	r3, r0
 8010f60:	460a      	mov	r2, r1
 8010f62:	71fb      	strb	r3, [r7, #7]
 8010f64:	4613      	mov	r3, r2
 8010f66:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8010f68:	f107 020d 	add.w	r2, r7, #13
 8010f6c:	79fb      	ldrb	r3, [r7, #7]
 8010f6e:	4611      	mov	r1, r2
 8010f70:	4618      	mov	r0, r3
 8010f72:	f7ff fec9 	bl	8010d08 <st25r3916ReadRegister>
 8010f76:	4603      	mov	r3, r0
 8010f78:	81fb      	strh	r3, [r7, #14]
 8010f7a:	89fb      	ldrh	r3, [r7, #14]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d001      	beq.n	8010f84 <st25r3916ClrRegisterBits+0x2c>
 8010f80:	89fb      	ldrh	r3, [r7, #14]
 8010f82:	e01c      	b.n	8010fbe <st25r3916ClrRegisterBits+0x66>
    
    /* Only perform a Write if value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == (uint8_t)(rdVal & ~clr_mask)) )
 8010f84:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010f88:	43db      	mvns	r3, r3
 8010f8a:	b25a      	sxtb	r2, r3
 8010f8c:	7b7b      	ldrb	r3, [r7, #13]
 8010f8e:	b25b      	sxtb	r3, r3
 8010f90:	4013      	ands	r3, r2
 8010f92:	b25b      	sxtb	r3, r3
 8010f94:	b2da      	uxtb	r2, r3
 8010f96:	7b7b      	ldrb	r3, [r7, #13]
 8010f98:	429a      	cmp	r2, r3
 8010f9a:	d101      	bne.n	8010fa0 <st25r3916ClrRegisterBits+0x48>
    {
        return ERR_NONE;
 8010f9c:	2300      	movs	r3, #0
 8010f9e:	e00e      	b.n	8010fbe <st25r3916ClrRegisterBits+0x66>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, (uint8_t)(rdVal & ~clr_mask) );
 8010fa0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010fa4:	43db      	mvns	r3, r3
 8010fa6:	b25a      	sxtb	r2, r3
 8010fa8:	7b7b      	ldrb	r3, [r7, #13]
 8010faa:	b25b      	sxtb	r3, r3
 8010fac:	4013      	ands	r3, r2
 8010fae:	b25b      	sxtb	r3, r3
 8010fb0:	b2da      	uxtb	r2, r3
 8010fb2:	79fb      	ldrb	r3, [r7, #7]
 8010fb4:	4611      	mov	r1, r2
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	f7ff fee4 	bl	8010d84 <st25r3916WriteRegister>
 8010fbc:	4603      	mov	r3, r0
}
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	3710      	adds	r7, #16
 8010fc2:	46bd      	mov	sp, r7
 8010fc4:	bd80      	pop	{r7, pc}

08010fc6 <st25r3916SetRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916SetRegisterBits( uint8_t reg, uint8_t set_mask )
{
 8010fc6:	b580      	push	{r7, lr}
 8010fc8:	b084      	sub	sp, #16
 8010fca:	af00      	add	r7, sp, #0
 8010fcc:	4603      	mov	r3, r0
 8010fce:	460a      	mov	r2, r1
 8010fd0:	71fb      	strb	r3, [r7, #7]
 8010fd2:	4613      	mov	r3, r2
 8010fd4:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8010fd6:	f107 020d 	add.w	r2, r7, #13
 8010fda:	79fb      	ldrb	r3, [r7, #7]
 8010fdc:	4611      	mov	r1, r2
 8010fde:	4618      	mov	r0, r3
 8010fe0:	f7ff fe92 	bl	8010d08 <st25r3916ReadRegister>
 8010fe4:	4603      	mov	r3, r0
 8010fe6:	81fb      	strh	r3, [r7, #14]
 8010fe8:	89fb      	ldrh	r3, [r7, #14]
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d001      	beq.n	8010ff2 <st25r3916SetRegisterBits+0x2c>
 8010fee:	89fb      	ldrh	r3, [r7, #14]
 8010ff0:	e012      	b.n	8011018 <st25r3916SetRegisterBits+0x52>
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == (rdVal | set_mask)) )
 8010ff2:	7b7a      	ldrb	r2, [r7, #13]
 8010ff4:	79bb      	ldrb	r3, [r7, #6]
 8010ff6:	4313      	orrs	r3, r2
 8010ff8:	b2da      	uxtb	r2, r3
 8010ffa:	7b7b      	ldrb	r3, [r7, #13]
 8010ffc:	429a      	cmp	r2, r3
 8010ffe:	d101      	bne.n	8011004 <st25r3916SetRegisterBits+0x3e>
    {
        return ERR_NONE;
 8011000:	2300      	movs	r3, #0
 8011002:	e009      	b.n	8011018 <st25r3916SetRegisterBits+0x52>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, (rdVal | set_mask) );
 8011004:	7b7a      	ldrb	r2, [r7, #13]
 8011006:	79bb      	ldrb	r3, [r7, #6]
 8011008:	4313      	orrs	r3, r2
 801100a:	b2da      	uxtb	r2, r3
 801100c:	79fb      	ldrb	r3, [r7, #7]
 801100e:	4611      	mov	r1, r2
 8011010:	4618      	mov	r0, r3
 8011012:	f7ff feb7 	bl	8010d84 <st25r3916WriteRegister>
 8011016:	4603      	mov	r3, r0
}
 8011018:	4618      	mov	r0, r3
 801101a:	3710      	adds	r7, #16
 801101c:	46bd      	mov	sp, r7
 801101e:	bd80      	pop	{r7, pc}

08011020 <st25r3916ChangeRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ChangeRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 8011020:	b580      	push	{r7, lr}
 8011022:	b082      	sub	sp, #8
 8011024:	af00      	add	r7, sp, #0
 8011026:	4603      	mov	r3, r0
 8011028:	71fb      	strb	r3, [r7, #7]
 801102a:	460b      	mov	r3, r1
 801102c:	71bb      	strb	r3, [r7, #6]
 801102e:	4613      	mov	r3, r2
 8011030:	717b      	strb	r3, [r7, #5]
    return st25r3916ModifyRegister(reg, valueMask, (valueMask & value) );
 8011032:	79ba      	ldrb	r2, [r7, #6]
 8011034:	797b      	ldrb	r3, [r7, #5]
 8011036:	4013      	ands	r3, r2
 8011038:	b2da      	uxtb	r2, r3
 801103a:	79b9      	ldrb	r1, [r7, #6]
 801103c:	79fb      	ldrb	r3, [r7, #7]
 801103e:	4618      	mov	r0, r3
 8011040:	f000 f805 	bl	801104e <st25r3916ModifyRegister>
 8011044:	4603      	mov	r3, r0
}
 8011046:	4618      	mov	r0, r3
 8011048:	3708      	adds	r7, #8
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}

0801104e <st25r3916ModifyRegister>:


/*******************************************************************************/
ReturnCode st25r3916ModifyRegister( uint8_t reg, uint8_t clr_mask, uint8_t set_mask )
{
 801104e:	b580      	push	{r7, lr}
 8011050:	b084      	sub	sp, #16
 8011052:	af00      	add	r7, sp, #0
 8011054:	4603      	mov	r3, r0
 8011056:	71fb      	strb	r3, [r7, #7]
 8011058:	460b      	mov	r3, r1
 801105a:	71bb      	strb	r3, [r7, #6]
 801105c:	4613      	mov	r3, r2
 801105e:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8011060:	f107 020c 	add.w	r2, r7, #12
 8011064:	79fb      	ldrb	r3, [r7, #7]
 8011066:	4611      	mov	r1, r2
 8011068:	4618      	mov	r0, r3
 801106a:	f7ff fe4d 	bl	8010d08 <st25r3916ReadRegister>
 801106e:	4603      	mov	r3, r0
 8011070:	81fb      	strh	r3, [r7, #14]
 8011072:	89fb      	ldrh	r3, [r7, #14]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d001      	beq.n	801107c <st25r3916ModifyRegister+0x2e>
 8011078:	89fb      	ldrh	r3, [r7, #14]
 801107a:	e019      	b.n	80110b0 <st25r3916ModifyRegister+0x62>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~clr_mask);
 801107c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8011080:	43db      	mvns	r3, r3
 8011082:	b25a      	sxtb	r2, r3
 8011084:	7b3b      	ldrb	r3, [r7, #12]
 8011086:	b25b      	sxtb	r3, r3
 8011088:	4013      	ands	r3, r2
 801108a:	b25b      	sxtb	r3, r3
 801108c:	737b      	strb	r3, [r7, #13]
    wrVal |= set_mask;
 801108e:	7b7a      	ldrb	r2, [r7, #13]
 8011090:	797b      	ldrb	r3, [r7, #5]
 8011092:	4313      	orrs	r3, r2
 8011094:	737b      	strb	r3, [r7, #13]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == wrVal) )
 8011096:	7b3b      	ldrb	r3, [r7, #12]
 8011098:	7b7a      	ldrb	r2, [r7, #13]
 801109a:	429a      	cmp	r2, r3
 801109c:	d101      	bne.n	80110a2 <st25r3916ModifyRegister+0x54>
    {
        return ERR_NONE;
 801109e:	2300      	movs	r3, #0
 80110a0:	e006      	b.n	80110b0 <st25r3916ModifyRegister+0x62>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, wrVal );
 80110a2:	7b7a      	ldrb	r2, [r7, #13]
 80110a4:	79fb      	ldrb	r3, [r7, #7]
 80110a6:	4611      	mov	r1, r2
 80110a8:	4618      	mov	r0, r3
 80110aa:	f7ff fe6b 	bl	8010d84 <st25r3916WriteRegister>
 80110ae:	4603      	mov	r3, r0
}
 80110b0:	4618      	mov	r0, r3
 80110b2:	3710      	adds	r7, #16
 80110b4:	46bd      	mov	sp, r7
 80110b6:	bd80      	pop	{r7, pc}

080110b8 <st25r3916ChangeTestRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ChangeTestRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b084      	sub	sp, #16
 80110bc:	af00      	add	r7, sp, #0
 80110be:	4603      	mov	r3, r0
 80110c0:	71fb      	strb	r3, [r7, #7]
 80110c2:	460b      	mov	r3, r1
 80110c4:	71bb      	strb	r3, [r7, #6]
 80110c6:	4613      	mov	r3, r2
 80110c8:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    EXIT_ON_ERR( ret, st25r3916ReadTestRegister(reg, &rdVal) );
 80110ca:	f107 020c 	add.w	r2, r7, #12
 80110ce:	79fb      	ldrb	r3, [r7, #7]
 80110d0:	4611      	mov	r1, r2
 80110d2:	4618      	mov	r0, r3
 80110d4:	f7ff fefa 	bl	8010ecc <st25r3916ReadTestRegister>
 80110d8:	4603      	mov	r3, r0
 80110da:	81fb      	strh	r3, [r7, #14]
 80110dc:	89fb      	ldrh	r3, [r7, #14]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d001      	beq.n	80110e6 <st25r3916ChangeTestRegisterBits+0x2e>
 80110e2:	89fb      	ldrh	r3, [r7, #14]
 80110e4:	e01c      	b.n	8011120 <st25r3916ChangeTestRegisterBits+0x68>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~valueMask);
 80110e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80110ea:	43db      	mvns	r3, r3
 80110ec:	b25a      	sxtb	r2, r3
 80110ee:	7b3b      	ldrb	r3, [r7, #12]
 80110f0:	b25b      	sxtb	r3, r3
 80110f2:	4013      	ands	r3, r2
 80110f4:	b25b      	sxtb	r3, r3
 80110f6:	737b      	strb	r3, [r7, #13]
    wrVal |= (uint8_t)(value & valueMask);
 80110f8:	797a      	ldrb	r2, [r7, #5]
 80110fa:	79bb      	ldrb	r3, [r7, #6]
 80110fc:	4013      	ands	r3, r2
 80110fe:	b2da      	uxtb	r2, r3
 8011100:	7b7b      	ldrb	r3, [r7, #13]
 8011102:	4313      	orrs	r3, r2
 8011104:	737b      	strb	r3, [r7, #13]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == wrVal) )
 8011106:	7b3b      	ldrb	r3, [r7, #12]
 8011108:	7b7a      	ldrb	r2, [r7, #13]
 801110a:	429a      	cmp	r2, r3
 801110c:	d101      	bne.n	8011112 <st25r3916ChangeTestRegisterBits+0x5a>
    {
        return ERR_NONE;
 801110e:	2300      	movs	r3, #0
 8011110:	e006      	b.n	8011120 <st25r3916ChangeTestRegisterBits+0x68>
    }
    
    /* Write new reg value */
    return st25r3916WriteTestRegister(reg, wrVal );
 8011112:	7b7a      	ldrb	r2, [r7, #13]
 8011114:	79fb      	ldrb	r3, [r7, #7]
 8011116:	4611      	mov	r1, r2
 8011118:	4618      	mov	r0, r3
 801111a:	f7ff fef8 	bl	8010f0e <st25r3916WriteTestRegister>
 801111e:	4603      	mov	r3, r0
}
 8011120:	4618      	mov	r0, r3
 8011122:	3710      	adds	r7, #16
 8011124:	46bd      	mov	sp, r7
 8011126:	bd80      	pop	{r7, pc}

08011128 <st25r3916CheckReg>:


/*******************************************************************************/
bool st25r3916CheckReg( uint8_t reg, uint8_t mask, uint8_t val )
{    
 8011128:	b580      	push	{r7, lr}
 801112a:	b084      	sub	sp, #16
 801112c:	af00      	add	r7, sp, #0
 801112e:	4603      	mov	r3, r0
 8011130:	71fb      	strb	r3, [r7, #7]
 8011132:	460b      	mov	r3, r1
 8011134:	71bb      	strb	r3, [r7, #6]
 8011136:	4613      	mov	r3, r2
 8011138:	717b      	strb	r3, [r7, #5]
    uint8_t regVal;
    
    regVal = 0;
 801113a:	2300      	movs	r3, #0
 801113c:	73fb      	strb	r3, [r7, #15]
    st25r3916ReadRegister( reg, &regVal );
 801113e:	f107 020f 	add.w	r2, r7, #15
 8011142:	79fb      	ldrb	r3, [r7, #7]
 8011144:	4611      	mov	r1, r2
 8011146:	4618      	mov	r0, r3
 8011148:	f7ff fdde 	bl	8010d08 <st25r3916ReadRegister>
    
    return ( (regVal & mask) == val );
 801114c:	7bfa      	ldrb	r2, [r7, #15]
 801114e:	79bb      	ldrb	r3, [r7, #6]
 8011150:	4013      	ands	r3, r2
 8011152:	b2db      	uxtb	r3, r3
 8011154:	797a      	ldrb	r2, [r7, #5]
 8011156:	429a      	cmp	r2, r3
 8011158:	bf0c      	ite	eq
 801115a:	2301      	moveq	r3, #1
 801115c:	2300      	movne	r3, #0
 801115e:	b2db      	uxtb	r3, r3
}
 8011160:	4618      	mov	r0, r3
 8011162:	3710      	adds	r7, #16
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}

08011168 <st25r3916IsRegValid>:


/*******************************************************************************/
bool st25r3916IsRegValid( uint8_t reg )
{
 8011168:	b480      	push	{r7}
 801116a:	b083      	sub	sp, #12
 801116c:	af00      	add	r7, sp, #0
 801116e:	4603      	mov	r3, r0
 8011170:	71fb      	strb	r3, [r7, #7]
    if( !(( (int16_t)reg >= (int16_t)ST25R3916_REG_IO_CONF1) && (reg <= (ST25R3916_SPACE_B | ST25R3916_REG_IC_IDENTITY)) ))
 8011172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011176:	2b00      	cmp	r3, #0
 8011178:	da01      	bge.n	801117e <st25r3916IsRegValid+0x16>
    {
        return false;
 801117a:	2300      	movs	r3, #0
 801117c:	e000      	b.n	8011180 <st25r3916IsRegValid+0x18>
    }    
    return true;
 801117e:	2301      	movs	r3, #1
}
 8011180:	4618      	mov	r0, r3
 8011182:	370c      	adds	r7, #12
 8011184:	46bd      	mov	sp, r7
 8011186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801118a:	4770      	bx	lr

0801118c <__NVIC_EnableIRQ>:
{
 801118c:	b480      	push	{r7}
 801118e:	b083      	sub	sp, #12
 8011190:	af00      	add	r7, sp, #0
 8011192:	4603      	mov	r3, r0
 8011194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801119a:	2b00      	cmp	r3, #0
 801119c:	db0b      	blt.n	80111b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801119e:	79fb      	ldrb	r3, [r7, #7]
 80111a0:	f003 021f 	and.w	r2, r3, #31
 80111a4:	4907      	ldr	r1, [pc, #28]	; (80111c4 <__NVIC_EnableIRQ+0x38>)
 80111a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80111aa:	095b      	lsrs	r3, r3, #5
 80111ac:	2001      	movs	r0, #1
 80111ae:	fa00 f202 	lsl.w	r2, r0, r2
 80111b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80111b6:	bf00      	nop
 80111b8:	370c      	adds	r7, #12
 80111ba:	46bd      	mov	sp, r7
 80111bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c0:	4770      	bx	lr
 80111c2:	bf00      	nop
 80111c4:	e000e100 	.word	0xe000e100

080111c8 <__NVIC_DisableIRQ>:
{
 80111c8:	b480      	push	{r7}
 80111ca:	b083      	sub	sp, #12
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	4603      	mov	r3, r0
 80111d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80111d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	db10      	blt.n	80111fc <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80111da:	79fb      	ldrb	r3, [r7, #7]
 80111dc:	f003 021f 	and.w	r2, r3, #31
 80111e0:	4909      	ldr	r1, [pc, #36]	; (8011208 <__NVIC_DisableIRQ+0x40>)
 80111e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80111e6:	095b      	lsrs	r3, r3, #5
 80111e8:	2001      	movs	r0, #1
 80111ea:	fa00 f202 	lsl.w	r2, r0, r2
 80111ee:	3320      	adds	r3, #32
 80111f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80111f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80111f8:	f3bf 8f6f 	isb	sy
}
 80111fc:	bf00      	nop
 80111fe:	370c      	adds	r7, #12
 8011200:	46bd      	mov	sp, r7
 8011202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011206:	4770      	bx	lr
 8011208:	e000e100 	.word	0xe000e100

0801120c <st25r3916InitInterrupts>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
void st25r3916InitInterrupts( void )
{
 801120c:	b480      	push	{r7}
 801120e:	af00      	add	r7, sp, #0
    platformIrqST25R3916PinInitialize();
    platformIrqST25R3916SetCallback( st25r3916Isr );
    
    
    st25r3916interrupt.callback     = NULL;
 8011210:	4b08      	ldr	r3, [pc, #32]	; (8011234 <st25r3916InitInterrupts+0x28>)
 8011212:	2200      	movs	r2, #0
 8011214:	605a      	str	r2, [r3, #4]
    st25r3916interrupt.prevCallback = NULL;
 8011216:	4b07      	ldr	r3, [pc, #28]	; (8011234 <st25r3916InitInterrupts+0x28>)
 8011218:	2200      	movs	r2, #0
 801121a:	601a      	str	r2, [r3, #0]
    st25r3916interrupt.status       = ST25R3916_IRQ_MASK_NONE;
 801121c:	4b05      	ldr	r3, [pc, #20]	; (8011234 <st25r3916InitInterrupts+0x28>)
 801121e:	2200      	movs	r2, #0
 8011220:	609a      	str	r2, [r3, #8]
    st25r3916interrupt.mask         = ST25R3916_IRQ_MASK_NONE;
 8011222:	4b04      	ldr	r3, [pc, #16]	; (8011234 <st25r3916InitInterrupts+0x28>)
 8011224:	2200      	movs	r2, #0
 8011226:	60da      	str	r2, [r3, #12]
}
 8011228:	bf00      	nop
 801122a:	46bd      	mov	sp, r7
 801122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011230:	4770      	bx	lr
 8011232:	bf00      	nop
 8011234:	20000bf0 	.word	0x20000bf0

08011238 <st25r3916Isr>:


/*******************************************************************************/
void st25r3916Isr( void )
{
 8011238:	b580      	push	{r7, lr}
 801123a:	af00      	add	r7, sp, #0
    st25r3916CheckForReceivedInterrupts();
 801123c:	f000 f80c 	bl	8011258 <st25r3916CheckForReceivedInterrupts>
    
    // Check if callback is set and run it
    if( NULL != st25r3916interrupt.callback )
 8011240:	4b04      	ldr	r3, [pc, #16]	; (8011254 <st25r3916Isr+0x1c>)
 8011242:	685b      	ldr	r3, [r3, #4]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d002      	beq.n	801124e <st25r3916Isr+0x16>
    {
        st25r3916interrupt.callback();
 8011248:	4b02      	ldr	r3, [pc, #8]	; (8011254 <st25r3916Isr+0x1c>)
 801124a:	685b      	ldr	r3, [r3, #4]
 801124c:	4798      	blx	r3
    }
}
 801124e:	bf00      	nop
 8011250:	bd80      	pop	{r7, pc}
 8011252:	bf00      	nop
 8011254:	20000bf0 	.word	0x20000bf0

08011258 <st25r3916CheckForReceivedInterrupts>:


/*******************************************************************************/
void st25r3916CheckForReceivedInterrupts( void )
{
 8011258:	b580      	push	{r7, lr}
 801125a:	b082      	sub	sp, #8
 801125c:	af00      	add	r7, sp, #0
    uint8_t  iregs[ST25R3916_INT_REGS_LEN];
    uint32_t irqStatus;

    /* Initialize iregs */
    irqStatus = ST25R3916_IRQ_MASK_NONE;
 801125e:	2300      	movs	r3, #0
 8011260:	607b      	str	r3, [r7, #4]
    ST_MEMSET( iregs, (int32_t)(ST25R3916_IRQ_MASK_ALL & 0xFFU), ST25R3916_INT_REGS_LEN );
 8011262:	463b      	mov	r3, r7
 8011264:	2204      	movs	r2, #4
 8011266:	21ff      	movs	r1, #255	; 0xff
 8011268:	4618      	mov	r0, r3
 801126a:	f006 f83f 	bl	80172ec <memset>
    
    /* In case the IRQ is Edge (not Level) triggered read IRQs until done */
   while( platformGpioIsHigh( ST25R391X_INT_PORT, ST25R391X_INT_PIN ) )
 801126e:	e019      	b.n	80112a4 <st25r3916CheckForReceivedInterrupts+0x4c>
   {
       st25r3916ReadMultipleRegisters( ST25R3916_REG_IRQ_MAIN, iregs, ST25R3916_INT_REGS_LEN );
 8011270:	463b      	mov	r3, r7
 8011272:	2204      	movs	r2, #4
 8011274:	4619      	mov	r1, r3
 8011276:	201a      	movs	r0, #26
 8011278:	f7ff fd57 	bl	8010d2a <st25r3916ReadMultipleRegisters>

       irqStatus |= (uint32_t)iregs[0];
 801127c:	783b      	ldrb	r3, [r7, #0]
 801127e:	461a      	mov	r2, r3
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	4313      	orrs	r3, r2
 8011284:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[1]<<8;
 8011286:	787b      	ldrb	r3, [r7, #1]
 8011288:	021b      	lsls	r3, r3, #8
 801128a:	687a      	ldr	r2, [r7, #4]
 801128c:	4313      	orrs	r3, r2
 801128e:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[2]<<16;
 8011290:	78bb      	ldrb	r3, [r7, #2]
 8011292:	041b      	lsls	r3, r3, #16
 8011294:	687a      	ldr	r2, [r7, #4]
 8011296:	4313      	orrs	r3, r2
 8011298:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[3]<<24;
 801129a:	78fb      	ldrb	r3, [r7, #3]
 801129c:	061b      	lsls	r3, r3, #24
 801129e:	687a      	ldr	r2, [r7, #4]
 80112a0:	4313      	orrs	r3, r2
 80112a2:	607b      	str	r3, [r7, #4]
   while( platformGpioIsHigh( ST25R391X_INT_PORT, ST25R391X_INT_PIN ) )
 80112a4:	2110      	movs	r1, #16
 80112a6:	4818      	ldr	r0, [pc, #96]	; (8011308 <st25r3916CheckForReceivedInterrupts+0xb0>)
 80112a8:	f7f4 fc4c 	bl	8005b44 <HAL_GPIO_ReadPin>
 80112ac:	4603      	mov	r3, r0
 80112ae:	2b01      	cmp	r3, #1
 80112b0:	d0de      	beq.n	8011270 <st25r3916CheckForReceivedInterrupts+0x18>
   }
   
   /* Forward all interrupts, even masked ones to application */
   platformProtectST25R391xIrqStatus();
 80112b2:	4b16      	ldr	r3, [pc, #88]	; (801130c <st25r3916CheckForReceivedInterrupts+0xb4>)
 80112b4:	781b      	ldrb	r3, [r3, #0]
 80112b6:	3301      	adds	r3, #1
 80112b8:	b2da      	uxtb	r2, r3
 80112ba:	4b14      	ldr	r3, [pc, #80]	; (801130c <st25r3916CheckForReceivedInterrupts+0xb4>)
 80112bc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80112be:	f3bf 8f4f 	dsb	sy
 80112c2:	200a      	movs	r0, #10
 80112c4:	f7ff ff80 	bl	80111c8 <__NVIC_DisableIRQ>
 80112c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80112cc:	f3bf 8f6f 	isb	sy
   st25r3916interrupt.status |= irqStatus;
 80112d0:	4b0f      	ldr	r3, [pc, #60]	; (8011310 <st25r3916CheckForReceivedInterrupts+0xb8>)
 80112d2:	689a      	ldr	r2, [r3, #8]
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	4313      	orrs	r3, r2
 80112d8:	4a0d      	ldr	r2, [pc, #52]	; (8011310 <st25r3916CheckForReceivedInterrupts+0xb8>)
 80112da:	6093      	str	r3, [r2, #8]
   platformUnprotectST25R391xIrqStatus();
 80112dc:	4b0b      	ldr	r3, [pc, #44]	; (801130c <st25r3916CheckForReceivedInterrupts+0xb4>)
 80112de:	781b      	ldrb	r3, [r3, #0]
 80112e0:	3b01      	subs	r3, #1
 80112e2:	b2da      	uxtb	r2, r3
 80112e4:	4b09      	ldr	r3, [pc, #36]	; (801130c <st25r3916CheckForReceivedInterrupts+0xb4>)
 80112e6:	701a      	strb	r2, [r3, #0]
 80112e8:	4b08      	ldr	r3, [pc, #32]	; (801130c <st25r3916CheckForReceivedInterrupts+0xb4>)
 80112ea:	781b      	ldrb	r3, [r3, #0]
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d102      	bne.n	80112f6 <st25r3916CheckForReceivedInterrupts+0x9e>
 80112f0:	200a      	movs	r0, #10
 80112f2:	f7ff ff4b 	bl	801118c <__NVIC_EnableIRQ>

   /* Send an IRQ event to LED handling */
   st25r3916ledEvtIrq( st25r3916interrupt.status );
 80112f6:	4b06      	ldr	r3, [pc, #24]	; (8011310 <st25r3916CheckForReceivedInterrupts+0xb8>)
 80112f8:	689b      	ldr	r3, [r3, #8]
 80112fa:	4618      	mov	r0, r3
 80112fc:	f000 f927 	bl	801154e <st25r3916ledEvtIrq>
}
 8011300:	bf00      	nop
 8011302:	3708      	adds	r7, #8
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}
 8011308:	40020800 	.word	0x40020800
 801130c:	20000f85 	.word	0x20000f85
 8011310:	20000bf0 	.word	0x20000bf0

08011314 <st25r3916ModifyInterrupts>:


/*******************************************************************************/
void st25r3916ModifyInterrupts(uint32_t clr_mask, uint32_t set_mask)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b086      	sub	sp, #24
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
 801131c:	6039      	str	r1, [r7, #0]
    uint8_t  i;
    uint32_t old_mask;
    uint32_t new_mask;
    

    old_mask = st25r3916interrupt.mask;
 801131e:	4b1e      	ldr	r3, [pc, #120]	; (8011398 <st25r3916ModifyInterrupts+0x84>)
 8011320:	68db      	ldr	r3, [r3, #12]
 8011322:	613b      	str	r3, [r7, #16]
    new_mask = ((~old_mask & set_mask) | (old_mask & clr_mask));
 8011324:	693b      	ldr	r3, [r7, #16]
 8011326:	43da      	mvns	r2, r3
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	401a      	ands	r2, r3
 801132c:	6939      	ldr	r1, [r7, #16]
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	400b      	ands	r3, r1
 8011332:	4313      	orrs	r3, r2
 8011334:	60fb      	str	r3, [r7, #12]
    st25r3916interrupt.mask &= ~clr_mask;
 8011336:	4b18      	ldr	r3, [pc, #96]	; (8011398 <st25r3916ModifyInterrupts+0x84>)
 8011338:	68da      	ldr	r2, [r3, #12]
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	43db      	mvns	r3, r3
 801133e:	4013      	ands	r3, r2
 8011340:	4a15      	ldr	r2, [pc, #84]	; (8011398 <st25r3916ModifyInterrupts+0x84>)
 8011342:	60d3      	str	r3, [r2, #12]
    st25r3916interrupt.mask |= set_mask;
 8011344:	4b14      	ldr	r3, [pc, #80]	; (8011398 <st25r3916ModifyInterrupts+0x84>)
 8011346:	68da      	ldr	r2, [r3, #12]
 8011348:	683b      	ldr	r3, [r7, #0]
 801134a:	4313      	orrs	r3, r2
 801134c:	4a12      	ldr	r2, [pc, #72]	; (8011398 <st25r3916ModifyInterrupts+0x84>)
 801134e:	60d3      	str	r3, [r2, #12]
    
    for(i=0; i<ST25R3916_INT_REGS_LEN; i++)
 8011350:	2300      	movs	r3, #0
 8011352:	75fb      	strb	r3, [r7, #23]
 8011354:	e019      	b.n	801138a <st25r3916ModifyInterrupts+0x76>
    { 
        if( ((new_mask >> (8U*i)) & 0xFFU) == 0U )
 8011356:	7dfb      	ldrb	r3, [r7, #23]
 8011358:	00db      	lsls	r3, r3, #3
 801135a:	68fa      	ldr	r2, [r7, #12]
 801135c:	fa22 f303 	lsr.w	r3, r2, r3
 8011360:	b2db      	uxtb	r3, r3
 8011362:	2b00      	cmp	r3, #0
 8011364:	d00d      	beq.n	8011382 <st25r3916ModifyInterrupts+0x6e>
        {
            continue;
        }
        
        st25r3916WriteRegister(ST25R3916_REG_IRQ_MASK_MAIN + i, (uint8_t)((st25r3916interrupt.mask>>(8U*i)) & 0xFFU) );
 8011366:	7dfb      	ldrb	r3, [r7, #23]
 8011368:	3316      	adds	r3, #22
 801136a:	b2d8      	uxtb	r0, r3
 801136c:	4b0a      	ldr	r3, [pc, #40]	; (8011398 <st25r3916ModifyInterrupts+0x84>)
 801136e:	68da      	ldr	r2, [r3, #12]
 8011370:	7dfb      	ldrb	r3, [r7, #23]
 8011372:	00db      	lsls	r3, r3, #3
 8011374:	fa22 f303 	lsr.w	r3, r2, r3
 8011378:	b2db      	uxtb	r3, r3
 801137a:	4619      	mov	r1, r3
 801137c:	f7ff fd02 	bl	8010d84 <st25r3916WriteRegister>
 8011380:	e000      	b.n	8011384 <st25r3916ModifyInterrupts+0x70>
            continue;
 8011382:	bf00      	nop
    for(i=0; i<ST25R3916_INT_REGS_LEN; i++)
 8011384:	7dfb      	ldrb	r3, [r7, #23]
 8011386:	3301      	adds	r3, #1
 8011388:	75fb      	strb	r3, [r7, #23]
 801138a:	7dfb      	ldrb	r3, [r7, #23]
 801138c:	2b03      	cmp	r3, #3
 801138e:	d9e2      	bls.n	8011356 <st25r3916ModifyInterrupts+0x42>
    }
    return;
 8011390:	bf00      	nop
}
 8011392:	3718      	adds	r7, #24
 8011394:	46bd      	mov	sp, r7
 8011396:	bd80      	pop	{r7, pc}
 8011398:	20000bf0 	.word	0x20000bf0

0801139c <st25r3916WaitForInterruptsTimed>:


/*******************************************************************************/
uint32_t st25r3916WaitForInterruptsTimed( uint32_t mask, uint16_t tmo )
{
 801139c:	b580      	push	{r7, lr}
 801139e:	b084      	sub	sp, #16
 80113a0:	af00      	add	r7, sp, #0
 80113a2:	6078      	str	r0, [r7, #4]
 80113a4:	460b      	mov	r3, r1
 80113a6:	807b      	strh	r3, [r7, #2]
    uint32_t tmrDelay;
    uint32_t status;
    
    tmrDelay = platformTimerCreate( tmo );
 80113a8:	887b      	ldrh	r3, [r7, #2]
 80113aa:	4618      	mov	r0, r3
 80113ac:	f7f3 f9b2 	bl	8004714 <timerCalculateTimer>
 80113b0:	60f8      	str	r0, [r7, #12]
    
    /* Run until specific interrupt has happen or the timer has expired */
    do 
    {
        status = (st25r3916interrupt.status & mask);
 80113b2:	4b20      	ldr	r3, [pc, #128]	; (8011434 <st25r3916WaitForInterruptsTimed+0x98>)
 80113b4:	689b      	ldr	r3, [r3, #8]
 80113b6:	687a      	ldr	r2, [r7, #4]
 80113b8:	4013      	ands	r3, r2
 80113ba:	60bb      	str	r3, [r7, #8]
    } while( ( !platformTimerIsExpired( tmrDelay ) || (tmo == 0U)) && (status == 0U) );
 80113bc:	68f8      	ldr	r0, [r7, #12]
 80113be:	f7f3 f9b7 	bl	8004730 <timerIsExpired>
 80113c2:	4603      	mov	r3, r0
 80113c4:	f083 0301 	eor.w	r3, r3, #1
 80113c8:	b2db      	uxtb	r3, r3
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d102      	bne.n	80113d4 <st25r3916WaitForInterruptsTimed+0x38>
 80113ce:	887b      	ldrh	r3, [r7, #2]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d102      	bne.n	80113da <st25r3916WaitForInterruptsTimed+0x3e>
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d0eb      	beq.n	80113b2 <st25r3916WaitForInterruptsTimed+0x16>

    status = st25r3916interrupt.status & mask;
 80113da:	4b16      	ldr	r3, [pc, #88]	; (8011434 <st25r3916WaitForInterruptsTimed+0x98>)
 80113dc:	689b      	ldr	r3, [r3, #8]
 80113de:	687a      	ldr	r2, [r7, #4]
 80113e0:	4013      	ands	r3, r2
 80113e2:	60bb      	str	r3, [r7, #8]
    
    platformProtectST25R391xIrqStatus();
 80113e4:	4b14      	ldr	r3, [pc, #80]	; (8011438 <st25r3916WaitForInterruptsTimed+0x9c>)
 80113e6:	781b      	ldrb	r3, [r3, #0]
 80113e8:	3301      	adds	r3, #1
 80113ea:	b2da      	uxtb	r2, r3
 80113ec:	4b12      	ldr	r3, [pc, #72]	; (8011438 <st25r3916WaitForInterruptsTimed+0x9c>)
 80113ee:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80113f0:	f3bf 8f4f 	dsb	sy
 80113f4:	200a      	movs	r0, #10
 80113f6:	f7ff fee7 	bl	80111c8 <__NVIC_DisableIRQ>
 80113fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80113fe:	f3bf 8f6f 	isb	sy
    st25r3916interrupt.status &= ~status;
 8011402:	4b0c      	ldr	r3, [pc, #48]	; (8011434 <st25r3916WaitForInterruptsTimed+0x98>)
 8011404:	689a      	ldr	r2, [r3, #8]
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	43db      	mvns	r3, r3
 801140a:	4013      	ands	r3, r2
 801140c:	4a09      	ldr	r2, [pc, #36]	; (8011434 <st25r3916WaitForInterruptsTimed+0x98>)
 801140e:	6093      	str	r3, [r2, #8]
    platformUnprotectST25R391xIrqStatus();
 8011410:	4b09      	ldr	r3, [pc, #36]	; (8011438 <st25r3916WaitForInterruptsTimed+0x9c>)
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	3b01      	subs	r3, #1
 8011416:	b2da      	uxtb	r2, r3
 8011418:	4b07      	ldr	r3, [pc, #28]	; (8011438 <st25r3916WaitForInterruptsTimed+0x9c>)
 801141a:	701a      	strb	r2, [r3, #0]
 801141c:	4b06      	ldr	r3, [pc, #24]	; (8011438 <st25r3916WaitForInterruptsTimed+0x9c>)
 801141e:	781b      	ldrb	r3, [r3, #0]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d102      	bne.n	801142a <st25r3916WaitForInterruptsTimed+0x8e>
 8011424:	200a      	movs	r0, #10
 8011426:	f7ff feb1 	bl	801118c <__NVIC_EnableIRQ>
    
    return status;
 801142a:	68bb      	ldr	r3, [r7, #8]
}
 801142c:	4618      	mov	r0, r3
 801142e:	3710      	adds	r7, #16
 8011430:	46bd      	mov	sp, r7
 8011432:	bd80      	pop	{r7, pc}
 8011434:	20000bf0 	.word	0x20000bf0
 8011438:	20000f85 	.word	0x20000f85

0801143c <st25r3916GetInterrupt>:


/*******************************************************************************/
uint32_t st25r3916GetInterrupt( uint32_t mask )
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b084      	sub	sp, #16
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
    uint32_t irqs;

    irqs = (st25r3916interrupt.status & mask);
 8011444:	4b17      	ldr	r3, [pc, #92]	; (80114a4 <st25r3916GetInterrupt+0x68>)
 8011446:	689b      	ldr	r3, [r3, #8]
 8011448:	687a      	ldr	r2, [r7, #4]
 801144a:	4013      	ands	r3, r2
 801144c:	60fb      	str	r3, [r7, #12]
    if(irqs != ST25R3916_IRQ_MASK_NONE)
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d022      	beq.n	801149a <st25r3916GetInterrupt+0x5e>
    {
        platformProtectST25R391xIrqStatus();
 8011454:	4b14      	ldr	r3, [pc, #80]	; (80114a8 <st25r3916GetInterrupt+0x6c>)
 8011456:	781b      	ldrb	r3, [r3, #0]
 8011458:	3301      	adds	r3, #1
 801145a:	b2da      	uxtb	r2, r3
 801145c:	4b12      	ldr	r3, [pc, #72]	; (80114a8 <st25r3916GetInterrupt+0x6c>)
 801145e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8011460:	f3bf 8f4f 	dsb	sy
 8011464:	200a      	movs	r0, #10
 8011466:	f7ff feaf 	bl	80111c8 <__NVIC_DisableIRQ>
 801146a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 801146e:	f3bf 8f6f 	isb	sy
        st25r3916interrupt.status &= ~irqs;
 8011472:	4b0c      	ldr	r3, [pc, #48]	; (80114a4 <st25r3916GetInterrupt+0x68>)
 8011474:	689a      	ldr	r2, [r3, #8]
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	43db      	mvns	r3, r3
 801147a:	4013      	ands	r3, r2
 801147c:	4a09      	ldr	r2, [pc, #36]	; (80114a4 <st25r3916GetInterrupt+0x68>)
 801147e:	6093      	str	r3, [r2, #8]
        platformUnprotectST25R391xIrqStatus();
 8011480:	4b09      	ldr	r3, [pc, #36]	; (80114a8 <st25r3916GetInterrupt+0x6c>)
 8011482:	781b      	ldrb	r3, [r3, #0]
 8011484:	3b01      	subs	r3, #1
 8011486:	b2da      	uxtb	r2, r3
 8011488:	4b07      	ldr	r3, [pc, #28]	; (80114a8 <st25r3916GetInterrupt+0x6c>)
 801148a:	701a      	strb	r2, [r3, #0]
 801148c:	4b06      	ldr	r3, [pc, #24]	; (80114a8 <st25r3916GetInterrupt+0x6c>)
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d102      	bne.n	801149a <st25r3916GetInterrupt+0x5e>
 8011494:	200a      	movs	r0, #10
 8011496:	f7ff fe79 	bl	801118c <__NVIC_EnableIRQ>
    }

    return irqs;
 801149a:	68fb      	ldr	r3, [r7, #12]
}
 801149c:	4618      	mov	r0, r3
 801149e:	3710      	adds	r7, #16
 80114a0:	46bd      	mov	sp, r7
 80114a2:	bd80      	pop	{r7, pc}
 80114a4:	20000bf0 	.word	0x20000bf0
 80114a8:	20000f85 	.word	0x20000f85

080114ac <st25r3916EnableInterrupts>:
}


/*******************************************************************************/
void st25r3916EnableInterrupts(uint32_t mask)
{
 80114ac:	b580      	push	{r7, lr}
 80114ae:	b082      	sub	sp, #8
 80114b0:	af00      	add	r7, sp, #0
 80114b2:	6078      	str	r0, [r7, #4]
    st25r3916ModifyInterrupts(mask, 0);
 80114b4:	2100      	movs	r1, #0
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f7ff ff2c 	bl	8011314 <st25r3916ModifyInterrupts>
}
 80114bc:	bf00      	nop
 80114be:	3708      	adds	r7, #8
 80114c0:	46bd      	mov	sp, r7
 80114c2:	bd80      	pop	{r7, pc}

080114c4 <st25r3916DisableInterrupts>:


/*******************************************************************************/
void st25r3916DisableInterrupts(uint32_t mask)
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b082      	sub	sp, #8
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
    st25r3916ModifyInterrupts(0, mask);
 80114cc:	6879      	ldr	r1, [r7, #4]
 80114ce:	2000      	movs	r0, #0
 80114d0:	f7ff ff20 	bl	8011314 <st25r3916ModifyInterrupts>
}
 80114d4:	bf00      	nop
 80114d6:	3708      	adds	r7, #8
 80114d8:	46bd      	mov	sp, r7
 80114da:	bd80      	pop	{r7, pc}

080114dc <st25r3916ClearInterrupts>:

/*******************************************************************************/
void st25r3916ClearInterrupts( void )
{
 80114dc:	b580      	push	{r7, lr}
 80114de:	b082      	sub	sp, #8
 80114e0:	af00      	add	r7, sp, #0
    uint8_t iregs[ST25R3916_INT_REGS_LEN];

    st25r3916ReadMultipleRegisters(ST25R3916_REG_IRQ_MAIN, iregs, ST25R3916_INT_REGS_LEN);
 80114e2:	1d3b      	adds	r3, r7, #4
 80114e4:	2204      	movs	r2, #4
 80114e6:	4619      	mov	r1, r3
 80114e8:	201a      	movs	r0, #26
 80114ea:	f7ff fc1e 	bl	8010d2a <st25r3916ReadMultipleRegisters>

    platformProtectST25R391xIrqStatus();
 80114ee:	4b12      	ldr	r3, [pc, #72]	; (8011538 <st25r3916ClearInterrupts+0x5c>)
 80114f0:	781b      	ldrb	r3, [r3, #0]
 80114f2:	3301      	adds	r3, #1
 80114f4:	b2da      	uxtb	r2, r3
 80114f6:	4b10      	ldr	r3, [pc, #64]	; (8011538 <st25r3916ClearInterrupts+0x5c>)
 80114f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80114fa:	f3bf 8f4f 	dsb	sy
 80114fe:	200a      	movs	r0, #10
 8011500:	f7ff fe62 	bl	80111c8 <__NVIC_DisableIRQ>
 8011504:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8011508:	f3bf 8f6f 	isb	sy
    st25r3916interrupt.status = ST25R3916_IRQ_MASK_NONE;
 801150c:	4b0b      	ldr	r3, [pc, #44]	; (801153c <st25r3916ClearInterrupts+0x60>)
 801150e:	2200      	movs	r2, #0
 8011510:	609a      	str	r2, [r3, #8]
    platformUnprotectST25R391xIrqStatus();
 8011512:	4b09      	ldr	r3, [pc, #36]	; (8011538 <st25r3916ClearInterrupts+0x5c>)
 8011514:	781b      	ldrb	r3, [r3, #0]
 8011516:	3b01      	subs	r3, #1
 8011518:	b2da      	uxtb	r2, r3
 801151a:	4b07      	ldr	r3, [pc, #28]	; (8011538 <st25r3916ClearInterrupts+0x5c>)
 801151c:	701a      	strb	r2, [r3, #0]
 801151e:	4b06      	ldr	r3, [pc, #24]	; (8011538 <st25r3916ClearInterrupts+0x5c>)
 8011520:	781b      	ldrb	r3, [r3, #0]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d103      	bne.n	801152e <st25r3916ClearInterrupts+0x52>
 8011526:	200a      	movs	r0, #10
 8011528:	f7ff fe30 	bl	801118c <__NVIC_EnableIRQ>
    return;
 801152c:	bf00      	nop
 801152e:	bf00      	nop
}
 8011530:	3708      	adds	r7, #8
 8011532:	46bd      	mov	sp, r7
 8011534:	bd80      	pop	{r7, pc}
 8011536:	bf00      	nop
 8011538:	20000f85 	.word	0x20000f85
 801153c:	20000bf0 	.word	0x20000bf0

08011540 <st25r3916ledInit>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

void st25r3916ledInit( void )
{
 8011540:	b480      	push	{r7}
 8011542:	af00      	add	r7, sp, #0
    /* Initialize LEDs if existing and defined */
    platformLedsInitialize();
    
    st25r3916ledRxOff();
    st25r3916ledFieldOff();
}
 8011544:	bf00      	nop
 8011546:	46bd      	mov	sp, r7
 8011548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801154c:	4770      	bx	lr

0801154e <st25r3916ledEvtIrq>:


/*******************************************************************************/
void st25r3916ledEvtIrq( uint32_t irqs )
{
 801154e:	b480      	push	{r7}
 8011550:	b083      	sub	sp, #12
 8011552:	af00      	add	r7, sp, #0
 8011554:	6078      	str	r0, [r7, #4]
    if( (irqs & (ST25R3916_IRQ_MASK_RXE  | ST25R3916_IRQ_MASK_NRE    | ST25R3916_IRQ_MASK_RX_REST | ST25R3916_IRQ_MASK_RXE_PTA |                                                 
                 ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_WU_F    | ST25R3916_IRQ_MASK_RFU2)   ) != 0U ) 
    {
        st25r3916ledRxOff();
    }
}
 8011556:	bf00      	nop
 8011558:	370c      	adds	r7, #12
 801155a:	46bd      	mov	sp, r7
 801155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011560:	4770      	bx	lr

08011562 <st25r3916ledEvtWrReg>:


/*******************************************************************************/
void st25r3916ledEvtWrReg( uint8_t reg, uint8_t val )
{
 8011562:	b480      	push	{r7}
 8011564:	b083      	sub	sp, #12
 8011566:	af00      	add	r7, sp, #0
 8011568:	4603      	mov	r3, r0
 801156a:	460a      	mov	r2, r1
 801156c:	71fb      	strb	r3, [r7, #7]
 801156e:	4613      	mov	r3, r2
 8011570:	71bb      	strb	r3, [r7, #6]
    if( reg == ST25R3916_REG_OP_CONTROL )
 8011572:	79fb      	ldrb	r3, [r7, #7]
 8011574:	2b02      	cmp	r3, #2
        else
        {
            st25r3916ledFieldOff();
        }
    }
}
 8011576:	bf00      	nop
 8011578:	370c      	adds	r7, #12
 801157a:	46bd      	mov	sp, r7
 801157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011580:	4770      	bx	lr

08011582 <st25r3916ledEvtWrMultiReg>:


/*******************************************************************************/
void st25r3916ledEvtWrMultiReg( uint8_t reg, const uint8_t* vals, uint8_t len )
{
 8011582:	b580      	push	{r7, lr}
 8011584:	b084      	sub	sp, #16
 8011586:	af00      	add	r7, sp, #0
 8011588:	4603      	mov	r3, r0
 801158a:	6039      	str	r1, [r7, #0]
 801158c:	71fb      	strb	r3, [r7, #7]
 801158e:	4613      	mov	r3, r2
 8011590:	71bb      	strb	r3, [r7, #6]
    uint8_t i;
    
    for(i=0; i<(len); i++)
 8011592:	2300      	movs	r3, #0
 8011594:	73fb      	strb	r3, [r7, #15]
 8011596:	e00d      	b.n	80115b4 <st25r3916ledEvtWrMultiReg+0x32>
    {
        st25r3916ledEvtWrReg( (reg+i), vals[i] );
 8011598:	79fa      	ldrb	r2, [r7, #7]
 801159a:	7bfb      	ldrb	r3, [r7, #15]
 801159c:	4413      	add	r3, r2
 801159e:	b2d8      	uxtb	r0, r3
 80115a0:	7bfb      	ldrb	r3, [r7, #15]
 80115a2:	683a      	ldr	r2, [r7, #0]
 80115a4:	4413      	add	r3, r2
 80115a6:	781b      	ldrb	r3, [r3, #0]
 80115a8:	4619      	mov	r1, r3
 80115aa:	f7ff ffda 	bl	8011562 <st25r3916ledEvtWrReg>
    for(i=0; i<(len); i++)
 80115ae:	7bfb      	ldrb	r3, [r7, #15]
 80115b0:	3301      	adds	r3, #1
 80115b2:	73fb      	strb	r3, [r7, #15]
 80115b4:	7bfa      	ldrb	r2, [r7, #15]
 80115b6:	79bb      	ldrb	r3, [r7, #6]
 80115b8:	429a      	cmp	r2, r3
 80115ba:	d3ed      	bcc.n	8011598 <st25r3916ledEvtWrMultiReg+0x16>
    }
}
 80115bc:	bf00      	nop
 80115be:	3710      	adds	r7, #16
 80115c0:	46bd      	mov	sp, r7
 80115c2:	bd80      	pop	{r7, pc}

080115c4 <st25r3916ledEvtCmd>:


/*******************************************************************************/
void st25r3916ledEvtCmd( uint8_t cmd )
{
 80115c4:	b480      	push	{r7}
 80115c6:	b083      	sub	sp, #12
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	4603      	mov	r3, r0
 80115cc:	71fb      	strb	r3, [r7, #7]
    if( cmd == ST25R3916_CMD_SET_DEFAULT )
    {
        st25r3916ledFieldOff();
        st25r3916ledRxOff();
    }
}
 80115ce:	bf00      	nop
 80115d0:	370c      	adds	r7, #12
 80115d2:	46bd      	mov	sp, r7
 80115d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d8:	4770      	bx	lr

080115da <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80115da:	b580      	push	{r7, lr}
 80115dc:	b084      	sub	sp, #16
 80115de:	af00      	add	r7, sp, #0
 80115e0:	6078      	str	r0, [r7, #4]
 80115e2:	460b      	mov	r3, r1
 80115e4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80115e6:	2300      	movs	r3, #0
 80115e8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	7c1b      	ldrb	r3, [r3, #16]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d115      	bne.n	801161e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80115f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80115f6:	2202      	movs	r2, #2
 80115f8:	2181      	movs	r1, #129	; 0x81
 80115fa:	6878      	ldr	r0, [r7, #4]
 80115fc:	f005 fccf 	bl	8016f9e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	2201      	movs	r2, #1
 8011604:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011606:	f44f 7300 	mov.w	r3, #512	; 0x200
 801160a:	2202      	movs	r2, #2
 801160c:	2101      	movs	r1, #1
 801160e:	6878      	ldr	r0, [r7, #4]
 8011610:	f005 fcc5 	bl	8016f9e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	2201      	movs	r2, #1
 8011618:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 801161c:	e012      	b.n	8011644 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801161e:	2340      	movs	r3, #64	; 0x40
 8011620:	2202      	movs	r2, #2
 8011622:	2181      	movs	r1, #129	; 0x81
 8011624:	6878      	ldr	r0, [r7, #4]
 8011626:	f005 fcba 	bl	8016f9e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	2201      	movs	r2, #1
 801162e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011630:	2340      	movs	r3, #64	; 0x40
 8011632:	2202      	movs	r2, #2
 8011634:	2101      	movs	r1, #1
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f005 fcb1 	bl	8016f9e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	2201      	movs	r2, #1
 8011640:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011644:	2308      	movs	r3, #8
 8011646:	2203      	movs	r2, #3
 8011648:	2182      	movs	r1, #130	; 0x82
 801164a:	6878      	ldr	r0, [r7, #4]
 801164c:	f005 fca7 	bl	8016f9e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2201      	movs	r2, #1
 8011654:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8011656:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801165a:	f005 fe1d 	bl	8017298 <malloc>
 801165e:	4603      	mov	r3, r0
 8011660:	461a      	mov	r2, r3
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 801166e:	2b00      	cmp	r3, #0
 8011670:	d102      	bne.n	8011678 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8011672:	2301      	movs	r3, #1
 8011674:	73fb      	strb	r3, [r7, #15]
 8011676:	e026      	b.n	80116c6 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 801167e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	2200      	movs	r2, #0
 801168e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	2200      	movs	r2, #0
 8011696:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	7c1b      	ldrb	r3, [r3, #16]
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d109      	bne.n	80116b6 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80116a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80116ac:	2101      	movs	r1, #1
 80116ae:	6878      	ldr	r0, [r7, #4]
 80116b0:	f005 fd66 	bl	8017180 <USBD_LL_PrepareReceive>
 80116b4:	e007      	b.n	80116c6 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80116bc:	2340      	movs	r3, #64	; 0x40
 80116be:	2101      	movs	r1, #1
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f005 fd5d 	bl	8017180 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80116c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80116c8:	4618      	mov	r0, r3
 80116ca:	3710      	adds	r7, #16
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}

080116d0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b084      	sub	sp, #16
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	6078      	str	r0, [r7, #4]
 80116d8:	460b      	mov	r3, r1
 80116da:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80116dc:	2300      	movs	r3, #0
 80116de:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80116e0:	2181      	movs	r1, #129	; 0x81
 80116e2:	6878      	ldr	r0, [r7, #4]
 80116e4:	f005 fc81 	bl	8016fea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	2200      	movs	r2, #0
 80116ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80116ee:	2101      	movs	r1, #1
 80116f0:	6878      	ldr	r0, [r7, #4]
 80116f2:	f005 fc7a 	bl	8016fea <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2200      	movs	r2, #0
 80116fa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80116fe:	2182      	movs	r1, #130	; 0x82
 8011700:	6878      	ldr	r0, [r7, #4]
 8011702:	f005 fc72 	bl	8016fea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	2200      	movs	r2, #0
 801170a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011712:	2b00      	cmp	r3, #0
 8011714:	d00e      	beq.n	8011734 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011726:	4618      	mov	r0, r3
 8011728:	f005 fdbe 	bl	80172a8 <free>
    pdev->pClassData = NULL;
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	2200      	movs	r2, #0
 8011730:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 8011734:	7bfb      	ldrb	r3, [r7, #15]
}
 8011736:	4618      	mov	r0, r3
 8011738:	3710      	adds	r7, #16
 801173a:	46bd      	mov	sp, r7
 801173c:	bd80      	pop	{r7, pc}

0801173e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 801173e:	b580      	push	{r7, lr}
 8011740:	b086      	sub	sp, #24
 8011742:	af00      	add	r7, sp, #0
 8011744:	6078      	str	r0, [r7, #4]
 8011746:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 801174e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8011750:	2300      	movs	r3, #0
 8011752:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8011754:	2300      	movs	r3, #0
 8011756:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8011758:	2300      	movs	r3, #0
 801175a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	781b      	ldrb	r3, [r3, #0]
 8011760:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011764:	2b00      	cmp	r3, #0
 8011766:	d039      	beq.n	80117dc <USBD_CDC_Setup+0x9e>
 8011768:	2b20      	cmp	r3, #32
 801176a:	d17c      	bne.n	8011866 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	88db      	ldrh	r3, [r3, #6]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d029      	beq.n	80117c8 <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 8011774:	683b      	ldr	r3, [r7, #0]
 8011776:	781b      	ldrb	r3, [r3, #0]
 8011778:	b25b      	sxtb	r3, r3
 801177a:	2b00      	cmp	r3, #0
 801177c:	da11      	bge.n	80117a2 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011784:	689b      	ldr	r3, [r3, #8]
 8011786:	683a      	ldr	r2, [r7, #0]
 8011788:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 801178a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801178c:	683a      	ldr	r2, [r7, #0]
 801178e:	88d2      	ldrh	r2, [r2, #6]
 8011790:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8011792:	6939      	ldr	r1, [r7, #16]
 8011794:	683b      	ldr	r3, [r7, #0]
 8011796:	88db      	ldrh	r3, [r3, #6]
 8011798:	461a      	mov	r2, r3
 801179a:	6878      	ldr	r0, [r7, #4]
 801179c:	f001 f9ca 	bl	8012b34 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 80117a0:	e068      	b.n	8011874 <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	785a      	ldrb	r2, [r3, #1]
 80117a6:	693b      	ldr	r3, [r7, #16]
 80117a8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 80117ac:	683b      	ldr	r3, [r7, #0]
 80117ae:	88db      	ldrh	r3, [r3, #6]
 80117b0:	b2da      	uxtb	r2, r3
 80117b2:	693b      	ldr	r3, [r7, #16]
 80117b4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80117b8:	6939      	ldr	r1, [r7, #16]
 80117ba:	683b      	ldr	r3, [r7, #0]
 80117bc:	88db      	ldrh	r3, [r3, #6]
 80117be:	461a      	mov	r2, r3
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f001 f9e5 	bl	8012b90 <USBD_CtlPrepareRx>
    break;
 80117c6:	e055      	b.n	8011874 <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80117ce:	689b      	ldr	r3, [r3, #8]
 80117d0:	683a      	ldr	r2, [r7, #0]
 80117d2:	7850      	ldrb	r0, [r2, #1]
 80117d4:	2200      	movs	r2, #0
 80117d6:	6839      	ldr	r1, [r7, #0]
 80117d8:	4798      	blx	r3
    break;
 80117da:	e04b      	b.n	8011874 <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	785b      	ldrb	r3, [r3, #1]
 80117e0:	2b0a      	cmp	r3, #10
 80117e2:	d017      	beq.n	8011814 <USBD_CDC_Setup+0xd6>
 80117e4:	2b0b      	cmp	r3, #11
 80117e6:	d029      	beq.n	801183c <USBD_CDC_Setup+0xfe>
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d133      	bne.n	8011854 <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80117f2:	2b03      	cmp	r3, #3
 80117f4:	d107      	bne.n	8011806 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 80117f6:	f107 030c 	add.w	r3, r7, #12
 80117fa:	2202      	movs	r2, #2
 80117fc:	4619      	mov	r1, r3
 80117fe:	6878      	ldr	r0, [r7, #4]
 8011800:	f001 f998 	bl	8012b34 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8011804:	e02e      	b.n	8011864 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 8011806:	6839      	ldr	r1, [r7, #0]
 8011808:	6878      	ldr	r0, [r7, #4]
 801180a:	f001 f928 	bl	8012a5e <USBD_CtlError>
			  ret = USBD_FAIL;
 801180e:	2302      	movs	r3, #2
 8011810:	75fb      	strb	r3, [r7, #23]
      break;
 8011812:	e027      	b.n	8011864 <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 801181a:	2b03      	cmp	r3, #3
 801181c:	d107      	bne.n	801182e <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 801181e:	f107 030f 	add.w	r3, r7, #15
 8011822:	2201      	movs	r2, #1
 8011824:	4619      	mov	r1, r3
 8011826:	6878      	ldr	r0, [r7, #4]
 8011828:	f001 f984 	bl	8012b34 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 801182c:	e01a      	b.n	8011864 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 801182e:	6839      	ldr	r1, [r7, #0]
 8011830:	6878      	ldr	r0, [r7, #4]
 8011832:	f001 f914 	bl	8012a5e <USBD_CtlError>
			  ret = USBD_FAIL;
 8011836:	2302      	movs	r3, #2
 8011838:	75fb      	strb	r3, [r7, #23]
      break;
 801183a:	e013      	b.n	8011864 <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8011842:	2b03      	cmp	r3, #3
 8011844:	d00d      	beq.n	8011862 <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 8011846:	6839      	ldr	r1, [r7, #0]
 8011848:	6878      	ldr	r0, [r7, #4]
 801184a:	f001 f908 	bl	8012a5e <USBD_CtlError>
			  ret = USBD_FAIL;
 801184e:	2302      	movs	r3, #2
 8011850:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8011852:	e006      	b.n	8011862 <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 8011854:	6839      	ldr	r1, [r7, #0]
 8011856:	6878      	ldr	r0, [r7, #4]
 8011858:	f001 f901 	bl	8012a5e <USBD_CtlError>
      ret = USBD_FAIL;
 801185c:	2302      	movs	r3, #2
 801185e:	75fb      	strb	r3, [r7, #23]
      break;
 8011860:	e000      	b.n	8011864 <USBD_CDC_Setup+0x126>
      break;
 8011862:	bf00      	nop
    }
    break;
 8011864:	e006      	b.n	8011874 <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 8011866:	6839      	ldr	r1, [r7, #0]
 8011868:	6878      	ldr	r0, [r7, #4]
 801186a:	f001 f8f8 	bl	8012a5e <USBD_CtlError>
    ret = USBD_FAIL;
 801186e:	2302      	movs	r3, #2
 8011870:	75fb      	strb	r3, [r7, #23]
    break;
 8011872:	bf00      	nop
  }

  return ret;
 8011874:	7dfb      	ldrb	r3, [r7, #23]
}
 8011876:	4618      	mov	r0, r3
 8011878:	3718      	adds	r7, #24
 801187a:	46bd      	mov	sp, r7
 801187c:	bd80      	pop	{r7, pc}

0801187e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801187e:	b580      	push	{r7, lr}
 8011880:	b084      	sub	sp, #16
 8011882:	af00      	add	r7, sp, #0
 8011884:	6078      	str	r0, [r7, #4]
 8011886:	460b      	mov	r3, r1
 8011888:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011890:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011898:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d03a      	beq.n	801191a <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80118a4:	78fa      	ldrb	r2, [r7, #3]
 80118a6:	6879      	ldr	r1, [r7, #4]
 80118a8:	4613      	mov	r3, r2
 80118aa:	009b      	lsls	r3, r3, #2
 80118ac:	4413      	add	r3, r2
 80118ae:	009b      	lsls	r3, r3, #2
 80118b0:	440b      	add	r3, r1
 80118b2:	331c      	adds	r3, #28
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d029      	beq.n	801190e <USBD_CDC_DataIn+0x90>
 80118ba:	78fa      	ldrb	r2, [r7, #3]
 80118bc:	6879      	ldr	r1, [r7, #4]
 80118be:	4613      	mov	r3, r2
 80118c0:	009b      	lsls	r3, r3, #2
 80118c2:	4413      	add	r3, r2
 80118c4:	009b      	lsls	r3, r3, #2
 80118c6:	440b      	add	r3, r1
 80118c8:	331c      	adds	r3, #28
 80118ca:	681a      	ldr	r2, [r3, #0]
 80118cc:	78f9      	ldrb	r1, [r7, #3]
 80118ce:	68b8      	ldr	r0, [r7, #8]
 80118d0:	460b      	mov	r3, r1
 80118d2:	00db      	lsls	r3, r3, #3
 80118d4:	1a5b      	subs	r3, r3, r1
 80118d6:	009b      	lsls	r3, r3, #2
 80118d8:	4403      	add	r3, r0
 80118da:	3344      	adds	r3, #68	; 0x44
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	fbb2 f1f3 	udiv	r1, r2, r3
 80118e2:	fb03 f301 	mul.w	r3, r3, r1
 80118e6:	1ad3      	subs	r3, r2, r3
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d110      	bne.n	801190e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80118ec:	78fa      	ldrb	r2, [r7, #3]
 80118ee:	6879      	ldr	r1, [r7, #4]
 80118f0:	4613      	mov	r3, r2
 80118f2:	009b      	lsls	r3, r3, #2
 80118f4:	4413      	add	r3, r2
 80118f6:	009b      	lsls	r3, r3, #2
 80118f8:	440b      	add	r3, r1
 80118fa:	331c      	adds	r3, #28
 80118fc:	2200      	movs	r2, #0
 80118fe:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8011900:	78f9      	ldrb	r1, [r7, #3]
 8011902:	2300      	movs	r3, #0
 8011904:	2200      	movs	r2, #0
 8011906:	6878      	ldr	r0, [r7, #4]
 8011908:	f005 fc17 	bl	801713a <USBD_LL_Transmit>
 801190c:	e003      	b.n	8011916 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	2200      	movs	r2, #0
 8011912:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8011916:	2300      	movs	r3, #0
 8011918:	e000      	b.n	801191c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 801191a:	2302      	movs	r3, #2
  }
}
 801191c:	4618      	mov	r0, r3
 801191e:	3710      	adds	r7, #16
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}

08011924 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b084      	sub	sp, #16
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	460b      	mov	r3, r1
 801192e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011936:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8011938:	78fb      	ldrb	r3, [r7, #3]
 801193a:	4619      	mov	r1, r3
 801193c:	6878      	ldr	r0, [r7, #4]
 801193e:	f005 fc42 	bl	80171c6 <USBD_LL_GetRxDataSize>
 8011942:	4602      	mov	r2, r0
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011950:	2b00      	cmp	r3, #0
 8011952:	d00d      	beq.n	8011970 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801195a:	68db      	ldr	r3, [r3, #12]
 801195c:	68fa      	ldr	r2, [r7, #12]
 801195e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011962:	68fa      	ldr	r2, [r7, #12]
 8011964:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011968:	4611      	mov	r1, r2
 801196a:	4798      	blx	r3

    return USBD_OK;
 801196c:	2300      	movs	r3, #0
 801196e:	e000      	b.n	8011972 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8011970:	2302      	movs	r3, #2
  }
}
 8011972:	4618      	mov	r0, r3
 8011974:	3710      	adds	r7, #16
 8011976:	46bd      	mov	sp, r7
 8011978:	bd80      	pop	{r7, pc}

0801197a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 801197a:	b580      	push	{r7, lr}
 801197c:	b084      	sub	sp, #16
 801197e:	af00      	add	r7, sp, #0
 8011980:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011988:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011990:	2b00      	cmp	r3, #0
 8011992:	d015      	beq.n	80119c0 <USBD_CDC_EP0_RxReady+0x46>
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801199a:	2bff      	cmp	r3, #255	; 0xff
 801199c:	d010      	beq.n	80119c0 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80119a4:	689b      	ldr	r3, [r3, #8]
 80119a6:	68fa      	ldr	r2, [r7, #12]
 80119a8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80119ac:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80119ae:	68fa      	ldr	r2, [r7, #12]
 80119b0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80119b4:	b292      	uxth	r2, r2
 80119b6:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	22ff      	movs	r2, #255	; 0xff
 80119bc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80119c0:	2300      	movs	r3, #0
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	3710      	adds	r7, #16
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}
	...

080119cc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 80119cc:	b480      	push	{r7}
 80119ce:	b083      	sub	sp, #12
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2243      	movs	r2, #67	; 0x43
 80119d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80119da:	4b03      	ldr	r3, [pc, #12]	; (80119e8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80119dc:	4618      	mov	r0, r3
 80119de:	370c      	adds	r7, #12
 80119e0:	46bd      	mov	sp, r7
 80119e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e6:	4770      	bx	lr
 80119e8:	200000e4 	.word	0x200000e4

080119ec <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 80119ec:	b480      	push	{r7}
 80119ee:	b083      	sub	sp, #12
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2243      	movs	r2, #67	; 0x43
 80119f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80119fa:	4b03      	ldr	r3, [pc, #12]	; (8011a08 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80119fc:	4618      	mov	r0, r3
 80119fe:	370c      	adds	r7, #12
 8011a00:	46bd      	mov	sp, r7
 8011a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a06:	4770      	bx	lr
 8011a08:	200000a0 	.word	0x200000a0

08011a0c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8011a0c:	b480      	push	{r7}
 8011a0e:	b083      	sub	sp, #12
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2243      	movs	r2, #67	; 0x43
 8011a18:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8011a1a:	4b03      	ldr	r3, [pc, #12]	; (8011a28 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	370c      	adds	r7, #12
 8011a20:	46bd      	mov	sp, r7
 8011a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a26:	4770      	bx	lr
 8011a28:	20000128 	.word	0x20000128

08011a2c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8011a2c:	b480      	push	{r7}
 8011a2e:	b083      	sub	sp, #12
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	220a      	movs	r2, #10
 8011a38:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8011a3a:	4b03      	ldr	r3, [pc, #12]	; (8011a48 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	370c      	adds	r7, #12
 8011a40:	46bd      	mov	sp, r7
 8011a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a46:	4770      	bx	lr
 8011a48:	2000005c 	.word	0x2000005c

08011a4c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 8011a4c:	b480      	push	{r7}
 8011a4e:	b085      	sub	sp, #20
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	6078      	str	r0, [r7, #4]
 8011a54:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8011a56:	2302      	movs	r3, #2
 8011a58:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 8011a5a:	683b      	ldr	r3, [r7, #0]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d005      	beq.n	8011a6c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	683a      	ldr	r2, [r7, #0]
 8011a64:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 8011a68:	2300      	movs	r3, #0
 8011a6a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a6e:	4618      	mov	r0, r3
 8011a70:	3714      	adds	r7, #20
 8011a72:	46bd      	mov	sp, r7
 8011a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a78:	4770      	bx	lr

08011a7a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8011a7a:	b480      	push	{r7}
 8011a7c:	b087      	sub	sp, #28
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	60f8      	str	r0, [r7, #12]
 8011a82:	60b9      	str	r1, [r7, #8]
 8011a84:	4613      	mov	r3, r2
 8011a86:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011a8e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8011a90:	697b      	ldr	r3, [r7, #20]
 8011a92:	68ba      	ldr	r2, [r7, #8]
 8011a94:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011a98:	88fa      	ldrh	r2, [r7, #6]
 8011a9a:	697b      	ldr	r3, [r7, #20]
 8011a9c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8011aa0:	2300      	movs	r3, #0
}
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	371c      	adds	r7, #28
 8011aa6:	46bd      	mov	sp, r7
 8011aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aac:	4770      	bx	lr

08011aae <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8011aae:	b480      	push	{r7}
 8011ab0:	b085      	sub	sp, #20
 8011ab2:	af00      	add	r7, sp, #0
 8011ab4:	6078      	str	r0, [r7, #4]
 8011ab6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011abe:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	683a      	ldr	r2, [r7, #0]
 8011ac4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8011ac8:	2300      	movs	r3, #0
}
 8011aca:	4618      	mov	r0, r3
 8011acc:	3714      	adds	r7, #20
 8011ace:	46bd      	mov	sp, r7
 8011ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad4:	4770      	bx	lr

08011ad6 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011ad6:	b580      	push	{r7, lr}
 8011ad8:	b084      	sub	sp, #16
 8011ada:	af00      	add	r7, sp, #0
 8011adc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011ae4:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d01c      	beq.n	8011b2a <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d115      	bne.n	8011b26 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	2201      	movs	r2, #1
 8011afe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8011b0c:	68fb      	ldr	r3, [r7, #12]
 8011b0e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8011b18:	b29b      	uxth	r3, r3
 8011b1a:	2181      	movs	r1, #129	; 0x81
 8011b1c:	6878      	ldr	r0, [r7, #4]
 8011b1e:	f005 fb0c 	bl	801713a <USBD_LL_Transmit>

      return USBD_OK;
 8011b22:	2300      	movs	r3, #0
 8011b24:	e002      	b.n	8011b2c <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8011b26:	2301      	movs	r3, #1
 8011b28:	e000      	b.n	8011b2c <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8011b2a:	2302      	movs	r3, #2
  }
}
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	3710      	adds	r7, #16
 8011b30:	46bd      	mov	sp, r7
 8011b32:	bd80      	pop	{r7, pc}

08011b34 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b084      	sub	sp, #16
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011b42:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d017      	beq.n	8011b7e <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	7c1b      	ldrb	r3, [r3, #16]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d109      	bne.n	8011b6a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8011b56:	68fb      	ldr	r3, [r7, #12]
 8011b58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011b5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011b60:	2101      	movs	r1, #1
 8011b62:	6878      	ldr	r0, [r7, #4]
 8011b64:	f005 fb0c 	bl	8017180 <USBD_LL_PrepareReceive>
 8011b68:	e007      	b.n	8011b7a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011b70:	2340      	movs	r3, #64	; 0x40
 8011b72:	2101      	movs	r1, #1
 8011b74:	6878      	ldr	r0, [r7, #4]
 8011b76:	f005 fb03 	bl	8017180 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	e000      	b.n	8011b80 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8011b7e:	2302      	movs	r3, #2
  }
}
 8011b80:	4618      	mov	r0, r3
 8011b82:	3710      	adds	r7, #16
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}

08011b88 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	b084      	sub	sp, #16
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	60f8      	str	r0, [r7, #12]
 8011b90:	60b9      	str	r1, [r7, #8]
 8011b92:	4613      	mov	r3, r2
 8011b94:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d101      	bne.n	8011ba0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011b9c:	2302      	movs	r3, #2
 8011b9e:	e01a      	b.n	8011bd6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d003      	beq.n	8011bb2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	2200      	movs	r2, #0
 8011bae:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8011bb2:	68bb      	ldr	r3, [r7, #8]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d003      	beq.n	8011bc0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	68ba      	ldr	r2, [r7, #8]
 8011bbc:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	2201      	movs	r2, #1
 8011bc4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	79fa      	ldrb	r2, [r7, #7]
 8011bcc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8011bce:	68f8      	ldr	r0, [r7, #12]
 8011bd0:	f005 f97e 	bl	8016ed0 <USBD_LL_Init>

  return USBD_OK;
 8011bd4:	2300      	movs	r3, #0
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	3710      	adds	r7, #16
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}

08011bde <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011bde:	b480      	push	{r7}
 8011be0:	b085      	sub	sp, #20
 8011be2:	af00      	add	r7, sp, #0
 8011be4:	6078      	str	r0, [r7, #4]
 8011be6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8011be8:	2300      	movs	r3, #0
 8011bea:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8011bec:	683b      	ldr	r3, [r7, #0]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d006      	beq.n	8011c00 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	683a      	ldr	r2, [r7, #0]
 8011bf6:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	73fb      	strb	r3, [r7, #15]
 8011bfe:	e001      	b.n	8011c04 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8011c00:	2302      	movs	r3, #2
 8011c02:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c06:	4618      	mov	r0, r3
 8011c08:	3714      	adds	r7, #20
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c10:	4770      	bx	lr

08011c12 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8011c12:	b580      	push	{r7, lr}
 8011c14:	b082      	sub	sp, #8
 8011c16:	af00      	add	r7, sp, #0
 8011c18:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8011c1a:	6878      	ldr	r0, [r7, #4]
 8011c1c:	f005 f9a4 	bl	8016f68 <USBD_LL_Start>

  return USBD_OK;
 8011c20:	2300      	movs	r3, #0
}
 8011c22:	4618      	mov	r0, r3
 8011c24:	3708      	adds	r7, #8
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}

08011c2a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 8011c2a:	b480      	push	{r7}
 8011c2c:	b083      	sub	sp, #12
 8011c2e:	af00      	add	r7, sp, #0
 8011c30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011c32:	2300      	movs	r3, #0
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	370c      	adds	r7, #12
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3e:	4770      	bx	lr

08011c40 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8011c40:	b580      	push	{r7, lr}
 8011c42:	b084      	sub	sp, #16
 8011c44:	af00      	add	r7, sp, #0
 8011c46:	6078      	str	r0, [r7, #4]
 8011c48:	460b      	mov	r3, r1
 8011c4a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8011c4c:	2302      	movs	r3, #2
 8011c4e:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d00c      	beq.n	8011c74 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	78fa      	ldrb	r2, [r7, #3]
 8011c64:	4611      	mov	r1, r2
 8011c66:	6878      	ldr	r0, [r7, #4]
 8011c68:	4798      	blx	r3
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d101      	bne.n	8011c74 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8011c70:	2300      	movs	r3, #0
 8011c72:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3710      	adds	r7, #16
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}

08011c7e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8011c7e:	b580      	push	{r7, lr}
 8011c80:	b082      	sub	sp, #8
 8011c82:	af00      	add	r7, sp, #0
 8011c84:	6078      	str	r0, [r7, #4]
 8011c86:	460b      	mov	r3, r1
 8011c88:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011c90:	685b      	ldr	r3, [r3, #4]
 8011c92:	78fa      	ldrb	r2, [r7, #3]
 8011c94:	4611      	mov	r1, r2
 8011c96:	6878      	ldr	r0, [r7, #4]
 8011c98:	4798      	blx	r3
  return USBD_OK;
 8011c9a:	2300      	movs	r3, #0
}
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	3708      	adds	r7, #8
 8011ca0:	46bd      	mov	sp, r7
 8011ca2:	bd80      	pop	{r7, pc}

08011ca4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011ca4:	b580      	push	{r7, lr}
 8011ca6:	b082      	sub	sp, #8
 8011ca8:	af00      	add	r7, sp, #0
 8011caa:	6078      	str	r0, [r7, #4]
 8011cac:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8011cb4:	6839      	ldr	r1, [r7, #0]
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	f000 fe94 	bl	80129e4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	2201      	movs	r2, #1
 8011cc0:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 8011cca:	461a      	mov	r2, r3
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8011cd8:	f003 031f 	and.w	r3, r3, #31
 8011cdc:	2b01      	cmp	r3, #1
 8011cde:	d00c      	beq.n	8011cfa <USBD_LL_SetupStage+0x56>
 8011ce0:	2b01      	cmp	r3, #1
 8011ce2:	d302      	bcc.n	8011cea <USBD_LL_SetupStage+0x46>
 8011ce4:	2b02      	cmp	r3, #2
 8011ce6:	d010      	beq.n	8011d0a <USBD_LL_SetupStage+0x66>
 8011ce8:	e017      	b.n	8011d1a <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8011cf0:	4619      	mov	r1, r3
 8011cf2:	6878      	ldr	r0, [r7, #4]
 8011cf4:	f000 fa04 	bl	8012100 <USBD_StdDevReq>
    break;
 8011cf8:	e01a      	b.n	8011d30 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8011d00:	4619      	mov	r1, r3
 8011d02:	6878      	ldr	r0, [r7, #4]
 8011d04:	f000 fa66 	bl	80121d4 <USBD_StdItfReq>
    break;
 8011d08:	e012      	b.n	8011d30 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8011d10:	4619      	mov	r1, r3
 8011d12:	6878      	ldr	r0, [r7, #4]
 8011d14:	f000 faa4 	bl	8012260 <USBD_StdEPReq>
    break;
 8011d18:	e00a      	b.n	8011d30 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8011d20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011d24:	b2db      	uxtb	r3, r3
 8011d26:	4619      	mov	r1, r3
 8011d28:	6878      	ldr	r0, [r7, #4]
 8011d2a:	f005 f97d 	bl	8017028 <USBD_LL_StallEP>
    break;
 8011d2e:	bf00      	nop
  }

  return USBD_OK;
 8011d30:	2300      	movs	r3, #0
}
 8011d32:	4618      	mov	r0, r3
 8011d34:	3708      	adds	r7, #8
 8011d36:	46bd      	mov	sp, r7
 8011d38:	bd80      	pop	{r7, pc}

08011d3a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011d3a:	b580      	push	{r7, lr}
 8011d3c:	b086      	sub	sp, #24
 8011d3e:	af00      	add	r7, sp, #0
 8011d40:	60f8      	str	r0, [r7, #12]
 8011d42:	460b      	mov	r3, r1
 8011d44:	607a      	str	r2, [r7, #4]
 8011d46:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 8011d48:	7afb      	ldrb	r3, [r7, #11]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d14b      	bne.n	8011de6 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8011d54:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8011d5c:	2b03      	cmp	r3, #3
 8011d5e:	d134      	bne.n	8011dca <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 8011d60:	697b      	ldr	r3, [r7, #20]
 8011d62:	68da      	ldr	r2, [r3, #12]
 8011d64:	697b      	ldr	r3, [r7, #20]
 8011d66:	691b      	ldr	r3, [r3, #16]
 8011d68:	429a      	cmp	r2, r3
 8011d6a:	d919      	bls.n	8011da0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 8011d6c:	697b      	ldr	r3, [r7, #20]
 8011d6e:	68da      	ldr	r2, [r3, #12]
 8011d70:	697b      	ldr	r3, [r7, #20]
 8011d72:	691b      	ldr	r3, [r3, #16]
 8011d74:	1ad2      	subs	r2, r2, r3
 8011d76:	697b      	ldr	r3, [r7, #20]
 8011d78:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8011d7a:	697b      	ldr	r3, [r7, #20]
 8011d7c:	68da      	ldr	r2, [r3, #12]
 8011d7e:	697b      	ldr	r3, [r7, #20]
 8011d80:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 8011d82:	429a      	cmp	r2, r3
 8011d84:	d203      	bcs.n	8011d8e <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8011d86:	697b      	ldr	r3, [r7, #20]
 8011d88:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 8011d8a:	b29b      	uxth	r3, r3
 8011d8c:	e002      	b.n	8011d94 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8011d8e:	697b      	ldr	r3, [r7, #20]
 8011d90:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 8011d92:	b29b      	uxth	r3, r3
 8011d94:	461a      	mov	r2, r3
 8011d96:	6879      	ldr	r1, [r7, #4]
 8011d98:	68f8      	ldr	r0, [r7, #12]
 8011d9a:	f000 ff17 	bl	8012bcc <USBD_CtlContinueRx>
 8011d9e:	e038      	b.n	8011e12 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011da6:	691b      	ldr	r3, [r3, #16]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d00a      	beq.n	8011dc2 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8011db2:	2b03      	cmp	r3, #3
 8011db4:	d105      	bne.n	8011dc2 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011dbc:	691b      	ldr	r3, [r3, #16]
 8011dbe:	68f8      	ldr	r0, [r7, #12]
 8011dc0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8011dc2:	68f8      	ldr	r0, [r7, #12]
 8011dc4:	f000 ff14 	bl	8012bf0 <USBD_CtlSendStatus>
 8011dc8:	e023      	b.n	8011e12 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8011dd0:	2b05      	cmp	r3, #5
 8011dd2:	d11e      	bne.n	8011e12 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	2200      	movs	r2, #0
 8011dd8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8011ddc:	2100      	movs	r1, #0
 8011dde:	68f8      	ldr	r0, [r7, #12]
 8011de0:	f005 f922 	bl	8017028 <USBD_LL_StallEP>
 8011de4:	e015      	b.n	8011e12 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011dec:	699b      	ldr	r3, [r3, #24]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d00d      	beq.n	8011e0e <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 8011df8:	2b03      	cmp	r3, #3
 8011dfa:	d108      	bne.n	8011e0e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011e02:	699b      	ldr	r3, [r3, #24]
 8011e04:	7afa      	ldrb	r2, [r7, #11]
 8011e06:	4611      	mov	r1, r2
 8011e08:	68f8      	ldr	r0, [r7, #12]
 8011e0a:	4798      	blx	r3
 8011e0c:	e001      	b.n	8011e12 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8011e0e:	2302      	movs	r3, #2
 8011e10:	e000      	b.n	8011e14 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8011e12:	2300      	movs	r3, #0
}
 8011e14:	4618      	mov	r0, r3
 8011e16:	3718      	adds	r7, #24
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}

08011e1c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b086      	sub	sp, #24
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	60f8      	str	r0, [r7, #12]
 8011e24:	460b      	mov	r3, r1
 8011e26:	607a      	str	r2, [r7, #4]
 8011e28:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8011e2a:	7afb      	ldrb	r3, [r7, #11]
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d17f      	bne.n	8011f30 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	3314      	adds	r3, #20
 8011e34:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8011e3c:	2b02      	cmp	r3, #2
 8011e3e:	d15c      	bne.n	8011efa <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 8011e40:	697b      	ldr	r3, [r7, #20]
 8011e42:	68da      	ldr	r2, [r3, #12]
 8011e44:	697b      	ldr	r3, [r7, #20]
 8011e46:	691b      	ldr	r3, [r3, #16]
 8011e48:	429a      	cmp	r2, r3
 8011e4a:	d915      	bls.n	8011e78 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	68da      	ldr	r2, [r3, #12]
 8011e50:	697b      	ldr	r3, [r7, #20]
 8011e52:	691b      	ldr	r3, [r3, #16]
 8011e54:	1ad2      	subs	r2, r2, r3
 8011e56:	697b      	ldr	r3, [r7, #20]
 8011e58:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	68db      	ldr	r3, [r3, #12]
 8011e5e:	b29b      	uxth	r3, r3
 8011e60:	461a      	mov	r2, r3
 8011e62:	6879      	ldr	r1, [r7, #4]
 8011e64:	68f8      	ldr	r0, [r7, #12]
 8011e66:	f000 fe81 	bl	8012b6c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	2100      	movs	r1, #0
 8011e70:	68f8      	ldr	r0, [r7, #12]
 8011e72:	f005 f985 	bl	8017180 <USBD_LL_PrepareReceive>
 8011e76:	e04e      	b.n	8011f16 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 8011e78:	697b      	ldr	r3, [r7, #20]
 8011e7a:	689b      	ldr	r3, [r3, #8]
 8011e7c:	697a      	ldr	r2, [r7, #20]
 8011e7e:	6912      	ldr	r2, [r2, #16]
 8011e80:	fbb3 f1f2 	udiv	r1, r3, r2
 8011e84:	fb02 f201 	mul.w	r2, r2, r1
 8011e88:	1a9b      	subs	r3, r3, r2
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d11c      	bne.n	8011ec8 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	689a      	ldr	r2, [r3, #8]
 8011e92:	697b      	ldr	r3, [r7, #20]
 8011e94:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 8011e96:	429a      	cmp	r2, r3
 8011e98:	d316      	bcc.n	8011ec8 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	689a      	ldr	r2, [r3, #8]
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 8011ea4:	429a      	cmp	r2, r3
 8011ea6:	d20f      	bcs.n	8011ec8 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	2100      	movs	r1, #0
 8011eac:	68f8      	ldr	r0, [r7, #12]
 8011eae:	f000 fe5d 	bl	8012b6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	2200      	movs	r2, #0
 8011eb6:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8011eba:	2300      	movs	r3, #0
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	2100      	movs	r1, #0
 8011ec0:	68f8      	ldr	r0, [r7, #12]
 8011ec2:	f005 f95d 	bl	8017180 <USBD_LL_PrepareReceive>
 8011ec6:	e026      	b.n	8011f16 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011ece:	68db      	ldr	r3, [r3, #12]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d00a      	beq.n	8011eea <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8011eda:	2b03      	cmp	r3, #3
 8011edc:	d105      	bne.n	8011eea <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011ee4:	68db      	ldr	r3, [r3, #12]
 8011ee6:	68f8      	ldr	r0, [r7, #12]
 8011ee8:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8011eea:	2180      	movs	r1, #128	; 0x80
 8011eec:	68f8      	ldr	r0, [r7, #12]
 8011eee:	f005 f89b 	bl	8017028 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8011ef2:	68f8      	ldr	r0, [r7, #12]
 8011ef4:	f000 fe8f 	bl	8012c16 <USBD_CtlReceiveStatus>
 8011ef8:	e00d      	b.n	8011f16 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8011f00:	2b04      	cmp	r3, #4
 8011f02:	d004      	beq.n	8011f0e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d103      	bne.n	8011f16 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8011f0e:	2180      	movs	r1, #128	; 0x80
 8011f10:	68f8      	ldr	r0, [r7, #12]
 8011f12:	f005 f889 	bl	8017028 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 8011f1c:	2b01      	cmp	r3, #1
 8011f1e:	d11d      	bne.n	8011f5c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8011f20:	68f8      	ldr	r0, [r7, #12]
 8011f22:	f7ff fe82 	bl	8011c2a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8011f2e:	e015      	b.n	8011f5c <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011f36:	695b      	ldr	r3, [r3, #20]
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	d00d      	beq.n	8011f58 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 8011f42:	2b03      	cmp	r3, #3
 8011f44:	d108      	bne.n	8011f58 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011f4c:	695b      	ldr	r3, [r3, #20]
 8011f4e:	7afa      	ldrb	r2, [r7, #11]
 8011f50:	4611      	mov	r1, r2
 8011f52:	68f8      	ldr	r0, [r7, #12]
 8011f54:	4798      	blx	r3
 8011f56:	e001      	b.n	8011f5c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8011f58:	2302      	movs	r3, #2
 8011f5a:	e000      	b.n	8011f5e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8011f5c:	2300      	movs	r3, #0
}
 8011f5e:	4618      	mov	r0, r3
 8011f60:	3718      	adds	r7, #24
 8011f62:	46bd      	mov	sp, r7
 8011f64:	bd80      	pop	{r7, pc}

08011f66 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8011f66:	b580      	push	{r7, lr}
 8011f68:	b082      	sub	sp, #8
 8011f6a:	af00      	add	r7, sp, #0
 8011f6c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011f6e:	2340      	movs	r3, #64	; 0x40
 8011f70:	2200      	movs	r2, #0
 8011f72:	2100      	movs	r1, #0
 8011f74:	6878      	ldr	r0, [r7, #4]
 8011f76:	f005 f812 	bl	8016f9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	2201      	movs	r2, #1
 8011f7e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	2240      	movs	r2, #64	; 0x40
 8011f86:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011f8a:	2340      	movs	r3, #64	; 0x40
 8011f8c:	2200      	movs	r2, #0
 8011f8e:	2180      	movs	r1, #128	; 0x80
 8011f90:	6878      	ldr	r0, [r7, #4]
 8011f92:	f005 f804 	bl	8016f9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	2201      	movs	r2, #1
 8011f9a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	2240      	movs	r2, #64	; 0x40
 8011fa0:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2201      	movs	r2, #1
 8011fa6:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	2200      	movs	r2, #0
 8011fae:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	2200      	movs	r2, #0
 8011fb6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	2200      	movs	r2, #0
 8011fbc:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d009      	beq.n	8011fde <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8011fd0:	685b      	ldr	r3, [r3, #4]
 8011fd2:	687a      	ldr	r2, [r7, #4]
 8011fd4:	6852      	ldr	r2, [r2, #4]
 8011fd6:	b2d2      	uxtb	r2, r2
 8011fd8:	4611      	mov	r1, r2
 8011fda:	6878      	ldr	r0, [r7, #4]
 8011fdc:	4798      	blx	r3
  }

  return USBD_OK;
 8011fde:	2300      	movs	r3, #0
}
 8011fe0:	4618      	mov	r0, r3
 8011fe2:	3708      	adds	r7, #8
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	bd80      	pop	{r7, pc}

08011fe8 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8011fe8:	b480      	push	{r7}
 8011fea:	b083      	sub	sp, #12
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	6078      	str	r0, [r7, #4]
 8011ff0:	460b      	mov	r3, r1
 8011ff2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	78fa      	ldrb	r2, [r7, #3]
 8011ff8:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8011ffa:	2300      	movs	r3, #0
}
 8011ffc:	4618      	mov	r0, r3
 8011ffe:	370c      	adds	r7, #12
 8012000:	46bd      	mov	sp, r7
 8012002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012006:	4770      	bx	lr

08012008 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8012008:	b480      	push	{r7}
 801200a:	b083      	sub	sp, #12
 801200c:	af00      	add	r7, sp, #0
 801200e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	2204      	movs	r2, #4
 8012020:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 8012024:	2300      	movs	r3, #0
}
 8012026:	4618      	mov	r0, r3
 8012028:	370c      	adds	r7, #12
 801202a:	46bd      	mov	sp, r7
 801202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012030:	4770      	bx	lr

08012032 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8012032:	b480      	push	{r7}
 8012034:	b083      	sub	sp, #12
 8012036:	af00      	add	r7, sp, #0
 8012038:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 8012046:	2300      	movs	r3, #0
}
 8012048:	4618      	mov	r0, r3
 801204a:	370c      	adds	r7, #12
 801204c:	46bd      	mov	sp, r7
 801204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012052:	4770      	bx	lr

08012054 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8012054:	b580      	push	{r7, lr}
 8012056:	b082      	sub	sp, #8
 8012058:	af00      	add	r7, sp, #0
 801205a:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8012062:	2b03      	cmp	r3, #3
 8012064:	d10b      	bne.n	801207e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 801206c:	69db      	ldr	r3, [r3, #28]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d005      	beq.n	801207e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8012078:	69db      	ldr	r3, [r3, #28]
 801207a:	6878      	ldr	r0, [r7, #4]
 801207c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 801207e:	2300      	movs	r3, #0
}
 8012080:	4618      	mov	r0, r3
 8012082:	3708      	adds	r7, #8
 8012084:	46bd      	mov	sp, r7
 8012086:	bd80      	pop	{r7, pc}

08012088 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8012088:	b480      	push	{r7}
 801208a:	b083      	sub	sp, #12
 801208c:	af00      	add	r7, sp, #0
 801208e:	6078      	str	r0, [r7, #4]
 8012090:	460b      	mov	r3, r1
 8012092:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8012094:	2300      	movs	r3, #0
}
 8012096:	4618      	mov	r0, r3
 8012098:	370c      	adds	r7, #12
 801209a:	46bd      	mov	sp, r7
 801209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120a0:	4770      	bx	lr

080120a2 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 80120a2:	b480      	push	{r7}
 80120a4:	b083      	sub	sp, #12
 80120a6:	af00      	add	r7, sp, #0
 80120a8:	6078      	str	r0, [r7, #4]
 80120aa:	460b      	mov	r3, r1
 80120ac:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80120ae:	2300      	movs	r3, #0
}
 80120b0:	4618      	mov	r0, r3
 80120b2:	370c      	adds	r7, #12
 80120b4:	46bd      	mov	sp, r7
 80120b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ba:	4770      	bx	lr

080120bc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 80120bc:	b480      	push	{r7}
 80120be:	b083      	sub	sp, #12
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80120c4:	2300      	movs	r3, #0
}
 80120c6:	4618      	mov	r0, r3
 80120c8:	370c      	adds	r7, #12
 80120ca:	46bd      	mov	sp, r7
 80120cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d0:	4770      	bx	lr

080120d2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 80120d2:	b580      	push	{r7, lr}
 80120d4:	b082      	sub	sp, #8
 80120d6:	af00      	add	r7, sp, #0
 80120d8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	2201      	movs	r2, #1
 80120de:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80120e8:	685b      	ldr	r3, [r3, #4]
 80120ea:	687a      	ldr	r2, [r7, #4]
 80120ec:	6852      	ldr	r2, [r2, #4]
 80120ee:	b2d2      	uxtb	r2, r2
 80120f0:	4611      	mov	r1, r2
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	4798      	blx	r3

  return USBD_OK;
 80120f6:	2300      	movs	r3, #0
}
 80120f8:	4618      	mov	r0, r3
 80120fa:	3708      	adds	r7, #8
 80120fc:	46bd      	mov	sp, r7
 80120fe:	bd80      	pop	{r7, pc}

08012100 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b084      	sub	sp, #16
 8012104:	af00      	add	r7, sp, #0
 8012106:	6078      	str	r0, [r7, #4]
 8012108:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801210a:	2300      	movs	r3, #0
 801210c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801210e:	683b      	ldr	r3, [r7, #0]
 8012110:	781b      	ldrb	r3, [r3, #0]
 8012112:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012116:	2b20      	cmp	r3, #32
 8012118:	d004      	beq.n	8012124 <USBD_StdDevReq+0x24>
 801211a:	2b40      	cmp	r3, #64	; 0x40
 801211c:	d002      	beq.n	8012124 <USBD_StdDevReq+0x24>
 801211e:	2b00      	cmp	r3, #0
 8012120:	d008      	beq.n	8012134 <USBD_StdDevReq+0x34>
 8012122:	e04c      	b.n	80121be <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 801212a:	689b      	ldr	r3, [r3, #8]
 801212c:	6839      	ldr	r1, [r7, #0]
 801212e:	6878      	ldr	r0, [r7, #4]
 8012130:	4798      	blx	r3
    break;
 8012132:	e049      	b.n	80121c8 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	785b      	ldrb	r3, [r3, #1]
 8012138:	2b09      	cmp	r3, #9
 801213a:	d83a      	bhi.n	80121b2 <USBD_StdDevReq+0xb2>
 801213c:	a201      	add	r2, pc, #4	; (adr r2, 8012144 <USBD_StdDevReq+0x44>)
 801213e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012142:	bf00      	nop
 8012144:	08012195 	.word	0x08012195
 8012148:	080121a9 	.word	0x080121a9
 801214c:	080121b3 	.word	0x080121b3
 8012150:	0801219f 	.word	0x0801219f
 8012154:	080121b3 	.word	0x080121b3
 8012158:	08012177 	.word	0x08012177
 801215c:	0801216d 	.word	0x0801216d
 8012160:	080121b3 	.word	0x080121b3
 8012164:	0801218b 	.word	0x0801218b
 8012168:	08012181 	.word	0x08012181
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 801216c:	6839      	ldr	r1, [r7, #0]
 801216e:	6878      	ldr	r0, [r7, #4]
 8012170:	f000 f9d2 	bl	8012518 <USBD_GetDescriptor>
      break;
 8012174:	e022      	b.n	80121bc <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 8012176:	6839      	ldr	r1, [r7, #0]
 8012178:	6878      	ldr	r0, [r7, #4]
 801217a:	f000 fac7 	bl	801270c <USBD_SetAddress>
      break;
 801217e:	e01d      	b.n	80121bc <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 8012180:	6839      	ldr	r1, [r7, #0]
 8012182:	6878      	ldr	r0, [r7, #4]
 8012184:	f000 fb04 	bl	8012790 <USBD_SetConfig>
      break;
 8012188:	e018      	b.n	80121bc <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 801218a:	6839      	ldr	r1, [r7, #0]
 801218c:	6878      	ldr	r0, [r7, #4]
 801218e:	f000 fb8d 	bl	80128ac <USBD_GetConfig>
      break;
 8012192:	e013      	b.n	80121bc <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 8012194:	6839      	ldr	r1, [r7, #0]
 8012196:	6878      	ldr	r0, [r7, #4]
 8012198:	f000 fbbc 	bl	8012914 <USBD_GetStatus>
      break;
 801219c:	e00e      	b.n	80121bc <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 801219e:	6839      	ldr	r1, [r7, #0]
 80121a0:	6878      	ldr	r0, [r7, #4]
 80121a2:	f000 fbea 	bl	801297a <USBD_SetFeature>
      break;
 80121a6:	e009      	b.n	80121bc <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 80121a8:	6839      	ldr	r1, [r7, #0]
 80121aa:	6878      	ldr	r0, [r7, #4]
 80121ac:	f000 fbf9 	bl	80129a2 <USBD_ClrFeature>
      break;
 80121b0:	e004      	b.n	80121bc <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 80121b2:	6839      	ldr	r1, [r7, #0]
 80121b4:	6878      	ldr	r0, [r7, #4]
 80121b6:	f000 fc52 	bl	8012a5e <USBD_CtlError>
      break;
 80121ba:	bf00      	nop
    }
    break;
 80121bc:	e004      	b.n	80121c8 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 80121be:	6839      	ldr	r1, [r7, #0]
 80121c0:	6878      	ldr	r0, [r7, #4]
 80121c2:	f000 fc4c 	bl	8012a5e <USBD_CtlError>
    break;
 80121c6:	bf00      	nop
  }

  return ret;
 80121c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80121ca:	4618      	mov	r0, r3
 80121cc:	3710      	adds	r7, #16
 80121ce:	46bd      	mov	sp, r7
 80121d0:	bd80      	pop	{r7, pc}
 80121d2:	bf00      	nop

080121d4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b084      	sub	sp, #16
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
 80121dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80121de:	2300      	movs	r3, #0
 80121e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	781b      	ldrb	r3, [r3, #0]
 80121e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80121ea:	2b20      	cmp	r3, #32
 80121ec:	d003      	beq.n	80121f6 <USBD_StdItfReq+0x22>
 80121ee:	2b40      	cmp	r3, #64	; 0x40
 80121f0:	d001      	beq.n	80121f6 <USBD_StdItfReq+0x22>
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d12a      	bne.n	801224c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80121fc:	3b01      	subs	r3, #1
 80121fe:	2b02      	cmp	r3, #2
 8012200:	d81d      	bhi.n	801223e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	889b      	ldrh	r3, [r3, #4]
 8012206:	b2db      	uxtb	r3, r3
 8012208:	2b01      	cmp	r3, #1
 801220a:	d813      	bhi.n	8012234 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8012212:	689b      	ldr	r3, [r3, #8]
 8012214:	6839      	ldr	r1, [r7, #0]
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	4798      	blx	r3
 801221a:	4603      	mov	r3, r0
 801221c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	88db      	ldrh	r3, [r3, #6]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d110      	bne.n	8012248 <USBD_StdItfReq+0x74>
 8012226:	7bfb      	ldrb	r3, [r7, #15]
 8012228:	2b00      	cmp	r3, #0
 801222a:	d10d      	bne.n	8012248 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 801222c:	6878      	ldr	r0, [r7, #4]
 801222e:	f000 fcdf 	bl	8012bf0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8012232:	e009      	b.n	8012248 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8012234:	6839      	ldr	r1, [r7, #0]
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f000 fc11 	bl	8012a5e <USBD_CtlError>
      break;
 801223c:	e004      	b.n	8012248 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 801223e:	6839      	ldr	r1, [r7, #0]
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f000 fc0c 	bl	8012a5e <USBD_CtlError>
      break;
 8012246:	e000      	b.n	801224a <USBD_StdItfReq+0x76>
      break;
 8012248:	bf00      	nop
    }
    break;
 801224a:	e004      	b.n	8012256 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 801224c:	6839      	ldr	r1, [r7, #0]
 801224e:	6878      	ldr	r0, [r7, #4]
 8012250:	f000 fc05 	bl	8012a5e <USBD_CtlError>
    break;
 8012254:	bf00      	nop
  }

  return USBD_OK;
 8012256:	2300      	movs	r3, #0
}
 8012258:	4618      	mov	r0, r3
 801225a:	3710      	adds	r7, #16
 801225c:	46bd      	mov	sp, r7
 801225e:	bd80      	pop	{r7, pc}

08012260 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8012260:	b580      	push	{r7, lr}
 8012262:	b084      	sub	sp, #16
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
 8012268:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 801226a:	2300      	movs	r3, #0
 801226c:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 801226e:	683b      	ldr	r3, [r7, #0]
 8012270:	889b      	ldrh	r3, [r3, #4]
 8012272:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012274:	683b      	ldr	r3, [r7, #0]
 8012276:	781b      	ldrb	r3, [r3, #0]
 8012278:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801227c:	2b20      	cmp	r3, #32
 801227e:	d004      	beq.n	801228a <USBD_StdEPReq+0x2a>
 8012280:	2b40      	cmp	r3, #64	; 0x40
 8012282:	d002      	beq.n	801228a <USBD_StdEPReq+0x2a>
 8012284:	2b00      	cmp	r3, #0
 8012286:	d008      	beq.n	801229a <USBD_StdEPReq+0x3a>
 8012288:	e13b      	b.n	8012502 <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8012290:	689b      	ldr	r3, [r3, #8]
 8012292:	6839      	ldr	r1, [r7, #0]
 8012294:	6878      	ldr	r0, [r7, #4]
 8012296:	4798      	blx	r3
    break;
 8012298:	e138      	b.n	801250c <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	781b      	ldrb	r3, [r3, #0]
 801229e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80122a2:	2b20      	cmp	r3, #32
 80122a4:	d10a      	bne.n	80122bc <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80122ac:	689b      	ldr	r3, [r3, #8]
 80122ae:	6839      	ldr	r1, [r7, #0]
 80122b0:	6878      	ldr	r0, [r7, #4]
 80122b2:	4798      	blx	r3
 80122b4:	4603      	mov	r3, r0
 80122b6:	73fb      	strb	r3, [r7, #15]

      return ret;
 80122b8:	7bfb      	ldrb	r3, [r7, #15]
 80122ba:	e128      	b.n	801250e <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 80122bc:	683b      	ldr	r3, [r7, #0]
 80122be:	785b      	ldrb	r3, [r3, #1]
 80122c0:	2b01      	cmp	r3, #1
 80122c2:	d03e      	beq.n	8012342 <USBD_StdEPReq+0xe2>
 80122c4:	2b03      	cmp	r3, #3
 80122c6:	d002      	beq.n	80122ce <USBD_StdEPReq+0x6e>
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d070      	beq.n	80123ae <USBD_StdEPReq+0x14e>
 80122cc:	e113      	b.n	80124f6 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80122d4:	2b02      	cmp	r3, #2
 80122d6:	d002      	beq.n	80122de <USBD_StdEPReq+0x7e>
 80122d8:	2b03      	cmp	r3, #3
 80122da:	d015      	beq.n	8012308 <USBD_StdEPReq+0xa8>
 80122dc:	e02b      	b.n	8012336 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80122de:	7bbb      	ldrb	r3, [r7, #14]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d00c      	beq.n	80122fe <USBD_StdEPReq+0x9e>
 80122e4:	7bbb      	ldrb	r3, [r7, #14]
 80122e6:	2b80      	cmp	r3, #128	; 0x80
 80122e8:	d009      	beq.n	80122fe <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 80122ea:	7bbb      	ldrb	r3, [r7, #14]
 80122ec:	4619      	mov	r1, r3
 80122ee:	6878      	ldr	r0, [r7, #4]
 80122f0:	f004 fe9a 	bl	8017028 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 80122f4:	2180      	movs	r1, #128	; 0x80
 80122f6:	6878      	ldr	r0, [r7, #4]
 80122f8:	f004 fe96 	bl	8017028 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80122fc:	e020      	b.n	8012340 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 80122fe:	6839      	ldr	r1, [r7, #0]
 8012300:	6878      	ldr	r0, [r7, #4]
 8012302:	f000 fbac 	bl	8012a5e <USBD_CtlError>
        break;
 8012306:	e01b      	b.n	8012340 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8012308:	683b      	ldr	r3, [r7, #0]
 801230a:	885b      	ldrh	r3, [r3, #2]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d10e      	bne.n	801232e <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012310:	7bbb      	ldrb	r3, [r7, #14]
 8012312:	2b00      	cmp	r3, #0
 8012314:	d00b      	beq.n	801232e <USBD_StdEPReq+0xce>
 8012316:	7bbb      	ldrb	r3, [r7, #14]
 8012318:	2b80      	cmp	r3, #128	; 0x80
 801231a:	d008      	beq.n	801232e <USBD_StdEPReq+0xce>
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	88db      	ldrh	r3, [r3, #6]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d104      	bne.n	801232e <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 8012324:	7bbb      	ldrb	r3, [r7, #14]
 8012326:	4619      	mov	r1, r3
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	f004 fe7d 	bl	8017028 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 801232e:	6878      	ldr	r0, [r7, #4]
 8012330:	f000 fc5e 	bl	8012bf0 <USBD_CtlSendStatus>

        break;
 8012334:	e004      	b.n	8012340 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 8012336:	6839      	ldr	r1, [r7, #0]
 8012338:	6878      	ldr	r0, [r7, #4]
 801233a:	f000 fb90 	bl	8012a5e <USBD_CtlError>
        break;
 801233e:	bf00      	nop
      }
      break;
 8012340:	e0de      	b.n	8012500 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8012348:	2b02      	cmp	r3, #2
 801234a:	d002      	beq.n	8012352 <USBD_StdEPReq+0xf2>
 801234c:	2b03      	cmp	r3, #3
 801234e:	d015      	beq.n	801237c <USBD_StdEPReq+0x11c>
 8012350:	e026      	b.n	80123a0 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012352:	7bbb      	ldrb	r3, [r7, #14]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d00c      	beq.n	8012372 <USBD_StdEPReq+0x112>
 8012358:	7bbb      	ldrb	r3, [r7, #14]
 801235a:	2b80      	cmp	r3, #128	; 0x80
 801235c:	d009      	beq.n	8012372 <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 801235e:	7bbb      	ldrb	r3, [r7, #14]
 8012360:	4619      	mov	r1, r3
 8012362:	6878      	ldr	r0, [r7, #4]
 8012364:	f004 fe60 	bl	8017028 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8012368:	2180      	movs	r1, #128	; 0x80
 801236a:	6878      	ldr	r0, [r7, #4]
 801236c:	f004 fe5c 	bl	8017028 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8012370:	e01c      	b.n	80123ac <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 8012372:	6839      	ldr	r1, [r7, #0]
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f000 fb72 	bl	8012a5e <USBD_CtlError>
        break;
 801237a:	e017      	b.n	80123ac <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	885b      	ldrh	r3, [r3, #2]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d112      	bne.n	80123aa <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8012384:	7bbb      	ldrb	r3, [r7, #14]
 8012386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801238a:	2b00      	cmp	r3, #0
 801238c:	d004      	beq.n	8012398 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 801238e:	7bbb      	ldrb	r3, [r7, #14]
 8012390:	4619      	mov	r1, r3
 8012392:	6878      	ldr	r0, [r7, #4]
 8012394:	f004 fe67 	bl	8017066 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 8012398:	6878      	ldr	r0, [r7, #4]
 801239a:	f000 fc29 	bl	8012bf0 <USBD_CtlSendStatus>
        }
        break;
 801239e:	e004      	b.n	80123aa <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 80123a0:	6839      	ldr	r1, [r7, #0]
 80123a2:	6878      	ldr	r0, [r7, #4]
 80123a4:	f000 fb5b 	bl	8012a5e <USBD_CtlError>
        break;
 80123a8:	e000      	b.n	80123ac <USBD_StdEPReq+0x14c>
        break;
 80123aa:	bf00      	nop
      }
      break;
 80123ac:	e0a8      	b.n	8012500 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80123b4:	2b02      	cmp	r3, #2
 80123b6:	d002      	beq.n	80123be <USBD_StdEPReq+0x15e>
 80123b8:	2b03      	cmp	r3, #3
 80123ba:	d031      	beq.n	8012420 <USBD_StdEPReq+0x1c0>
 80123bc:	e095      	b.n	80124ea <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80123be:	7bbb      	ldrb	r3, [r7, #14]
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d007      	beq.n	80123d4 <USBD_StdEPReq+0x174>
 80123c4:	7bbb      	ldrb	r3, [r7, #14]
 80123c6:	2b80      	cmp	r3, #128	; 0x80
 80123c8:	d004      	beq.n	80123d4 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 80123ca:	6839      	ldr	r1, [r7, #0]
 80123cc:	6878      	ldr	r0, [r7, #4]
 80123ce:	f000 fb46 	bl	8012a5e <USBD_CtlError>
          break;
 80123d2:	e08f      	b.n	80124f4 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80123d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	da0b      	bge.n	80123f4 <USBD_StdEPReq+0x194>
 80123dc:	7bbb      	ldrb	r3, [r7, #14]
 80123de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80123e2:	4613      	mov	r3, r2
 80123e4:	009b      	lsls	r3, r3, #2
 80123e6:	4413      	add	r3, r2
 80123e8:	009b      	lsls	r3, r3, #2
 80123ea:	3310      	adds	r3, #16
 80123ec:	687a      	ldr	r2, [r7, #4]
 80123ee:	4413      	add	r3, r2
 80123f0:	3304      	adds	r3, #4
 80123f2:	e00a      	b.n	801240a <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 80123f4:	7bbb      	ldrb	r3, [r7, #14]
 80123f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80123fa:	4613      	mov	r3, r2
 80123fc:	009b      	lsls	r3, r3, #2
 80123fe:	4413      	add	r3, r2
 8012400:	009b      	lsls	r3, r3, #2
 8012402:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8012406:	687a      	ldr	r2, [r7, #4]
 8012408:	4413      	add	r3, r2
 801240a:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 801240c:	68bb      	ldr	r3, [r7, #8]
 801240e:	2200      	movs	r2, #0
 8012410:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	2202      	movs	r2, #2
 8012416:	4619      	mov	r1, r3
 8012418:	6878      	ldr	r0, [r7, #4]
 801241a:	f000 fb8b 	bl	8012b34 <USBD_CtlSendData>
          break;
 801241e:	e069      	b.n	80124f4 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 8012420:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012424:	2b00      	cmp	r3, #0
 8012426:	da11      	bge.n	801244c <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012428:	7bbb      	ldrb	r3, [r7, #14]
 801242a:	f003 020f 	and.w	r2, r3, #15
 801242e:	6879      	ldr	r1, [r7, #4]
 8012430:	4613      	mov	r3, r2
 8012432:	009b      	lsls	r3, r3, #2
 8012434:	4413      	add	r3, r2
 8012436:	009b      	lsls	r3, r3, #2
 8012438:	440b      	add	r3, r1
 801243a:	3318      	adds	r3, #24
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d117      	bne.n	8012472 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 8012442:	6839      	ldr	r1, [r7, #0]
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	f000 fb0a 	bl	8012a5e <USBD_CtlError>
            break;
 801244a:	e053      	b.n	80124f4 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801244c:	7bbb      	ldrb	r3, [r7, #14]
 801244e:	f003 020f 	and.w	r2, r3, #15
 8012452:	6879      	ldr	r1, [r7, #4]
 8012454:	4613      	mov	r3, r2
 8012456:	009b      	lsls	r3, r3, #2
 8012458:	4413      	add	r3, r2
 801245a:	009b      	lsls	r3, r3, #2
 801245c:	440b      	add	r3, r1
 801245e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d104      	bne.n	8012472 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 8012468:	6839      	ldr	r1, [r7, #0]
 801246a:	6878      	ldr	r0, [r7, #4]
 801246c:	f000 faf7 	bl	8012a5e <USBD_CtlError>
            break;
 8012470:	e040      	b.n	80124f4 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8012472:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012476:	2b00      	cmp	r3, #0
 8012478:	da0b      	bge.n	8012492 <USBD_StdEPReq+0x232>
 801247a:	7bbb      	ldrb	r3, [r7, #14]
 801247c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012480:	4613      	mov	r3, r2
 8012482:	009b      	lsls	r3, r3, #2
 8012484:	4413      	add	r3, r2
 8012486:	009b      	lsls	r3, r3, #2
 8012488:	3310      	adds	r3, #16
 801248a:	687a      	ldr	r2, [r7, #4]
 801248c:	4413      	add	r3, r2
 801248e:	3304      	adds	r3, #4
 8012490:	e00a      	b.n	80124a8 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 8012492:	7bbb      	ldrb	r3, [r7, #14]
 8012494:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8012498:	4613      	mov	r3, r2
 801249a:	009b      	lsls	r3, r3, #2
 801249c:	4413      	add	r3, r2
 801249e:	009b      	lsls	r3, r3, #2
 80124a0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80124a4:	687a      	ldr	r2, [r7, #4]
 80124a6:	4413      	add	r3, r2
 80124a8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80124aa:	7bbb      	ldrb	r3, [r7, #14]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d002      	beq.n	80124b6 <USBD_StdEPReq+0x256>
 80124b0:	7bbb      	ldrb	r3, [r7, #14]
 80124b2:	2b80      	cmp	r3, #128	; 0x80
 80124b4:	d103      	bne.n	80124be <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 80124b6:	68bb      	ldr	r3, [r7, #8]
 80124b8:	2200      	movs	r2, #0
 80124ba:	601a      	str	r2, [r3, #0]
 80124bc:	e00e      	b.n	80124dc <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 80124be:	7bbb      	ldrb	r3, [r7, #14]
 80124c0:	4619      	mov	r1, r3
 80124c2:	6878      	ldr	r0, [r7, #4]
 80124c4:	f004 fdee 	bl	80170a4 <USBD_LL_IsStallEP>
 80124c8:	4603      	mov	r3, r0
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d003      	beq.n	80124d6 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 80124ce:	68bb      	ldr	r3, [r7, #8]
 80124d0:	2201      	movs	r2, #1
 80124d2:	601a      	str	r2, [r3, #0]
 80124d4:	e002      	b.n	80124dc <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 80124d6:	68bb      	ldr	r3, [r7, #8]
 80124d8:	2200      	movs	r2, #0
 80124da:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 80124dc:	68bb      	ldr	r3, [r7, #8]
 80124de:	2202      	movs	r2, #2
 80124e0:	4619      	mov	r1, r3
 80124e2:	6878      	ldr	r0, [r7, #4]
 80124e4:	f000 fb26 	bl	8012b34 <USBD_CtlSendData>
          break;
 80124e8:	e004      	b.n	80124f4 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 80124ea:	6839      	ldr	r1, [r7, #0]
 80124ec:	6878      	ldr	r0, [r7, #4]
 80124ee:	f000 fab6 	bl	8012a5e <USBD_CtlError>
        break;
 80124f2:	bf00      	nop
      }
      break;
 80124f4:	e004      	b.n	8012500 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 80124f6:	6839      	ldr	r1, [r7, #0]
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f000 fab0 	bl	8012a5e <USBD_CtlError>
      break;
 80124fe:	bf00      	nop
    }
    break;
 8012500:	e004      	b.n	801250c <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 8012502:	6839      	ldr	r1, [r7, #0]
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 faaa 	bl	8012a5e <USBD_CtlError>
    break;
 801250a:	bf00      	nop
  }

  return ret;
 801250c:	7bfb      	ldrb	r3, [r7, #15]
}
 801250e:	4618      	mov	r0, r3
 8012510:	3710      	adds	r7, #16
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}
	...

08012518 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8012518:	b580      	push	{r7, lr}
 801251a:	b084      	sub	sp, #16
 801251c:	af00      	add	r7, sp, #0
 801251e:	6078      	str	r0, [r7, #4]
 8012520:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 8012522:	683b      	ldr	r3, [r7, #0]
 8012524:	885b      	ldrh	r3, [r3, #2]
 8012526:	0a1b      	lsrs	r3, r3, #8
 8012528:	b29b      	uxth	r3, r3
 801252a:	3b01      	subs	r3, #1
 801252c:	2b06      	cmp	r3, #6
 801252e:	f200 80c9 	bhi.w	80126c4 <USBD_GetDescriptor+0x1ac>
 8012532:	a201      	add	r2, pc, #4	; (adr r2, 8012538 <USBD_GetDescriptor+0x20>)
 8012534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012538:	08012555 	.word	0x08012555
 801253c:	0801256d 	.word	0x0801256d
 8012540:	080125ad 	.word	0x080125ad
 8012544:	080126c5 	.word	0x080126c5
 8012548:	080126c5 	.word	0x080126c5
 801254c:	08012671 	.word	0x08012671
 8012550:	08012697 	.word	0x08012697
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	687a      	ldr	r2, [r7, #4]
 801255e:	7c12      	ldrb	r2, [r2, #16]
 8012560:	f107 010a 	add.w	r1, r7, #10
 8012564:	4610      	mov	r0, r2
 8012566:	4798      	blx	r3
 8012568:	60f8      	str	r0, [r7, #12]
    break;
 801256a:	e0b0      	b.n	80126ce <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	7c1b      	ldrb	r3, [r3, #16]
 8012570:	2b00      	cmp	r3, #0
 8012572:	d10d      	bne.n	8012590 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 801257a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801257c:	f107 020a 	add.w	r2, r7, #10
 8012580:	4610      	mov	r0, r2
 8012582:	4798      	blx	r3
 8012584:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	3301      	adds	r3, #1
 801258a:	2202      	movs	r2, #2
 801258c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801258e:	e09e      	b.n	80126ce <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8012596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012598:	f107 020a 	add.w	r2, r7, #10
 801259c:	4610      	mov	r0, r2
 801259e:	4798      	blx	r3
 80125a0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	3301      	adds	r3, #1
 80125a6:	2202      	movs	r2, #2
 80125a8:	701a      	strb	r2, [r3, #0]
    break;
 80125aa:	e090      	b.n	80126ce <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80125ac:	683b      	ldr	r3, [r7, #0]
 80125ae:	885b      	ldrh	r3, [r3, #2]
 80125b0:	b2db      	uxtb	r3, r3
 80125b2:	2b05      	cmp	r3, #5
 80125b4:	d856      	bhi.n	8012664 <USBD_GetDescriptor+0x14c>
 80125b6:	a201      	add	r2, pc, #4	; (adr r2, 80125bc <USBD_GetDescriptor+0xa4>)
 80125b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125bc:	080125d5 	.word	0x080125d5
 80125c0:	080125ed 	.word	0x080125ed
 80125c4:	08012605 	.word	0x08012605
 80125c8:	0801261d 	.word	0x0801261d
 80125cc:	08012635 	.word	0x08012635
 80125d0:	0801264d 	.word	0x0801264d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80125da:	685b      	ldr	r3, [r3, #4]
 80125dc:	687a      	ldr	r2, [r7, #4]
 80125de:	7c12      	ldrb	r2, [r2, #16]
 80125e0:	f107 010a 	add.w	r1, r7, #10
 80125e4:	4610      	mov	r0, r2
 80125e6:	4798      	blx	r3
 80125e8:	60f8      	str	r0, [r7, #12]
      break;
 80125ea:	e040      	b.n	801266e <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80125f2:	689b      	ldr	r3, [r3, #8]
 80125f4:	687a      	ldr	r2, [r7, #4]
 80125f6:	7c12      	ldrb	r2, [r2, #16]
 80125f8:	f107 010a 	add.w	r1, r7, #10
 80125fc:	4610      	mov	r0, r2
 80125fe:	4798      	blx	r3
 8012600:	60f8      	str	r0, [r7, #12]
      break;
 8012602:	e034      	b.n	801266e <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 801260a:	68db      	ldr	r3, [r3, #12]
 801260c:	687a      	ldr	r2, [r7, #4]
 801260e:	7c12      	ldrb	r2, [r2, #16]
 8012610:	f107 010a 	add.w	r1, r7, #10
 8012614:	4610      	mov	r0, r2
 8012616:	4798      	blx	r3
 8012618:	60f8      	str	r0, [r7, #12]
      break;
 801261a:	e028      	b.n	801266e <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8012622:	691b      	ldr	r3, [r3, #16]
 8012624:	687a      	ldr	r2, [r7, #4]
 8012626:	7c12      	ldrb	r2, [r2, #16]
 8012628:	f107 010a 	add.w	r1, r7, #10
 801262c:	4610      	mov	r0, r2
 801262e:	4798      	blx	r3
 8012630:	60f8      	str	r0, [r7, #12]
      break;
 8012632:	e01c      	b.n	801266e <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 801263a:	695b      	ldr	r3, [r3, #20]
 801263c:	687a      	ldr	r2, [r7, #4]
 801263e:	7c12      	ldrb	r2, [r2, #16]
 8012640:	f107 010a 	add.w	r1, r7, #10
 8012644:	4610      	mov	r0, r2
 8012646:	4798      	blx	r3
 8012648:	60f8      	str	r0, [r7, #12]
      break;
 801264a:	e010      	b.n	801266e <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8012652:	699b      	ldr	r3, [r3, #24]
 8012654:	687a      	ldr	r2, [r7, #4]
 8012656:	7c12      	ldrb	r2, [r2, #16]
 8012658:	f107 010a 	add.w	r1, r7, #10
 801265c:	4610      	mov	r0, r2
 801265e:	4798      	blx	r3
 8012660:	60f8      	str	r0, [r7, #12]
      break;
 8012662:	e004      	b.n	801266e <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 8012664:	6839      	ldr	r1, [r7, #0]
 8012666:	6878      	ldr	r0, [r7, #4]
 8012668:	f000 f9f9 	bl	8012a5e <USBD_CtlError>
      return;
 801266c:	e04b      	b.n	8012706 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 801266e:	e02e      	b.n	80126ce <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	7c1b      	ldrb	r3, [r3, #16]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d109      	bne.n	801268c <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 801267e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012680:	f107 020a 	add.w	r2, r7, #10
 8012684:	4610      	mov	r0, r2
 8012686:	4798      	blx	r3
 8012688:	60f8      	str	r0, [r7, #12]
      break;
 801268a:	e020      	b.n	80126ce <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 801268c:	6839      	ldr	r1, [r7, #0]
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f000 f9e5 	bl	8012a5e <USBD_CtlError>
      return;
 8012694:	e037      	b.n	8012706 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	7c1b      	ldrb	r3, [r3, #16]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d10d      	bne.n	80126ba <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80126a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80126a6:	f107 020a 	add.w	r2, r7, #10
 80126aa:	4610      	mov	r0, r2
 80126ac:	4798      	blx	r3
 80126ae:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80126b0:	68fb      	ldr	r3, [r7, #12]
 80126b2:	3301      	adds	r3, #1
 80126b4:	2207      	movs	r2, #7
 80126b6:	701a      	strb	r2, [r3, #0]
      break;
 80126b8:	e009      	b.n	80126ce <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80126ba:	6839      	ldr	r1, [r7, #0]
 80126bc:	6878      	ldr	r0, [r7, #4]
 80126be:	f000 f9ce 	bl	8012a5e <USBD_CtlError>
      return;
 80126c2:	e020      	b.n	8012706 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 80126c4:	6839      	ldr	r1, [r7, #0]
 80126c6:	6878      	ldr	r0, [r7, #4]
 80126c8:	f000 f9c9 	bl	8012a5e <USBD_CtlError>
    return;
 80126cc:	e01b      	b.n	8012706 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 80126ce:	897b      	ldrh	r3, [r7, #10]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d011      	beq.n	80126f8 <USBD_GetDescriptor+0x1e0>
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	88db      	ldrh	r3, [r3, #6]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d00d      	beq.n	80126f8 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 80126dc:	683b      	ldr	r3, [r7, #0]
 80126de:	88da      	ldrh	r2, [r3, #6]
 80126e0:	897b      	ldrh	r3, [r7, #10]
 80126e2:	4293      	cmp	r3, r2
 80126e4:	bf28      	it	cs
 80126e6:	4613      	movcs	r3, r2
 80126e8:	b29b      	uxth	r3, r3
 80126ea:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 80126ec:	897b      	ldrh	r3, [r7, #10]
 80126ee:	461a      	mov	r2, r3
 80126f0:	68f9      	ldr	r1, [r7, #12]
 80126f2:	6878      	ldr	r0, [r7, #4]
 80126f4:	f000 fa1e 	bl	8012b34 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	88db      	ldrh	r3, [r3, #6]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d102      	bne.n	8012706 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 8012700:	6878      	ldr	r0, [r7, #4]
 8012702:	f000 fa75 	bl	8012bf0 <USBD_CtlSendStatus>
  }
}
 8012706:	3710      	adds	r7, #16
 8012708:	46bd      	mov	sp, r7
 801270a:	bd80      	pop	{r7, pc}

0801270c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b084      	sub	sp, #16
 8012710:	af00      	add	r7, sp, #0
 8012712:	6078      	str	r0, [r7, #4]
 8012714:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012716:	683b      	ldr	r3, [r7, #0]
 8012718:	889b      	ldrh	r3, [r3, #4]
 801271a:	2b00      	cmp	r3, #0
 801271c:	d130      	bne.n	8012780 <USBD_SetAddress+0x74>
 801271e:	683b      	ldr	r3, [r7, #0]
 8012720:	88db      	ldrh	r3, [r3, #6]
 8012722:	2b00      	cmp	r3, #0
 8012724:	d12c      	bne.n	8012780 <USBD_SetAddress+0x74>
 8012726:	683b      	ldr	r3, [r7, #0]
 8012728:	885b      	ldrh	r3, [r3, #2]
 801272a:	2b7f      	cmp	r3, #127	; 0x7f
 801272c:	d828      	bhi.n	8012780 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	885b      	ldrh	r3, [r3, #2]
 8012732:	b2db      	uxtb	r3, r3
 8012734:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012738:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8012740:	2b03      	cmp	r3, #3
 8012742:	d104      	bne.n	801274e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 8012744:	6839      	ldr	r1, [r7, #0]
 8012746:	6878      	ldr	r0, [r7, #4]
 8012748:	f000 f989 	bl	8012a5e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801274c:	e01c      	b.n	8012788 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	7bfa      	ldrb	r2, [r7, #15]
 8012752:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012756:	7bfb      	ldrb	r3, [r7, #15]
 8012758:	4619      	mov	r1, r3
 801275a:	6878      	ldr	r0, [r7, #4]
 801275c:	f004 fcce 	bl	80170fc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8012760:	6878      	ldr	r0, [r7, #4]
 8012762:	f000 fa45 	bl	8012bf0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012766:	7bfb      	ldrb	r3, [r7, #15]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d004      	beq.n	8012776 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	2202      	movs	r2, #2
 8012770:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012774:	e008      	b.n	8012788 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	2201      	movs	r2, #1
 801277a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801277e:	e003      	b.n	8012788 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012780:	6839      	ldr	r1, [r7, #0]
 8012782:	6878      	ldr	r0, [r7, #4]
 8012784:	f000 f96b 	bl	8012a5e <USBD_CtlError>
  }
}
 8012788:	bf00      	nop
 801278a:	3710      	adds	r7, #16
 801278c:	46bd      	mov	sp, r7
 801278e:	bd80      	pop	{r7, pc}

08012790 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012790:	b580      	push	{r7, lr}
 8012792:	b082      	sub	sp, #8
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
 8012798:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	885b      	ldrh	r3, [r3, #2]
 801279e:	b2da      	uxtb	r2, r3
 80127a0:	4b41      	ldr	r3, [pc, #260]	; (80128a8 <USBD_SetConfig+0x118>)
 80127a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80127a4:	4b40      	ldr	r3, [pc, #256]	; (80128a8 <USBD_SetConfig+0x118>)
 80127a6:	781b      	ldrb	r3, [r3, #0]
 80127a8:	2b01      	cmp	r3, #1
 80127aa:	d904      	bls.n	80127b6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80127ac:	6839      	ldr	r1, [r7, #0]
 80127ae:	6878      	ldr	r0, [r7, #4]
 80127b0:	f000 f955 	bl	8012a5e <USBD_CtlError>
 80127b4:	e075      	b.n	80128a2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80127bc:	2b02      	cmp	r3, #2
 80127be:	d002      	beq.n	80127c6 <USBD_SetConfig+0x36>
 80127c0:	2b03      	cmp	r3, #3
 80127c2:	d023      	beq.n	801280c <USBD_SetConfig+0x7c>
 80127c4:	e062      	b.n	801288c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 80127c6:	4b38      	ldr	r3, [pc, #224]	; (80128a8 <USBD_SetConfig+0x118>)
 80127c8:	781b      	ldrb	r3, [r3, #0]
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d01a      	beq.n	8012804 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 80127ce:	4b36      	ldr	r3, [pc, #216]	; (80128a8 <USBD_SetConfig+0x118>)
 80127d0:	781b      	ldrb	r3, [r3, #0]
 80127d2:	461a      	mov	r2, r3
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	2203      	movs	r2, #3
 80127dc:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80127e0:	4b31      	ldr	r3, [pc, #196]	; (80128a8 <USBD_SetConfig+0x118>)
 80127e2:	781b      	ldrb	r3, [r3, #0]
 80127e4:	4619      	mov	r1, r3
 80127e6:	6878      	ldr	r0, [r7, #4]
 80127e8:	f7ff fa2a 	bl	8011c40 <USBD_SetClassConfig>
 80127ec:	4603      	mov	r3, r0
 80127ee:	2b02      	cmp	r3, #2
 80127f0:	d104      	bne.n	80127fc <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 80127f2:	6839      	ldr	r1, [r7, #0]
 80127f4:	6878      	ldr	r0, [r7, #4]
 80127f6:	f000 f932 	bl	8012a5e <USBD_CtlError>
          return;
 80127fa:	e052      	b.n	80128a2 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 80127fc:	6878      	ldr	r0, [r7, #4]
 80127fe:	f000 f9f7 	bl	8012bf0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8012802:	e04e      	b.n	80128a2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8012804:	6878      	ldr	r0, [r7, #4]
 8012806:	f000 f9f3 	bl	8012bf0 <USBD_CtlSendStatus>
      break;
 801280a:	e04a      	b.n	80128a2 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801280c:	4b26      	ldr	r3, [pc, #152]	; (80128a8 <USBD_SetConfig+0x118>)
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d112      	bne.n	801283a <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	2202      	movs	r2, #2
 8012818:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 801281c:	4b22      	ldr	r3, [pc, #136]	; (80128a8 <USBD_SetConfig+0x118>)
 801281e:	781b      	ldrb	r3, [r3, #0]
 8012820:	461a      	mov	r2, r3
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8012826:	4b20      	ldr	r3, [pc, #128]	; (80128a8 <USBD_SetConfig+0x118>)
 8012828:	781b      	ldrb	r3, [r3, #0]
 801282a:	4619      	mov	r1, r3
 801282c:	6878      	ldr	r0, [r7, #4]
 801282e:	f7ff fa26 	bl	8011c7e <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8012832:	6878      	ldr	r0, [r7, #4]
 8012834:	f000 f9dc 	bl	8012bf0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8012838:	e033      	b.n	80128a2 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 801283a:	4b1b      	ldr	r3, [pc, #108]	; (80128a8 <USBD_SetConfig+0x118>)
 801283c:	781b      	ldrb	r3, [r3, #0]
 801283e:	461a      	mov	r2, r3
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	685b      	ldr	r3, [r3, #4]
 8012844:	429a      	cmp	r2, r3
 8012846:	d01d      	beq.n	8012884 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	685b      	ldr	r3, [r3, #4]
 801284c:	b2db      	uxtb	r3, r3
 801284e:	4619      	mov	r1, r3
 8012850:	6878      	ldr	r0, [r7, #4]
 8012852:	f7ff fa14 	bl	8011c7e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012856:	4b14      	ldr	r3, [pc, #80]	; (80128a8 <USBD_SetConfig+0x118>)
 8012858:	781b      	ldrb	r3, [r3, #0]
 801285a:	461a      	mov	r2, r3
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8012860:	4b11      	ldr	r3, [pc, #68]	; (80128a8 <USBD_SetConfig+0x118>)
 8012862:	781b      	ldrb	r3, [r3, #0]
 8012864:	4619      	mov	r1, r3
 8012866:	6878      	ldr	r0, [r7, #4]
 8012868:	f7ff f9ea 	bl	8011c40 <USBD_SetClassConfig>
 801286c:	4603      	mov	r3, r0
 801286e:	2b02      	cmp	r3, #2
 8012870:	d104      	bne.n	801287c <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 8012872:	6839      	ldr	r1, [r7, #0]
 8012874:	6878      	ldr	r0, [r7, #4]
 8012876:	f000 f8f2 	bl	8012a5e <USBD_CtlError>
          return;
 801287a:	e012      	b.n	80128a2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 801287c:	6878      	ldr	r0, [r7, #4]
 801287e:	f000 f9b7 	bl	8012bf0 <USBD_CtlSendStatus>
      break;
 8012882:	e00e      	b.n	80128a2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8012884:	6878      	ldr	r0, [r7, #4]
 8012886:	f000 f9b3 	bl	8012bf0 <USBD_CtlSendStatus>
      break;
 801288a:	e00a      	b.n	80128a2 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 801288c:	6839      	ldr	r1, [r7, #0]
 801288e:	6878      	ldr	r0, [r7, #4]
 8012890:	f000 f8e5 	bl	8012a5e <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 8012894:	4b04      	ldr	r3, [pc, #16]	; (80128a8 <USBD_SetConfig+0x118>)
 8012896:	781b      	ldrb	r3, [r3, #0]
 8012898:	4619      	mov	r1, r3
 801289a:	6878      	ldr	r0, [r7, #4]
 801289c:	f7ff f9ef 	bl	8011c7e <USBD_ClrClassConfig>
      break;
 80128a0:	bf00      	nop
    }
  }
}
 80128a2:	3708      	adds	r7, #8
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bd80      	pop	{r7, pc}
 80128a8:	20000c00 	.word	0x20000c00

080128ac <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80128ac:	b580      	push	{r7, lr}
 80128ae:	b082      	sub	sp, #8
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
 80128b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80128b6:	683b      	ldr	r3, [r7, #0]
 80128b8:	88db      	ldrh	r3, [r3, #6]
 80128ba:	2b01      	cmp	r3, #1
 80128bc:	d004      	beq.n	80128c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 80128be:	6839      	ldr	r1, [r7, #0]
 80128c0:	6878      	ldr	r0, [r7, #4]
 80128c2:	f000 f8cc 	bl	8012a5e <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80128c6:	e021      	b.n	801290c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80128ce:	2b01      	cmp	r3, #1
 80128d0:	db17      	blt.n	8012902 <USBD_GetConfig+0x56>
 80128d2:	2b02      	cmp	r3, #2
 80128d4:	dd02      	ble.n	80128dc <USBD_GetConfig+0x30>
 80128d6:	2b03      	cmp	r3, #3
 80128d8:	d00b      	beq.n	80128f2 <USBD_GetConfig+0x46>
 80128da:	e012      	b.n	8012902 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2200      	movs	r2, #0
 80128e0:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	3308      	adds	r3, #8
 80128e6:	2201      	movs	r2, #1
 80128e8:	4619      	mov	r1, r3
 80128ea:	6878      	ldr	r0, [r7, #4]
 80128ec:	f000 f922 	bl	8012b34 <USBD_CtlSendData>
      break;
 80128f0:	e00c      	b.n	801290c <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	3304      	adds	r3, #4
 80128f6:	2201      	movs	r2, #1
 80128f8:	4619      	mov	r1, r3
 80128fa:	6878      	ldr	r0, [r7, #4]
 80128fc:	f000 f91a 	bl	8012b34 <USBD_CtlSendData>
      break;
 8012900:	e004      	b.n	801290c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 8012902:	6839      	ldr	r1, [r7, #0]
 8012904:	6878      	ldr	r0, [r7, #4]
 8012906:	f000 f8aa 	bl	8012a5e <USBD_CtlError>
      break;
 801290a:	bf00      	nop
}
 801290c:	bf00      	nop
 801290e:	3708      	adds	r7, #8
 8012910:	46bd      	mov	sp, r7
 8012912:	bd80      	pop	{r7, pc}

08012914 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012914:	b580      	push	{r7, lr}
 8012916:	b082      	sub	sp, #8
 8012918:	af00      	add	r7, sp, #0
 801291a:	6078      	str	r0, [r7, #4]
 801291c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8012924:	3b01      	subs	r3, #1
 8012926:	2b02      	cmp	r3, #2
 8012928:	d81e      	bhi.n	8012968 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 801292a:	683b      	ldr	r3, [r7, #0]
 801292c:	88db      	ldrh	r3, [r3, #6]
 801292e:	2b02      	cmp	r3, #2
 8012930:	d004      	beq.n	801293c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8012932:	6839      	ldr	r1, [r7, #0]
 8012934:	6878      	ldr	r0, [r7, #4]
 8012936:	f000 f892 	bl	8012a5e <USBD_CtlError>
      break;
 801293a:	e01a      	b.n	8012972 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2201      	movs	r2, #1
 8012940:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 8012948:	2b00      	cmp	r3, #0
 801294a:	d005      	beq.n	8012958 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	68db      	ldr	r3, [r3, #12]
 8012950:	f043 0202 	orr.w	r2, r3, #2
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	330c      	adds	r3, #12
 801295c:	2202      	movs	r2, #2
 801295e:	4619      	mov	r1, r3
 8012960:	6878      	ldr	r0, [r7, #4]
 8012962:	f000 f8e7 	bl	8012b34 <USBD_CtlSendData>
    break;
 8012966:	e004      	b.n	8012972 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 8012968:	6839      	ldr	r1, [r7, #0]
 801296a:	6878      	ldr	r0, [r7, #4]
 801296c:	f000 f877 	bl	8012a5e <USBD_CtlError>
    break;
 8012970:	bf00      	nop
  }
}
 8012972:	bf00      	nop
 8012974:	3708      	adds	r7, #8
 8012976:	46bd      	mov	sp, r7
 8012978:	bd80      	pop	{r7, pc}

0801297a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 801297a:	b580      	push	{r7, lr}
 801297c:	b082      	sub	sp, #8
 801297e:	af00      	add	r7, sp, #0
 8012980:	6078      	str	r0, [r7, #4]
 8012982:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012984:	683b      	ldr	r3, [r7, #0]
 8012986:	885b      	ldrh	r3, [r3, #2]
 8012988:	2b01      	cmp	r3, #1
 801298a:	d106      	bne.n	801299a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	2201      	movs	r2, #1
 8012990:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f000 f92b 	bl	8012bf0 <USBD_CtlSendStatus>
  }

}
 801299a:	bf00      	nop
 801299c:	3708      	adds	r7, #8
 801299e:	46bd      	mov	sp, r7
 80129a0:	bd80      	pop	{r7, pc}

080129a2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80129a2:	b580      	push	{r7, lr}
 80129a4:	b082      	sub	sp, #8
 80129a6:	af00      	add	r7, sp, #0
 80129a8:	6078      	str	r0, [r7, #4]
 80129aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80129b2:	3b01      	subs	r3, #1
 80129b4:	2b02      	cmp	r3, #2
 80129b6:	d80b      	bhi.n	80129d0 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80129b8:	683b      	ldr	r3, [r7, #0]
 80129ba:	885b      	ldrh	r3, [r3, #2]
 80129bc:	2b01      	cmp	r3, #1
 80129be:	d10c      	bne.n	80129da <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2200      	movs	r2, #0
 80129c4:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 80129c8:	6878      	ldr	r0, [r7, #4]
 80129ca:	f000 f911 	bl	8012bf0 <USBD_CtlSendStatus>
    }
    break;
 80129ce:	e004      	b.n	80129da <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 80129d0:	6839      	ldr	r1, [r7, #0]
 80129d2:	6878      	ldr	r0, [r7, #4]
 80129d4:	f000 f843 	bl	8012a5e <USBD_CtlError>
    break;
 80129d8:	e000      	b.n	80129dc <USBD_ClrFeature+0x3a>
    break;
 80129da:	bf00      	nop
  }
}
 80129dc:	bf00      	nop
 80129de:	3708      	adds	r7, #8
 80129e0:	46bd      	mov	sp, r7
 80129e2:	bd80      	pop	{r7, pc}

080129e4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80129e4:	b480      	push	{r7}
 80129e6:	b083      	sub	sp, #12
 80129e8:	af00      	add	r7, sp, #0
 80129ea:	6078      	str	r0, [r7, #4]
 80129ec:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80129ee:	683b      	ldr	r3, [r7, #0]
 80129f0:	781a      	ldrb	r2, [r3, #0]
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80129f6:	683b      	ldr	r3, [r7, #0]
 80129f8:	785a      	ldrb	r2, [r3, #1]
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80129fe:	683b      	ldr	r3, [r7, #0]
 8012a00:	3302      	adds	r3, #2
 8012a02:	781b      	ldrb	r3, [r3, #0]
 8012a04:	b29a      	uxth	r2, r3
 8012a06:	683b      	ldr	r3, [r7, #0]
 8012a08:	3303      	adds	r3, #3
 8012a0a:	781b      	ldrb	r3, [r3, #0]
 8012a0c:	b29b      	uxth	r3, r3
 8012a0e:	021b      	lsls	r3, r3, #8
 8012a10:	b29b      	uxth	r3, r3
 8012a12:	4413      	add	r3, r2
 8012a14:	b29a      	uxth	r2, r3
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8012a1a:	683b      	ldr	r3, [r7, #0]
 8012a1c:	3304      	adds	r3, #4
 8012a1e:	781b      	ldrb	r3, [r3, #0]
 8012a20:	b29a      	uxth	r2, r3
 8012a22:	683b      	ldr	r3, [r7, #0]
 8012a24:	3305      	adds	r3, #5
 8012a26:	781b      	ldrb	r3, [r3, #0]
 8012a28:	b29b      	uxth	r3, r3
 8012a2a:	021b      	lsls	r3, r3, #8
 8012a2c:	b29b      	uxth	r3, r3
 8012a2e:	4413      	add	r3, r2
 8012a30:	b29a      	uxth	r2, r3
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8012a36:	683b      	ldr	r3, [r7, #0]
 8012a38:	3306      	adds	r3, #6
 8012a3a:	781b      	ldrb	r3, [r3, #0]
 8012a3c:	b29a      	uxth	r2, r3
 8012a3e:	683b      	ldr	r3, [r7, #0]
 8012a40:	3307      	adds	r3, #7
 8012a42:	781b      	ldrb	r3, [r3, #0]
 8012a44:	b29b      	uxth	r3, r3
 8012a46:	021b      	lsls	r3, r3, #8
 8012a48:	b29b      	uxth	r3, r3
 8012a4a:	4413      	add	r3, r2
 8012a4c:	b29a      	uxth	r2, r3
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	80da      	strh	r2, [r3, #6]

}
 8012a52:	bf00      	nop
 8012a54:	370c      	adds	r7, #12
 8012a56:	46bd      	mov	sp, r7
 8012a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a5c:	4770      	bx	lr

08012a5e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8012a5e:	b580      	push	{r7, lr}
 8012a60:	b082      	sub	sp, #8
 8012a62:	af00      	add	r7, sp, #0
 8012a64:	6078      	str	r0, [r7, #4]
 8012a66:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 8012a68:	2180      	movs	r1, #128	; 0x80
 8012a6a:	6878      	ldr	r0, [r7, #4]
 8012a6c:	f004 fadc 	bl	8017028 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 8012a70:	2100      	movs	r1, #0
 8012a72:	6878      	ldr	r0, [r7, #4]
 8012a74:	f004 fad8 	bl	8017028 <USBD_LL_StallEP>
}
 8012a78:	bf00      	nop
 8012a7a:	3708      	adds	r7, #8
 8012a7c:	46bd      	mov	sp, r7
 8012a7e:	bd80      	pop	{r7, pc}

08012a80 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	b086      	sub	sp, #24
 8012a84:	af00      	add	r7, sp, #0
 8012a86:	60f8      	str	r0, [r7, #12]
 8012a88:	60b9      	str	r1, [r7, #8]
 8012a8a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d032      	beq.n	8012afc <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8012a96:	68f8      	ldr	r0, [r7, #12]
 8012a98:	f000 f834 	bl	8012b04 <USBD_GetLen>
 8012a9c:	4603      	mov	r3, r0
 8012a9e:	3301      	adds	r3, #1
 8012aa0:	b29b      	uxth	r3, r3
 8012aa2:	005b      	lsls	r3, r3, #1
 8012aa4:	b29a      	uxth	r2, r3
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8012aaa:	7dfb      	ldrb	r3, [r7, #23]
 8012aac:	1c5a      	adds	r2, r3, #1
 8012aae:	75fa      	strb	r2, [r7, #23]
 8012ab0:	461a      	mov	r2, r3
 8012ab2:	68bb      	ldr	r3, [r7, #8]
 8012ab4:	4413      	add	r3, r2
 8012ab6:	687a      	ldr	r2, [r7, #4]
 8012ab8:	7812      	ldrb	r2, [r2, #0]
 8012aba:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8012abc:	7dfb      	ldrb	r3, [r7, #23]
 8012abe:	1c5a      	adds	r2, r3, #1
 8012ac0:	75fa      	strb	r2, [r7, #23]
 8012ac2:	461a      	mov	r2, r3
 8012ac4:	68bb      	ldr	r3, [r7, #8]
 8012ac6:	4413      	add	r3, r2
 8012ac8:	2203      	movs	r2, #3
 8012aca:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8012acc:	e012      	b.n	8012af4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	1c5a      	adds	r2, r3, #1
 8012ad2:	60fa      	str	r2, [r7, #12]
 8012ad4:	7dfa      	ldrb	r2, [r7, #23]
 8012ad6:	1c51      	adds	r1, r2, #1
 8012ad8:	75f9      	strb	r1, [r7, #23]
 8012ada:	4611      	mov	r1, r2
 8012adc:	68ba      	ldr	r2, [r7, #8]
 8012ade:	440a      	add	r2, r1
 8012ae0:	781b      	ldrb	r3, [r3, #0]
 8012ae2:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8012ae4:	7dfb      	ldrb	r3, [r7, #23]
 8012ae6:	1c5a      	adds	r2, r3, #1
 8012ae8:	75fa      	strb	r2, [r7, #23]
 8012aea:	461a      	mov	r2, r3
 8012aec:	68bb      	ldr	r3, [r7, #8]
 8012aee:	4413      	add	r3, r2
 8012af0:	2200      	movs	r2, #0
 8012af2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	781b      	ldrb	r3, [r3, #0]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d1e8      	bne.n	8012ace <USBD_GetString+0x4e>
    }
  }
}
 8012afc:	bf00      	nop
 8012afe:	3718      	adds	r7, #24
 8012b00:	46bd      	mov	sp, r7
 8012b02:	bd80      	pop	{r7, pc}

08012b04 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012b04:	b480      	push	{r7}
 8012b06:	b085      	sub	sp, #20
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 8012b0c:	2300      	movs	r3, #0
 8012b0e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 8012b10:	e005      	b.n	8012b1e <USBD_GetLen+0x1a>
    {
        len++;
 8012b12:	7bfb      	ldrb	r3, [r7, #15]
 8012b14:	3301      	adds	r3, #1
 8012b16:	73fb      	strb	r3, [r7, #15]
        buf++;
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	3301      	adds	r3, #1
 8012b1c:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	781b      	ldrb	r3, [r3, #0]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d1f5      	bne.n	8012b12 <USBD_GetLen+0xe>
    }

    return len;
 8012b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b28:	4618      	mov	r0, r3
 8012b2a:	3714      	adds	r7, #20
 8012b2c:	46bd      	mov	sp, r7
 8012b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b32:	4770      	bx	lr

08012b34 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 8012b34:	b580      	push	{r7, lr}
 8012b36:	b084      	sub	sp, #16
 8012b38:	af00      	add	r7, sp, #0
 8012b3a:	60f8      	str	r0, [r7, #12]
 8012b3c:	60b9      	str	r1, [r7, #8]
 8012b3e:	4613      	mov	r3, r2
 8012b40:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	2202      	movs	r2, #2
 8012b46:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8012b4a:	88fa      	ldrh	r2, [r7, #6]
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8012b50:	88fa      	ldrh	r2, [r7, #6]
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8012b56:	88fb      	ldrh	r3, [r7, #6]
 8012b58:	68ba      	ldr	r2, [r7, #8]
 8012b5a:	2100      	movs	r1, #0
 8012b5c:	68f8      	ldr	r0, [r7, #12]
 8012b5e:	f004 faec 	bl	801713a <USBD_LL_Transmit>

  return USBD_OK;
 8012b62:	2300      	movs	r3, #0
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	3710      	adds	r7, #16
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	bd80      	pop	{r7, pc}

08012b6c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b084      	sub	sp, #16
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	60f8      	str	r0, [r7, #12]
 8012b74:	60b9      	str	r1, [r7, #8]
 8012b76:	4613      	mov	r3, r2
 8012b78:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8012b7a:	88fb      	ldrh	r3, [r7, #6]
 8012b7c:	68ba      	ldr	r2, [r7, #8]
 8012b7e:	2100      	movs	r1, #0
 8012b80:	68f8      	ldr	r0, [r7, #12]
 8012b82:	f004 fada 	bl	801713a <USBD_LL_Transmit>

  return USBD_OK;
 8012b86:	2300      	movs	r3, #0
}
 8012b88:	4618      	mov	r0, r3
 8012b8a:	3710      	adds	r7, #16
 8012b8c:	46bd      	mov	sp, r7
 8012b8e:	bd80      	pop	{r7, pc}

08012b90 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 8012b90:	b580      	push	{r7, lr}
 8012b92:	b084      	sub	sp, #16
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	60f8      	str	r0, [r7, #12]
 8012b98:	60b9      	str	r1, [r7, #8]
 8012b9a:	4613      	mov	r3, r2
 8012b9c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	2203      	movs	r2, #3
 8012ba2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 8012ba6:	88fa      	ldrh	r2, [r7, #6]
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 8012bae:	88fa      	ldrh	r2, [r7, #6]
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 8012bb6:	88fb      	ldrh	r3, [r7, #6]
 8012bb8:	68ba      	ldr	r2, [r7, #8]
 8012bba:	2100      	movs	r1, #0
 8012bbc:	68f8      	ldr	r0, [r7, #12]
 8012bbe:	f004 fadf 	bl	8017180 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012bc2:	2300      	movs	r3, #0
}
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	3710      	adds	r7, #16
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	bd80      	pop	{r7, pc}

08012bcc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b084      	sub	sp, #16
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	60f8      	str	r0, [r7, #12]
 8012bd4:	60b9      	str	r1, [r7, #8]
 8012bd6:	4613      	mov	r3, r2
 8012bd8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012bda:	88fb      	ldrh	r3, [r7, #6]
 8012bdc:	68ba      	ldr	r2, [r7, #8]
 8012bde:	2100      	movs	r1, #0
 8012be0:	68f8      	ldr	r0, [r7, #12]
 8012be2:	f004 facd 	bl	8017180 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012be6:	2300      	movs	r3, #0
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	3710      	adds	r7, #16
 8012bec:	46bd      	mov	sp, r7
 8012bee:	bd80      	pop	{r7, pc}

08012bf0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 8012bf0:	b580      	push	{r7, lr}
 8012bf2:	b082      	sub	sp, #8
 8012bf4:	af00      	add	r7, sp, #0
 8012bf6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	2204      	movs	r2, #4
 8012bfc:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012c00:	2300      	movs	r3, #0
 8012c02:	2200      	movs	r2, #0
 8012c04:	2100      	movs	r1, #0
 8012c06:	6878      	ldr	r0, [r7, #4]
 8012c08:	f004 fa97 	bl	801713a <USBD_LL_Transmit>

  return USBD_OK;
 8012c0c:	2300      	movs	r3, #0
}
 8012c0e:	4618      	mov	r0, r3
 8012c10:	3708      	adds	r7, #8
 8012c12:	46bd      	mov	sp, r7
 8012c14:	bd80      	pop	{r7, pc}

08012c16 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8012c16:	b580      	push	{r7, lr}
 8012c18:	b082      	sub	sp, #8
 8012c1a:	af00      	add	r7, sp, #0
 8012c1c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	2205      	movs	r2, #5
 8012c22:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8012c26:	2300      	movs	r3, #0
 8012c28:	2200      	movs	r2, #0
 8012c2a:	2100      	movs	r1, #0
 8012c2c:	6878      	ldr	r0, [r7, #4]
 8012c2e:	f004 faa7 	bl	8017180 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012c32:	2300      	movs	r3, #0
}
 8012c34:	4618      	mov	r0, r3
 8012c36:	3708      	adds	r7, #8
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	bd80      	pop	{r7, pc}

08012c3c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b084      	sub	sp, #16
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	4603      	mov	r3, r0
 8012c44:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012c46:	79fb      	ldrb	r3, [r7, #7]
 8012c48:	4a08      	ldr	r2, [pc, #32]	; (8012c6c <disk_status+0x30>)
 8012c4a:	009b      	lsls	r3, r3, #2
 8012c4c:	4413      	add	r3, r2
 8012c4e:	685b      	ldr	r3, [r3, #4]
 8012c50:	685b      	ldr	r3, [r3, #4]
 8012c52:	79fa      	ldrb	r2, [r7, #7]
 8012c54:	4905      	ldr	r1, [pc, #20]	; (8012c6c <disk_status+0x30>)
 8012c56:	440a      	add	r2, r1
 8012c58:	7a12      	ldrb	r2, [r2, #8]
 8012c5a:	4610      	mov	r0, r2
 8012c5c:	4798      	blx	r3
 8012c5e:	4603      	mov	r3, r0
 8012c60:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c64:	4618      	mov	r0, r3
 8012c66:	3710      	adds	r7, #16
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}
 8012c6c:	20000e2c 	.word	0x20000e2c

08012c70 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012c70:	b580      	push	{r7, lr}
 8012c72:	b084      	sub	sp, #16
 8012c74:	af00      	add	r7, sp, #0
 8012c76:	4603      	mov	r3, r0
 8012c78:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012c7e:	79fb      	ldrb	r3, [r7, #7]
 8012c80:	4a0d      	ldr	r2, [pc, #52]	; (8012cb8 <disk_initialize+0x48>)
 8012c82:	5cd3      	ldrb	r3, [r2, r3]
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d111      	bne.n	8012cac <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012c88:	79fb      	ldrb	r3, [r7, #7]
 8012c8a:	4a0b      	ldr	r2, [pc, #44]	; (8012cb8 <disk_initialize+0x48>)
 8012c8c:	2101      	movs	r1, #1
 8012c8e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012c90:	79fb      	ldrb	r3, [r7, #7]
 8012c92:	4a09      	ldr	r2, [pc, #36]	; (8012cb8 <disk_initialize+0x48>)
 8012c94:	009b      	lsls	r3, r3, #2
 8012c96:	4413      	add	r3, r2
 8012c98:	685b      	ldr	r3, [r3, #4]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	79fa      	ldrb	r2, [r7, #7]
 8012c9e:	4906      	ldr	r1, [pc, #24]	; (8012cb8 <disk_initialize+0x48>)
 8012ca0:	440a      	add	r2, r1
 8012ca2:	7a12      	ldrb	r2, [r2, #8]
 8012ca4:	4610      	mov	r0, r2
 8012ca6:	4798      	blx	r3
 8012ca8:	4603      	mov	r3, r0
 8012caa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cae:	4618      	mov	r0, r3
 8012cb0:	3710      	adds	r7, #16
 8012cb2:	46bd      	mov	sp, r7
 8012cb4:	bd80      	pop	{r7, pc}
 8012cb6:	bf00      	nop
 8012cb8:	20000e2c 	.word	0x20000e2c

08012cbc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012cbc:	b590      	push	{r4, r7, lr}
 8012cbe:	b087      	sub	sp, #28
 8012cc0:	af00      	add	r7, sp, #0
 8012cc2:	60b9      	str	r1, [r7, #8]
 8012cc4:	607a      	str	r2, [r7, #4]
 8012cc6:	603b      	str	r3, [r7, #0]
 8012cc8:	4603      	mov	r3, r0
 8012cca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012ccc:	7bfb      	ldrb	r3, [r7, #15]
 8012cce:	4a0a      	ldr	r2, [pc, #40]	; (8012cf8 <disk_read+0x3c>)
 8012cd0:	009b      	lsls	r3, r3, #2
 8012cd2:	4413      	add	r3, r2
 8012cd4:	685b      	ldr	r3, [r3, #4]
 8012cd6:	689c      	ldr	r4, [r3, #8]
 8012cd8:	7bfb      	ldrb	r3, [r7, #15]
 8012cda:	4a07      	ldr	r2, [pc, #28]	; (8012cf8 <disk_read+0x3c>)
 8012cdc:	4413      	add	r3, r2
 8012cde:	7a18      	ldrb	r0, [r3, #8]
 8012ce0:	683b      	ldr	r3, [r7, #0]
 8012ce2:	687a      	ldr	r2, [r7, #4]
 8012ce4:	68b9      	ldr	r1, [r7, #8]
 8012ce6:	47a0      	blx	r4
 8012ce8:	4603      	mov	r3, r0
 8012cea:	75fb      	strb	r3, [r7, #23]
  return res;
 8012cec:	7dfb      	ldrb	r3, [r7, #23]
}
 8012cee:	4618      	mov	r0, r3
 8012cf0:	371c      	adds	r7, #28
 8012cf2:	46bd      	mov	sp, r7
 8012cf4:	bd90      	pop	{r4, r7, pc}
 8012cf6:	bf00      	nop
 8012cf8:	20000e2c 	.word	0x20000e2c

08012cfc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012cfc:	b590      	push	{r4, r7, lr}
 8012cfe:	b087      	sub	sp, #28
 8012d00:	af00      	add	r7, sp, #0
 8012d02:	60b9      	str	r1, [r7, #8]
 8012d04:	607a      	str	r2, [r7, #4]
 8012d06:	603b      	str	r3, [r7, #0]
 8012d08:	4603      	mov	r3, r0
 8012d0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012d0c:	7bfb      	ldrb	r3, [r7, #15]
 8012d0e:	4a0a      	ldr	r2, [pc, #40]	; (8012d38 <disk_write+0x3c>)
 8012d10:	009b      	lsls	r3, r3, #2
 8012d12:	4413      	add	r3, r2
 8012d14:	685b      	ldr	r3, [r3, #4]
 8012d16:	68dc      	ldr	r4, [r3, #12]
 8012d18:	7bfb      	ldrb	r3, [r7, #15]
 8012d1a:	4a07      	ldr	r2, [pc, #28]	; (8012d38 <disk_write+0x3c>)
 8012d1c:	4413      	add	r3, r2
 8012d1e:	7a18      	ldrb	r0, [r3, #8]
 8012d20:	683b      	ldr	r3, [r7, #0]
 8012d22:	687a      	ldr	r2, [r7, #4]
 8012d24:	68b9      	ldr	r1, [r7, #8]
 8012d26:	47a0      	blx	r4
 8012d28:	4603      	mov	r3, r0
 8012d2a:	75fb      	strb	r3, [r7, #23]
  return res;
 8012d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d2e:	4618      	mov	r0, r3
 8012d30:	371c      	adds	r7, #28
 8012d32:	46bd      	mov	sp, r7
 8012d34:	bd90      	pop	{r4, r7, pc}
 8012d36:	bf00      	nop
 8012d38:	20000e2c 	.word	0x20000e2c

08012d3c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b084      	sub	sp, #16
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	4603      	mov	r3, r0
 8012d44:	603a      	str	r2, [r7, #0]
 8012d46:	71fb      	strb	r3, [r7, #7]
 8012d48:	460b      	mov	r3, r1
 8012d4a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012d4c:	79fb      	ldrb	r3, [r7, #7]
 8012d4e:	4a09      	ldr	r2, [pc, #36]	; (8012d74 <disk_ioctl+0x38>)
 8012d50:	009b      	lsls	r3, r3, #2
 8012d52:	4413      	add	r3, r2
 8012d54:	685b      	ldr	r3, [r3, #4]
 8012d56:	691b      	ldr	r3, [r3, #16]
 8012d58:	79fa      	ldrb	r2, [r7, #7]
 8012d5a:	4906      	ldr	r1, [pc, #24]	; (8012d74 <disk_ioctl+0x38>)
 8012d5c:	440a      	add	r2, r1
 8012d5e:	7a10      	ldrb	r0, [r2, #8]
 8012d60:	79b9      	ldrb	r1, [r7, #6]
 8012d62:	683a      	ldr	r2, [r7, #0]
 8012d64:	4798      	blx	r3
 8012d66:	4603      	mov	r3, r0
 8012d68:	73fb      	strb	r3, [r7, #15]
  return res;
 8012d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	3710      	adds	r7, #16
 8012d70:	46bd      	mov	sp, r7
 8012d72:	bd80      	pop	{r7, pc}
 8012d74:	20000e2c 	.word	0x20000e2c

08012d78 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012d78:	b480      	push	{r7}
 8012d7a:	b085      	sub	sp, #20
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	3301      	adds	r3, #1
 8012d84:	781b      	ldrb	r3, [r3, #0]
 8012d86:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012d88:	89fb      	ldrh	r3, [r7, #14]
 8012d8a:	021b      	lsls	r3, r3, #8
 8012d8c:	b21a      	sxth	r2, r3
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	781b      	ldrb	r3, [r3, #0]
 8012d92:	b21b      	sxth	r3, r3
 8012d94:	4313      	orrs	r3, r2
 8012d96:	b21b      	sxth	r3, r3
 8012d98:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012d9a:	89fb      	ldrh	r3, [r7, #14]
}
 8012d9c:	4618      	mov	r0, r3
 8012d9e:	3714      	adds	r7, #20
 8012da0:	46bd      	mov	sp, r7
 8012da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012da6:	4770      	bx	lr

08012da8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8012da8:	b480      	push	{r7}
 8012daa:	b085      	sub	sp, #20
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	3303      	adds	r3, #3
 8012db4:	781b      	ldrb	r3, [r3, #0]
 8012db6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	021b      	lsls	r3, r3, #8
 8012dbc:	687a      	ldr	r2, [r7, #4]
 8012dbe:	3202      	adds	r2, #2
 8012dc0:	7812      	ldrb	r2, [r2, #0]
 8012dc2:	4313      	orrs	r3, r2
 8012dc4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	021b      	lsls	r3, r3, #8
 8012dca:	687a      	ldr	r2, [r7, #4]
 8012dcc:	3201      	adds	r2, #1
 8012dce:	7812      	ldrb	r2, [r2, #0]
 8012dd0:	4313      	orrs	r3, r2
 8012dd2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	021b      	lsls	r3, r3, #8
 8012dd8:	687a      	ldr	r2, [r7, #4]
 8012dda:	7812      	ldrb	r2, [r2, #0]
 8012ddc:	4313      	orrs	r3, r2
 8012dde:	60fb      	str	r3, [r7, #12]
	return rv;
 8012de0:	68fb      	ldr	r3, [r7, #12]
}
 8012de2:	4618      	mov	r0, r3
 8012de4:	3714      	adds	r7, #20
 8012de6:	46bd      	mov	sp, r7
 8012de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dec:	4770      	bx	lr

08012dee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8012dee:	b480      	push	{r7}
 8012df0:	b083      	sub	sp, #12
 8012df2:	af00      	add	r7, sp, #0
 8012df4:	6078      	str	r0, [r7, #4]
 8012df6:	460b      	mov	r3, r1
 8012df8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	1c5a      	adds	r2, r3, #1
 8012dfe:	607a      	str	r2, [r7, #4]
 8012e00:	887a      	ldrh	r2, [r7, #2]
 8012e02:	b2d2      	uxtb	r2, r2
 8012e04:	701a      	strb	r2, [r3, #0]
 8012e06:	887b      	ldrh	r3, [r7, #2]
 8012e08:	0a1b      	lsrs	r3, r3, #8
 8012e0a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	1c5a      	adds	r2, r3, #1
 8012e10:	607a      	str	r2, [r7, #4]
 8012e12:	887a      	ldrh	r2, [r7, #2]
 8012e14:	b2d2      	uxtb	r2, r2
 8012e16:	701a      	strb	r2, [r3, #0]
}
 8012e18:	bf00      	nop
 8012e1a:	370c      	adds	r7, #12
 8012e1c:	46bd      	mov	sp, r7
 8012e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e22:	4770      	bx	lr

08012e24 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012e24:	b480      	push	{r7}
 8012e26:	b083      	sub	sp, #12
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	6078      	str	r0, [r7, #4]
 8012e2c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	1c5a      	adds	r2, r3, #1
 8012e32:	607a      	str	r2, [r7, #4]
 8012e34:	683a      	ldr	r2, [r7, #0]
 8012e36:	b2d2      	uxtb	r2, r2
 8012e38:	701a      	strb	r2, [r3, #0]
 8012e3a:	683b      	ldr	r3, [r7, #0]
 8012e3c:	0a1b      	lsrs	r3, r3, #8
 8012e3e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	1c5a      	adds	r2, r3, #1
 8012e44:	607a      	str	r2, [r7, #4]
 8012e46:	683a      	ldr	r2, [r7, #0]
 8012e48:	b2d2      	uxtb	r2, r2
 8012e4a:	701a      	strb	r2, [r3, #0]
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	0a1b      	lsrs	r3, r3, #8
 8012e50:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	1c5a      	adds	r2, r3, #1
 8012e56:	607a      	str	r2, [r7, #4]
 8012e58:	683a      	ldr	r2, [r7, #0]
 8012e5a:	b2d2      	uxtb	r2, r2
 8012e5c:	701a      	strb	r2, [r3, #0]
 8012e5e:	683b      	ldr	r3, [r7, #0]
 8012e60:	0a1b      	lsrs	r3, r3, #8
 8012e62:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	1c5a      	adds	r2, r3, #1
 8012e68:	607a      	str	r2, [r7, #4]
 8012e6a:	683a      	ldr	r2, [r7, #0]
 8012e6c:	b2d2      	uxtb	r2, r2
 8012e6e:	701a      	strb	r2, [r3, #0]
}
 8012e70:	bf00      	nop
 8012e72:	370c      	adds	r7, #12
 8012e74:	46bd      	mov	sp, r7
 8012e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7a:	4770      	bx	lr

08012e7c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012e7c:	b480      	push	{r7}
 8012e7e:	b087      	sub	sp, #28
 8012e80:	af00      	add	r7, sp, #0
 8012e82:	60f8      	str	r0, [r7, #12]
 8012e84:	60b9      	str	r1, [r7, #8]
 8012e86:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012e8c:	68bb      	ldr	r3, [r7, #8]
 8012e8e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d00d      	beq.n	8012eb2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012e96:	693a      	ldr	r2, [r7, #16]
 8012e98:	1c53      	adds	r3, r2, #1
 8012e9a:	613b      	str	r3, [r7, #16]
 8012e9c:	697b      	ldr	r3, [r7, #20]
 8012e9e:	1c59      	adds	r1, r3, #1
 8012ea0:	6179      	str	r1, [r7, #20]
 8012ea2:	7812      	ldrb	r2, [r2, #0]
 8012ea4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	3b01      	subs	r3, #1
 8012eaa:	607b      	str	r3, [r7, #4]
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d1f1      	bne.n	8012e96 <mem_cpy+0x1a>
	}
}
 8012eb2:	bf00      	nop
 8012eb4:	371c      	adds	r7, #28
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ebc:	4770      	bx	lr

08012ebe <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8012ebe:	b480      	push	{r7}
 8012ec0:	b087      	sub	sp, #28
 8012ec2:	af00      	add	r7, sp, #0
 8012ec4:	60f8      	str	r0, [r7, #12]
 8012ec6:	60b9      	str	r1, [r7, #8]
 8012ec8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8012ece:	697b      	ldr	r3, [r7, #20]
 8012ed0:	1c5a      	adds	r2, r3, #1
 8012ed2:	617a      	str	r2, [r7, #20]
 8012ed4:	68ba      	ldr	r2, [r7, #8]
 8012ed6:	b2d2      	uxtb	r2, r2
 8012ed8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	3b01      	subs	r3, #1
 8012ede:	607b      	str	r3, [r7, #4]
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d1f3      	bne.n	8012ece <mem_set+0x10>
}
 8012ee6:	bf00      	nop
 8012ee8:	371c      	adds	r7, #28
 8012eea:	46bd      	mov	sp, r7
 8012eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef0:	4770      	bx	lr

08012ef2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8012ef2:	b480      	push	{r7}
 8012ef4:	b089      	sub	sp, #36	; 0x24
 8012ef6:	af00      	add	r7, sp, #0
 8012ef8:	60f8      	str	r0, [r7, #12]
 8012efa:	60b9      	str	r1, [r7, #8]
 8012efc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	61fb      	str	r3, [r7, #28]
 8012f02:	68bb      	ldr	r3, [r7, #8]
 8012f04:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8012f06:	2300      	movs	r3, #0
 8012f08:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8012f0a:	69fb      	ldr	r3, [r7, #28]
 8012f0c:	1c5a      	adds	r2, r3, #1
 8012f0e:	61fa      	str	r2, [r7, #28]
 8012f10:	781b      	ldrb	r3, [r3, #0]
 8012f12:	4619      	mov	r1, r3
 8012f14:	69bb      	ldr	r3, [r7, #24]
 8012f16:	1c5a      	adds	r2, r3, #1
 8012f18:	61ba      	str	r2, [r7, #24]
 8012f1a:	781b      	ldrb	r3, [r3, #0]
 8012f1c:	1acb      	subs	r3, r1, r3
 8012f1e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	3b01      	subs	r3, #1
 8012f24:	607b      	str	r3, [r7, #4]
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d002      	beq.n	8012f32 <mem_cmp+0x40>
 8012f2c:	697b      	ldr	r3, [r7, #20]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d0eb      	beq.n	8012f0a <mem_cmp+0x18>

	return r;
 8012f32:	697b      	ldr	r3, [r7, #20]
}
 8012f34:	4618      	mov	r0, r3
 8012f36:	3724      	adds	r7, #36	; 0x24
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3e:	4770      	bx	lr

08012f40 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012f40:	b480      	push	{r7}
 8012f42:	b083      	sub	sp, #12
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	6078      	str	r0, [r7, #4]
 8012f48:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012f4a:	e002      	b.n	8012f52 <chk_chr+0x12>
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	3301      	adds	r3, #1
 8012f50:	607b      	str	r3, [r7, #4]
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	781b      	ldrb	r3, [r3, #0]
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d005      	beq.n	8012f66 <chk_chr+0x26>
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	781b      	ldrb	r3, [r3, #0]
 8012f5e:	461a      	mov	r2, r3
 8012f60:	683b      	ldr	r3, [r7, #0]
 8012f62:	4293      	cmp	r3, r2
 8012f64:	d1f2      	bne.n	8012f4c <chk_chr+0xc>
	return *str;
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	781b      	ldrb	r3, [r3, #0]
}
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	370c      	adds	r7, #12
 8012f6e:	46bd      	mov	sp, r7
 8012f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f74:	4770      	bx	lr
	...

08012f78 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012f78:	b480      	push	{r7}
 8012f7a:	b085      	sub	sp, #20
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	6078      	str	r0, [r7, #4]
 8012f80:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012f82:	2300      	movs	r3, #0
 8012f84:	60bb      	str	r3, [r7, #8]
 8012f86:	68bb      	ldr	r3, [r7, #8]
 8012f88:	60fb      	str	r3, [r7, #12]
 8012f8a:	e029      	b.n	8012fe0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8012f8c:	4a27      	ldr	r2, [pc, #156]	; (801302c <chk_lock+0xb4>)
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	011b      	lsls	r3, r3, #4
 8012f92:	4413      	add	r3, r2
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d01d      	beq.n	8012fd6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012f9a:	4a24      	ldr	r2, [pc, #144]	; (801302c <chk_lock+0xb4>)
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	011b      	lsls	r3, r3, #4
 8012fa0:	4413      	add	r3, r2
 8012fa2:	681a      	ldr	r2, [r3, #0]
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	429a      	cmp	r2, r3
 8012faa:	d116      	bne.n	8012fda <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8012fac:	4a1f      	ldr	r2, [pc, #124]	; (801302c <chk_lock+0xb4>)
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	011b      	lsls	r3, r3, #4
 8012fb2:	4413      	add	r3, r2
 8012fb4:	3304      	adds	r3, #4
 8012fb6:	681a      	ldr	r2, [r3, #0]
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012fbc:	429a      	cmp	r2, r3
 8012fbe:	d10c      	bne.n	8012fda <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012fc0:	4a1a      	ldr	r2, [pc, #104]	; (801302c <chk_lock+0xb4>)
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	011b      	lsls	r3, r3, #4
 8012fc6:	4413      	add	r3, r2
 8012fc8:	3308      	adds	r3, #8
 8012fca:	681a      	ldr	r2, [r3, #0]
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8012fd0:	429a      	cmp	r2, r3
 8012fd2:	d102      	bne.n	8012fda <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012fd4:	e007      	b.n	8012fe6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8012fd6:	2301      	movs	r3, #1
 8012fd8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	3301      	adds	r3, #1
 8012fde:	60fb      	str	r3, [r7, #12]
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	2b01      	cmp	r3, #1
 8012fe4:	d9d2      	bls.n	8012f8c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	2b02      	cmp	r3, #2
 8012fea:	d109      	bne.n	8013000 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8012fec:	68bb      	ldr	r3, [r7, #8]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d102      	bne.n	8012ff8 <chk_lock+0x80>
 8012ff2:	683b      	ldr	r3, [r7, #0]
 8012ff4:	2b02      	cmp	r3, #2
 8012ff6:	d101      	bne.n	8012ffc <chk_lock+0x84>
 8012ff8:	2300      	movs	r3, #0
 8012ffa:	e010      	b.n	801301e <chk_lock+0xa6>
 8012ffc:	2312      	movs	r3, #18
 8012ffe:	e00e      	b.n	801301e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8013000:	683b      	ldr	r3, [r7, #0]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d108      	bne.n	8013018 <chk_lock+0xa0>
 8013006:	4a09      	ldr	r2, [pc, #36]	; (801302c <chk_lock+0xb4>)
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	011b      	lsls	r3, r3, #4
 801300c:	4413      	add	r3, r2
 801300e:	330c      	adds	r3, #12
 8013010:	881b      	ldrh	r3, [r3, #0]
 8013012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013016:	d101      	bne.n	801301c <chk_lock+0xa4>
 8013018:	2310      	movs	r3, #16
 801301a:	e000      	b.n	801301e <chk_lock+0xa6>
 801301c:	2300      	movs	r3, #0
}
 801301e:	4618      	mov	r0, r3
 8013020:	3714      	adds	r7, #20
 8013022:	46bd      	mov	sp, r7
 8013024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013028:	4770      	bx	lr
 801302a:	bf00      	nop
 801302c:	20000c0c 	.word	0x20000c0c

08013030 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8013030:	b480      	push	{r7}
 8013032:	b083      	sub	sp, #12
 8013034:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013036:	2300      	movs	r3, #0
 8013038:	607b      	str	r3, [r7, #4]
 801303a:	e002      	b.n	8013042 <enq_lock+0x12>
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	3301      	adds	r3, #1
 8013040:	607b      	str	r3, [r7, #4]
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	2b01      	cmp	r3, #1
 8013046:	d806      	bhi.n	8013056 <enq_lock+0x26>
 8013048:	4a09      	ldr	r2, [pc, #36]	; (8013070 <enq_lock+0x40>)
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	011b      	lsls	r3, r3, #4
 801304e:	4413      	add	r3, r2
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d1f2      	bne.n	801303c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	2b02      	cmp	r3, #2
 801305a:	bf14      	ite	ne
 801305c:	2301      	movne	r3, #1
 801305e:	2300      	moveq	r3, #0
 8013060:	b2db      	uxtb	r3, r3
}
 8013062:	4618      	mov	r0, r3
 8013064:	370c      	adds	r7, #12
 8013066:	46bd      	mov	sp, r7
 8013068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801306c:	4770      	bx	lr
 801306e:	bf00      	nop
 8013070:	20000c0c 	.word	0x20000c0c

08013074 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013074:	b480      	push	{r7}
 8013076:	b085      	sub	sp, #20
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
 801307c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801307e:	2300      	movs	r3, #0
 8013080:	60fb      	str	r3, [r7, #12]
 8013082:	e01f      	b.n	80130c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8013084:	4a41      	ldr	r2, [pc, #260]	; (801318c <inc_lock+0x118>)
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	011b      	lsls	r3, r3, #4
 801308a:	4413      	add	r3, r2
 801308c:	681a      	ldr	r2, [r3, #0]
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	429a      	cmp	r2, r3
 8013094:	d113      	bne.n	80130be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8013096:	4a3d      	ldr	r2, [pc, #244]	; (801318c <inc_lock+0x118>)
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	011b      	lsls	r3, r3, #4
 801309c:	4413      	add	r3, r2
 801309e:	3304      	adds	r3, #4
 80130a0:	681a      	ldr	r2, [r3, #0]
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80130a6:	429a      	cmp	r2, r3
 80130a8:	d109      	bne.n	80130be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80130aa:	4a38      	ldr	r2, [pc, #224]	; (801318c <inc_lock+0x118>)
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	011b      	lsls	r3, r3, #4
 80130b0:	4413      	add	r3, r2
 80130b2:	3308      	adds	r3, #8
 80130b4:	681a      	ldr	r2, [r3, #0]
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80130ba:	429a      	cmp	r2, r3
 80130bc:	d006      	beq.n	80130cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	3301      	adds	r3, #1
 80130c2:	60fb      	str	r3, [r7, #12]
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	2b01      	cmp	r3, #1
 80130c8:	d9dc      	bls.n	8013084 <inc_lock+0x10>
 80130ca:	e000      	b.n	80130ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80130cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80130ce:	68fb      	ldr	r3, [r7, #12]
 80130d0:	2b02      	cmp	r3, #2
 80130d2:	d132      	bne.n	801313a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80130d4:	2300      	movs	r3, #0
 80130d6:	60fb      	str	r3, [r7, #12]
 80130d8:	e002      	b.n	80130e0 <inc_lock+0x6c>
 80130da:	68fb      	ldr	r3, [r7, #12]
 80130dc:	3301      	adds	r3, #1
 80130de:	60fb      	str	r3, [r7, #12]
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	2b01      	cmp	r3, #1
 80130e4:	d806      	bhi.n	80130f4 <inc_lock+0x80>
 80130e6:	4a29      	ldr	r2, [pc, #164]	; (801318c <inc_lock+0x118>)
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	011b      	lsls	r3, r3, #4
 80130ec:	4413      	add	r3, r2
 80130ee:	681b      	ldr	r3, [r3, #0]
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d1f2      	bne.n	80130da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	2b02      	cmp	r3, #2
 80130f8:	d101      	bne.n	80130fe <inc_lock+0x8a>
 80130fa:	2300      	movs	r3, #0
 80130fc:	e040      	b.n	8013180 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	681a      	ldr	r2, [r3, #0]
 8013102:	4922      	ldr	r1, [pc, #136]	; (801318c <inc_lock+0x118>)
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	011b      	lsls	r3, r3, #4
 8013108:	440b      	add	r3, r1
 801310a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	689a      	ldr	r2, [r3, #8]
 8013110:	491e      	ldr	r1, [pc, #120]	; (801318c <inc_lock+0x118>)
 8013112:	68fb      	ldr	r3, [r7, #12]
 8013114:	011b      	lsls	r3, r3, #4
 8013116:	440b      	add	r3, r1
 8013118:	3304      	adds	r3, #4
 801311a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	695a      	ldr	r2, [r3, #20]
 8013120:	491a      	ldr	r1, [pc, #104]	; (801318c <inc_lock+0x118>)
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	011b      	lsls	r3, r3, #4
 8013126:	440b      	add	r3, r1
 8013128:	3308      	adds	r3, #8
 801312a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801312c:	4a17      	ldr	r2, [pc, #92]	; (801318c <inc_lock+0x118>)
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	011b      	lsls	r3, r3, #4
 8013132:	4413      	add	r3, r2
 8013134:	330c      	adds	r3, #12
 8013136:	2200      	movs	r2, #0
 8013138:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801313a:	683b      	ldr	r3, [r7, #0]
 801313c:	2b00      	cmp	r3, #0
 801313e:	d009      	beq.n	8013154 <inc_lock+0xe0>
 8013140:	4a12      	ldr	r2, [pc, #72]	; (801318c <inc_lock+0x118>)
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	011b      	lsls	r3, r3, #4
 8013146:	4413      	add	r3, r2
 8013148:	330c      	adds	r3, #12
 801314a:	881b      	ldrh	r3, [r3, #0]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d001      	beq.n	8013154 <inc_lock+0xe0>
 8013150:	2300      	movs	r3, #0
 8013152:	e015      	b.n	8013180 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8013154:	683b      	ldr	r3, [r7, #0]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d108      	bne.n	801316c <inc_lock+0xf8>
 801315a:	4a0c      	ldr	r2, [pc, #48]	; (801318c <inc_lock+0x118>)
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	011b      	lsls	r3, r3, #4
 8013160:	4413      	add	r3, r2
 8013162:	330c      	adds	r3, #12
 8013164:	881b      	ldrh	r3, [r3, #0]
 8013166:	3301      	adds	r3, #1
 8013168:	b29a      	uxth	r2, r3
 801316a:	e001      	b.n	8013170 <inc_lock+0xfc>
 801316c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013170:	4906      	ldr	r1, [pc, #24]	; (801318c <inc_lock+0x118>)
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	011b      	lsls	r3, r3, #4
 8013176:	440b      	add	r3, r1
 8013178:	330c      	adds	r3, #12
 801317a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	3301      	adds	r3, #1
}
 8013180:	4618      	mov	r0, r3
 8013182:	3714      	adds	r7, #20
 8013184:	46bd      	mov	sp, r7
 8013186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801318a:	4770      	bx	lr
 801318c:	20000c0c 	.word	0x20000c0c

08013190 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8013190:	b480      	push	{r7}
 8013192:	b085      	sub	sp, #20
 8013194:	af00      	add	r7, sp, #0
 8013196:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	3b01      	subs	r3, #1
 801319c:	607b      	str	r3, [r7, #4]
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	2b01      	cmp	r3, #1
 80131a2:	d825      	bhi.n	80131f0 <dec_lock+0x60>
		n = Files[i].ctr;
 80131a4:	4a17      	ldr	r2, [pc, #92]	; (8013204 <dec_lock+0x74>)
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	011b      	lsls	r3, r3, #4
 80131aa:	4413      	add	r3, r2
 80131ac:	330c      	adds	r3, #12
 80131ae:	881b      	ldrh	r3, [r3, #0]
 80131b0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80131b2:	89fb      	ldrh	r3, [r7, #14]
 80131b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80131b8:	d101      	bne.n	80131be <dec_lock+0x2e>
 80131ba:	2300      	movs	r3, #0
 80131bc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80131be:	89fb      	ldrh	r3, [r7, #14]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d002      	beq.n	80131ca <dec_lock+0x3a>
 80131c4:	89fb      	ldrh	r3, [r7, #14]
 80131c6:	3b01      	subs	r3, #1
 80131c8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80131ca:	4a0e      	ldr	r2, [pc, #56]	; (8013204 <dec_lock+0x74>)
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	011b      	lsls	r3, r3, #4
 80131d0:	4413      	add	r3, r2
 80131d2:	330c      	adds	r3, #12
 80131d4:	89fa      	ldrh	r2, [r7, #14]
 80131d6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80131d8:	89fb      	ldrh	r3, [r7, #14]
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d105      	bne.n	80131ea <dec_lock+0x5a>
 80131de:	4a09      	ldr	r2, [pc, #36]	; (8013204 <dec_lock+0x74>)
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	011b      	lsls	r3, r3, #4
 80131e4:	4413      	add	r3, r2
 80131e6:	2200      	movs	r2, #0
 80131e8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80131ea:	2300      	movs	r3, #0
 80131ec:	737b      	strb	r3, [r7, #13]
 80131ee:	e001      	b.n	80131f4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80131f0:	2302      	movs	r3, #2
 80131f2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80131f4:	7b7b      	ldrb	r3, [r7, #13]
}
 80131f6:	4618      	mov	r0, r3
 80131f8:	3714      	adds	r7, #20
 80131fa:	46bd      	mov	sp, r7
 80131fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013200:	4770      	bx	lr
 8013202:	bf00      	nop
 8013204:	20000c0c 	.word	0x20000c0c

08013208 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013208:	b480      	push	{r7}
 801320a:	b085      	sub	sp, #20
 801320c:	af00      	add	r7, sp, #0
 801320e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8013210:	2300      	movs	r3, #0
 8013212:	60fb      	str	r3, [r7, #12]
 8013214:	e010      	b.n	8013238 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8013216:	4a0d      	ldr	r2, [pc, #52]	; (801324c <clear_lock+0x44>)
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	011b      	lsls	r3, r3, #4
 801321c:	4413      	add	r3, r2
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	687a      	ldr	r2, [r7, #4]
 8013222:	429a      	cmp	r2, r3
 8013224:	d105      	bne.n	8013232 <clear_lock+0x2a>
 8013226:	4a09      	ldr	r2, [pc, #36]	; (801324c <clear_lock+0x44>)
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	011b      	lsls	r3, r3, #4
 801322c:	4413      	add	r3, r2
 801322e:	2200      	movs	r2, #0
 8013230:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8013232:	68fb      	ldr	r3, [r7, #12]
 8013234:	3301      	adds	r3, #1
 8013236:	60fb      	str	r3, [r7, #12]
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	2b01      	cmp	r3, #1
 801323c:	d9eb      	bls.n	8013216 <clear_lock+0xe>
	}
}
 801323e:	bf00      	nop
 8013240:	3714      	adds	r7, #20
 8013242:	46bd      	mov	sp, r7
 8013244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013248:	4770      	bx	lr
 801324a:	bf00      	nop
 801324c:	20000c0c 	.word	0x20000c0c

08013250 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8013250:	b580      	push	{r7, lr}
 8013252:	b086      	sub	sp, #24
 8013254:	af00      	add	r7, sp, #0
 8013256:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8013258:	2300      	movs	r3, #0
 801325a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	78db      	ldrb	r3, [r3, #3]
 8013260:	2b00      	cmp	r3, #0
 8013262:	d034      	beq.n	80132ce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013268:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	7858      	ldrb	r0, [r3, #1]
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8013274:	2301      	movs	r3, #1
 8013276:	697a      	ldr	r2, [r7, #20]
 8013278:	f7ff fd40 	bl	8012cfc <disk_write>
 801327c:	4603      	mov	r3, r0
 801327e:	2b00      	cmp	r3, #0
 8013280:	d002      	beq.n	8013288 <sync_window+0x38>
			res = FR_DISK_ERR;
 8013282:	2301      	movs	r3, #1
 8013284:	73fb      	strb	r3, [r7, #15]
 8013286:	e022      	b.n	80132ce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2200      	movs	r2, #0
 801328c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013292:	697a      	ldr	r2, [r7, #20]
 8013294:	1ad2      	subs	r2, r2, r3
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	6a1b      	ldr	r3, [r3, #32]
 801329a:	429a      	cmp	r2, r3
 801329c:	d217      	bcs.n	80132ce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	789b      	ldrb	r3, [r3, #2]
 80132a2:	613b      	str	r3, [r7, #16]
 80132a4:	e010      	b.n	80132c8 <sync_window+0x78>
					wsect += fs->fsize;
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	6a1b      	ldr	r3, [r3, #32]
 80132aa:	697a      	ldr	r2, [r7, #20]
 80132ac:	4413      	add	r3, r2
 80132ae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	7858      	ldrb	r0, [r3, #1]
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80132ba:	2301      	movs	r3, #1
 80132bc:	697a      	ldr	r2, [r7, #20]
 80132be:	f7ff fd1d 	bl	8012cfc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80132c2:	693b      	ldr	r3, [r7, #16]
 80132c4:	3b01      	subs	r3, #1
 80132c6:	613b      	str	r3, [r7, #16]
 80132c8:	693b      	ldr	r3, [r7, #16]
 80132ca:	2b01      	cmp	r3, #1
 80132cc:	d8eb      	bhi.n	80132a6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80132ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80132d0:	4618      	mov	r0, r3
 80132d2:	3718      	adds	r7, #24
 80132d4:	46bd      	mov	sp, r7
 80132d6:	bd80      	pop	{r7, pc}

080132d8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b084      	sub	sp, #16
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
 80132e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80132e2:	2300      	movs	r3, #0
 80132e4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80132ea:	683a      	ldr	r2, [r7, #0]
 80132ec:	429a      	cmp	r2, r3
 80132ee:	d01b      	beq.n	8013328 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80132f0:	6878      	ldr	r0, [r7, #4]
 80132f2:	f7ff ffad 	bl	8013250 <sync_window>
 80132f6:	4603      	mov	r3, r0
 80132f8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80132fa:	7bfb      	ldrb	r3, [r7, #15]
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d113      	bne.n	8013328 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	7858      	ldrb	r0, [r3, #1]
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801330a:	2301      	movs	r3, #1
 801330c:	683a      	ldr	r2, [r7, #0]
 801330e:	f7ff fcd5 	bl	8012cbc <disk_read>
 8013312:	4603      	mov	r3, r0
 8013314:	2b00      	cmp	r3, #0
 8013316:	d004      	beq.n	8013322 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8013318:	f04f 33ff 	mov.w	r3, #4294967295
 801331c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801331e:	2301      	movs	r3, #1
 8013320:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	683a      	ldr	r2, [r7, #0]
 8013326:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8013328:	7bfb      	ldrb	r3, [r7, #15]
}
 801332a:	4618      	mov	r0, r3
 801332c:	3710      	adds	r7, #16
 801332e:	46bd      	mov	sp, r7
 8013330:	bd80      	pop	{r7, pc}
	...

08013334 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b084      	sub	sp, #16
 8013338:	af00      	add	r7, sp, #0
 801333a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 801333c:	6878      	ldr	r0, [r7, #4]
 801333e:	f7ff ff87 	bl	8013250 <sync_window>
 8013342:	4603      	mov	r3, r0
 8013344:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8013346:	7bfb      	ldrb	r3, [r7, #15]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d158      	bne.n	80133fe <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	781b      	ldrb	r3, [r3, #0]
 8013350:	2b03      	cmp	r3, #3
 8013352:	d148      	bne.n	80133e6 <sync_fs+0xb2>
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	791b      	ldrb	r3, [r3, #4]
 8013358:	2b01      	cmp	r3, #1
 801335a:	d144      	bne.n	80133e6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	3338      	adds	r3, #56	; 0x38
 8013360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013364:	2100      	movs	r1, #0
 8013366:	4618      	mov	r0, r3
 8013368:	f7ff fda9 	bl	8012ebe <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	3338      	adds	r3, #56	; 0x38
 8013370:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013374:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8013378:	4618      	mov	r0, r3
 801337a:	f7ff fd38 	bl	8012dee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	3338      	adds	r3, #56	; 0x38
 8013382:	4921      	ldr	r1, [pc, #132]	; (8013408 <sync_fs+0xd4>)
 8013384:	4618      	mov	r0, r3
 8013386:	f7ff fd4d 	bl	8012e24 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	3338      	adds	r3, #56	; 0x38
 801338e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8013392:	491e      	ldr	r1, [pc, #120]	; (801340c <sync_fs+0xd8>)
 8013394:	4618      	mov	r0, r3
 8013396:	f7ff fd45 	bl	8012e24 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	3338      	adds	r3, #56	; 0x38
 801339e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	695b      	ldr	r3, [r3, #20]
 80133a6:	4619      	mov	r1, r3
 80133a8:	4610      	mov	r0, r2
 80133aa:	f7ff fd3b 	bl	8012e24 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	3338      	adds	r3, #56	; 0x38
 80133b2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	691b      	ldr	r3, [r3, #16]
 80133ba:	4619      	mov	r1, r3
 80133bc:	4610      	mov	r0, r2
 80133be:	f7ff fd31 	bl	8012e24 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133c6:	1c5a      	adds	r2, r3, #1
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	7858      	ldrb	r0, [r3, #1]
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80133da:	2301      	movs	r3, #1
 80133dc:	f7ff fc8e 	bl	8012cfc <disk_write>
			fs->fsi_flag = 0;
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	2200      	movs	r2, #0
 80133e4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	785b      	ldrb	r3, [r3, #1]
 80133ea:	2200      	movs	r2, #0
 80133ec:	2100      	movs	r1, #0
 80133ee:	4618      	mov	r0, r3
 80133f0:	f7ff fca4 	bl	8012d3c <disk_ioctl>
 80133f4:	4603      	mov	r3, r0
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d001      	beq.n	80133fe <sync_fs+0xca>
 80133fa:	2301      	movs	r3, #1
 80133fc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80133fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8013400:	4618      	mov	r0, r3
 8013402:	3710      	adds	r7, #16
 8013404:	46bd      	mov	sp, r7
 8013406:	bd80      	pop	{r7, pc}
 8013408:	41615252 	.word	0x41615252
 801340c:	61417272 	.word	0x61417272

08013410 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8013410:	b480      	push	{r7}
 8013412:	b083      	sub	sp, #12
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
 8013418:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801341a:	683b      	ldr	r3, [r7, #0]
 801341c:	3b02      	subs	r3, #2
 801341e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	69db      	ldr	r3, [r3, #28]
 8013424:	3b02      	subs	r3, #2
 8013426:	683a      	ldr	r2, [r7, #0]
 8013428:	429a      	cmp	r2, r3
 801342a:	d301      	bcc.n	8013430 <clust2sect+0x20>
 801342c:	2300      	movs	r3, #0
 801342e:	e008      	b.n	8013442 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	895b      	ldrh	r3, [r3, #10]
 8013434:	461a      	mov	r2, r3
 8013436:	683b      	ldr	r3, [r7, #0]
 8013438:	fb03 f202 	mul.w	r2, r3, r2
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013440:	4413      	add	r3, r2
}
 8013442:	4618      	mov	r0, r3
 8013444:	370c      	adds	r7, #12
 8013446:	46bd      	mov	sp, r7
 8013448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344c:	4770      	bx	lr

0801344e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801344e:	b580      	push	{r7, lr}
 8013450:	b086      	sub	sp, #24
 8013452:	af00      	add	r7, sp, #0
 8013454:	6078      	str	r0, [r7, #4]
 8013456:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801345e:	683b      	ldr	r3, [r7, #0]
 8013460:	2b01      	cmp	r3, #1
 8013462:	d904      	bls.n	801346e <get_fat+0x20>
 8013464:	693b      	ldr	r3, [r7, #16]
 8013466:	69db      	ldr	r3, [r3, #28]
 8013468:	683a      	ldr	r2, [r7, #0]
 801346a:	429a      	cmp	r2, r3
 801346c:	d302      	bcc.n	8013474 <get_fat+0x26>
		val = 1;	/* Internal error */
 801346e:	2301      	movs	r3, #1
 8013470:	617b      	str	r3, [r7, #20]
 8013472:	e08c      	b.n	801358e <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8013474:	f04f 33ff 	mov.w	r3, #4294967295
 8013478:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801347a:	693b      	ldr	r3, [r7, #16]
 801347c:	781b      	ldrb	r3, [r3, #0]
 801347e:	2b02      	cmp	r3, #2
 8013480:	d045      	beq.n	801350e <get_fat+0xc0>
 8013482:	2b03      	cmp	r3, #3
 8013484:	d05d      	beq.n	8013542 <get_fat+0xf4>
 8013486:	2b01      	cmp	r3, #1
 8013488:	d177      	bne.n	801357a <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801348a:	683b      	ldr	r3, [r7, #0]
 801348c:	60fb      	str	r3, [r7, #12]
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	085b      	lsrs	r3, r3, #1
 8013492:	68fa      	ldr	r2, [r7, #12]
 8013494:	4413      	add	r3, r2
 8013496:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013498:	693b      	ldr	r3, [r7, #16]
 801349a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	0a5b      	lsrs	r3, r3, #9
 80134a0:	4413      	add	r3, r2
 80134a2:	4619      	mov	r1, r3
 80134a4:	6938      	ldr	r0, [r7, #16]
 80134a6:	f7ff ff17 	bl	80132d8 <move_window>
 80134aa:	4603      	mov	r3, r0
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d167      	bne.n	8013580 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	1c5a      	adds	r2, r3, #1
 80134b4:	60fa      	str	r2, [r7, #12]
 80134b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80134ba:	693a      	ldr	r2, [r7, #16]
 80134bc:	4413      	add	r3, r2
 80134be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80134c2:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80134c4:	693b      	ldr	r3, [r7, #16]
 80134c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	0a5b      	lsrs	r3, r3, #9
 80134cc:	4413      	add	r3, r2
 80134ce:	4619      	mov	r1, r3
 80134d0:	6938      	ldr	r0, [r7, #16]
 80134d2:	f7ff ff01 	bl	80132d8 <move_window>
 80134d6:	4603      	mov	r3, r0
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d153      	bne.n	8013584 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80134e2:	693a      	ldr	r2, [r7, #16]
 80134e4:	4413      	add	r3, r2
 80134e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80134ea:	021b      	lsls	r3, r3, #8
 80134ec:	461a      	mov	r2, r3
 80134ee:	68bb      	ldr	r3, [r7, #8]
 80134f0:	4313      	orrs	r3, r2
 80134f2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80134f4:	683b      	ldr	r3, [r7, #0]
 80134f6:	f003 0301 	and.w	r3, r3, #1
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d002      	beq.n	8013504 <get_fat+0xb6>
 80134fe:	68bb      	ldr	r3, [r7, #8]
 8013500:	091b      	lsrs	r3, r3, #4
 8013502:	e002      	b.n	801350a <get_fat+0xbc>
 8013504:	68bb      	ldr	r3, [r7, #8]
 8013506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801350a:	617b      	str	r3, [r7, #20]
			break;
 801350c:	e03f      	b.n	801358e <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801350e:	693b      	ldr	r3, [r7, #16]
 8013510:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013512:	683b      	ldr	r3, [r7, #0]
 8013514:	0a1b      	lsrs	r3, r3, #8
 8013516:	4413      	add	r3, r2
 8013518:	4619      	mov	r1, r3
 801351a:	6938      	ldr	r0, [r7, #16]
 801351c:	f7ff fedc 	bl	80132d8 <move_window>
 8013520:	4603      	mov	r3, r0
 8013522:	2b00      	cmp	r3, #0
 8013524:	d130      	bne.n	8013588 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8013526:	693b      	ldr	r3, [r7, #16]
 8013528:	f103 0238 	add.w	r2, r3, #56	; 0x38
 801352c:	683b      	ldr	r3, [r7, #0]
 801352e:	005b      	lsls	r3, r3, #1
 8013530:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8013534:	4413      	add	r3, r2
 8013536:	4618      	mov	r0, r3
 8013538:	f7ff fc1e 	bl	8012d78 <ld_word>
 801353c:	4603      	mov	r3, r0
 801353e:	617b      	str	r3, [r7, #20]
			break;
 8013540:	e025      	b.n	801358e <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013542:	693b      	ldr	r3, [r7, #16]
 8013544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013546:	683b      	ldr	r3, [r7, #0]
 8013548:	09db      	lsrs	r3, r3, #7
 801354a:	4413      	add	r3, r2
 801354c:	4619      	mov	r1, r3
 801354e:	6938      	ldr	r0, [r7, #16]
 8013550:	f7ff fec2 	bl	80132d8 <move_window>
 8013554:	4603      	mov	r3, r0
 8013556:	2b00      	cmp	r3, #0
 8013558:	d118      	bne.n	801358c <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 801355a:	693b      	ldr	r3, [r7, #16]
 801355c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013560:	683b      	ldr	r3, [r7, #0]
 8013562:	009b      	lsls	r3, r3, #2
 8013564:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8013568:	4413      	add	r3, r2
 801356a:	4618      	mov	r0, r3
 801356c:	f7ff fc1c 	bl	8012da8 <ld_dword>
 8013570:	4603      	mov	r3, r0
 8013572:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8013576:	617b      	str	r3, [r7, #20]
			break;
 8013578:	e009      	b.n	801358e <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801357a:	2301      	movs	r3, #1
 801357c:	617b      	str	r3, [r7, #20]
 801357e:	e006      	b.n	801358e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013580:	bf00      	nop
 8013582:	e004      	b.n	801358e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013584:	bf00      	nop
 8013586:	e002      	b.n	801358e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013588:	bf00      	nop
 801358a:	e000      	b.n	801358e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801358c:	bf00      	nop
		}
	}

	return val;
 801358e:	697b      	ldr	r3, [r7, #20]
}
 8013590:	4618      	mov	r0, r3
 8013592:	3718      	adds	r7, #24
 8013594:	46bd      	mov	sp, r7
 8013596:	bd80      	pop	{r7, pc}

08013598 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8013598:	b590      	push	{r4, r7, lr}
 801359a:	b089      	sub	sp, #36	; 0x24
 801359c:	af00      	add	r7, sp, #0
 801359e:	60f8      	str	r0, [r7, #12]
 80135a0:	60b9      	str	r1, [r7, #8]
 80135a2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80135a4:	2302      	movs	r3, #2
 80135a6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80135a8:	68bb      	ldr	r3, [r7, #8]
 80135aa:	2b01      	cmp	r3, #1
 80135ac:	f240 80d6 	bls.w	801375c <put_fat+0x1c4>
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	69db      	ldr	r3, [r3, #28]
 80135b4:	68ba      	ldr	r2, [r7, #8]
 80135b6:	429a      	cmp	r2, r3
 80135b8:	f080 80d0 	bcs.w	801375c <put_fat+0x1c4>
		switch (fs->fs_type) {
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	781b      	ldrb	r3, [r3, #0]
 80135c0:	2b02      	cmp	r3, #2
 80135c2:	d073      	beq.n	80136ac <put_fat+0x114>
 80135c4:	2b03      	cmp	r3, #3
 80135c6:	f000 8091 	beq.w	80136ec <put_fat+0x154>
 80135ca:	2b01      	cmp	r3, #1
 80135cc:	f040 80c6 	bne.w	801375c <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80135d0:	68bb      	ldr	r3, [r7, #8]
 80135d2:	61bb      	str	r3, [r7, #24]
 80135d4:	69bb      	ldr	r3, [r7, #24]
 80135d6:	085b      	lsrs	r3, r3, #1
 80135d8:	69ba      	ldr	r2, [r7, #24]
 80135da:	4413      	add	r3, r2
 80135dc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80135e2:	69bb      	ldr	r3, [r7, #24]
 80135e4:	0a5b      	lsrs	r3, r3, #9
 80135e6:	4413      	add	r3, r2
 80135e8:	4619      	mov	r1, r3
 80135ea:	68f8      	ldr	r0, [r7, #12]
 80135ec:	f7ff fe74 	bl	80132d8 <move_window>
 80135f0:	4603      	mov	r3, r0
 80135f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80135f4:	7ffb      	ldrb	r3, [r7, #31]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	f040 80a9 	bne.w	801374e <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013602:	69bb      	ldr	r3, [r7, #24]
 8013604:	1c59      	adds	r1, r3, #1
 8013606:	61b9      	str	r1, [r7, #24]
 8013608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801360c:	4413      	add	r3, r2
 801360e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8013610:	68bb      	ldr	r3, [r7, #8]
 8013612:	f003 0301 	and.w	r3, r3, #1
 8013616:	2b00      	cmp	r3, #0
 8013618:	d00d      	beq.n	8013636 <put_fat+0x9e>
 801361a:	697b      	ldr	r3, [r7, #20]
 801361c:	781b      	ldrb	r3, [r3, #0]
 801361e:	b25b      	sxtb	r3, r3
 8013620:	f003 030f 	and.w	r3, r3, #15
 8013624:	b25a      	sxtb	r2, r3
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	b2db      	uxtb	r3, r3
 801362a:	011b      	lsls	r3, r3, #4
 801362c:	b25b      	sxtb	r3, r3
 801362e:	4313      	orrs	r3, r2
 8013630:	b25b      	sxtb	r3, r3
 8013632:	b2db      	uxtb	r3, r3
 8013634:	e001      	b.n	801363a <put_fat+0xa2>
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	b2db      	uxtb	r3, r3
 801363a:	697a      	ldr	r2, [r7, #20]
 801363c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	2201      	movs	r2, #1
 8013642:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013648:	69bb      	ldr	r3, [r7, #24]
 801364a:	0a5b      	lsrs	r3, r3, #9
 801364c:	4413      	add	r3, r2
 801364e:	4619      	mov	r1, r3
 8013650:	68f8      	ldr	r0, [r7, #12]
 8013652:	f7ff fe41 	bl	80132d8 <move_window>
 8013656:	4603      	mov	r3, r0
 8013658:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801365a:	7ffb      	ldrb	r3, [r7, #31]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d178      	bne.n	8013752 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013666:	69bb      	ldr	r3, [r7, #24]
 8013668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801366c:	4413      	add	r3, r2
 801366e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	f003 0301 	and.w	r3, r3, #1
 8013676:	2b00      	cmp	r3, #0
 8013678:	d003      	beq.n	8013682 <put_fat+0xea>
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	091b      	lsrs	r3, r3, #4
 801367e:	b2db      	uxtb	r3, r3
 8013680:	e00e      	b.n	80136a0 <put_fat+0x108>
 8013682:	697b      	ldr	r3, [r7, #20]
 8013684:	781b      	ldrb	r3, [r3, #0]
 8013686:	b25b      	sxtb	r3, r3
 8013688:	f023 030f 	bic.w	r3, r3, #15
 801368c:	b25a      	sxtb	r2, r3
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	0a1b      	lsrs	r3, r3, #8
 8013692:	b25b      	sxtb	r3, r3
 8013694:	f003 030f 	and.w	r3, r3, #15
 8013698:	b25b      	sxtb	r3, r3
 801369a:	4313      	orrs	r3, r2
 801369c:	b25b      	sxtb	r3, r3
 801369e:	b2db      	uxtb	r3, r3
 80136a0:	697a      	ldr	r2, [r7, #20]
 80136a2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80136a4:	68fb      	ldr	r3, [r7, #12]
 80136a6:	2201      	movs	r2, #1
 80136a8:	70da      	strb	r2, [r3, #3]
			break;
 80136aa:	e057      	b.n	801375c <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80136b0:	68bb      	ldr	r3, [r7, #8]
 80136b2:	0a1b      	lsrs	r3, r3, #8
 80136b4:	4413      	add	r3, r2
 80136b6:	4619      	mov	r1, r3
 80136b8:	68f8      	ldr	r0, [r7, #12]
 80136ba:	f7ff fe0d 	bl	80132d8 <move_window>
 80136be:	4603      	mov	r3, r0
 80136c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80136c2:	7ffb      	ldrb	r3, [r7, #31]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d146      	bne.n	8013756 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80136ce:	68bb      	ldr	r3, [r7, #8]
 80136d0:	005b      	lsls	r3, r3, #1
 80136d2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80136d6:	4413      	add	r3, r2
 80136d8:	687a      	ldr	r2, [r7, #4]
 80136da:	b292      	uxth	r2, r2
 80136dc:	4611      	mov	r1, r2
 80136de:	4618      	mov	r0, r3
 80136e0:	f7ff fb85 	bl	8012dee <st_word>
			fs->wflag = 1;
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	2201      	movs	r2, #1
 80136e8:	70da      	strb	r2, [r3, #3]
			break;
 80136ea:	e037      	b.n	801375c <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	09db      	lsrs	r3, r3, #7
 80136f4:	4413      	add	r3, r2
 80136f6:	4619      	mov	r1, r3
 80136f8:	68f8      	ldr	r0, [r7, #12]
 80136fa:	f7ff fded 	bl	80132d8 <move_window>
 80136fe:	4603      	mov	r3, r0
 8013700:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013702:	7ffb      	ldrb	r3, [r7, #31]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d128      	bne.n	801375a <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013714:	68bb      	ldr	r3, [r7, #8]
 8013716:	009b      	lsls	r3, r3, #2
 8013718:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801371c:	4413      	add	r3, r2
 801371e:	4618      	mov	r0, r3
 8013720:	f7ff fb42 	bl	8012da8 <ld_dword>
 8013724:	4603      	mov	r3, r0
 8013726:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801372a:	4323      	orrs	r3, r4
 801372c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013734:	68bb      	ldr	r3, [r7, #8]
 8013736:	009b      	lsls	r3, r3, #2
 8013738:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801373c:	4413      	add	r3, r2
 801373e:	6879      	ldr	r1, [r7, #4]
 8013740:	4618      	mov	r0, r3
 8013742:	f7ff fb6f 	bl	8012e24 <st_dword>
			fs->wflag = 1;
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	2201      	movs	r2, #1
 801374a:	70da      	strb	r2, [r3, #3]
			break;
 801374c:	e006      	b.n	801375c <put_fat+0x1c4>
			if (res != FR_OK) break;
 801374e:	bf00      	nop
 8013750:	e004      	b.n	801375c <put_fat+0x1c4>
			if (res != FR_OK) break;
 8013752:	bf00      	nop
 8013754:	e002      	b.n	801375c <put_fat+0x1c4>
			if (res != FR_OK) break;
 8013756:	bf00      	nop
 8013758:	e000      	b.n	801375c <put_fat+0x1c4>
			if (res != FR_OK) break;
 801375a:	bf00      	nop
		}
	}
	return res;
 801375c:	7ffb      	ldrb	r3, [r7, #31]
}
 801375e:	4618      	mov	r0, r3
 8013760:	3724      	adds	r7, #36	; 0x24
 8013762:	46bd      	mov	sp, r7
 8013764:	bd90      	pop	{r4, r7, pc}

08013766 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8013766:	b580      	push	{r7, lr}
 8013768:	b088      	sub	sp, #32
 801376a:	af00      	add	r7, sp, #0
 801376c:	60f8      	str	r0, [r7, #12]
 801376e:	60b9      	str	r1, [r7, #8]
 8013770:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8013772:	2300      	movs	r3, #0
 8013774:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801377c:	68bb      	ldr	r3, [r7, #8]
 801377e:	2b01      	cmp	r3, #1
 8013780:	d904      	bls.n	801378c <remove_chain+0x26>
 8013782:	69bb      	ldr	r3, [r7, #24]
 8013784:	69db      	ldr	r3, [r3, #28]
 8013786:	68ba      	ldr	r2, [r7, #8]
 8013788:	429a      	cmp	r2, r3
 801378a:	d301      	bcc.n	8013790 <remove_chain+0x2a>
 801378c:	2302      	movs	r3, #2
 801378e:	e04b      	b.n	8013828 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d00c      	beq.n	80137b0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8013796:	f04f 32ff 	mov.w	r2, #4294967295
 801379a:	6879      	ldr	r1, [r7, #4]
 801379c:	69b8      	ldr	r0, [r7, #24]
 801379e:	f7ff fefb 	bl	8013598 <put_fat>
 80137a2:	4603      	mov	r3, r0
 80137a4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80137a6:	7ffb      	ldrb	r3, [r7, #31]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d001      	beq.n	80137b0 <remove_chain+0x4a>
 80137ac:	7ffb      	ldrb	r3, [r7, #31]
 80137ae:	e03b      	b.n	8013828 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80137b0:	68b9      	ldr	r1, [r7, #8]
 80137b2:	68f8      	ldr	r0, [r7, #12]
 80137b4:	f7ff fe4b 	bl	801344e <get_fat>
 80137b8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80137ba:	697b      	ldr	r3, [r7, #20]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d031      	beq.n	8013824 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80137c0:	697b      	ldr	r3, [r7, #20]
 80137c2:	2b01      	cmp	r3, #1
 80137c4:	d101      	bne.n	80137ca <remove_chain+0x64>
 80137c6:	2302      	movs	r3, #2
 80137c8:	e02e      	b.n	8013828 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80137ca:	697b      	ldr	r3, [r7, #20]
 80137cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137d0:	d101      	bne.n	80137d6 <remove_chain+0x70>
 80137d2:	2301      	movs	r3, #1
 80137d4:	e028      	b.n	8013828 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80137d6:	2200      	movs	r2, #0
 80137d8:	68b9      	ldr	r1, [r7, #8]
 80137da:	69b8      	ldr	r0, [r7, #24]
 80137dc:	f7ff fedc 	bl	8013598 <put_fat>
 80137e0:	4603      	mov	r3, r0
 80137e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80137e4:	7ffb      	ldrb	r3, [r7, #31]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d001      	beq.n	80137ee <remove_chain+0x88>
 80137ea:	7ffb      	ldrb	r3, [r7, #31]
 80137ec:	e01c      	b.n	8013828 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80137ee:	69bb      	ldr	r3, [r7, #24]
 80137f0:	695a      	ldr	r2, [r3, #20]
 80137f2:	69bb      	ldr	r3, [r7, #24]
 80137f4:	69db      	ldr	r3, [r3, #28]
 80137f6:	3b02      	subs	r3, #2
 80137f8:	429a      	cmp	r2, r3
 80137fa:	d20b      	bcs.n	8013814 <remove_chain+0xae>
			fs->free_clst++;
 80137fc:	69bb      	ldr	r3, [r7, #24]
 80137fe:	695b      	ldr	r3, [r3, #20]
 8013800:	1c5a      	adds	r2, r3, #1
 8013802:	69bb      	ldr	r3, [r7, #24]
 8013804:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8013806:	69bb      	ldr	r3, [r7, #24]
 8013808:	791b      	ldrb	r3, [r3, #4]
 801380a:	f043 0301 	orr.w	r3, r3, #1
 801380e:	b2da      	uxtb	r2, r3
 8013810:	69bb      	ldr	r3, [r7, #24]
 8013812:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8013814:	697b      	ldr	r3, [r7, #20]
 8013816:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013818:	69bb      	ldr	r3, [r7, #24]
 801381a:	69db      	ldr	r3, [r3, #28]
 801381c:	68ba      	ldr	r2, [r7, #8]
 801381e:	429a      	cmp	r2, r3
 8013820:	d3c6      	bcc.n	80137b0 <remove_chain+0x4a>
 8013822:	e000      	b.n	8013826 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8013824:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8013826:	2300      	movs	r3, #0
}
 8013828:	4618      	mov	r0, r3
 801382a:	3720      	adds	r7, #32
 801382c:	46bd      	mov	sp, r7
 801382e:	bd80      	pop	{r7, pc}

08013830 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013830:	b580      	push	{r7, lr}
 8013832:	b088      	sub	sp, #32
 8013834:	af00      	add	r7, sp, #0
 8013836:	6078      	str	r0, [r7, #4]
 8013838:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	681b      	ldr	r3, [r3, #0]
 801383e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8013840:	683b      	ldr	r3, [r7, #0]
 8013842:	2b00      	cmp	r3, #0
 8013844:	d10d      	bne.n	8013862 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8013846:	693b      	ldr	r3, [r7, #16]
 8013848:	691b      	ldr	r3, [r3, #16]
 801384a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801384c:	69bb      	ldr	r3, [r7, #24]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d004      	beq.n	801385c <create_chain+0x2c>
 8013852:	693b      	ldr	r3, [r7, #16]
 8013854:	69db      	ldr	r3, [r3, #28]
 8013856:	69ba      	ldr	r2, [r7, #24]
 8013858:	429a      	cmp	r2, r3
 801385a:	d31b      	bcc.n	8013894 <create_chain+0x64>
 801385c:	2301      	movs	r3, #1
 801385e:	61bb      	str	r3, [r7, #24]
 8013860:	e018      	b.n	8013894 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8013862:	6839      	ldr	r1, [r7, #0]
 8013864:	6878      	ldr	r0, [r7, #4]
 8013866:	f7ff fdf2 	bl	801344e <get_fat>
 801386a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	2b01      	cmp	r3, #1
 8013870:	d801      	bhi.n	8013876 <create_chain+0x46>
 8013872:	2301      	movs	r3, #1
 8013874:	e070      	b.n	8013958 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	f1b3 3fff 	cmp.w	r3, #4294967295
 801387c:	d101      	bne.n	8013882 <create_chain+0x52>
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	e06a      	b.n	8013958 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8013882:	693b      	ldr	r3, [r7, #16]
 8013884:	69db      	ldr	r3, [r3, #28]
 8013886:	68fa      	ldr	r2, [r7, #12]
 8013888:	429a      	cmp	r2, r3
 801388a:	d201      	bcs.n	8013890 <create_chain+0x60>
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	e063      	b.n	8013958 <create_chain+0x128>
		scl = clst;
 8013890:	683b      	ldr	r3, [r7, #0]
 8013892:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8013894:	69bb      	ldr	r3, [r7, #24]
 8013896:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013898:	69fb      	ldr	r3, [r7, #28]
 801389a:	3301      	adds	r3, #1
 801389c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801389e:	693b      	ldr	r3, [r7, #16]
 80138a0:	69db      	ldr	r3, [r3, #28]
 80138a2:	69fa      	ldr	r2, [r7, #28]
 80138a4:	429a      	cmp	r2, r3
 80138a6:	d307      	bcc.n	80138b8 <create_chain+0x88>
				ncl = 2;
 80138a8:	2302      	movs	r3, #2
 80138aa:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80138ac:	69fa      	ldr	r2, [r7, #28]
 80138ae:	69bb      	ldr	r3, [r7, #24]
 80138b0:	429a      	cmp	r2, r3
 80138b2:	d901      	bls.n	80138b8 <create_chain+0x88>
 80138b4:	2300      	movs	r3, #0
 80138b6:	e04f      	b.n	8013958 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80138b8:	69f9      	ldr	r1, [r7, #28]
 80138ba:	6878      	ldr	r0, [r7, #4]
 80138bc:	f7ff fdc7 	bl	801344e <get_fat>
 80138c0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d00e      	beq.n	80138e6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	2b01      	cmp	r3, #1
 80138cc:	d003      	beq.n	80138d6 <create_chain+0xa6>
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138d4:	d101      	bne.n	80138da <create_chain+0xaa>
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	e03e      	b.n	8013958 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80138da:	69fa      	ldr	r2, [r7, #28]
 80138dc:	69bb      	ldr	r3, [r7, #24]
 80138de:	429a      	cmp	r2, r3
 80138e0:	d1da      	bne.n	8013898 <create_chain+0x68>
 80138e2:	2300      	movs	r3, #0
 80138e4:	e038      	b.n	8013958 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80138e6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80138e8:	f04f 32ff 	mov.w	r2, #4294967295
 80138ec:	69f9      	ldr	r1, [r7, #28]
 80138ee:	6938      	ldr	r0, [r7, #16]
 80138f0:	f7ff fe52 	bl	8013598 <put_fat>
 80138f4:	4603      	mov	r3, r0
 80138f6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80138f8:	7dfb      	ldrb	r3, [r7, #23]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d109      	bne.n	8013912 <create_chain+0xe2>
 80138fe:	683b      	ldr	r3, [r7, #0]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d006      	beq.n	8013912 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013904:	69fa      	ldr	r2, [r7, #28]
 8013906:	6839      	ldr	r1, [r7, #0]
 8013908:	6938      	ldr	r0, [r7, #16]
 801390a:	f7ff fe45 	bl	8013598 <put_fat>
 801390e:	4603      	mov	r3, r0
 8013910:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013912:	7dfb      	ldrb	r3, [r7, #23]
 8013914:	2b00      	cmp	r3, #0
 8013916:	d116      	bne.n	8013946 <create_chain+0x116>
		fs->last_clst = ncl;
 8013918:	693b      	ldr	r3, [r7, #16]
 801391a:	69fa      	ldr	r2, [r7, #28]
 801391c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801391e:	693b      	ldr	r3, [r7, #16]
 8013920:	695a      	ldr	r2, [r3, #20]
 8013922:	693b      	ldr	r3, [r7, #16]
 8013924:	69db      	ldr	r3, [r3, #28]
 8013926:	3b02      	subs	r3, #2
 8013928:	429a      	cmp	r2, r3
 801392a:	d804      	bhi.n	8013936 <create_chain+0x106>
 801392c:	693b      	ldr	r3, [r7, #16]
 801392e:	695b      	ldr	r3, [r3, #20]
 8013930:	1e5a      	subs	r2, r3, #1
 8013932:	693b      	ldr	r3, [r7, #16]
 8013934:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8013936:	693b      	ldr	r3, [r7, #16]
 8013938:	791b      	ldrb	r3, [r3, #4]
 801393a:	f043 0301 	orr.w	r3, r3, #1
 801393e:	b2da      	uxtb	r2, r3
 8013940:	693b      	ldr	r3, [r7, #16]
 8013942:	711a      	strb	r2, [r3, #4]
 8013944:	e007      	b.n	8013956 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013946:	7dfb      	ldrb	r3, [r7, #23]
 8013948:	2b01      	cmp	r3, #1
 801394a:	d102      	bne.n	8013952 <create_chain+0x122>
 801394c:	f04f 33ff 	mov.w	r3, #4294967295
 8013950:	e000      	b.n	8013954 <create_chain+0x124>
 8013952:	2301      	movs	r3, #1
 8013954:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013956:	69fb      	ldr	r3, [r7, #28]
}
 8013958:	4618      	mov	r0, r3
 801395a:	3720      	adds	r7, #32
 801395c:	46bd      	mov	sp, r7
 801395e:	bd80      	pop	{r7, pc}

08013960 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8013960:	b480      	push	{r7}
 8013962:	b087      	sub	sp, #28
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
 8013968:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013974:	3304      	adds	r3, #4
 8013976:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013978:	683b      	ldr	r3, [r7, #0]
 801397a:	0a5b      	lsrs	r3, r3, #9
 801397c:	68fa      	ldr	r2, [r7, #12]
 801397e:	8952      	ldrh	r2, [r2, #10]
 8013980:	fbb3 f3f2 	udiv	r3, r3, r2
 8013984:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013986:	693b      	ldr	r3, [r7, #16]
 8013988:	1d1a      	adds	r2, r3, #4
 801398a:	613a      	str	r2, [r7, #16]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013990:	68bb      	ldr	r3, [r7, #8]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d101      	bne.n	801399a <clmt_clust+0x3a>
 8013996:	2300      	movs	r3, #0
 8013998:	e010      	b.n	80139bc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801399a:	697a      	ldr	r2, [r7, #20]
 801399c:	68bb      	ldr	r3, [r7, #8]
 801399e:	429a      	cmp	r2, r3
 80139a0:	d307      	bcc.n	80139b2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80139a2:	697a      	ldr	r2, [r7, #20]
 80139a4:	68bb      	ldr	r3, [r7, #8]
 80139a6:	1ad3      	subs	r3, r2, r3
 80139a8:	617b      	str	r3, [r7, #20]
 80139aa:	693b      	ldr	r3, [r7, #16]
 80139ac:	3304      	adds	r3, #4
 80139ae:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80139b0:	e7e9      	b.n	8013986 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80139b2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80139b4:	693b      	ldr	r3, [r7, #16]
 80139b6:	681a      	ldr	r2, [r3, #0]
 80139b8:	697b      	ldr	r3, [r7, #20]
 80139ba:	4413      	add	r3, r2
}
 80139bc:	4618      	mov	r0, r3
 80139be:	371c      	adds	r7, #28
 80139c0:	46bd      	mov	sp, r7
 80139c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c6:	4770      	bx	lr

080139c8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80139c8:	b580      	push	{r7, lr}
 80139ca:	b086      	sub	sp, #24
 80139cc:	af00      	add	r7, sp, #0
 80139ce:	6078      	str	r0, [r7, #4]
 80139d0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80139d8:	683b      	ldr	r3, [r7, #0]
 80139da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80139de:	d204      	bcs.n	80139ea <dir_sdi+0x22>
 80139e0:	683b      	ldr	r3, [r7, #0]
 80139e2:	f003 031f 	and.w	r3, r3, #31
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d001      	beq.n	80139ee <dir_sdi+0x26>
		return FR_INT_ERR;
 80139ea:	2302      	movs	r3, #2
 80139ec:	e063      	b.n	8013ab6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	683a      	ldr	r2, [r7, #0]
 80139f2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	689b      	ldr	r3, [r3, #8]
 80139f8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80139fa:	697b      	ldr	r3, [r7, #20]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d106      	bne.n	8013a0e <dir_sdi+0x46>
 8013a00:	693b      	ldr	r3, [r7, #16]
 8013a02:	781b      	ldrb	r3, [r3, #0]
 8013a04:	2b02      	cmp	r3, #2
 8013a06:	d902      	bls.n	8013a0e <dir_sdi+0x46>
		clst = fs->dirbase;
 8013a08:	693b      	ldr	r3, [r7, #16]
 8013a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013a0c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013a0e:	697b      	ldr	r3, [r7, #20]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d10c      	bne.n	8013a2e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013a14:	683b      	ldr	r3, [r7, #0]
 8013a16:	095b      	lsrs	r3, r3, #5
 8013a18:	693a      	ldr	r2, [r7, #16]
 8013a1a:	8912      	ldrh	r2, [r2, #8]
 8013a1c:	4293      	cmp	r3, r2
 8013a1e:	d301      	bcc.n	8013a24 <dir_sdi+0x5c>
 8013a20:	2302      	movs	r3, #2
 8013a22:	e048      	b.n	8013ab6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013a24:	693b      	ldr	r3, [r7, #16]
 8013a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	61da      	str	r2, [r3, #28]
 8013a2c:	e029      	b.n	8013a82 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013a2e:	693b      	ldr	r3, [r7, #16]
 8013a30:	895b      	ldrh	r3, [r3, #10]
 8013a32:	025b      	lsls	r3, r3, #9
 8013a34:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013a36:	e019      	b.n	8013a6c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	6979      	ldr	r1, [r7, #20]
 8013a3c:	4618      	mov	r0, r3
 8013a3e:	f7ff fd06 	bl	801344e <get_fat>
 8013a42:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013a44:	697b      	ldr	r3, [r7, #20]
 8013a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a4a:	d101      	bne.n	8013a50 <dir_sdi+0x88>
 8013a4c:	2301      	movs	r3, #1
 8013a4e:	e032      	b.n	8013ab6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013a50:	697b      	ldr	r3, [r7, #20]
 8013a52:	2b01      	cmp	r3, #1
 8013a54:	d904      	bls.n	8013a60 <dir_sdi+0x98>
 8013a56:	693b      	ldr	r3, [r7, #16]
 8013a58:	69db      	ldr	r3, [r3, #28]
 8013a5a:	697a      	ldr	r2, [r7, #20]
 8013a5c:	429a      	cmp	r2, r3
 8013a5e:	d301      	bcc.n	8013a64 <dir_sdi+0x9c>
 8013a60:	2302      	movs	r3, #2
 8013a62:	e028      	b.n	8013ab6 <dir_sdi+0xee>
			ofs -= csz;
 8013a64:	683a      	ldr	r2, [r7, #0]
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	1ad3      	subs	r3, r2, r3
 8013a6a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013a6c:	683a      	ldr	r2, [r7, #0]
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	429a      	cmp	r2, r3
 8013a72:	d2e1      	bcs.n	8013a38 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013a74:	6979      	ldr	r1, [r7, #20]
 8013a76:	6938      	ldr	r0, [r7, #16]
 8013a78:	f7ff fcca 	bl	8013410 <clust2sect>
 8013a7c:	4602      	mov	r2, r0
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	697a      	ldr	r2, [r7, #20]
 8013a86:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	69db      	ldr	r3, [r3, #28]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d101      	bne.n	8013a94 <dir_sdi+0xcc>
 8013a90:	2302      	movs	r3, #2
 8013a92:	e010      	b.n	8013ab6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	69da      	ldr	r2, [r3, #28]
 8013a98:	683b      	ldr	r3, [r7, #0]
 8013a9a:	0a5b      	lsrs	r3, r3, #9
 8013a9c:	441a      	add	r2, r3
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8013aa2:	693b      	ldr	r3, [r7, #16]
 8013aa4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013aa8:	683b      	ldr	r3, [r7, #0]
 8013aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013aae:	441a      	add	r2, r3
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013ab4:	2300      	movs	r3, #0
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	3718      	adds	r7, #24
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}

08013abe <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013abe:	b580      	push	{r7, lr}
 8013ac0:	b086      	sub	sp, #24
 8013ac2:	af00      	add	r7, sp, #0
 8013ac4:	6078      	str	r0, [r7, #4]
 8013ac6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	695b      	ldr	r3, [r3, #20]
 8013ad2:	3320      	adds	r3, #32
 8013ad4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	69db      	ldr	r3, [r3, #28]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d003      	beq.n	8013ae6 <dir_next+0x28>
 8013ade:	68bb      	ldr	r3, [r7, #8]
 8013ae0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013ae4:	d301      	bcc.n	8013aea <dir_next+0x2c>
 8013ae6:	2304      	movs	r3, #4
 8013ae8:	e0aa      	b.n	8013c40 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013aea:	68bb      	ldr	r3, [r7, #8]
 8013aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	f040 8098 	bne.w	8013c26 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	69db      	ldr	r3, [r3, #28]
 8013afa:	1c5a      	adds	r2, r3, #1
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	699b      	ldr	r3, [r3, #24]
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d10b      	bne.n	8013b20 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013b08:	68bb      	ldr	r3, [r7, #8]
 8013b0a:	095b      	lsrs	r3, r3, #5
 8013b0c:	68fa      	ldr	r2, [r7, #12]
 8013b0e:	8912      	ldrh	r2, [r2, #8]
 8013b10:	4293      	cmp	r3, r2
 8013b12:	f0c0 8088 	bcc.w	8013c26 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	2200      	movs	r2, #0
 8013b1a:	61da      	str	r2, [r3, #28]
 8013b1c:	2304      	movs	r3, #4
 8013b1e:	e08f      	b.n	8013c40 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013b20:	68bb      	ldr	r3, [r7, #8]
 8013b22:	0a5b      	lsrs	r3, r3, #9
 8013b24:	68fa      	ldr	r2, [r7, #12]
 8013b26:	8952      	ldrh	r2, [r2, #10]
 8013b28:	3a01      	subs	r2, #1
 8013b2a:	4013      	ands	r3, r2
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d17a      	bne.n	8013c26 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013b30:	687a      	ldr	r2, [r7, #4]
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	699b      	ldr	r3, [r3, #24]
 8013b36:	4619      	mov	r1, r3
 8013b38:	4610      	mov	r0, r2
 8013b3a:	f7ff fc88 	bl	801344e <get_fat>
 8013b3e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013b40:	697b      	ldr	r3, [r7, #20]
 8013b42:	2b01      	cmp	r3, #1
 8013b44:	d801      	bhi.n	8013b4a <dir_next+0x8c>
 8013b46:	2302      	movs	r3, #2
 8013b48:	e07a      	b.n	8013c40 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013b4a:	697b      	ldr	r3, [r7, #20]
 8013b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b50:	d101      	bne.n	8013b56 <dir_next+0x98>
 8013b52:	2301      	movs	r3, #1
 8013b54:	e074      	b.n	8013c40 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013b56:	68fb      	ldr	r3, [r7, #12]
 8013b58:	69db      	ldr	r3, [r3, #28]
 8013b5a:	697a      	ldr	r2, [r7, #20]
 8013b5c:	429a      	cmp	r2, r3
 8013b5e:	d358      	bcc.n	8013c12 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013b60:	683b      	ldr	r3, [r7, #0]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d104      	bne.n	8013b70 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	2200      	movs	r2, #0
 8013b6a:	61da      	str	r2, [r3, #28]
 8013b6c:	2304      	movs	r3, #4
 8013b6e:	e067      	b.n	8013c40 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013b70:	687a      	ldr	r2, [r7, #4]
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	699b      	ldr	r3, [r3, #24]
 8013b76:	4619      	mov	r1, r3
 8013b78:	4610      	mov	r0, r2
 8013b7a:	f7ff fe59 	bl	8013830 <create_chain>
 8013b7e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013b80:	697b      	ldr	r3, [r7, #20]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d101      	bne.n	8013b8a <dir_next+0xcc>
 8013b86:	2307      	movs	r3, #7
 8013b88:	e05a      	b.n	8013c40 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013b8a:	697b      	ldr	r3, [r7, #20]
 8013b8c:	2b01      	cmp	r3, #1
 8013b8e:	d101      	bne.n	8013b94 <dir_next+0xd6>
 8013b90:	2302      	movs	r3, #2
 8013b92:	e055      	b.n	8013c40 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013b94:	697b      	ldr	r3, [r7, #20]
 8013b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b9a:	d101      	bne.n	8013ba0 <dir_next+0xe2>
 8013b9c:	2301      	movs	r3, #1
 8013b9e:	e04f      	b.n	8013c40 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013ba0:	68f8      	ldr	r0, [r7, #12]
 8013ba2:	f7ff fb55 	bl	8013250 <sync_window>
 8013ba6:	4603      	mov	r3, r0
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d001      	beq.n	8013bb0 <dir_next+0xf2>
 8013bac:	2301      	movs	r3, #1
 8013bae:	e047      	b.n	8013c40 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	3338      	adds	r3, #56	; 0x38
 8013bb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013bb8:	2100      	movs	r1, #0
 8013bba:	4618      	mov	r0, r3
 8013bbc:	f7ff f97f 	bl	8012ebe <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	613b      	str	r3, [r7, #16]
 8013bc4:	6979      	ldr	r1, [r7, #20]
 8013bc6:	68f8      	ldr	r0, [r7, #12]
 8013bc8:	f7ff fc22 	bl	8013410 <clust2sect>
 8013bcc:	4602      	mov	r2, r0
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	635a      	str	r2, [r3, #52]	; 0x34
 8013bd2:	e012      	b.n	8013bfa <dir_next+0x13c>
						fs->wflag = 1;
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	2201      	movs	r2, #1
 8013bd8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8013bda:	68f8      	ldr	r0, [r7, #12]
 8013bdc:	f7ff fb38 	bl	8013250 <sync_window>
 8013be0:	4603      	mov	r3, r0
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d001      	beq.n	8013bea <dir_next+0x12c>
 8013be6:	2301      	movs	r3, #1
 8013be8:	e02a      	b.n	8013c40 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013bea:	693b      	ldr	r3, [r7, #16]
 8013bec:	3301      	adds	r3, #1
 8013bee:	613b      	str	r3, [r7, #16]
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013bf4:	1c5a      	adds	r2, r3, #1
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	635a      	str	r2, [r3, #52]	; 0x34
 8013bfa:	68fb      	ldr	r3, [r7, #12]
 8013bfc:	895b      	ldrh	r3, [r3, #10]
 8013bfe:	461a      	mov	r2, r3
 8013c00:	693b      	ldr	r3, [r7, #16]
 8013c02:	4293      	cmp	r3, r2
 8013c04:	d3e6      	bcc.n	8013bd4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013c06:	68fb      	ldr	r3, [r7, #12]
 8013c08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013c0a:	693b      	ldr	r3, [r7, #16]
 8013c0c:	1ad2      	subs	r2, r2, r3
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	697a      	ldr	r2, [r7, #20]
 8013c16:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8013c18:	6979      	ldr	r1, [r7, #20]
 8013c1a:	68f8      	ldr	r0, [r7, #12]
 8013c1c:	f7ff fbf8 	bl	8013410 <clust2sect>
 8013c20:	4602      	mov	r2, r0
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	68ba      	ldr	r2, [r7, #8]
 8013c2a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8013c32:	68bb      	ldr	r3, [r7, #8]
 8013c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013c38:	441a      	add	r2, r3
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013c3e:	2300      	movs	r3, #0
}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3718      	adds	r7, #24
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}

08013c48 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b086      	sub	sp, #24
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
 8013c50:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013c58:	2100      	movs	r1, #0
 8013c5a:	6878      	ldr	r0, [r7, #4]
 8013c5c:	f7ff feb4 	bl	80139c8 <dir_sdi>
 8013c60:	4603      	mov	r3, r0
 8013c62:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013c64:	7dfb      	ldrb	r3, [r7, #23]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d12b      	bne.n	8013cc2 <dir_alloc+0x7a>
		n = 0;
 8013c6a:	2300      	movs	r3, #0
 8013c6c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	69db      	ldr	r3, [r3, #28]
 8013c72:	4619      	mov	r1, r3
 8013c74:	68f8      	ldr	r0, [r7, #12]
 8013c76:	f7ff fb2f 	bl	80132d8 <move_window>
 8013c7a:	4603      	mov	r3, r0
 8013c7c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013c7e:	7dfb      	ldrb	r3, [r7, #23]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d11d      	bne.n	8013cc0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	6a1b      	ldr	r3, [r3, #32]
 8013c88:	781b      	ldrb	r3, [r3, #0]
 8013c8a:	2be5      	cmp	r3, #229	; 0xe5
 8013c8c:	d004      	beq.n	8013c98 <dir_alloc+0x50>
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	6a1b      	ldr	r3, [r3, #32]
 8013c92:	781b      	ldrb	r3, [r3, #0]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d107      	bne.n	8013ca8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013c98:	693b      	ldr	r3, [r7, #16]
 8013c9a:	3301      	adds	r3, #1
 8013c9c:	613b      	str	r3, [r7, #16]
 8013c9e:	693a      	ldr	r2, [r7, #16]
 8013ca0:	683b      	ldr	r3, [r7, #0]
 8013ca2:	429a      	cmp	r2, r3
 8013ca4:	d102      	bne.n	8013cac <dir_alloc+0x64>
 8013ca6:	e00c      	b.n	8013cc2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013ca8:	2300      	movs	r3, #0
 8013caa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8013cac:	2101      	movs	r1, #1
 8013cae:	6878      	ldr	r0, [r7, #4]
 8013cb0:	f7ff ff05 	bl	8013abe <dir_next>
 8013cb4:	4603      	mov	r3, r0
 8013cb6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013cb8:	7dfb      	ldrb	r3, [r7, #23]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d0d7      	beq.n	8013c6e <dir_alloc+0x26>
 8013cbe:	e000      	b.n	8013cc2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013cc0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013cc2:	7dfb      	ldrb	r3, [r7, #23]
 8013cc4:	2b04      	cmp	r3, #4
 8013cc6:	d101      	bne.n	8013ccc <dir_alloc+0x84>
 8013cc8:	2307      	movs	r3, #7
 8013cca:	75fb      	strb	r3, [r7, #23]
	return res;
 8013ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8013cce:	4618      	mov	r0, r3
 8013cd0:	3718      	adds	r7, #24
 8013cd2:	46bd      	mov	sp, r7
 8013cd4:	bd80      	pop	{r7, pc}

08013cd6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013cd6:	b580      	push	{r7, lr}
 8013cd8:	b084      	sub	sp, #16
 8013cda:	af00      	add	r7, sp, #0
 8013cdc:	6078      	str	r0, [r7, #4]
 8013cde:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	331a      	adds	r3, #26
 8013ce4:	4618      	mov	r0, r3
 8013ce6:	f7ff f847 	bl	8012d78 <ld_word>
 8013cea:	4603      	mov	r3, r0
 8013cec:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	781b      	ldrb	r3, [r3, #0]
 8013cf2:	2b03      	cmp	r3, #3
 8013cf4:	d109      	bne.n	8013d0a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013cf6:	683b      	ldr	r3, [r7, #0]
 8013cf8:	3314      	adds	r3, #20
 8013cfa:	4618      	mov	r0, r3
 8013cfc:	f7ff f83c 	bl	8012d78 <ld_word>
 8013d00:	4603      	mov	r3, r0
 8013d02:	041b      	lsls	r3, r3, #16
 8013d04:	68fa      	ldr	r2, [r7, #12]
 8013d06:	4313      	orrs	r3, r2
 8013d08:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013d0a:	68fb      	ldr	r3, [r7, #12]
}
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	3710      	adds	r7, #16
 8013d10:	46bd      	mov	sp, r7
 8013d12:	bd80      	pop	{r7, pc}

08013d14 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013d14:	b580      	push	{r7, lr}
 8013d16:	b084      	sub	sp, #16
 8013d18:	af00      	add	r7, sp, #0
 8013d1a:	60f8      	str	r0, [r7, #12]
 8013d1c:	60b9      	str	r1, [r7, #8]
 8013d1e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013d20:	68bb      	ldr	r3, [r7, #8]
 8013d22:	331a      	adds	r3, #26
 8013d24:	687a      	ldr	r2, [r7, #4]
 8013d26:	b292      	uxth	r2, r2
 8013d28:	4611      	mov	r1, r2
 8013d2a:	4618      	mov	r0, r3
 8013d2c:	f7ff f85f 	bl	8012dee <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013d30:	68fb      	ldr	r3, [r7, #12]
 8013d32:	781b      	ldrb	r3, [r3, #0]
 8013d34:	2b03      	cmp	r3, #3
 8013d36:	d109      	bne.n	8013d4c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	f103 0214 	add.w	r2, r3, #20
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	0c1b      	lsrs	r3, r3, #16
 8013d42:	b29b      	uxth	r3, r3
 8013d44:	4619      	mov	r1, r3
 8013d46:	4610      	mov	r0, r2
 8013d48:	f7ff f851 	bl	8012dee <st_word>
	}
}
 8013d4c:	bf00      	nop
 8013d4e:	3710      	adds	r7, #16
 8013d50:	46bd      	mov	sp, r7
 8013d52:	bd80      	pop	{r7, pc}

08013d54 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8013d54:	b590      	push	{r4, r7, lr}
 8013d56:	b087      	sub	sp, #28
 8013d58:	af00      	add	r7, sp, #0
 8013d5a:	6078      	str	r0, [r7, #4]
 8013d5c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8013d5e:	683b      	ldr	r3, [r7, #0]
 8013d60:	331a      	adds	r3, #26
 8013d62:	4618      	mov	r0, r3
 8013d64:	f7ff f808 	bl	8012d78 <ld_word>
 8013d68:	4603      	mov	r3, r0
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d001      	beq.n	8013d72 <cmp_lfn+0x1e>
 8013d6e:	2300      	movs	r3, #0
 8013d70:	e059      	b.n	8013e26 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8013d72:	683b      	ldr	r3, [r7, #0]
 8013d74:	781b      	ldrb	r3, [r3, #0]
 8013d76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013d7a:	1e5a      	subs	r2, r3, #1
 8013d7c:	4613      	mov	r3, r2
 8013d7e:	005b      	lsls	r3, r3, #1
 8013d80:	4413      	add	r3, r2
 8013d82:	009b      	lsls	r3, r3, #2
 8013d84:	4413      	add	r3, r2
 8013d86:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8013d88:	2301      	movs	r3, #1
 8013d8a:	81fb      	strh	r3, [r7, #14]
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	613b      	str	r3, [r7, #16]
 8013d90:	e033      	b.n	8013dfa <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8013d92:	4a27      	ldr	r2, [pc, #156]	; (8013e30 <cmp_lfn+0xdc>)
 8013d94:	693b      	ldr	r3, [r7, #16]
 8013d96:	4413      	add	r3, r2
 8013d98:	781b      	ldrb	r3, [r3, #0]
 8013d9a:	461a      	mov	r2, r3
 8013d9c:	683b      	ldr	r3, [r7, #0]
 8013d9e:	4413      	add	r3, r2
 8013da0:	4618      	mov	r0, r3
 8013da2:	f7fe ffe9 	bl	8012d78 <ld_word>
 8013da6:	4603      	mov	r3, r0
 8013da8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8013daa:	89fb      	ldrh	r3, [r7, #14]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d01a      	beq.n	8013de6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8013db0:	697b      	ldr	r3, [r7, #20]
 8013db2:	2bfe      	cmp	r3, #254	; 0xfe
 8013db4:	d812      	bhi.n	8013ddc <cmp_lfn+0x88>
 8013db6:	89bb      	ldrh	r3, [r7, #12]
 8013db8:	4618      	mov	r0, r3
 8013dba:	f002 fc81 	bl	80166c0 <ff_wtoupper>
 8013dbe:	4603      	mov	r3, r0
 8013dc0:	461c      	mov	r4, r3
 8013dc2:	697b      	ldr	r3, [r7, #20]
 8013dc4:	1c5a      	adds	r2, r3, #1
 8013dc6:	617a      	str	r2, [r7, #20]
 8013dc8:	005b      	lsls	r3, r3, #1
 8013dca:	687a      	ldr	r2, [r7, #4]
 8013dcc:	4413      	add	r3, r2
 8013dce:	881b      	ldrh	r3, [r3, #0]
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	f002 fc75 	bl	80166c0 <ff_wtoupper>
 8013dd6:	4603      	mov	r3, r0
 8013dd8:	429c      	cmp	r4, r3
 8013dda:	d001      	beq.n	8013de0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8013ddc:	2300      	movs	r3, #0
 8013dde:	e022      	b.n	8013e26 <cmp_lfn+0xd2>
			}
			wc = uc;
 8013de0:	89bb      	ldrh	r3, [r7, #12]
 8013de2:	81fb      	strh	r3, [r7, #14]
 8013de4:	e006      	b.n	8013df4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8013de6:	89bb      	ldrh	r3, [r7, #12]
 8013de8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013dec:	4293      	cmp	r3, r2
 8013dee:	d001      	beq.n	8013df4 <cmp_lfn+0xa0>
 8013df0:	2300      	movs	r3, #0
 8013df2:	e018      	b.n	8013e26 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8013df4:	693b      	ldr	r3, [r7, #16]
 8013df6:	3301      	adds	r3, #1
 8013df8:	613b      	str	r3, [r7, #16]
 8013dfa:	693b      	ldr	r3, [r7, #16]
 8013dfc:	2b0c      	cmp	r3, #12
 8013dfe:	d9c8      	bls.n	8013d92 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8013e00:	683b      	ldr	r3, [r7, #0]
 8013e02:	781b      	ldrb	r3, [r3, #0]
 8013e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d00b      	beq.n	8013e24 <cmp_lfn+0xd0>
 8013e0c:	89fb      	ldrh	r3, [r7, #14]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d008      	beq.n	8013e24 <cmp_lfn+0xd0>
 8013e12:	697b      	ldr	r3, [r7, #20]
 8013e14:	005b      	lsls	r3, r3, #1
 8013e16:	687a      	ldr	r2, [r7, #4]
 8013e18:	4413      	add	r3, r2
 8013e1a:	881b      	ldrh	r3, [r3, #0]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d001      	beq.n	8013e24 <cmp_lfn+0xd0>
 8013e20:	2300      	movs	r3, #0
 8013e22:	e000      	b.n	8013e26 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8013e24:	2301      	movs	r3, #1
}
 8013e26:	4618      	mov	r0, r3
 8013e28:	371c      	adds	r7, #28
 8013e2a:	46bd      	mov	sp, r7
 8013e2c:	bd90      	pop	{r4, r7, pc}
 8013e2e:	bf00      	nop
 8013e30:	0801b9f0 	.word	0x0801b9f0

08013e34 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b088      	sub	sp, #32
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	60f8      	str	r0, [r7, #12]
 8013e3c:	60b9      	str	r1, [r7, #8]
 8013e3e:	4611      	mov	r1, r2
 8013e40:	461a      	mov	r2, r3
 8013e42:	460b      	mov	r3, r1
 8013e44:	71fb      	strb	r3, [r7, #7]
 8013e46:	4613      	mov	r3, r2
 8013e48:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8013e4a:	68bb      	ldr	r3, [r7, #8]
 8013e4c:	330d      	adds	r3, #13
 8013e4e:	79ba      	ldrb	r2, [r7, #6]
 8013e50:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8013e52:	68bb      	ldr	r3, [r7, #8]
 8013e54:	330b      	adds	r3, #11
 8013e56:	220f      	movs	r2, #15
 8013e58:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8013e5a:	68bb      	ldr	r3, [r7, #8]
 8013e5c:	330c      	adds	r3, #12
 8013e5e:	2200      	movs	r2, #0
 8013e60:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	331a      	adds	r3, #26
 8013e66:	2100      	movs	r1, #0
 8013e68:	4618      	mov	r0, r3
 8013e6a:	f7fe ffc0 	bl	8012dee <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8013e6e:	79fb      	ldrb	r3, [r7, #7]
 8013e70:	1e5a      	subs	r2, r3, #1
 8013e72:	4613      	mov	r3, r2
 8013e74:	005b      	lsls	r3, r3, #1
 8013e76:	4413      	add	r3, r2
 8013e78:	009b      	lsls	r3, r3, #2
 8013e7a:	4413      	add	r3, r2
 8013e7c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	82fb      	strh	r3, [r7, #22]
 8013e82:	2300      	movs	r3, #0
 8013e84:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8013e86:	8afb      	ldrh	r3, [r7, #22]
 8013e88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013e8c:	4293      	cmp	r3, r2
 8013e8e:	d007      	beq.n	8013ea0 <put_lfn+0x6c>
 8013e90:	69fb      	ldr	r3, [r7, #28]
 8013e92:	1c5a      	adds	r2, r3, #1
 8013e94:	61fa      	str	r2, [r7, #28]
 8013e96:	005b      	lsls	r3, r3, #1
 8013e98:	68fa      	ldr	r2, [r7, #12]
 8013e9a:	4413      	add	r3, r2
 8013e9c:	881b      	ldrh	r3, [r3, #0]
 8013e9e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8013ea0:	4a17      	ldr	r2, [pc, #92]	; (8013f00 <put_lfn+0xcc>)
 8013ea2:	69bb      	ldr	r3, [r7, #24]
 8013ea4:	4413      	add	r3, r2
 8013ea6:	781b      	ldrb	r3, [r3, #0]
 8013ea8:	461a      	mov	r2, r3
 8013eaa:	68bb      	ldr	r3, [r7, #8]
 8013eac:	4413      	add	r3, r2
 8013eae:	8afa      	ldrh	r2, [r7, #22]
 8013eb0:	4611      	mov	r1, r2
 8013eb2:	4618      	mov	r0, r3
 8013eb4:	f7fe ff9b 	bl	8012dee <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8013eb8:	8afb      	ldrh	r3, [r7, #22]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d102      	bne.n	8013ec4 <put_lfn+0x90>
 8013ebe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013ec2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8013ec4:	69bb      	ldr	r3, [r7, #24]
 8013ec6:	3301      	adds	r3, #1
 8013ec8:	61bb      	str	r3, [r7, #24]
 8013eca:	69bb      	ldr	r3, [r7, #24]
 8013ecc:	2b0c      	cmp	r3, #12
 8013ece:	d9da      	bls.n	8013e86 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8013ed0:	8afb      	ldrh	r3, [r7, #22]
 8013ed2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013ed6:	4293      	cmp	r3, r2
 8013ed8:	d006      	beq.n	8013ee8 <put_lfn+0xb4>
 8013eda:	69fb      	ldr	r3, [r7, #28]
 8013edc:	005b      	lsls	r3, r3, #1
 8013ede:	68fa      	ldr	r2, [r7, #12]
 8013ee0:	4413      	add	r3, r2
 8013ee2:	881b      	ldrh	r3, [r3, #0]
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d103      	bne.n	8013ef0 <put_lfn+0xbc>
 8013ee8:	79fb      	ldrb	r3, [r7, #7]
 8013eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013eee:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8013ef0:	68bb      	ldr	r3, [r7, #8]
 8013ef2:	79fa      	ldrb	r2, [r7, #7]
 8013ef4:	701a      	strb	r2, [r3, #0]
}
 8013ef6:	bf00      	nop
 8013ef8:	3720      	adds	r7, #32
 8013efa:	46bd      	mov	sp, r7
 8013efc:	bd80      	pop	{r7, pc}
 8013efe:	bf00      	nop
 8013f00:	0801b9f0 	.word	0x0801b9f0

08013f04 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b08c      	sub	sp, #48	; 0x30
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	60f8      	str	r0, [r7, #12]
 8013f0c:	60b9      	str	r1, [r7, #8]
 8013f0e:	607a      	str	r2, [r7, #4]
 8013f10:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8013f12:	220b      	movs	r2, #11
 8013f14:	68b9      	ldr	r1, [r7, #8]
 8013f16:	68f8      	ldr	r0, [r7, #12]
 8013f18:	f7fe ffb0 	bl	8012e7c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8013f1c:	683b      	ldr	r3, [r7, #0]
 8013f1e:	2b05      	cmp	r3, #5
 8013f20:	d92b      	bls.n	8013f7a <gen_numname+0x76>
		sr = seq;
 8013f22:	683b      	ldr	r3, [r7, #0]
 8013f24:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8013f26:	e022      	b.n	8013f6e <gen_numname+0x6a>
			wc = *lfn++;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	1c9a      	adds	r2, r3, #2
 8013f2c:	607a      	str	r2, [r7, #4]
 8013f2e:	881b      	ldrh	r3, [r3, #0]
 8013f30:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8013f32:	2300      	movs	r3, #0
 8013f34:	62bb      	str	r3, [r7, #40]	; 0x28
 8013f36:	e017      	b.n	8013f68 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8013f38:	69fb      	ldr	r3, [r7, #28]
 8013f3a:	005a      	lsls	r2, r3, #1
 8013f3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013f3e:	f003 0301 	and.w	r3, r3, #1
 8013f42:	4413      	add	r3, r2
 8013f44:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8013f46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013f48:	085b      	lsrs	r3, r3, #1
 8013f4a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8013f4c:	69fb      	ldr	r3, [r7, #28]
 8013f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d005      	beq.n	8013f62 <gen_numname+0x5e>
 8013f56:	69fb      	ldr	r3, [r7, #28]
 8013f58:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8013f5c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8013f60:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8013f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f64:	3301      	adds	r3, #1
 8013f66:	62bb      	str	r3, [r7, #40]	; 0x28
 8013f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f6a:	2b0f      	cmp	r3, #15
 8013f6c:	d9e4      	bls.n	8013f38 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	881b      	ldrh	r3, [r3, #0]
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d1d8      	bne.n	8013f28 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8013f76:	69fb      	ldr	r3, [r7, #28]
 8013f78:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8013f7a:	2307      	movs	r3, #7
 8013f7c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	b2db      	uxtb	r3, r3
 8013f82:	f003 030f 	and.w	r3, r3, #15
 8013f86:	b2db      	uxtb	r3, r3
 8013f88:	3330      	adds	r3, #48	; 0x30
 8013f8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8013f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013f92:	2b39      	cmp	r3, #57	; 0x39
 8013f94:	d904      	bls.n	8013fa0 <gen_numname+0x9c>
 8013f96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013f9a:	3307      	adds	r3, #7
 8013f9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8013fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fa2:	1e5a      	subs	r2, r3, #1
 8013fa4:	62ba      	str	r2, [r7, #40]	; 0x28
 8013fa6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8013faa:	4413      	add	r3, r2
 8013fac:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8013fb0:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8013fb4:	683b      	ldr	r3, [r7, #0]
 8013fb6:	091b      	lsrs	r3, r3, #4
 8013fb8:	603b      	str	r3, [r7, #0]
	} while (seq);
 8013fba:	683b      	ldr	r3, [r7, #0]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d1de      	bne.n	8013f7e <gen_numname+0x7a>
	ns[i] = '~';
 8013fc0:	f107 0214 	add.w	r2, r7, #20
 8013fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fc6:	4413      	add	r3, r2
 8013fc8:	227e      	movs	r2, #126	; 0x7e
 8013fca:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8013fcc:	2300      	movs	r3, #0
 8013fce:	627b      	str	r3, [r7, #36]	; 0x24
 8013fd0:	e002      	b.n	8013fd8 <gen_numname+0xd4>
 8013fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fd4:	3301      	adds	r3, #1
 8013fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8013fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fdc:	429a      	cmp	r2, r3
 8013fde:	d205      	bcs.n	8013fec <gen_numname+0xe8>
 8013fe0:	68fa      	ldr	r2, [r7, #12]
 8013fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fe4:	4413      	add	r3, r2
 8013fe6:	781b      	ldrb	r3, [r3, #0]
 8013fe8:	2b20      	cmp	r3, #32
 8013fea:	d1f2      	bne.n	8013fd2 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8013fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fee:	2b07      	cmp	r3, #7
 8013ff0:	d808      	bhi.n	8014004 <gen_numname+0x100>
 8013ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ff4:	1c5a      	adds	r2, r3, #1
 8013ff6:	62ba      	str	r2, [r7, #40]	; 0x28
 8013ff8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8013ffc:	4413      	add	r3, r2
 8013ffe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8014002:	e000      	b.n	8014006 <gen_numname+0x102>
 8014004:	2120      	movs	r1, #32
 8014006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014008:	1c5a      	adds	r2, r3, #1
 801400a:	627a      	str	r2, [r7, #36]	; 0x24
 801400c:	68fa      	ldr	r2, [r7, #12]
 801400e:	4413      	add	r3, r2
 8014010:	460a      	mov	r2, r1
 8014012:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8014014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014016:	2b07      	cmp	r3, #7
 8014018:	d9e8      	bls.n	8013fec <gen_numname+0xe8>
}
 801401a:	bf00      	nop
 801401c:	3730      	adds	r7, #48	; 0x30
 801401e:	46bd      	mov	sp, r7
 8014020:	bd80      	pop	{r7, pc}

08014022 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8014022:	b480      	push	{r7}
 8014024:	b085      	sub	sp, #20
 8014026:	af00      	add	r7, sp, #0
 8014028:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 801402a:	2300      	movs	r3, #0
 801402c:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 801402e:	230b      	movs	r3, #11
 8014030:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8014032:	7bfb      	ldrb	r3, [r7, #15]
 8014034:	b2da      	uxtb	r2, r3
 8014036:	0852      	lsrs	r2, r2, #1
 8014038:	01db      	lsls	r3, r3, #7
 801403a:	4313      	orrs	r3, r2
 801403c:	b2da      	uxtb	r2, r3
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	1c59      	adds	r1, r3, #1
 8014042:	6079      	str	r1, [r7, #4]
 8014044:	781b      	ldrb	r3, [r3, #0]
 8014046:	4413      	add	r3, r2
 8014048:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 801404a:	68bb      	ldr	r3, [r7, #8]
 801404c:	3b01      	subs	r3, #1
 801404e:	60bb      	str	r3, [r7, #8]
 8014050:	68bb      	ldr	r3, [r7, #8]
 8014052:	2b00      	cmp	r3, #0
 8014054:	d1ed      	bne.n	8014032 <sum_sfn+0x10>
	return sum;
 8014056:	7bfb      	ldrb	r3, [r7, #15]
}
 8014058:	4618      	mov	r0, r3
 801405a:	3714      	adds	r7, #20
 801405c:	46bd      	mov	sp, r7
 801405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014062:	4770      	bx	lr

08014064 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8014064:	b580      	push	{r7, lr}
 8014066:	b086      	sub	sp, #24
 8014068:	af00      	add	r7, sp, #0
 801406a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	681b      	ldr	r3, [r3, #0]
 8014070:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8014072:	2100      	movs	r1, #0
 8014074:	6878      	ldr	r0, [r7, #4]
 8014076:	f7ff fca7 	bl	80139c8 <dir_sdi>
 801407a:	4603      	mov	r3, r0
 801407c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801407e:	7dfb      	ldrb	r3, [r7, #23]
 8014080:	2b00      	cmp	r3, #0
 8014082:	d001      	beq.n	8014088 <dir_find+0x24>
 8014084:	7dfb      	ldrb	r3, [r7, #23]
 8014086:	e0a9      	b.n	80141dc <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014088:	23ff      	movs	r3, #255	; 0xff
 801408a:	753b      	strb	r3, [r7, #20]
 801408c:	7d3b      	ldrb	r3, [r7, #20]
 801408e:	757b      	strb	r3, [r7, #21]
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	f04f 32ff 	mov.w	r2, #4294967295
 8014096:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	69db      	ldr	r3, [r3, #28]
 801409c:	4619      	mov	r1, r3
 801409e:	6938      	ldr	r0, [r7, #16]
 80140a0:	f7ff f91a 	bl	80132d8 <move_window>
 80140a4:	4603      	mov	r3, r0
 80140a6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80140a8:	7dfb      	ldrb	r3, [r7, #23]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	f040 8090 	bne.w	80141d0 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	6a1b      	ldr	r3, [r3, #32]
 80140b4:	781b      	ldrb	r3, [r3, #0]
 80140b6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80140b8:	7dbb      	ldrb	r3, [r7, #22]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d102      	bne.n	80140c4 <dir_find+0x60>
 80140be:	2304      	movs	r3, #4
 80140c0:	75fb      	strb	r3, [r7, #23]
 80140c2:	e08a      	b.n	80141da <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	6a1b      	ldr	r3, [r3, #32]
 80140c8:	330b      	adds	r3, #11
 80140ca:	781b      	ldrb	r3, [r3, #0]
 80140cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80140d0:	73fb      	strb	r3, [r7, #15]
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	7bfa      	ldrb	r2, [r7, #15]
 80140d6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80140d8:	7dbb      	ldrb	r3, [r7, #22]
 80140da:	2be5      	cmp	r3, #229	; 0xe5
 80140dc:	d007      	beq.n	80140ee <dir_find+0x8a>
 80140de:	7bfb      	ldrb	r3, [r7, #15]
 80140e0:	f003 0308 	and.w	r3, r3, #8
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	d009      	beq.n	80140fc <dir_find+0x98>
 80140e8:	7bfb      	ldrb	r3, [r7, #15]
 80140ea:	2b0f      	cmp	r3, #15
 80140ec:	d006      	beq.n	80140fc <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80140ee:	23ff      	movs	r3, #255	; 0xff
 80140f0:	757b      	strb	r3, [r7, #21]
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	f04f 32ff 	mov.w	r2, #4294967295
 80140f8:	631a      	str	r2, [r3, #48]	; 0x30
 80140fa:	e05e      	b.n	80141ba <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80140fc:	7bfb      	ldrb	r3, [r7, #15]
 80140fe:	2b0f      	cmp	r3, #15
 8014100:	d136      	bne.n	8014170 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801410c:	2b00      	cmp	r3, #0
 801410e:	d154      	bne.n	80141ba <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8014110:	7dbb      	ldrb	r3, [r7, #22]
 8014112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014116:	2b00      	cmp	r3, #0
 8014118:	d00d      	beq.n	8014136 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	6a1b      	ldr	r3, [r3, #32]
 801411e:	7b5b      	ldrb	r3, [r3, #13]
 8014120:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8014122:	7dbb      	ldrb	r3, [r7, #22]
 8014124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014128:	75bb      	strb	r3, [r7, #22]
 801412a:	7dbb      	ldrb	r3, [r7, #22]
 801412c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	695a      	ldr	r2, [r3, #20]
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8014136:	7dba      	ldrb	r2, [r7, #22]
 8014138:	7d7b      	ldrb	r3, [r7, #21]
 801413a:	429a      	cmp	r2, r3
 801413c:	d115      	bne.n	801416a <dir_find+0x106>
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	6a1b      	ldr	r3, [r3, #32]
 8014142:	330d      	adds	r3, #13
 8014144:	781b      	ldrb	r3, [r3, #0]
 8014146:	7d3a      	ldrb	r2, [r7, #20]
 8014148:	429a      	cmp	r2, r3
 801414a:	d10e      	bne.n	801416a <dir_find+0x106>
 801414c:	693b      	ldr	r3, [r7, #16]
 801414e:	68da      	ldr	r2, [r3, #12]
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	6a1b      	ldr	r3, [r3, #32]
 8014154:	4619      	mov	r1, r3
 8014156:	4610      	mov	r0, r2
 8014158:	f7ff fdfc 	bl	8013d54 <cmp_lfn>
 801415c:	4603      	mov	r3, r0
 801415e:	2b00      	cmp	r3, #0
 8014160:	d003      	beq.n	801416a <dir_find+0x106>
 8014162:	7d7b      	ldrb	r3, [r7, #21]
 8014164:	3b01      	subs	r3, #1
 8014166:	b2db      	uxtb	r3, r3
 8014168:	e000      	b.n	801416c <dir_find+0x108>
 801416a:	23ff      	movs	r3, #255	; 0xff
 801416c:	757b      	strb	r3, [r7, #21]
 801416e:	e024      	b.n	80141ba <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014170:	7d7b      	ldrb	r3, [r7, #21]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d109      	bne.n	801418a <dir_find+0x126>
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	6a1b      	ldr	r3, [r3, #32]
 801417a:	4618      	mov	r0, r3
 801417c:	f7ff ff51 	bl	8014022 <sum_sfn>
 8014180:	4603      	mov	r3, r0
 8014182:	461a      	mov	r2, r3
 8014184:	7d3b      	ldrb	r3, [r7, #20]
 8014186:	4293      	cmp	r3, r2
 8014188:	d024      	beq.n	80141d4 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014190:	f003 0301 	and.w	r3, r3, #1
 8014194:	2b00      	cmp	r3, #0
 8014196:	d10a      	bne.n	80141ae <dir_find+0x14a>
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6a18      	ldr	r0, [r3, #32]
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	3324      	adds	r3, #36	; 0x24
 80141a0:	220b      	movs	r2, #11
 80141a2:	4619      	mov	r1, r3
 80141a4:	f7fe fea5 	bl	8012ef2 <mem_cmp>
 80141a8:	4603      	mov	r3, r0
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d014      	beq.n	80141d8 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80141ae:	23ff      	movs	r3, #255	; 0xff
 80141b0:	757b      	strb	r3, [r7, #21]
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	f04f 32ff 	mov.w	r2, #4294967295
 80141b8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80141ba:	2100      	movs	r1, #0
 80141bc:	6878      	ldr	r0, [r7, #4]
 80141be:	f7ff fc7e 	bl	8013abe <dir_next>
 80141c2:	4603      	mov	r3, r0
 80141c4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80141c6:	7dfb      	ldrb	r3, [r7, #23]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	f43f af65 	beq.w	8014098 <dir_find+0x34>
 80141ce:	e004      	b.n	80141da <dir_find+0x176>
		if (res != FR_OK) break;
 80141d0:	bf00      	nop
 80141d2:	e002      	b.n	80141da <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80141d4:	bf00      	nop
 80141d6:	e000      	b.n	80141da <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80141d8:	bf00      	nop

	return res;
 80141da:	7dfb      	ldrb	r3, [r7, #23]
}
 80141dc:	4618      	mov	r0, r3
 80141de:	3718      	adds	r7, #24
 80141e0:	46bd      	mov	sp, r7
 80141e2:	bd80      	pop	{r7, pc}

080141e4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80141e4:	b580      	push	{r7, lr}
 80141e6:	b08c      	sub	sp, #48	; 0x30
 80141e8:	af00      	add	r7, sp, #0
 80141ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80141f8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d001      	beq.n	8014204 <dir_register+0x20>
 8014200:	2306      	movs	r3, #6
 8014202:	e0e0      	b.n	80143c6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8014204:	2300      	movs	r3, #0
 8014206:	627b      	str	r3, [r7, #36]	; 0x24
 8014208:	e002      	b.n	8014210 <dir_register+0x2c>
 801420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801420c:	3301      	adds	r3, #1
 801420e:	627b      	str	r3, [r7, #36]	; 0x24
 8014210:	69fb      	ldr	r3, [r7, #28]
 8014212:	68da      	ldr	r2, [r3, #12]
 8014214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014216:	005b      	lsls	r3, r3, #1
 8014218:	4413      	add	r3, r2
 801421a:	881b      	ldrh	r3, [r3, #0]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d1f4      	bne.n	801420a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8014226:	f107 030c 	add.w	r3, r7, #12
 801422a:	220c      	movs	r2, #12
 801422c:	4618      	mov	r0, r3
 801422e:	f7fe fe25 	bl	8012e7c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8014232:	7dfb      	ldrb	r3, [r7, #23]
 8014234:	f003 0301 	and.w	r3, r3, #1
 8014238:	2b00      	cmp	r3, #0
 801423a:	d032      	beq.n	80142a2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	2240      	movs	r2, #64	; 0x40
 8014240:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8014244:	2301      	movs	r3, #1
 8014246:	62bb      	str	r3, [r7, #40]	; 0x28
 8014248:	e016      	b.n	8014278 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8014250:	69fb      	ldr	r3, [r7, #28]
 8014252:	68da      	ldr	r2, [r3, #12]
 8014254:	f107 010c 	add.w	r1, r7, #12
 8014258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801425a:	f7ff fe53 	bl	8013f04 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 801425e:	6878      	ldr	r0, [r7, #4]
 8014260:	f7ff ff00 	bl	8014064 <dir_find>
 8014264:	4603      	mov	r3, r0
 8014266:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 801426a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801426e:	2b00      	cmp	r3, #0
 8014270:	d106      	bne.n	8014280 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8014272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014274:	3301      	adds	r3, #1
 8014276:	62bb      	str	r3, [r7, #40]	; 0x28
 8014278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801427a:	2b63      	cmp	r3, #99	; 0x63
 801427c:	d9e5      	bls.n	801424a <dir_register+0x66>
 801427e:	e000      	b.n	8014282 <dir_register+0x9e>
			if (res != FR_OK) break;
 8014280:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8014282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014284:	2b64      	cmp	r3, #100	; 0x64
 8014286:	d101      	bne.n	801428c <dir_register+0xa8>
 8014288:	2307      	movs	r3, #7
 801428a:	e09c      	b.n	80143c6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801428c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014290:	2b04      	cmp	r3, #4
 8014292:	d002      	beq.n	801429a <dir_register+0xb6>
 8014294:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014298:	e095      	b.n	80143c6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801429a:	7dfa      	ldrb	r2, [r7, #23]
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80142a2:	7dfb      	ldrb	r3, [r7, #23]
 80142a4:	f003 0302 	and.w	r3, r3, #2
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d007      	beq.n	80142bc <dir_register+0xd8>
 80142ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142ae:	330c      	adds	r3, #12
 80142b0:	4a47      	ldr	r2, [pc, #284]	; (80143d0 <dir_register+0x1ec>)
 80142b2:	fba2 2303 	umull	r2, r3, r2, r3
 80142b6:	089b      	lsrs	r3, r3, #2
 80142b8:	3301      	adds	r3, #1
 80142ba:	e000      	b.n	80142be <dir_register+0xda>
 80142bc:	2301      	movs	r3, #1
 80142be:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80142c0:	6a39      	ldr	r1, [r7, #32]
 80142c2:	6878      	ldr	r0, [r7, #4]
 80142c4:	f7ff fcc0 	bl	8013c48 <dir_alloc>
 80142c8:	4603      	mov	r3, r0
 80142ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80142ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d148      	bne.n	8014368 <dir_register+0x184>
 80142d6:	6a3b      	ldr	r3, [r7, #32]
 80142d8:	3b01      	subs	r3, #1
 80142da:	623b      	str	r3, [r7, #32]
 80142dc:	6a3b      	ldr	r3, [r7, #32]
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d042      	beq.n	8014368 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	695a      	ldr	r2, [r3, #20]
 80142e6:	6a3b      	ldr	r3, [r7, #32]
 80142e8:	015b      	lsls	r3, r3, #5
 80142ea:	1ad3      	subs	r3, r2, r3
 80142ec:	4619      	mov	r1, r3
 80142ee:	6878      	ldr	r0, [r7, #4]
 80142f0:	f7ff fb6a 	bl	80139c8 <dir_sdi>
 80142f4:	4603      	mov	r3, r0
 80142f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80142fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d132      	bne.n	8014368 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	3324      	adds	r3, #36	; 0x24
 8014306:	4618      	mov	r0, r3
 8014308:	f7ff fe8b 	bl	8014022 <sum_sfn>
 801430c:	4603      	mov	r3, r0
 801430e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	69db      	ldr	r3, [r3, #28]
 8014314:	4619      	mov	r1, r3
 8014316:	69f8      	ldr	r0, [r7, #28]
 8014318:	f7fe ffde 	bl	80132d8 <move_window>
 801431c:	4603      	mov	r3, r0
 801431e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8014322:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014326:	2b00      	cmp	r3, #0
 8014328:	d11d      	bne.n	8014366 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801432a:	69fb      	ldr	r3, [r7, #28]
 801432c:	68d8      	ldr	r0, [r3, #12]
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	6a19      	ldr	r1, [r3, #32]
 8014332:	6a3b      	ldr	r3, [r7, #32]
 8014334:	b2da      	uxtb	r2, r3
 8014336:	7efb      	ldrb	r3, [r7, #27]
 8014338:	f7ff fd7c 	bl	8013e34 <put_lfn>
				fs->wflag = 1;
 801433c:	69fb      	ldr	r3, [r7, #28]
 801433e:	2201      	movs	r2, #1
 8014340:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8014342:	2100      	movs	r1, #0
 8014344:	6878      	ldr	r0, [r7, #4]
 8014346:	f7ff fbba 	bl	8013abe <dir_next>
 801434a:	4603      	mov	r3, r0
 801434c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8014350:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014354:	2b00      	cmp	r3, #0
 8014356:	d107      	bne.n	8014368 <dir_register+0x184>
 8014358:	6a3b      	ldr	r3, [r7, #32]
 801435a:	3b01      	subs	r3, #1
 801435c:	623b      	str	r3, [r7, #32]
 801435e:	6a3b      	ldr	r3, [r7, #32]
 8014360:	2b00      	cmp	r3, #0
 8014362:	d1d5      	bne.n	8014310 <dir_register+0x12c>
 8014364:	e000      	b.n	8014368 <dir_register+0x184>
				if (res != FR_OK) break;
 8014366:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8014368:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801436c:	2b00      	cmp	r3, #0
 801436e:	d128      	bne.n	80143c2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	69db      	ldr	r3, [r3, #28]
 8014374:	4619      	mov	r1, r3
 8014376:	69f8      	ldr	r0, [r7, #28]
 8014378:	f7fe ffae 	bl	80132d8 <move_window>
 801437c:	4603      	mov	r3, r0
 801437e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8014382:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014386:	2b00      	cmp	r3, #0
 8014388:	d11b      	bne.n	80143c2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	6a1b      	ldr	r3, [r3, #32]
 801438e:	2220      	movs	r2, #32
 8014390:	2100      	movs	r1, #0
 8014392:	4618      	mov	r0, r3
 8014394:	f7fe fd93 	bl	8012ebe <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	6a18      	ldr	r0, [r3, #32]
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	3324      	adds	r3, #36	; 0x24
 80143a0:	220b      	movs	r2, #11
 80143a2:	4619      	mov	r1, r3
 80143a4:	f7fe fd6a 	bl	8012e7c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	6a1b      	ldr	r3, [r3, #32]
 80143b2:	330c      	adds	r3, #12
 80143b4:	f002 0218 	and.w	r2, r2, #24
 80143b8:	b2d2      	uxtb	r2, r2
 80143ba:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80143bc:	69fb      	ldr	r3, [r7, #28]
 80143be:	2201      	movs	r2, #1
 80143c0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80143c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80143c6:	4618      	mov	r0, r3
 80143c8:	3730      	adds	r7, #48	; 0x30
 80143ca:	46bd      	mov	sp, r7
 80143cc:	bd80      	pop	{r7, pc}
 80143ce:	bf00      	nop
 80143d0:	4ec4ec4f 	.word	0x4ec4ec4f

080143d4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b08a      	sub	sp, #40	; 0x28
 80143d8:	af00      	add	r7, sp, #0
 80143da:	6078      	str	r0, [r7, #4]
 80143dc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80143de:	683b      	ldr	r3, [r7, #0]
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	613b      	str	r3, [r7, #16]
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	68db      	ldr	r3, [r3, #12]
 80143ea:	60fb      	str	r3, [r7, #12]
 80143ec:	2300      	movs	r3, #0
 80143ee:	617b      	str	r3, [r7, #20]
 80143f0:	697b      	ldr	r3, [r7, #20]
 80143f2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80143f4:	69bb      	ldr	r3, [r7, #24]
 80143f6:	1c5a      	adds	r2, r3, #1
 80143f8:	61ba      	str	r2, [r7, #24]
 80143fa:	693a      	ldr	r2, [r7, #16]
 80143fc:	4413      	add	r3, r2
 80143fe:	781b      	ldrb	r3, [r3, #0]
 8014400:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8014402:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014404:	2b1f      	cmp	r3, #31
 8014406:	d940      	bls.n	801448a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8014408:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801440a:	2b2f      	cmp	r3, #47	; 0x2f
 801440c:	d006      	beq.n	801441c <create_name+0x48>
 801440e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014410:	2b5c      	cmp	r3, #92	; 0x5c
 8014412:	d110      	bne.n	8014436 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8014414:	e002      	b.n	801441c <create_name+0x48>
 8014416:	69bb      	ldr	r3, [r7, #24]
 8014418:	3301      	adds	r3, #1
 801441a:	61bb      	str	r3, [r7, #24]
 801441c:	693a      	ldr	r2, [r7, #16]
 801441e:	69bb      	ldr	r3, [r7, #24]
 8014420:	4413      	add	r3, r2
 8014422:	781b      	ldrb	r3, [r3, #0]
 8014424:	2b2f      	cmp	r3, #47	; 0x2f
 8014426:	d0f6      	beq.n	8014416 <create_name+0x42>
 8014428:	693a      	ldr	r2, [r7, #16]
 801442a:	69bb      	ldr	r3, [r7, #24]
 801442c:	4413      	add	r3, r2
 801442e:	781b      	ldrb	r3, [r3, #0]
 8014430:	2b5c      	cmp	r3, #92	; 0x5c
 8014432:	d0f0      	beq.n	8014416 <create_name+0x42>
			break;
 8014434:	e02a      	b.n	801448c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8014436:	697b      	ldr	r3, [r7, #20]
 8014438:	2bfe      	cmp	r3, #254	; 0xfe
 801443a:	d901      	bls.n	8014440 <create_name+0x6c>
 801443c:	2306      	movs	r3, #6
 801443e:	e1c9      	b.n	80147d4 <create_name+0x400>
#if !_LFN_UNICODE
		w &= 0xFF;
 8014440:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014442:	b2db      	uxtb	r3, r3
 8014444:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8014446:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014448:	2101      	movs	r1, #1
 801444a:	4618      	mov	r0, r3
 801444c:	f002 f8fc 	bl	8016648 <ff_convert>
 8014450:	4603      	mov	r3, r0
 8014452:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8014454:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014456:	2b00      	cmp	r3, #0
 8014458:	d101      	bne.n	801445e <create_name+0x8a>
 801445a:	2306      	movs	r3, #6
 801445c:	e1ba      	b.n	80147d4 <create_name+0x400>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801445e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014460:	2b7f      	cmp	r3, #127	; 0x7f
 8014462:	d809      	bhi.n	8014478 <create_name+0xa4>
 8014464:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014466:	4619      	mov	r1, r3
 8014468:	48a5      	ldr	r0, [pc, #660]	; (8014700 <create_name+0x32c>)
 801446a:	f7fe fd69 	bl	8012f40 <chk_chr>
 801446e:	4603      	mov	r3, r0
 8014470:	2b00      	cmp	r3, #0
 8014472:	d001      	beq.n	8014478 <create_name+0xa4>
 8014474:	2306      	movs	r3, #6
 8014476:	e1ad      	b.n	80147d4 <create_name+0x400>
		lfn[di++] = w;					/* Store the Unicode character */
 8014478:	697b      	ldr	r3, [r7, #20]
 801447a:	1c5a      	adds	r2, r3, #1
 801447c:	617a      	str	r2, [r7, #20]
 801447e:	005b      	lsls	r3, r3, #1
 8014480:	68fa      	ldr	r2, [r7, #12]
 8014482:	4413      	add	r3, r2
 8014484:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014486:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8014488:	e7b4      	b.n	80143f4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801448a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801448c:	693a      	ldr	r2, [r7, #16]
 801448e:	69bb      	ldr	r3, [r7, #24]
 8014490:	441a      	add	r2, r3
 8014492:	683b      	ldr	r3, [r7, #0]
 8014494:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8014496:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014498:	2b1f      	cmp	r3, #31
 801449a:	d801      	bhi.n	80144a0 <create_name+0xcc>
 801449c:	2304      	movs	r3, #4
 801449e:	e000      	b.n	80144a2 <create_name+0xce>
 80144a0:	2300      	movs	r3, #0
 80144a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 80144a6:	697b      	ldr	r3, [r7, #20]
 80144a8:	2b01      	cmp	r3, #1
 80144aa:	d109      	bne.n	80144c0 <create_name+0xec>
 80144ac:	697b      	ldr	r3, [r7, #20]
 80144ae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80144b2:	3b01      	subs	r3, #1
 80144b4:	005b      	lsls	r3, r3, #1
 80144b6:	68fa      	ldr	r2, [r7, #12]
 80144b8:	4413      	add	r3, r2
 80144ba:	881b      	ldrh	r3, [r3, #0]
 80144bc:	2b2e      	cmp	r3, #46	; 0x2e
 80144be:	d016      	beq.n	80144ee <create_name+0x11a>
 80144c0:	697b      	ldr	r3, [r7, #20]
 80144c2:	2b02      	cmp	r3, #2
 80144c4:	d14e      	bne.n	8014564 <create_name+0x190>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 80144c6:	697b      	ldr	r3, [r7, #20]
 80144c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80144cc:	3b01      	subs	r3, #1
 80144ce:	005b      	lsls	r3, r3, #1
 80144d0:	68fa      	ldr	r2, [r7, #12]
 80144d2:	4413      	add	r3, r2
 80144d4:	881b      	ldrh	r3, [r3, #0]
 80144d6:	2b2e      	cmp	r3, #46	; 0x2e
 80144d8:	d144      	bne.n	8014564 <create_name+0x190>
 80144da:	697b      	ldr	r3, [r7, #20]
 80144dc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80144e0:	3b02      	subs	r3, #2
 80144e2:	005b      	lsls	r3, r3, #1
 80144e4:	68fa      	ldr	r2, [r7, #12]
 80144e6:	4413      	add	r3, r2
 80144e8:	881b      	ldrh	r3, [r3, #0]
 80144ea:	2b2e      	cmp	r3, #46	; 0x2e
 80144ec:	d13a      	bne.n	8014564 <create_name+0x190>
		lfn[di] = 0;
 80144ee:	697b      	ldr	r3, [r7, #20]
 80144f0:	005b      	lsls	r3, r3, #1
 80144f2:	68fa      	ldr	r2, [r7, #12]
 80144f4:	4413      	add	r3, r2
 80144f6:	2200      	movs	r2, #0
 80144f8:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 80144fa:	2300      	movs	r3, #0
 80144fc:	623b      	str	r3, [r7, #32]
 80144fe:	e00f      	b.n	8014520 <create_name+0x14c>
			dp->fn[i] = (i < di) ? '.' : ' ';
 8014500:	6a3a      	ldr	r2, [r7, #32]
 8014502:	697b      	ldr	r3, [r7, #20]
 8014504:	429a      	cmp	r2, r3
 8014506:	d201      	bcs.n	801450c <create_name+0x138>
 8014508:	212e      	movs	r1, #46	; 0x2e
 801450a:	e000      	b.n	801450e <create_name+0x13a>
 801450c:	2120      	movs	r1, #32
 801450e:	687a      	ldr	r2, [r7, #4]
 8014510:	6a3b      	ldr	r3, [r7, #32]
 8014512:	4413      	add	r3, r2
 8014514:	3324      	adds	r3, #36	; 0x24
 8014516:	460a      	mov	r2, r1
 8014518:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 801451a:	6a3b      	ldr	r3, [r7, #32]
 801451c:	3301      	adds	r3, #1
 801451e:	623b      	str	r3, [r7, #32]
 8014520:	6a3b      	ldr	r3, [r7, #32]
 8014522:	2b0a      	cmp	r3, #10
 8014524:	d9ec      	bls.n	8014500 <create_name+0x12c>
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 8014526:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801452a:	f043 0320 	orr.w	r3, r3, #32
 801452e:	b2d9      	uxtb	r1, r3
 8014530:	687a      	ldr	r2, [r7, #4]
 8014532:	6a3b      	ldr	r3, [r7, #32]
 8014534:	4413      	add	r3, r2
 8014536:	3324      	adds	r3, #36	; 0x24
 8014538:	460a      	mov	r2, r1
 801453a:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 801453c:	2300      	movs	r3, #0
 801453e:	e149      	b.n	80147d4 <create_name+0x400>
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
		w = lfn[di - 1];
 8014540:	697b      	ldr	r3, [r7, #20]
 8014542:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014546:	3b01      	subs	r3, #1
 8014548:	005b      	lsls	r3, r3, #1
 801454a:	68fa      	ldr	r2, [r7, #12]
 801454c:	4413      	add	r3, r2
 801454e:	881b      	ldrh	r3, [r3, #0]
 8014550:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8014552:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014554:	2b20      	cmp	r3, #32
 8014556:	d002      	beq.n	801455e <create_name+0x18a>
 8014558:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801455a:	2b2e      	cmp	r3, #46	; 0x2e
 801455c:	d106      	bne.n	801456c <create_name+0x198>
		di--;
 801455e:	697b      	ldr	r3, [r7, #20]
 8014560:	3b01      	subs	r3, #1
 8014562:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8014564:	697b      	ldr	r3, [r7, #20]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d1ea      	bne.n	8014540 <create_name+0x16c>
 801456a:	e000      	b.n	801456e <create_name+0x19a>
		if (w != ' ' && w != '.') break;
 801456c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801456e:	697b      	ldr	r3, [r7, #20]
 8014570:	005b      	lsls	r3, r3, #1
 8014572:	68fa      	ldr	r2, [r7, #12]
 8014574:	4413      	add	r3, r2
 8014576:	2200      	movs	r2, #0
 8014578:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801457a:	697b      	ldr	r3, [r7, #20]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d101      	bne.n	8014584 <create_name+0x1b0>
 8014580:	2306      	movs	r3, #6
 8014582:	e127      	b.n	80147d4 <create_name+0x400>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	3324      	adds	r3, #36	; 0x24
 8014588:	220b      	movs	r2, #11
 801458a:	2120      	movs	r1, #32
 801458c:	4618      	mov	r0, r3
 801458e:	f7fe fc96 	bl	8012ebe <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8014592:	2300      	movs	r3, #0
 8014594:	61bb      	str	r3, [r7, #24]
 8014596:	e002      	b.n	801459e <create_name+0x1ca>
 8014598:	69bb      	ldr	r3, [r7, #24]
 801459a:	3301      	adds	r3, #1
 801459c:	61bb      	str	r3, [r7, #24]
 801459e:	69bb      	ldr	r3, [r7, #24]
 80145a0:	005b      	lsls	r3, r3, #1
 80145a2:	68fa      	ldr	r2, [r7, #12]
 80145a4:	4413      	add	r3, r2
 80145a6:	881b      	ldrh	r3, [r3, #0]
 80145a8:	2b20      	cmp	r3, #32
 80145aa:	d0f5      	beq.n	8014598 <create_name+0x1c4>
 80145ac:	69bb      	ldr	r3, [r7, #24]
 80145ae:	005b      	lsls	r3, r3, #1
 80145b0:	68fa      	ldr	r2, [r7, #12]
 80145b2:	4413      	add	r3, r2
 80145b4:	881b      	ldrh	r3, [r3, #0]
 80145b6:	2b2e      	cmp	r3, #46	; 0x2e
 80145b8:	d0ee      	beq.n	8014598 <create_name+0x1c4>
	if (si) cf |= NS_LOSS | NS_LFN;
 80145ba:	69bb      	ldr	r3, [r7, #24]
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d009      	beq.n	80145d4 <create_name+0x200>
 80145c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145c4:	f043 0303 	orr.w	r3, r3, #3
 80145c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80145cc:	e002      	b.n	80145d4 <create_name+0x200>
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	3b01      	subs	r3, #1
 80145d2:	617b      	str	r3, [r7, #20]
 80145d4:	697b      	ldr	r3, [r7, #20]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d009      	beq.n	80145ee <create_name+0x21a>
 80145da:	697b      	ldr	r3, [r7, #20]
 80145dc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80145e0:	3b01      	subs	r3, #1
 80145e2:	005b      	lsls	r3, r3, #1
 80145e4:	68fa      	ldr	r2, [r7, #12]
 80145e6:	4413      	add	r3, r2
 80145e8:	881b      	ldrh	r3, [r3, #0]
 80145ea:	2b2e      	cmp	r3, #46	; 0x2e
 80145ec:	d1ef      	bne.n	80145ce <create_name+0x1fa>

	i = b = 0; ni = 8;
 80145ee:	2300      	movs	r3, #0
 80145f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80145f4:	2300      	movs	r3, #0
 80145f6:	623b      	str	r3, [r7, #32]
 80145f8:	2308      	movs	r3, #8
 80145fa:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80145fc:	69bb      	ldr	r3, [r7, #24]
 80145fe:	1c5a      	adds	r2, r3, #1
 8014600:	61ba      	str	r2, [r7, #24]
 8014602:	005b      	lsls	r3, r3, #1
 8014604:	68fa      	ldr	r2, [r7, #12]
 8014606:	4413      	add	r3, r2
 8014608:	881b      	ldrh	r3, [r3, #0]
 801460a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 801460c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801460e:	2b00      	cmp	r3, #0
 8014610:	f000 8096 	beq.w	8014740 <create_name+0x36c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8014614:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014616:	2b20      	cmp	r3, #32
 8014618:	d006      	beq.n	8014628 <create_name+0x254>
 801461a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801461c:	2b2e      	cmp	r3, #46	; 0x2e
 801461e:	d10a      	bne.n	8014636 <create_name+0x262>
 8014620:	69ba      	ldr	r2, [r7, #24]
 8014622:	697b      	ldr	r3, [r7, #20]
 8014624:	429a      	cmp	r2, r3
 8014626:	d006      	beq.n	8014636 <create_name+0x262>
			cf |= NS_LOSS | NS_LFN; continue;
 8014628:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801462c:	f043 0303 	orr.w	r3, r3, #3
 8014630:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014634:	e083      	b.n	801473e <create_name+0x36a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8014636:	6a3a      	ldr	r2, [r7, #32]
 8014638:	69fb      	ldr	r3, [r7, #28]
 801463a:	429a      	cmp	r2, r3
 801463c:	d203      	bcs.n	8014646 <create_name+0x272>
 801463e:	69ba      	ldr	r2, [r7, #24]
 8014640:	697b      	ldr	r3, [r7, #20]
 8014642:	429a      	cmp	r2, r3
 8014644:	d123      	bne.n	801468e <create_name+0x2ba>
			if (ni == 11) {				/* Long extension */
 8014646:	69fb      	ldr	r3, [r7, #28]
 8014648:	2b0b      	cmp	r3, #11
 801464a:	d106      	bne.n	801465a <create_name+0x286>
				cf |= NS_LOSS | NS_LFN; break;
 801464c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014650:	f043 0303 	orr.w	r3, r3, #3
 8014654:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014658:	e075      	b.n	8014746 <create_name+0x372>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801465a:	69ba      	ldr	r2, [r7, #24]
 801465c:	697b      	ldr	r3, [r7, #20]
 801465e:	429a      	cmp	r2, r3
 8014660:	d005      	beq.n	801466e <create_name+0x29a>
 8014662:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014666:	f043 0303 	orr.w	r3, r3, #3
 801466a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 801466e:	69ba      	ldr	r2, [r7, #24]
 8014670:	697b      	ldr	r3, [r7, #20]
 8014672:	429a      	cmp	r2, r3
 8014674:	d866      	bhi.n	8014744 <create_name+0x370>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8014676:	697b      	ldr	r3, [r7, #20]
 8014678:	61bb      	str	r3, [r7, #24]
 801467a:	2308      	movs	r3, #8
 801467c:	623b      	str	r3, [r7, #32]
 801467e:	230b      	movs	r3, #11
 8014680:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8014682:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014686:	009b      	lsls	r3, r3, #2
 8014688:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801468c:	e057      	b.n	801473e <create_name+0x36a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801468e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014690:	2b7f      	cmp	r3, #127	; 0x7f
 8014692:	d914      	bls.n	80146be <create_name+0x2ea>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8014694:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014696:	2100      	movs	r1, #0
 8014698:	4618      	mov	r0, r3
 801469a:	f001 ffd5 	bl	8016648 <ff_convert>
 801469e:	4603      	mov	r3, r0
 80146a0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80146a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d004      	beq.n	80146b2 <create_name+0x2de>
 80146a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146aa:	3b80      	subs	r3, #128	; 0x80
 80146ac:	4a15      	ldr	r2, [pc, #84]	; (8014704 <create_name+0x330>)
 80146ae:	5cd3      	ldrb	r3, [r2, r3]
 80146b0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80146b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80146b6:	f043 0302 	orr.w	r3, r3, #2
 80146ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80146be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d007      	beq.n	80146d4 <create_name+0x300>
 80146c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146c6:	4619      	mov	r1, r3
 80146c8:	480f      	ldr	r0, [pc, #60]	; (8014708 <create_name+0x334>)
 80146ca:	f7fe fc39 	bl	8012f40 <chk_chr>
 80146ce:	4603      	mov	r3, r0
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d008      	beq.n	80146e6 <create_name+0x312>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80146d4:	235f      	movs	r3, #95	; 0x5f
 80146d6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80146d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80146dc:	f043 0303 	orr.w	r3, r3, #3
 80146e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80146e4:	e021      	b.n	801472a <create_name+0x356>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80146e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146e8:	2b40      	cmp	r3, #64	; 0x40
 80146ea:	d90f      	bls.n	801470c <create_name+0x338>
 80146ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146ee:	2b5a      	cmp	r3, #90	; 0x5a
 80146f0:	d80c      	bhi.n	801470c <create_name+0x338>
					b |= 2;
 80146f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80146f6:	f043 0302 	orr.w	r3, r3, #2
 80146fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80146fe:	e014      	b.n	801472a <create_name+0x356>
 8014700:	08017ca0 	.word	0x08017ca0
 8014704:	0801b970 	.word	0x0801b970
 8014708:	08017cac 	.word	0x08017cac
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801470c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801470e:	2b60      	cmp	r3, #96	; 0x60
 8014710:	d90b      	bls.n	801472a <create_name+0x356>
 8014712:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014714:	2b7a      	cmp	r3, #122	; 0x7a
 8014716:	d808      	bhi.n	801472a <create_name+0x356>
						b |= 1; w -= 0x20;
 8014718:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801471c:	f043 0301 	orr.w	r3, r3, #1
 8014720:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8014724:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014726:	3b20      	subs	r3, #32
 8014728:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801472a:	6a3b      	ldr	r3, [r7, #32]
 801472c:	1c5a      	adds	r2, r3, #1
 801472e:	623a      	str	r2, [r7, #32]
 8014730:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014732:	b2d1      	uxtb	r1, r2
 8014734:	687a      	ldr	r2, [r7, #4]
 8014736:	4413      	add	r3, r2
 8014738:	460a      	mov	r2, r1
 801473a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 801473e:	e75d      	b.n	80145fc <create_name+0x228>
		if (!w) break;					/* Break on end of the LFN */
 8014740:	bf00      	nop
 8014742:	e000      	b.n	8014746 <create_name+0x372>
			if (si > di) break;			/* No extension */
 8014744:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801474c:	2be5      	cmp	r3, #229	; 0xe5
 801474e:	d103      	bne.n	8014758 <create_name+0x384>
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	2205      	movs	r2, #5
 8014754:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8014758:	69fb      	ldr	r3, [r7, #28]
 801475a:	2b08      	cmp	r3, #8
 801475c:	d104      	bne.n	8014768 <create_name+0x394>
 801475e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014762:	009b      	lsls	r3, r3, #2
 8014764:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8014768:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801476c:	f003 030c 	and.w	r3, r3, #12
 8014770:	2b0c      	cmp	r3, #12
 8014772:	d005      	beq.n	8014780 <create_name+0x3ac>
 8014774:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014778:	f003 0303 	and.w	r3, r3, #3
 801477c:	2b03      	cmp	r3, #3
 801477e:	d105      	bne.n	801478c <create_name+0x3b8>
 8014780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014784:	f043 0302 	orr.w	r3, r3, #2
 8014788:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801478c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014790:	f003 0302 	and.w	r3, r3, #2
 8014794:	2b00      	cmp	r3, #0
 8014796:	d117      	bne.n	80147c8 <create_name+0x3f4>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8014798:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801479c:	f003 0303 	and.w	r3, r3, #3
 80147a0:	2b01      	cmp	r3, #1
 80147a2:	d105      	bne.n	80147b0 <create_name+0x3dc>
 80147a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80147a8:	f043 0310 	orr.w	r3, r3, #16
 80147ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80147b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80147b4:	f003 030c 	and.w	r3, r3, #12
 80147b8:	2b04      	cmp	r3, #4
 80147ba:	d105      	bne.n	80147c8 <create_name+0x3f4>
 80147bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80147c0:	f043 0308 	orr.w	r3, r3, #8
 80147c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80147ce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80147d2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80147d4:	4618      	mov	r0, r3
 80147d6:	3728      	adds	r7, #40	; 0x28
 80147d8:	46bd      	mov	sp, r7
 80147da:	bd80      	pop	{r7, pc}

080147dc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80147dc:	b580      	push	{r7, lr}
 80147de:	b086      	sub	sp, #24
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	6078      	str	r0, [r7, #4]
 80147e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80147ea:	693b      	ldr	r3, [r7, #16]
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 80147f0:	683b      	ldr	r3, [r7, #0]
 80147f2:	781b      	ldrb	r3, [r3, #0]
 80147f4:	2b2f      	cmp	r3, #47	; 0x2f
 80147f6:	d00b      	beq.n	8014810 <follow_path+0x34>
 80147f8:	683b      	ldr	r3, [r7, #0]
 80147fa:	781b      	ldrb	r3, [r3, #0]
 80147fc:	2b5c      	cmp	r3, #92	; 0x5c
 80147fe:	d007      	beq.n	8014810 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	699a      	ldr	r2, [r3, #24]
 8014804:	693b      	ldr	r3, [r7, #16]
 8014806:	609a      	str	r2, [r3, #8]
 8014808:	e00d      	b.n	8014826 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801480a:	683b      	ldr	r3, [r7, #0]
 801480c:	3301      	adds	r3, #1
 801480e:	603b      	str	r3, [r7, #0]
 8014810:	683b      	ldr	r3, [r7, #0]
 8014812:	781b      	ldrb	r3, [r3, #0]
 8014814:	2b2f      	cmp	r3, #47	; 0x2f
 8014816:	d0f8      	beq.n	801480a <follow_path+0x2e>
 8014818:	683b      	ldr	r3, [r7, #0]
 801481a:	781b      	ldrb	r3, [r3, #0]
 801481c:	2b5c      	cmp	r3, #92	; 0x5c
 801481e:	d0f4      	beq.n	801480a <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8014820:	693b      	ldr	r3, [r7, #16]
 8014822:	2200      	movs	r2, #0
 8014824:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8014826:	683b      	ldr	r3, [r7, #0]
 8014828:	781b      	ldrb	r3, [r3, #0]
 801482a:	2b1f      	cmp	r3, #31
 801482c:	d80a      	bhi.n	8014844 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	2280      	movs	r2, #128	; 0x80
 8014832:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8014836:	2100      	movs	r1, #0
 8014838:	6878      	ldr	r0, [r7, #4]
 801483a:	f7ff f8c5 	bl	80139c8 <dir_sdi>
 801483e:	4603      	mov	r3, r0
 8014840:	75fb      	strb	r3, [r7, #23]
 8014842:	e056      	b.n	80148f2 <follow_path+0x116>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8014844:	463b      	mov	r3, r7
 8014846:	4619      	mov	r1, r3
 8014848:	6878      	ldr	r0, [r7, #4]
 801484a:	f7ff fdc3 	bl	80143d4 <create_name>
 801484e:	4603      	mov	r3, r0
 8014850:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8014852:	7dfb      	ldrb	r3, [r7, #23]
 8014854:	2b00      	cmp	r3, #0
 8014856:	d147      	bne.n	80148e8 <follow_path+0x10c>
			res = dir_find(dp);				/* Find an object with the segment name */
 8014858:	6878      	ldr	r0, [r7, #4]
 801485a:	f7ff fc03 	bl	8014064 <dir_find>
 801485e:	4603      	mov	r3, r0
 8014860:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014868:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801486a:	7dfb      	ldrb	r3, [r7, #23]
 801486c:	2b00      	cmp	r3, #0
 801486e:	d01b      	beq.n	80148a8 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8014870:	7dfb      	ldrb	r3, [r7, #23]
 8014872:	2b04      	cmp	r3, #4
 8014874:	d13a      	bne.n	80148ec <follow_path+0x110>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8014876:	7afb      	ldrb	r3, [r7, #11]
 8014878:	f003 0320 	and.w	r3, r3, #32
 801487c:	2b00      	cmp	r3, #0
 801487e:	d00b      	beq.n	8014898 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8014880:	7afb      	ldrb	r3, [r7, #11]
 8014882:	f003 0304 	and.w	r3, r3, #4
 8014886:	2b00      	cmp	r3, #0
 8014888:	d02c      	beq.n	80148e4 <follow_path+0x108>
						dp->fn[NSFLAG] = NS_NONAME;
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	2280      	movs	r2, #128	; 0x80
 801488e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 8014892:	2300      	movs	r3, #0
 8014894:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8014896:	e029      	b.n	80148ec <follow_path+0x110>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8014898:	7afb      	ldrb	r3, [r7, #11]
 801489a:	f003 0304 	and.w	r3, r3, #4
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d124      	bne.n	80148ec <follow_path+0x110>
 80148a2:	2305      	movs	r3, #5
 80148a4:	75fb      	strb	r3, [r7, #23]
				break;
 80148a6:	e021      	b.n	80148ec <follow_path+0x110>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80148a8:	7afb      	ldrb	r3, [r7, #11]
 80148aa:	f003 0304 	and.w	r3, r3, #4
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d11e      	bne.n	80148f0 <follow_path+0x114>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80148b2:	693b      	ldr	r3, [r7, #16]
 80148b4:	799b      	ldrb	r3, [r3, #6]
 80148b6:	f003 0310 	and.w	r3, r3, #16
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d102      	bne.n	80148c4 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 80148be:	2305      	movs	r3, #5
 80148c0:	75fb      	strb	r3, [r7, #23]
 80148c2:	e016      	b.n	80148f2 <follow_path+0x116>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	695b      	ldr	r3, [r3, #20]
 80148ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80148d2:	4413      	add	r3, r2
 80148d4:	4619      	mov	r1, r3
 80148d6:	68f8      	ldr	r0, [r7, #12]
 80148d8:	f7ff f9fd 	bl	8013cd6 <ld_clust>
 80148dc:	4602      	mov	r2, r0
 80148de:	693b      	ldr	r3, [r7, #16]
 80148e0:	609a      	str	r2, [r3, #8]
 80148e2:	e7af      	b.n	8014844 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80148e4:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80148e6:	e7ad      	b.n	8014844 <follow_path+0x68>
			if (res != FR_OK) break;
 80148e8:	bf00      	nop
 80148ea:	e002      	b.n	80148f2 <follow_path+0x116>
				break;
 80148ec:	bf00      	nop
 80148ee:	e000      	b.n	80148f2 <follow_path+0x116>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80148f0:	bf00      	nop
			}
		}
	}

	return res;
 80148f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80148f4:	4618      	mov	r0, r3
 80148f6:	3718      	adds	r7, #24
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bd80      	pop	{r7, pc}

080148fc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80148fc:	b480      	push	{r7}
 80148fe:	b087      	sub	sp, #28
 8014900:	af00      	add	r7, sp, #0
 8014902:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8014904:	f04f 33ff 	mov.w	r3, #4294967295
 8014908:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	681b      	ldr	r3, [r3, #0]
 801490e:	2b00      	cmp	r3, #0
 8014910:	d031      	beq.n	8014976 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	617b      	str	r3, [r7, #20]
 8014918:	e002      	b.n	8014920 <get_ldnumber+0x24>
 801491a:	697b      	ldr	r3, [r7, #20]
 801491c:	3301      	adds	r3, #1
 801491e:	617b      	str	r3, [r7, #20]
 8014920:	697b      	ldr	r3, [r7, #20]
 8014922:	781b      	ldrb	r3, [r3, #0]
 8014924:	2b1f      	cmp	r3, #31
 8014926:	d903      	bls.n	8014930 <get_ldnumber+0x34>
 8014928:	697b      	ldr	r3, [r7, #20]
 801492a:	781b      	ldrb	r3, [r3, #0]
 801492c:	2b3a      	cmp	r3, #58	; 0x3a
 801492e:	d1f4      	bne.n	801491a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8014930:	697b      	ldr	r3, [r7, #20]
 8014932:	781b      	ldrb	r3, [r3, #0]
 8014934:	2b3a      	cmp	r3, #58	; 0x3a
 8014936:	d11c      	bne.n	8014972 <get_ldnumber+0x76>
			tp = *path;
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	1c5a      	adds	r2, r3, #1
 8014942:	60fa      	str	r2, [r7, #12]
 8014944:	781b      	ldrb	r3, [r3, #0]
 8014946:	3b30      	subs	r3, #48	; 0x30
 8014948:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801494a:	68bb      	ldr	r3, [r7, #8]
 801494c:	2b09      	cmp	r3, #9
 801494e:	d80e      	bhi.n	801496e <get_ldnumber+0x72>
 8014950:	68fa      	ldr	r2, [r7, #12]
 8014952:	697b      	ldr	r3, [r7, #20]
 8014954:	429a      	cmp	r2, r3
 8014956:	d10a      	bne.n	801496e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8014958:	68bb      	ldr	r3, [r7, #8]
 801495a:	2b00      	cmp	r3, #0
 801495c:	d107      	bne.n	801496e <get_ldnumber+0x72>
					vol = (int)i;
 801495e:	68bb      	ldr	r3, [r7, #8]
 8014960:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8014962:	697b      	ldr	r3, [r7, #20]
 8014964:	3301      	adds	r3, #1
 8014966:	617b      	str	r3, [r7, #20]
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	697a      	ldr	r2, [r7, #20]
 801496c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801496e:	693b      	ldr	r3, [r7, #16]
 8014970:	e002      	b.n	8014978 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8014972:	2300      	movs	r3, #0
 8014974:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8014976:	693b      	ldr	r3, [r7, #16]
}
 8014978:	4618      	mov	r0, r3
 801497a:	371c      	adds	r7, #28
 801497c:	46bd      	mov	sp, r7
 801497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014982:	4770      	bx	lr

08014984 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8014984:	b580      	push	{r7, lr}
 8014986:	b082      	sub	sp, #8
 8014988:	af00      	add	r7, sp, #0
 801498a:	6078      	str	r0, [r7, #4]
 801498c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	2200      	movs	r2, #0
 8014992:	70da      	strb	r2, [r3, #3]
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	f04f 32ff 	mov.w	r2, #4294967295
 801499a:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801499c:	6839      	ldr	r1, [r7, #0]
 801499e:	6878      	ldr	r0, [r7, #4]
 80149a0:	f7fe fc9a 	bl	80132d8 <move_window>
 80149a4:	4603      	mov	r3, r0
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d001      	beq.n	80149ae <check_fs+0x2a>
 80149aa:	2304      	movs	r3, #4
 80149ac:	e038      	b.n	8014a20 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	3338      	adds	r3, #56	; 0x38
 80149b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80149b6:	4618      	mov	r0, r3
 80149b8:	f7fe f9de 	bl	8012d78 <ld_word>
 80149bc:	4603      	mov	r3, r0
 80149be:	461a      	mov	r2, r3
 80149c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80149c4:	429a      	cmp	r2, r3
 80149c6:	d001      	beq.n	80149cc <check_fs+0x48>
 80149c8:	2303      	movs	r3, #3
 80149ca:	e029      	b.n	8014a20 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80149d2:	2be9      	cmp	r3, #233	; 0xe9
 80149d4:	d009      	beq.n	80149ea <check_fs+0x66>
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80149dc:	2beb      	cmp	r3, #235	; 0xeb
 80149de:	d11e      	bne.n	8014a1e <check_fs+0x9a>
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80149e6:	2b90      	cmp	r3, #144	; 0x90
 80149e8:	d119      	bne.n	8014a1e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	3338      	adds	r3, #56	; 0x38
 80149ee:	3336      	adds	r3, #54	; 0x36
 80149f0:	4618      	mov	r0, r3
 80149f2:	f7fe f9d9 	bl	8012da8 <ld_dword>
 80149f6:	4603      	mov	r3, r0
 80149f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80149fc:	4a0a      	ldr	r2, [pc, #40]	; (8014a28 <check_fs+0xa4>)
 80149fe:	4293      	cmp	r3, r2
 8014a00:	d101      	bne.n	8014a06 <check_fs+0x82>
 8014a02:	2300      	movs	r3, #0
 8014a04:	e00c      	b.n	8014a20 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	3338      	adds	r3, #56	; 0x38
 8014a0a:	3352      	adds	r3, #82	; 0x52
 8014a0c:	4618      	mov	r0, r3
 8014a0e:	f7fe f9cb 	bl	8012da8 <ld_dword>
 8014a12:	4602      	mov	r2, r0
 8014a14:	4b05      	ldr	r3, [pc, #20]	; (8014a2c <check_fs+0xa8>)
 8014a16:	429a      	cmp	r2, r3
 8014a18:	d101      	bne.n	8014a1e <check_fs+0x9a>
 8014a1a:	2300      	movs	r3, #0
 8014a1c:	e000      	b.n	8014a20 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8014a1e:	2302      	movs	r3, #2
}
 8014a20:	4618      	mov	r0, r3
 8014a22:	3708      	adds	r7, #8
 8014a24:	46bd      	mov	sp, r7
 8014a26:	bd80      	pop	{r7, pc}
 8014a28:	00544146 	.word	0x00544146
 8014a2c:	33544146 	.word	0x33544146

08014a30 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	b096      	sub	sp, #88	; 0x58
 8014a34:	af00      	add	r7, sp, #0
 8014a36:	60f8      	str	r0, [r7, #12]
 8014a38:	60b9      	str	r1, [r7, #8]
 8014a3a:	4613      	mov	r3, r2
 8014a3c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8014a3e:	68bb      	ldr	r3, [r7, #8]
 8014a40:	2200      	movs	r2, #0
 8014a42:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8014a44:	68f8      	ldr	r0, [r7, #12]
 8014a46:	f7ff ff59 	bl	80148fc <get_ldnumber>
 8014a4a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8014a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	da01      	bge.n	8014a56 <find_volume+0x26>
 8014a52:	230b      	movs	r3, #11
 8014a54:	e234      	b.n	8014ec0 <find_volume+0x490>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8014a56:	4aa8      	ldr	r2, [pc, #672]	; (8014cf8 <find_volume+0x2c8>)
 8014a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a5e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8014a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d101      	bne.n	8014a6a <find_volume+0x3a>
 8014a66:	230c      	movs	r3, #12
 8014a68:	e22a      	b.n	8014ec0 <find_volume+0x490>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8014a6a:	68bb      	ldr	r3, [r7, #8]
 8014a6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014a6e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8014a70:	79fb      	ldrb	r3, [r7, #7]
 8014a72:	f023 0301 	bic.w	r3, r3, #1
 8014a76:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8014a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a7a:	781b      	ldrb	r3, [r3, #0]
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d01a      	beq.n	8014ab6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8014a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a82:	785b      	ldrb	r3, [r3, #1]
 8014a84:	4618      	mov	r0, r3
 8014a86:	f7fe f8d9 	bl	8012c3c <disk_status>
 8014a8a:	4603      	mov	r3, r0
 8014a8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8014a90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014a94:	f003 0301 	and.w	r3, r3, #1
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d10c      	bne.n	8014ab6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8014a9c:	79fb      	ldrb	r3, [r7, #7]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d007      	beq.n	8014ab2 <find_volume+0x82>
 8014aa2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014aa6:	f003 0304 	and.w	r3, r3, #4
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d001      	beq.n	8014ab2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8014aae:	230a      	movs	r3, #10
 8014ab0:	e206      	b.n	8014ec0 <find_volume+0x490>
			}
			return FR_OK;				/* The file system object is valid */
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	e204      	b.n	8014ec0 <find_volume+0x490>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8014ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ab8:	2200      	movs	r2, #0
 8014aba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8014abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014abe:	b2da      	uxtb	r2, r3
 8014ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ac2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8014ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ac6:	785b      	ldrb	r3, [r3, #1]
 8014ac8:	4618      	mov	r0, r3
 8014aca:	f7fe f8d1 	bl	8012c70 <disk_initialize>
 8014ace:	4603      	mov	r3, r0
 8014ad0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8014ad4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014ad8:	f003 0301 	and.w	r3, r3, #1
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d001      	beq.n	8014ae4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014ae0:	2303      	movs	r3, #3
 8014ae2:	e1ed      	b.n	8014ec0 <find_volume+0x490>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8014ae4:	79fb      	ldrb	r3, [r7, #7]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d007      	beq.n	8014afa <find_volume+0xca>
 8014aea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014aee:	f003 0304 	and.w	r3, r3, #4
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d001      	beq.n	8014afa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8014af6:	230a      	movs	r3, #10
 8014af8:	e1e2      	b.n	8014ec0 <find_volume+0x490>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8014afa:	2300      	movs	r3, #0
 8014afc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8014afe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014b00:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014b02:	f7ff ff3f 	bl	8014984 <check_fs>
 8014b06:	4603      	mov	r3, r0
 8014b08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8014b0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014b10:	2b02      	cmp	r3, #2
 8014b12:	d14b      	bne.n	8014bac <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014b14:	2300      	movs	r3, #0
 8014b16:	643b      	str	r3, [r7, #64]	; 0x40
 8014b18:	e01f      	b.n	8014b5a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8014b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b1c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8014b20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b22:	011b      	lsls	r3, r3, #4
 8014b24:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8014b28:	4413      	add	r3, r2
 8014b2a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8014b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b2e:	3304      	adds	r3, #4
 8014b30:	781b      	ldrb	r3, [r3, #0]
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d006      	beq.n	8014b44 <find_volume+0x114>
 8014b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b38:	3308      	adds	r3, #8
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	f7fe f934 	bl	8012da8 <ld_dword>
 8014b40:	4602      	mov	r2, r0
 8014b42:	e000      	b.n	8014b46 <find_volume+0x116>
 8014b44:	2200      	movs	r2, #0
 8014b46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b48:	009b      	lsls	r3, r3, #2
 8014b4a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8014b4e:	440b      	add	r3, r1
 8014b50:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014b54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b56:	3301      	adds	r3, #1
 8014b58:	643b      	str	r3, [r7, #64]	; 0x40
 8014b5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b5c:	2b03      	cmp	r3, #3
 8014b5e:	d9dc      	bls.n	8014b1a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8014b60:	2300      	movs	r3, #0
 8014b62:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8014b64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d002      	beq.n	8014b70 <find_volume+0x140>
 8014b6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b6c:	3b01      	subs	r3, #1
 8014b6e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8014b70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014b72:	009b      	lsls	r3, r3, #2
 8014b74:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014b78:	4413      	add	r3, r2
 8014b7a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8014b7e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8014b80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d005      	beq.n	8014b92 <find_volume+0x162>
 8014b86:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014b88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014b8a:	f7ff fefb 	bl	8014984 <check_fs>
 8014b8e:	4603      	mov	r3, r0
 8014b90:	e000      	b.n	8014b94 <find_volume+0x164>
 8014b92:	2303      	movs	r3, #3
 8014b94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8014b98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014b9c:	2b01      	cmp	r3, #1
 8014b9e:	d905      	bls.n	8014bac <find_volume+0x17c>
 8014ba0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014ba2:	3301      	adds	r3, #1
 8014ba4:	643b      	str	r3, [r7, #64]	; 0x40
 8014ba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014ba8:	2b03      	cmp	r3, #3
 8014baa:	d9e1      	bls.n	8014b70 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014bac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014bb0:	2b04      	cmp	r3, #4
 8014bb2:	d101      	bne.n	8014bb8 <find_volume+0x188>
 8014bb4:	2301      	movs	r3, #1
 8014bb6:	e183      	b.n	8014ec0 <find_volume+0x490>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8014bb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014bbc:	2b01      	cmp	r3, #1
 8014bbe:	d901      	bls.n	8014bc4 <find_volume+0x194>
 8014bc0:	230d      	movs	r3, #13
 8014bc2:	e17d      	b.n	8014ec0 <find_volume+0x490>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8014bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bc6:	3338      	adds	r3, #56	; 0x38
 8014bc8:	330b      	adds	r3, #11
 8014bca:	4618      	mov	r0, r3
 8014bcc:	f7fe f8d4 	bl	8012d78 <ld_word>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014bd6:	d001      	beq.n	8014bdc <find_volume+0x1ac>
 8014bd8:	230d      	movs	r3, #13
 8014bda:	e171      	b.n	8014ec0 <find_volume+0x490>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bde:	3338      	adds	r3, #56	; 0x38
 8014be0:	3316      	adds	r3, #22
 8014be2:	4618      	mov	r0, r3
 8014be4:	f7fe f8c8 	bl	8012d78 <ld_word>
 8014be8:	4603      	mov	r3, r0
 8014bea:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014bec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d106      	bne.n	8014c00 <find_volume+0x1d0>
 8014bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bf4:	3338      	adds	r3, #56	; 0x38
 8014bf6:	3324      	adds	r3, #36	; 0x24
 8014bf8:	4618      	mov	r0, r3
 8014bfa:	f7fe f8d5 	bl	8012da8 <ld_dword>
 8014bfe:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8014c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014c04:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8014c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c08:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8014c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c0e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8014c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c12:	789b      	ldrb	r3, [r3, #2]
 8014c14:	2b01      	cmp	r3, #1
 8014c16:	d005      	beq.n	8014c24 <find_volume+0x1f4>
 8014c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c1a:	789b      	ldrb	r3, [r3, #2]
 8014c1c:	2b02      	cmp	r3, #2
 8014c1e:	d001      	beq.n	8014c24 <find_volume+0x1f4>
 8014c20:	230d      	movs	r3, #13
 8014c22:	e14d      	b.n	8014ec0 <find_volume+0x490>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8014c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c26:	789b      	ldrb	r3, [r3, #2]
 8014c28:	461a      	mov	r2, r3
 8014c2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014c2c:	fb02 f303 	mul.w	r3, r2, r3
 8014c30:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8014c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014c38:	b29a      	uxth	r2, r3
 8014c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c3c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8014c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c40:	895b      	ldrh	r3, [r3, #10]
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d008      	beq.n	8014c58 <find_volume+0x228>
 8014c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c48:	895b      	ldrh	r3, [r3, #10]
 8014c4a:	461a      	mov	r2, r3
 8014c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c4e:	895b      	ldrh	r3, [r3, #10]
 8014c50:	3b01      	subs	r3, #1
 8014c52:	4013      	ands	r3, r2
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d001      	beq.n	8014c5c <find_volume+0x22c>
 8014c58:	230d      	movs	r3, #13
 8014c5a:	e131      	b.n	8014ec0 <find_volume+0x490>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8014c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c5e:	3338      	adds	r3, #56	; 0x38
 8014c60:	3311      	adds	r3, #17
 8014c62:	4618      	mov	r0, r3
 8014c64:	f7fe f888 	bl	8012d78 <ld_word>
 8014c68:	4603      	mov	r3, r0
 8014c6a:	461a      	mov	r2, r3
 8014c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c6e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8014c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c72:	891b      	ldrh	r3, [r3, #8]
 8014c74:	f003 030f 	and.w	r3, r3, #15
 8014c78:	b29b      	uxth	r3, r3
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d001      	beq.n	8014c82 <find_volume+0x252>
 8014c7e:	230d      	movs	r3, #13
 8014c80:	e11e      	b.n	8014ec0 <find_volume+0x490>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8014c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c84:	3338      	adds	r3, #56	; 0x38
 8014c86:	3313      	adds	r3, #19
 8014c88:	4618      	mov	r0, r3
 8014c8a:	f7fe f875 	bl	8012d78 <ld_word>
 8014c8e:	4603      	mov	r3, r0
 8014c90:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8014c92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d106      	bne.n	8014ca6 <find_volume+0x276>
 8014c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c9a:	3338      	adds	r3, #56	; 0x38
 8014c9c:	3320      	adds	r3, #32
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7fe f882 	bl	8012da8 <ld_dword>
 8014ca4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8014ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ca8:	3338      	adds	r3, #56	; 0x38
 8014caa:	330e      	adds	r3, #14
 8014cac:	4618      	mov	r0, r3
 8014cae:	f7fe f863 	bl	8012d78 <ld_word>
 8014cb2:	4603      	mov	r3, r0
 8014cb4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8014cb6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d101      	bne.n	8014cc0 <find_volume+0x290>
 8014cbc:	230d      	movs	r3, #13
 8014cbe:	e0ff      	b.n	8014ec0 <find_volume+0x490>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8014cc0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014cc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014cc4:	4413      	add	r3, r2
 8014cc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014cc8:	8912      	ldrh	r2, [r2, #8]
 8014cca:	0912      	lsrs	r2, r2, #4
 8014ccc:	b292      	uxth	r2, r2
 8014cce:	4413      	add	r3, r2
 8014cd0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8014cd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cd6:	429a      	cmp	r2, r3
 8014cd8:	d201      	bcs.n	8014cde <find_volume+0x2ae>
 8014cda:	230d      	movs	r3, #13
 8014cdc:	e0f0      	b.n	8014ec0 <find_volume+0x490>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8014cde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ce2:	1ad3      	subs	r3, r2, r3
 8014ce4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014ce6:	8952      	ldrh	r2, [r2, #10]
 8014ce8:	fbb3 f3f2 	udiv	r3, r3, r2
 8014cec:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8014cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d103      	bne.n	8014cfc <find_volume+0x2cc>
 8014cf4:	230d      	movs	r3, #13
 8014cf6:	e0e3      	b.n	8014ec0 <find_volume+0x490>
 8014cf8:	20000c04 	.word	0x20000c04
		fmt = FS_FAT32;
 8014cfc:	2303      	movs	r3, #3
 8014cfe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8014d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d04:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8014d08:	4293      	cmp	r3, r2
 8014d0a:	d802      	bhi.n	8014d12 <find_volume+0x2e2>
 8014d0c:	2302      	movs	r3, #2
 8014d0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8014d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d14:	f640 72f5 	movw	r2, #4085	; 0xff5
 8014d18:	4293      	cmp	r3, r2
 8014d1a:	d802      	bhi.n	8014d22 <find_volume+0x2f2>
 8014d1c:	2301      	movs	r3, #1
 8014d1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8014d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d24:	1c9a      	adds	r2, r3, #2
 8014d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d28:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8014d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014d2e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8014d30:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014d32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d34:	441a      	add	r2, r3
 8014d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d38:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8014d3a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014d3e:	441a      	add	r2, r3
 8014d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d42:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8014d44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014d48:	2b03      	cmp	r3, #3
 8014d4a:	d11e      	bne.n	8014d8a <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8014d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d4e:	3338      	adds	r3, #56	; 0x38
 8014d50:	332a      	adds	r3, #42	; 0x2a
 8014d52:	4618      	mov	r0, r3
 8014d54:	f7fe f810 	bl	8012d78 <ld_word>
 8014d58:	4603      	mov	r3, r0
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d001      	beq.n	8014d62 <find_volume+0x332>
 8014d5e:	230d      	movs	r3, #13
 8014d60:	e0ae      	b.n	8014ec0 <find_volume+0x490>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8014d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d64:	891b      	ldrh	r3, [r3, #8]
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	d001      	beq.n	8014d6e <find_volume+0x33e>
 8014d6a:	230d      	movs	r3, #13
 8014d6c:	e0a8      	b.n	8014ec0 <find_volume+0x490>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8014d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d70:	3338      	adds	r3, #56	; 0x38
 8014d72:	332c      	adds	r3, #44	; 0x2c
 8014d74:	4618      	mov	r0, r3
 8014d76:	f7fe f817 	bl	8012da8 <ld_dword>
 8014d7a:	4602      	mov	r2, r0
 8014d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d7e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8014d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d82:	69db      	ldr	r3, [r3, #28]
 8014d84:	009b      	lsls	r3, r3, #2
 8014d86:	647b      	str	r3, [r7, #68]	; 0x44
 8014d88:	e01f      	b.n	8014dca <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8014d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d8c:	891b      	ldrh	r3, [r3, #8]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d101      	bne.n	8014d96 <find_volume+0x366>
 8014d92:	230d      	movs	r3, #13
 8014d94:	e094      	b.n	8014ec0 <find_volume+0x490>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8014d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014d9c:	441a      	add	r2, r3
 8014d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014da0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8014da2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014da6:	2b02      	cmp	r3, #2
 8014da8:	d103      	bne.n	8014db2 <find_volume+0x382>
 8014daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dac:	69db      	ldr	r3, [r3, #28]
 8014dae:	005b      	lsls	r3, r3, #1
 8014db0:	e00a      	b.n	8014dc8 <find_volume+0x398>
 8014db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014db4:	69da      	ldr	r2, [r3, #28]
 8014db6:	4613      	mov	r3, r2
 8014db8:	005b      	lsls	r3, r3, #1
 8014dba:	4413      	add	r3, r2
 8014dbc:	085a      	lsrs	r2, r3, #1
 8014dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dc0:	69db      	ldr	r3, [r3, #28]
 8014dc2:	f003 0301 	and.w	r3, r3, #1
 8014dc6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014dc8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8014dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dcc:	6a1a      	ldr	r2, [r3, #32]
 8014dce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014dd0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8014dd4:	0a5b      	lsrs	r3, r3, #9
 8014dd6:	429a      	cmp	r2, r3
 8014dd8:	d201      	bcs.n	8014dde <find_volume+0x3ae>
 8014dda:	230d      	movs	r3, #13
 8014ddc:	e070      	b.n	8014ec0 <find_volume+0x490>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8014dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014de0:	f04f 32ff 	mov.w	r2, #4294967295
 8014de4:	615a      	str	r2, [r3, #20]
 8014de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014de8:	695a      	ldr	r2, [r3, #20]
 8014dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dec:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8014dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014df0:	2280      	movs	r2, #128	; 0x80
 8014df2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8014df4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014df8:	2b03      	cmp	r3, #3
 8014dfa:	d149      	bne.n	8014e90 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dfe:	3338      	adds	r3, #56	; 0x38
 8014e00:	3330      	adds	r3, #48	; 0x30
 8014e02:	4618      	mov	r0, r3
 8014e04:	f7fd ffb8 	bl	8012d78 <ld_word>
 8014e08:	4603      	mov	r3, r0
 8014e0a:	2b01      	cmp	r3, #1
 8014e0c:	d140      	bne.n	8014e90 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8014e0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014e10:	3301      	adds	r3, #1
 8014e12:	4619      	mov	r1, r3
 8014e14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014e16:	f7fe fa5f 	bl	80132d8 <move_window>
 8014e1a:	4603      	mov	r3, r0
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d137      	bne.n	8014e90 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8014e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e22:	2200      	movs	r2, #0
 8014e24:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8014e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e28:	3338      	adds	r3, #56	; 0x38
 8014e2a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014e2e:	4618      	mov	r0, r3
 8014e30:	f7fd ffa2 	bl	8012d78 <ld_word>
 8014e34:	4603      	mov	r3, r0
 8014e36:	461a      	mov	r2, r3
 8014e38:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8014e3c:	429a      	cmp	r2, r3
 8014e3e:	d127      	bne.n	8014e90 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8014e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e42:	3338      	adds	r3, #56	; 0x38
 8014e44:	4618      	mov	r0, r3
 8014e46:	f7fd ffaf 	bl	8012da8 <ld_dword>
 8014e4a:	4602      	mov	r2, r0
 8014e4c:	4b1e      	ldr	r3, [pc, #120]	; (8014ec8 <find_volume+0x498>)
 8014e4e:	429a      	cmp	r2, r3
 8014e50:	d11e      	bne.n	8014e90 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8014e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e54:	3338      	adds	r3, #56	; 0x38
 8014e56:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8014e5a:	4618      	mov	r0, r3
 8014e5c:	f7fd ffa4 	bl	8012da8 <ld_dword>
 8014e60:	4602      	mov	r2, r0
 8014e62:	4b1a      	ldr	r3, [pc, #104]	; (8014ecc <find_volume+0x49c>)
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d113      	bne.n	8014e90 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8014e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e6a:	3338      	adds	r3, #56	; 0x38
 8014e6c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8014e70:	4618      	mov	r0, r3
 8014e72:	f7fd ff99 	bl	8012da8 <ld_dword>
 8014e76:	4602      	mov	r2, r0
 8014e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e7a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8014e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e7e:	3338      	adds	r3, #56	; 0x38
 8014e80:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8014e84:	4618      	mov	r0, r3
 8014e86:	f7fd ff8f 	bl	8012da8 <ld_dword>
 8014e8a:	4602      	mov	r2, r0
 8014e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e8e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8014e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e92:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8014e96:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8014e98:	4b0d      	ldr	r3, [pc, #52]	; (8014ed0 <find_volume+0x4a0>)
 8014e9a:	881b      	ldrh	r3, [r3, #0]
 8014e9c:	3301      	adds	r3, #1
 8014e9e:	b29a      	uxth	r2, r3
 8014ea0:	4b0b      	ldr	r3, [pc, #44]	; (8014ed0 <find_volume+0x4a0>)
 8014ea2:	801a      	strh	r2, [r3, #0]
 8014ea4:	4b0a      	ldr	r3, [pc, #40]	; (8014ed0 <find_volume+0x4a0>)
 8014ea6:	881a      	ldrh	r2, [r3, #0]
 8014ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014eaa:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8014eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014eae:	4a09      	ldr	r2, [pc, #36]	; (8014ed4 <find_volume+0x4a4>)
 8014eb0:	60da      	str	r2, [r3, #12]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8014eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014eb4:	2200      	movs	r2, #0
 8014eb6:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8014eb8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014eba:	f7fe f9a5 	bl	8013208 <clear_lock>
#endif
	return FR_OK;
 8014ebe:	2300      	movs	r3, #0
}
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	3758      	adds	r7, #88	; 0x58
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	bd80      	pop	{r7, pc}
 8014ec8:	41615252 	.word	0x41615252
 8014ecc:	61417272 	.word	0x61417272
 8014ed0:	20000c08 	.word	0x20000c08
 8014ed4:	20000c2c 	.word	0x20000c2c

08014ed8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014ed8:	b580      	push	{r7, lr}
 8014eda:	b084      	sub	sp, #16
 8014edc:	af00      	add	r7, sp, #0
 8014ede:	6078      	str	r0, [r7, #4]
 8014ee0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8014ee2:	2309      	movs	r3, #9
 8014ee4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d01c      	beq.n	8014f26 <validate+0x4e>
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	681b      	ldr	r3, [r3, #0]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d018      	beq.n	8014f26 <validate+0x4e>
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	781b      	ldrb	r3, [r3, #0]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d013      	beq.n	8014f26 <validate+0x4e>
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	889a      	ldrh	r2, [r3, #4]
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	88db      	ldrh	r3, [r3, #6]
 8014f08:	429a      	cmp	r2, r3
 8014f0a:	d10c      	bne.n	8014f26 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	681b      	ldr	r3, [r3, #0]
 8014f10:	785b      	ldrb	r3, [r3, #1]
 8014f12:	4618      	mov	r0, r3
 8014f14:	f7fd fe92 	bl	8012c3c <disk_status>
 8014f18:	4603      	mov	r3, r0
 8014f1a:	f003 0301 	and.w	r3, r3, #1
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	d101      	bne.n	8014f26 <validate+0x4e>
			res = FR_OK;
 8014f22:	2300      	movs	r3, #0
 8014f24:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8014f26:	7bfb      	ldrb	r3, [r7, #15]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d102      	bne.n	8014f32 <validate+0x5a>
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	681b      	ldr	r3, [r3, #0]
 8014f30:	e000      	b.n	8014f34 <validate+0x5c>
 8014f32:	2300      	movs	r3, #0
 8014f34:	683a      	ldr	r2, [r7, #0]
 8014f36:	6013      	str	r3, [r2, #0]
	return res;
 8014f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8014f3a:	4618      	mov	r0, r3
 8014f3c:	3710      	adds	r7, #16
 8014f3e:	46bd      	mov	sp, r7
 8014f40:	bd80      	pop	{r7, pc}
	...

08014f44 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b088      	sub	sp, #32
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	60f8      	str	r0, [r7, #12]
 8014f4c:	60b9      	str	r1, [r7, #8]
 8014f4e:	4613      	mov	r3, r2
 8014f50:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8014f52:	68bb      	ldr	r3, [r7, #8]
 8014f54:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8014f56:	f107 0310 	add.w	r3, r7, #16
 8014f5a:	4618      	mov	r0, r3
 8014f5c:	f7ff fcce 	bl	80148fc <get_ldnumber>
 8014f60:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8014f62:	69fb      	ldr	r3, [r7, #28]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	da01      	bge.n	8014f6c <f_mount+0x28>
 8014f68:	230b      	movs	r3, #11
 8014f6a:	e02b      	b.n	8014fc4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8014f6c:	4a17      	ldr	r2, [pc, #92]	; (8014fcc <f_mount+0x88>)
 8014f6e:	69fb      	ldr	r3, [r7, #28]
 8014f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014f74:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8014f76:	69bb      	ldr	r3, [r7, #24]
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d005      	beq.n	8014f88 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014f7c:	69b8      	ldr	r0, [r7, #24]
 8014f7e:	f7fe f943 	bl	8013208 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8014f82:	69bb      	ldr	r3, [r7, #24]
 8014f84:	2200      	movs	r2, #0
 8014f86:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d002      	beq.n	8014f94 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	2200      	movs	r2, #0
 8014f92:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8014f94:	68fa      	ldr	r2, [r7, #12]
 8014f96:	490d      	ldr	r1, [pc, #52]	; (8014fcc <f_mount+0x88>)
 8014f98:	69fb      	ldr	r3, [r7, #28]
 8014f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d002      	beq.n	8014faa <f_mount+0x66>
 8014fa4:	79fb      	ldrb	r3, [r7, #7]
 8014fa6:	2b01      	cmp	r3, #1
 8014fa8:	d001      	beq.n	8014fae <f_mount+0x6a>
 8014faa:	2300      	movs	r3, #0
 8014fac:	e00a      	b.n	8014fc4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014fae:	f107 010c 	add.w	r1, r7, #12
 8014fb2:	f107 0308 	add.w	r3, r7, #8
 8014fb6:	2200      	movs	r2, #0
 8014fb8:	4618      	mov	r0, r3
 8014fba:	f7ff fd39 	bl	8014a30 <find_volume>
 8014fbe:	4603      	mov	r3, r0
 8014fc0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8014fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014fc4:	4618      	mov	r0, r3
 8014fc6:	3720      	adds	r7, #32
 8014fc8:	46bd      	mov	sp, r7
 8014fca:	bd80      	pop	{r7, pc}
 8014fcc:	20000c04 	.word	0x20000c04

08014fd0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014fd0:	b580      	push	{r7, lr}
 8014fd2:	b09a      	sub	sp, #104	; 0x68
 8014fd4:	af00      	add	r7, sp, #0
 8014fd6:	60f8      	str	r0, [r7, #12]
 8014fd8:	60b9      	str	r1, [r7, #8]
 8014fda:	4613      	mov	r3, r2
 8014fdc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d101      	bne.n	8014fe8 <f_open+0x18>
 8014fe4:	2309      	movs	r3, #9
 8014fe6:	e1ad      	b.n	8015344 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014fe8:	79fb      	ldrb	r3, [r7, #7]
 8014fea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014fee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014ff0:	79fa      	ldrb	r2, [r7, #7]
 8014ff2:	f107 0114 	add.w	r1, r7, #20
 8014ff6:	f107 0308 	add.w	r3, r7, #8
 8014ffa:	4618      	mov	r0, r3
 8014ffc:	f7ff fd18 	bl	8014a30 <find_volume>
 8015000:	4603      	mov	r3, r0
 8015002:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8015006:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801500a:	2b00      	cmp	r3, #0
 801500c:	f040 8191 	bne.w	8015332 <f_open+0x362>
		dj.obj.fs = fs;
 8015010:	697b      	ldr	r3, [r7, #20]
 8015012:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8015014:	68ba      	ldr	r2, [r7, #8]
 8015016:	f107 0318 	add.w	r3, r7, #24
 801501a:	4611      	mov	r1, r2
 801501c:	4618      	mov	r0, r3
 801501e:	f7ff fbdd 	bl	80147dc <follow_path>
 8015022:	4603      	mov	r3, r0
 8015024:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8015028:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801502c:	2b00      	cmp	r3, #0
 801502e:	d11a      	bne.n	8015066 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8015030:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015034:	b25b      	sxtb	r3, r3
 8015036:	2b00      	cmp	r3, #0
 8015038:	da03      	bge.n	8015042 <f_open+0x72>
				res = FR_INVALID_NAME;
 801503a:	2306      	movs	r3, #6
 801503c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8015040:	e011      	b.n	8015066 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015042:	79fb      	ldrb	r3, [r7, #7]
 8015044:	f023 0301 	bic.w	r3, r3, #1
 8015048:	2b00      	cmp	r3, #0
 801504a:	bf14      	ite	ne
 801504c:	2301      	movne	r3, #1
 801504e:	2300      	moveq	r3, #0
 8015050:	b2db      	uxtb	r3, r3
 8015052:	461a      	mov	r2, r3
 8015054:	f107 0318 	add.w	r3, r7, #24
 8015058:	4611      	mov	r1, r2
 801505a:	4618      	mov	r0, r3
 801505c:	f7fd ff8c 	bl	8012f78 <chk_lock>
 8015060:	4603      	mov	r3, r0
 8015062:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8015066:	79fb      	ldrb	r3, [r7, #7]
 8015068:	f003 031c 	and.w	r3, r3, #28
 801506c:	2b00      	cmp	r3, #0
 801506e:	d07f      	beq.n	8015170 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8015070:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8015074:	2b00      	cmp	r3, #0
 8015076:	d017      	beq.n	80150a8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8015078:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801507c:	2b04      	cmp	r3, #4
 801507e:	d10e      	bne.n	801509e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8015080:	f7fd ffd6 	bl	8013030 <enq_lock>
 8015084:	4603      	mov	r3, r0
 8015086:	2b00      	cmp	r3, #0
 8015088:	d006      	beq.n	8015098 <f_open+0xc8>
 801508a:	f107 0318 	add.w	r3, r7, #24
 801508e:	4618      	mov	r0, r3
 8015090:	f7ff f8a8 	bl	80141e4 <dir_register>
 8015094:	4603      	mov	r3, r0
 8015096:	e000      	b.n	801509a <f_open+0xca>
 8015098:	2312      	movs	r3, #18
 801509a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801509e:	79fb      	ldrb	r3, [r7, #7]
 80150a0:	f043 0308 	orr.w	r3, r3, #8
 80150a4:	71fb      	strb	r3, [r7, #7]
 80150a6:	e010      	b.n	80150ca <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80150a8:	7fbb      	ldrb	r3, [r7, #30]
 80150aa:	f003 0311 	and.w	r3, r3, #17
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d003      	beq.n	80150ba <f_open+0xea>
					res = FR_DENIED;
 80150b2:	2307      	movs	r3, #7
 80150b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80150b8:	e007      	b.n	80150ca <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80150ba:	79fb      	ldrb	r3, [r7, #7]
 80150bc:	f003 0304 	and.w	r3, r3, #4
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d002      	beq.n	80150ca <f_open+0xfa>
 80150c4:	2308      	movs	r3, #8
 80150c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80150ca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80150ce:	2b00      	cmp	r3, #0
 80150d0:	d168      	bne.n	80151a4 <f_open+0x1d4>
 80150d2:	79fb      	ldrb	r3, [r7, #7]
 80150d4:	f003 0308 	and.w	r3, r3, #8
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d063      	beq.n	80151a4 <f_open+0x1d4>
				dw = GET_FATTIME();
 80150dc:	f7f7 fca8 	bl	800ca30 <get_fattime>
 80150e0:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80150e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150e4:	330e      	adds	r3, #14
 80150e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80150e8:	4618      	mov	r0, r3
 80150ea:	f7fd fe9b 	bl	8012e24 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80150ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150f0:	3316      	adds	r3, #22
 80150f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80150f4:	4618      	mov	r0, r3
 80150f6:	f7fd fe95 	bl	8012e24 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80150fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150fc:	330b      	adds	r3, #11
 80150fe:	2220      	movs	r2, #32
 8015100:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8015102:	697b      	ldr	r3, [r7, #20]
 8015104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015106:	4611      	mov	r1, r2
 8015108:	4618      	mov	r0, r3
 801510a:	f7fe fde4 	bl	8013cd6 <ld_clust>
 801510e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8015110:	697b      	ldr	r3, [r7, #20]
 8015112:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015114:	2200      	movs	r2, #0
 8015116:	4618      	mov	r0, r3
 8015118:	f7fe fdfc 	bl	8013d14 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801511c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801511e:	331c      	adds	r3, #28
 8015120:	2100      	movs	r1, #0
 8015122:	4618      	mov	r0, r3
 8015124:	f7fd fe7e 	bl	8012e24 <st_dword>
					fs->wflag = 1;
 8015128:	697b      	ldr	r3, [r7, #20]
 801512a:	2201      	movs	r2, #1
 801512c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801512e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015130:	2b00      	cmp	r3, #0
 8015132:	d037      	beq.n	80151a4 <f_open+0x1d4>
						dw = fs->winsect;
 8015134:	697b      	ldr	r3, [r7, #20]
 8015136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015138:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801513a:	f107 0318 	add.w	r3, r7, #24
 801513e:	2200      	movs	r2, #0
 8015140:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8015142:	4618      	mov	r0, r3
 8015144:	f7fe fb0f 	bl	8013766 <remove_chain>
 8015148:	4603      	mov	r3, r0
 801514a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801514e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8015152:	2b00      	cmp	r3, #0
 8015154:	d126      	bne.n	80151a4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8015156:	697b      	ldr	r3, [r7, #20]
 8015158:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801515a:	4618      	mov	r0, r3
 801515c:	f7fe f8bc 	bl	80132d8 <move_window>
 8015160:	4603      	mov	r3, r0
 8015162:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8015166:	697b      	ldr	r3, [r7, #20]
 8015168:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801516a:	3a01      	subs	r2, #1
 801516c:	611a      	str	r2, [r3, #16]
 801516e:	e019      	b.n	80151a4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015170:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8015174:	2b00      	cmp	r3, #0
 8015176:	d115      	bne.n	80151a4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8015178:	7fbb      	ldrb	r3, [r7, #30]
 801517a:	f003 0310 	and.w	r3, r3, #16
 801517e:	2b00      	cmp	r3, #0
 8015180:	d003      	beq.n	801518a <f_open+0x1ba>
					res = FR_NO_FILE;
 8015182:	2304      	movs	r3, #4
 8015184:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8015188:	e00c      	b.n	80151a4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801518a:	79fb      	ldrb	r3, [r7, #7]
 801518c:	f003 0302 	and.w	r3, r3, #2
 8015190:	2b00      	cmp	r3, #0
 8015192:	d007      	beq.n	80151a4 <f_open+0x1d4>
 8015194:	7fbb      	ldrb	r3, [r7, #30]
 8015196:	f003 0301 	and.w	r3, r3, #1
 801519a:	2b00      	cmp	r3, #0
 801519c:	d002      	beq.n	80151a4 <f_open+0x1d4>
						res = FR_DENIED;
 801519e:	2307      	movs	r3, #7
 80151a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80151a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d128      	bne.n	80151fe <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80151ac:	79fb      	ldrb	r3, [r7, #7]
 80151ae:	f003 0308 	and.w	r3, r3, #8
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d003      	beq.n	80151be <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80151b6:	79fb      	ldrb	r3, [r7, #7]
 80151b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151bc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80151be:	697b      	ldr	r3, [r7, #20]
 80151c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80151c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80151cc:	79fb      	ldrb	r3, [r7, #7]
 80151ce:	f023 0301 	bic.w	r3, r3, #1
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	bf14      	ite	ne
 80151d6:	2301      	movne	r3, #1
 80151d8:	2300      	moveq	r3, #0
 80151da:	b2db      	uxtb	r3, r3
 80151dc:	461a      	mov	r2, r3
 80151de:	f107 0318 	add.w	r3, r7, #24
 80151e2:	4611      	mov	r1, r2
 80151e4:	4618      	mov	r0, r3
 80151e6:	f7fd ff45 	bl	8013074 <inc_lock>
 80151ea:	4602      	mov	r2, r0
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80151f0:	68fb      	ldr	r3, [r7, #12]
 80151f2:	691b      	ldr	r3, [r3, #16]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d102      	bne.n	80151fe <f_open+0x22e>
 80151f8:	2302      	movs	r3, #2
 80151fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80151fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8015202:	2b00      	cmp	r3, #0
 8015204:	f040 8095 	bne.w	8015332 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8015208:	697b      	ldr	r3, [r7, #20]
 801520a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801520c:	4611      	mov	r1, r2
 801520e:	4618      	mov	r0, r3
 8015210:	f7fe fd61 	bl	8013cd6 <ld_clust>
 8015214:	4602      	mov	r2, r0
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801521a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801521c:	331c      	adds	r3, #28
 801521e:	4618      	mov	r0, r3
 8015220:	f7fd fdc2 	bl	8012da8 <ld_dword>
 8015224:	4602      	mov	r2, r0
 8015226:	68fb      	ldr	r3, [r7, #12]
 8015228:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801522a:	68fb      	ldr	r3, [r7, #12]
 801522c:	2200      	movs	r2, #0
 801522e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8015230:	697a      	ldr	r2, [r7, #20]
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8015236:	697b      	ldr	r3, [r7, #20]
 8015238:	88da      	ldrh	r2, [r3, #6]
 801523a:	68fb      	ldr	r3, [r7, #12]
 801523c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	79fa      	ldrb	r2, [r7, #7]
 8015242:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8015244:	68fb      	ldr	r3, [r7, #12]
 8015246:	2200      	movs	r2, #0
 8015248:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	2200      	movs	r2, #0
 801524e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	2200      	movs	r2, #0
 8015254:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8015256:	68fb      	ldr	r3, [r7, #12]
 8015258:	3330      	adds	r3, #48	; 0x30
 801525a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801525e:	2100      	movs	r1, #0
 8015260:	4618      	mov	r0, r3
 8015262:	f7fd fe2c 	bl	8012ebe <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015266:	79fb      	ldrb	r3, [r7, #7]
 8015268:	f003 0320 	and.w	r3, r3, #32
 801526c:	2b00      	cmp	r3, #0
 801526e:	d060      	beq.n	8015332 <f_open+0x362>
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	68db      	ldr	r3, [r3, #12]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d05c      	beq.n	8015332 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015278:	68fb      	ldr	r3, [r7, #12]
 801527a:	68da      	ldr	r2, [r3, #12]
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015280:	697b      	ldr	r3, [r7, #20]
 8015282:	895b      	ldrh	r3, [r3, #10]
 8015284:	025b      	lsls	r3, r3, #9
 8015286:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	689b      	ldr	r3, [r3, #8]
 801528c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801528e:	68fb      	ldr	r3, [r7, #12]
 8015290:	68db      	ldr	r3, [r3, #12]
 8015292:	65fb      	str	r3, [r7, #92]	; 0x5c
 8015294:	e016      	b.n	80152c4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801529a:	4618      	mov	r0, r3
 801529c:	f7fe f8d7 	bl	801344e <get_fat>
 80152a0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80152a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80152a4:	2b01      	cmp	r3, #1
 80152a6:	d802      	bhi.n	80152ae <f_open+0x2de>
 80152a8:	2302      	movs	r3, #2
 80152aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80152ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80152b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152b4:	d102      	bne.n	80152bc <f_open+0x2ec>
 80152b6:	2301      	movs	r3, #1
 80152b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80152bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80152be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80152c0:	1ad3      	subs	r3, r2, r3
 80152c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80152c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d103      	bne.n	80152d4 <f_open+0x304>
 80152cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80152ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80152d0:	429a      	cmp	r2, r3
 80152d2:	d8e0      	bhi.n	8015296 <f_open+0x2c6>
				}
				fp->clust = clst;
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80152d8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80152da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d127      	bne.n	8015332 <f_open+0x362>
 80152e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80152e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d022      	beq.n	8015332 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80152ec:	697b      	ldr	r3, [r7, #20]
 80152ee:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80152f0:	4618      	mov	r0, r3
 80152f2:	f7fe f88d 	bl	8013410 <clust2sect>
 80152f6:	64f8      	str	r0, [r7, #76]	; 0x4c
 80152f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d103      	bne.n	8015306 <f_open+0x336>
						res = FR_INT_ERR;
 80152fe:	2302      	movs	r3, #2
 8015300:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8015304:	e015      	b.n	8015332 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8015306:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015308:	0a5a      	lsrs	r2, r3, #9
 801530a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801530c:	441a      	add	r2, r3
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8015312:	697b      	ldr	r3, [r7, #20]
 8015314:	7858      	ldrb	r0, [r3, #1]
 8015316:	68fb      	ldr	r3, [r7, #12]
 8015318:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	6a1a      	ldr	r2, [r3, #32]
 8015320:	2301      	movs	r3, #1
 8015322:	f7fd fccb 	bl	8012cbc <disk_read>
 8015326:	4603      	mov	r3, r0
 8015328:	2b00      	cmp	r3, #0
 801532a:	d002      	beq.n	8015332 <f_open+0x362>
 801532c:	2301      	movs	r3, #1
 801532e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8015332:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8015336:	2b00      	cmp	r3, #0
 8015338:	d002      	beq.n	8015340 <f_open+0x370>
 801533a:	68fb      	ldr	r3, [r7, #12]
 801533c:	2200      	movs	r2, #0
 801533e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015340:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8015344:	4618      	mov	r0, r3
 8015346:	3768      	adds	r7, #104	; 0x68
 8015348:	46bd      	mov	sp, r7
 801534a:	bd80      	pop	{r7, pc}

0801534c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801534c:	b580      	push	{r7, lr}
 801534e:	b08c      	sub	sp, #48	; 0x30
 8015350:	af00      	add	r7, sp, #0
 8015352:	60f8      	str	r0, [r7, #12]
 8015354:	60b9      	str	r1, [r7, #8]
 8015356:	607a      	str	r2, [r7, #4]
 8015358:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801535a:	68bb      	ldr	r3, [r7, #8]
 801535c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801535e:	683b      	ldr	r3, [r7, #0]
 8015360:	2200      	movs	r2, #0
 8015362:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	f107 0210 	add.w	r2, r7, #16
 801536a:	4611      	mov	r1, r2
 801536c:	4618      	mov	r0, r3
 801536e:	f7ff fdb3 	bl	8014ed8 <validate>
 8015372:	4603      	mov	r3, r0
 8015374:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8015378:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801537c:	2b00      	cmp	r3, #0
 801537e:	d107      	bne.n	8015390 <f_write+0x44>
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	7d5b      	ldrb	r3, [r3, #21]
 8015384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8015388:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801538c:	2b00      	cmp	r3, #0
 801538e:	d002      	beq.n	8015396 <f_write+0x4a>
 8015390:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015394:	e14b      	b.n	801562e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8015396:	68fb      	ldr	r3, [r7, #12]
 8015398:	7d1b      	ldrb	r3, [r3, #20]
 801539a:	f003 0302 	and.w	r3, r3, #2
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d101      	bne.n	80153a6 <f_write+0x5a>
 80153a2:	2307      	movs	r3, #7
 80153a4:	e143      	b.n	801562e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	699a      	ldr	r2, [r3, #24]
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	441a      	add	r2, r3
 80153ae:	68fb      	ldr	r3, [r7, #12]
 80153b0:	699b      	ldr	r3, [r3, #24]
 80153b2:	429a      	cmp	r2, r3
 80153b4:	f080 812d 	bcs.w	8015612 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	699b      	ldr	r3, [r3, #24]
 80153bc:	43db      	mvns	r3, r3
 80153be:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80153c0:	e127      	b.n	8015612 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80153c2:	68fb      	ldr	r3, [r7, #12]
 80153c4:	699b      	ldr	r3, [r3, #24]
 80153c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	f040 80e3 	bne.w	8015596 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	699b      	ldr	r3, [r3, #24]
 80153d4:	0a5b      	lsrs	r3, r3, #9
 80153d6:	693a      	ldr	r2, [r7, #16]
 80153d8:	8952      	ldrh	r2, [r2, #10]
 80153da:	3a01      	subs	r2, #1
 80153dc:	4013      	ands	r3, r2
 80153de:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80153e0:	69bb      	ldr	r3, [r7, #24]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d143      	bne.n	801546e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	699b      	ldr	r3, [r3, #24]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d10c      	bne.n	8015408 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80153ee:	68fb      	ldr	r3, [r7, #12]
 80153f0:	689b      	ldr	r3, [r3, #8]
 80153f2:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80153f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	d11a      	bne.n	8015430 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80153fa:	68fb      	ldr	r3, [r7, #12]
 80153fc:	2100      	movs	r1, #0
 80153fe:	4618      	mov	r0, r3
 8015400:	f7fe fa16 	bl	8013830 <create_chain>
 8015404:	62b8      	str	r0, [r7, #40]	; 0x28
 8015406:	e013      	b.n	8015430 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8015408:	68fb      	ldr	r3, [r7, #12]
 801540a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801540c:	2b00      	cmp	r3, #0
 801540e:	d007      	beq.n	8015420 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8015410:	68fb      	ldr	r3, [r7, #12]
 8015412:	699b      	ldr	r3, [r3, #24]
 8015414:	4619      	mov	r1, r3
 8015416:	68f8      	ldr	r0, [r7, #12]
 8015418:	f7fe faa2 	bl	8013960 <clmt_clust>
 801541c:	62b8      	str	r0, [r7, #40]	; 0x28
 801541e:	e007      	b.n	8015430 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8015420:	68fa      	ldr	r2, [r7, #12]
 8015422:	68fb      	ldr	r3, [r7, #12]
 8015424:	69db      	ldr	r3, [r3, #28]
 8015426:	4619      	mov	r1, r3
 8015428:	4610      	mov	r0, r2
 801542a:	f7fe fa01 	bl	8013830 <create_chain>
 801542e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8015430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015432:	2b00      	cmp	r3, #0
 8015434:	f000 80f2 	beq.w	801561c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8015438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801543a:	2b01      	cmp	r3, #1
 801543c:	d104      	bne.n	8015448 <f_write+0xfc>
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	2202      	movs	r2, #2
 8015442:	755a      	strb	r2, [r3, #21]
 8015444:	2302      	movs	r3, #2
 8015446:	e0f2      	b.n	801562e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801544a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801544e:	d104      	bne.n	801545a <f_write+0x10e>
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	2201      	movs	r2, #1
 8015454:	755a      	strb	r2, [r3, #21]
 8015456:	2301      	movs	r3, #1
 8015458:	e0e9      	b.n	801562e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801545e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8015460:	68fb      	ldr	r3, [r7, #12]
 8015462:	689b      	ldr	r3, [r3, #8]
 8015464:	2b00      	cmp	r3, #0
 8015466:	d102      	bne.n	801546e <f_write+0x122>
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801546c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801546e:	68fb      	ldr	r3, [r7, #12]
 8015470:	7d1b      	ldrb	r3, [r3, #20]
 8015472:	b25b      	sxtb	r3, r3
 8015474:	2b00      	cmp	r3, #0
 8015476:	da18      	bge.n	80154aa <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015478:	693b      	ldr	r3, [r7, #16]
 801547a:	7858      	ldrb	r0, [r3, #1]
 801547c:	68fb      	ldr	r3, [r7, #12]
 801547e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015482:	68fb      	ldr	r3, [r7, #12]
 8015484:	6a1a      	ldr	r2, [r3, #32]
 8015486:	2301      	movs	r3, #1
 8015488:	f7fd fc38 	bl	8012cfc <disk_write>
 801548c:	4603      	mov	r3, r0
 801548e:	2b00      	cmp	r3, #0
 8015490:	d004      	beq.n	801549c <f_write+0x150>
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	2201      	movs	r2, #1
 8015496:	755a      	strb	r2, [r3, #21]
 8015498:	2301      	movs	r3, #1
 801549a:	e0c8      	b.n	801562e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	7d1b      	ldrb	r3, [r3, #20]
 80154a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80154a4:	b2da      	uxtb	r2, r3
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80154aa:	693a      	ldr	r2, [r7, #16]
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	69db      	ldr	r3, [r3, #28]
 80154b0:	4619      	mov	r1, r3
 80154b2:	4610      	mov	r0, r2
 80154b4:	f7fd ffac 	bl	8013410 <clust2sect>
 80154b8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80154ba:	697b      	ldr	r3, [r7, #20]
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d104      	bne.n	80154ca <f_write+0x17e>
 80154c0:	68fb      	ldr	r3, [r7, #12]
 80154c2:	2202      	movs	r2, #2
 80154c4:	755a      	strb	r2, [r3, #21]
 80154c6:	2302      	movs	r3, #2
 80154c8:	e0b1      	b.n	801562e <f_write+0x2e2>
			sect += csect;
 80154ca:	697a      	ldr	r2, [r7, #20]
 80154cc:	69bb      	ldr	r3, [r7, #24]
 80154ce:	4413      	add	r3, r2
 80154d0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	0a5b      	lsrs	r3, r3, #9
 80154d6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80154d8:	6a3b      	ldr	r3, [r7, #32]
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d03c      	beq.n	8015558 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80154de:	69ba      	ldr	r2, [r7, #24]
 80154e0:	6a3b      	ldr	r3, [r7, #32]
 80154e2:	4413      	add	r3, r2
 80154e4:	693a      	ldr	r2, [r7, #16]
 80154e6:	8952      	ldrh	r2, [r2, #10]
 80154e8:	4293      	cmp	r3, r2
 80154ea:	d905      	bls.n	80154f8 <f_write+0x1ac>
					cc = fs->csize - csect;
 80154ec:	693b      	ldr	r3, [r7, #16]
 80154ee:	895b      	ldrh	r3, [r3, #10]
 80154f0:	461a      	mov	r2, r3
 80154f2:	69bb      	ldr	r3, [r7, #24]
 80154f4:	1ad3      	subs	r3, r2, r3
 80154f6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80154f8:	693b      	ldr	r3, [r7, #16]
 80154fa:	7858      	ldrb	r0, [r3, #1]
 80154fc:	6a3b      	ldr	r3, [r7, #32]
 80154fe:	697a      	ldr	r2, [r7, #20]
 8015500:	69f9      	ldr	r1, [r7, #28]
 8015502:	f7fd fbfb 	bl	8012cfc <disk_write>
 8015506:	4603      	mov	r3, r0
 8015508:	2b00      	cmp	r3, #0
 801550a:	d004      	beq.n	8015516 <f_write+0x1ca>
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	2201      	movs	r2, #1
 8015510:	755a      	strb	r2, [r3, #21]
 8015512:	2301      	movs	r3, #1
 8015514:	e08b      	b.n	801562e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	6a1a      	ldr	r2, [r3, #32]
 801551a:	697b      	ldr	r3, [r7, #20]
 801551c:	1ad3      	subs	r3, r2, r3
 801551e:	6a3a      	ldr	r2, [r7, #32]
 8015520:	429a      	cmp	r2, r3
 8015522:	d915      	bls.n	8015550 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	6a1a      	ldr	r2, [r3, #32]
 801552e:	697b      	ldr	r3, [r7, #20]
 8015530:	1ad3      	subs	r3, r2, r3
 8015532:	025b      	lsls	r3, r3, #9
 8015534:	69fa      	ldr	r2, [r7, #28]
 8015536:	4413      	add	r3, r2
 8015538:	f44f 7200 	mov.w	r2, #512	; 0x200
 801553c:	4619      	mov	r1, r3
 801553e:	f7fd fc9d 	bl	8012e7c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	7d1b      	ldrb	r3, [r3, #20]
 8015546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801554a:	b2da      	uxtb	r2, r3
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8015550:	6a3b      	ldr	r3, [r7, #32]
 8015552:	025b      	lsls	r3, r3, #9
 8015554:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8015556:	e03f      	b.n	80155d8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	6a1b      	ldr	r3, [r3, #32]
 801555c:	697a      	ldr	r2, [r7, #20]
 801555e:	429a      	cmp	r2, r3
 8015560:	d016      	beq.n	8015590 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	699a      	ldr	r2, [r3, #24]
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801556a:	429a      	cmp	r2, r3
 801556c:	d210      	bcs.n	8015590 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801556e:	693b      	ldr	r3, [r7, #16]
 8015570:	7858      	ldrb	r0, [r3, #1]
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015578:	2301      	movs	r3, #1
 801557a:	697a      	ldr	r2, [r7, #20]
 801557c:	f7fd fb9e 	bl	8012cbc <disk_read>
 8015580:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8015582:	2b00      	cmp	r3, #0
 8015584:	d004      	beq.n	8015590 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	2201      	movs	r2, #1
 801558a:	755a      	strb	r2, [r3, #21]
 801558c:	2301      	movs	r3, #1
 801558e:	e04e      	b.n	801562e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	697a      	ldr	r2, [r7, #20]
 8015594:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	699b      	ldr	r3, [r3, #24]
 801559a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801559e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80155a2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80155a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	429a      	cmp	r2, r3
 80155aa:	d901      	bls.n	80155b0 <f_write+0x264>
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80155b6:	68fb      	ldr	r3, [r7, #12]
 80155b8:	699b      	ldr	r3, [r3, #24]
 80155ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80155be:	4413      	add	r3, r2
 80155c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80155c2:	69f9      	ldr	r1, [r7, #28]
 80155c4:	4618      	mov	r0, r3
 80155c6:	f7fd fc59 	bl	8012e7c <mem_cpy>
		fp->flag |= FA_DIRTY;
 80155ca:	68fb      	ldr	r3, [r7, #12]
 80155cc:	7d1b      	ldrb	r3, [r3, #20]
 80155ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80155d2:	b2da      	uxtb	r2, r3
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80155d8:	69fa      	ldr	r2, [r7, #28]
 80155da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155dc:	4413      	add	r3, r2
 80155de:	61fb      	str	r3, [r7, #28]
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	699a      	ldr	r2, [r3, #24]
 80155e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155e6:	441a      	add	r2, r3
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	619a      	str	r2, [r3, #24]
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	68da      	ldr	r2, [r3, #12]
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	699b      	ldr	r3, [r3, #24]
 80155f4:	429a      	cmp	r2, r3
 80155f6:	bf38      	it	cc
 80155f8:	461a      	movcc	r2, r3
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	60da      	str	r2, [r3, #12]
 80155fe:	683b      	ldr	r3, [r7, #0]
 8015600:	681a      	ldr	r2, [r3, #0]
 8015602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015604:	441a      	add	r2, r3
 8015606:	683b      	ldr	r3, [r7, #0]
 8015608:	601a      	str	r2, [r3, #0]
 801560a:	687a      	ldr	r2, [r7, #4]
 801560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801560e:	1ad3      	subs	r3, r2, r3
 8015610:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	2b00      	cmp	r3, #0
 8015616:	f47f aed4 	bne.w	80153c2 <f_write+0x76>
 801561a:	e000      	b.n	801561e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801561c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801561e:	68fb      	ldr	r3, [r7, #12]
 8015620:	7d1b      	ldrb	r3, [r3, #20]
 8015622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015626:	b2da      	uxtb	r2, r3
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801562c:	2300      	movs	r3, #0
}
 801562e:	4618      	mov	r0, r3
 8015630:	3730      	adds	r7, #48	; 0x30
 8015632:	46bd      	mov	sp, r7
 8015634:	bd80      	pop	{r7, pc}

08015636 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8015636:	b580      	push	{r7, lr}
 8015638:	b086      	sub	sp, #24
 801563a:	af00      	add	r7, sp, #0
 801563c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	f107 0208 	add.w	r2, r7, #8
 8015644:	4611      	mov	r1, r2
 8015646:	4618      	mov	r0, r3
 8015648:	f7ff fc46 	bl	8014ed8 <validate>
 801564c:	4603      	mov	r3, r0
 801564e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015650:	7dfb      	ldrb	r3, [r7, #23]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d168      	bne.n	8015728 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	7d1b      	ldrb	r3, [r3, #20]
 801565a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801565e:	2b00      	cmp	r3, #0
 8015660:	d062      	beq.n	8015728 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	7d1b      	ldrb	r3, [r3, #20]
 8015666:	b25b      	sxtb	r3, r3
 8015668:	2b00      	cmp	r3, #0
 801566a:	da15      	bge.n	8015698 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801566c:	68bb      	ldr	r3, [r7, #8]
 801566e:	7858      	ldrb	r0, [r3, #1]
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	6a1a      	ldr	r2, [r3, #32]
 801567a:	2301      	movs	r3, #1
 801567c:	f7fd fb3e 	bl	8012cfc <disk_write>
 8015680:	4603      	mov	r3, r0
 8015682:	2b00      	cmp	r3, #0
 8015684:	d001      	beq.n	801568a <f_sync+0x54>
 8015686:	2301      	movs	r3, #1
 8015688:	e04f      	b.n	801572a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	7d1b      	ldrb	r3, [r3, #20]
 801568e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015692:	b2da      	uxtb	r2, r3
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8015698:	f7f7 f9ca 	bl	800ca30 <get_fattime>
 801569c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801569e:	68ba      	ldr	r2, [r7, #8]
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156a4:	4619      	mov	r1, r3
 80156a6:	4610      	mov	r0, r2
 80156a8:	f7fd fe16 	bl	80132d8 <move_window>
 80156ac:	4603      	mov	r3, r0
 80156ae:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80156b0:	7dfb      	ldrb	r3, [r7, #23]
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d138      	bne.n	8015728 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80156ba:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	330b      	adds	r3, #11
 80156c0:	781a      	ldrb	r2, [r3, #0]
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	330b      	adds	r3, #11
 80156c6:	f042 0220 	orr.w	r2, r2, #32
 80156ca:	b2d2      	uxtb	r2, r2
 80156cc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	6818      	ldr	r0, [r3, #0]
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	689b      	ldr	r3, [r3, #8]
 80156d6:	461a      	mov	r2, r3
 80156d8:	68f9      	ldr	r1, [r7, #12]
 80156da:	f7fe fb1b 	bl	8013d14 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	f103 021c 	add.w	r2, r3, #28
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	68db      	ldr	r3, [r3, #12]
 80156e8:	4619      	mov	r1, r3
 80156ea:	4610      	mov	r0, r2
 80156ec:	f7fd fb9a 	bl	8012e24 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	3316      	adds	r3, #22
 80156f4:	6939      	ldr	r1, [r7, #16]
 80156f6:	4618      	mov	r0, r3
 80156f8:	f7fd fb94 	bl	8012e24 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	3312      	adds	r3, #18
 8015700:	2100      	movs	r1, #0
 8015702:	4618      	mov	r0, r3
 8015704:	f7fd fb73 	bl	8012dee <st_word>
					fs->wflag = 1;
 8015708:	68bb      	ldr	r3, [r7, #8]
 801570a:	2201      	movs	r2, #1
 801570c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801570e:	68bb      	ldr	r3, [r7, #8]
 8015710:	4618      	mov	r0, r3
 8015712:	f7fd fe0f 	bl	8013334 <sync_fs>
 8015716:	4603      	mov	r3, r0
 8015718:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	7d1b      	ldrb	r3, [r3, #20]
 801571e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015722:	b2da      	uxtb	r2, r3
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8015728:	7dfb      	ldrb	r3, [r7, #23]
}
 801572a:	4618      	mov	r0, r3
 801572c:	3718      	adds	r7, #24
 801572e:	46bd      	mov	sp, r7
 8015730:	bd80      	pop	{r7, pc}

08015732 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8015732:	b580      	push	{r7, lr}
 8015734:	b084      	sub	sp, #16
 8015736:	af00      	add	r7, sp, #0
 8015738:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801573a:	6878      	ldr	r0, [r7, #4]
 801573c:	f7ff ff7b 	bl	8015636 <f_sync>
 8015740:	4603      	mov	r3, r0
 8015742:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8015744:	7bfb      	ldrb	r3, [r7, #15]
 8015746:	2b00      	cmp	r3, #0
 8015748:	d118      	bne.n	801577c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	f107 0208 	add.w	r2, r7, #8
 8015750:	4611      	mov	r1, r2
 8015752:	4618      	mov	r0, r3
 8015754:	f7ff fbc0 	bl	8014ed8 <validate>
 8015758:	4603      	mov	r3, r0
 801575a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801575c:	7bfb      	ldrb	r3, [r7, #15]
 801575e:	2b00      	cmp	r3, #0
 8015760:	d10c      	bne.n	801577c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	691b      	ldr	r3, [r3, #16]
 8015766:	4618      	mov	r0, r3
 8015768:	f7fd fd12 	bl	8013190 <dec_lock>
 801576c:	4603      	mov	r3, r0
 801576e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8015770:	7bfb      	ldrb	r3, [r7, #15]
 8015772:	2b00      	cmp	r3, #0
 8015774:	d102      	bne.n	801577c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	2200      	movs	r2, #0
 801577a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801577c:	7bfb      	ldrb	r3, [r7, #15]
}
 801577e:	4618      	mov	r0, r3
 8015780:	3710      	adds	r7, #16
 8015782:	46bd      	mov	sp, r7
 8015784:	bd80      	pop	{r7, pc}

08015786 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8015786:	b590      	push	{r4, r7, lr}
 8015788:	b093      	sub	sp, #76	; 0x4c
 801578a:	af00      	add	r7, sp, #0
 801578c:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801578e:	f107 010c 	add.w	r1, r7, #12
 8015792:	1d3b      	adds	r3, r7, #4
 8015794:	2200      	movs	r2, #0
 8015796:	4618      	mov	r0, r3
 8015798:	f7ff f94a 	bl	8014a30 <find_volume>
 801579c:	4603      	mov	r3, r0
 801579e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 80157a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	d131      	bne.n	801580e <f_chdir+0x88>
		dj.obj.fs = fs;
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	613b      	str	r3, [r7, #16]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 80157ae:	687a      	ldr	r2, [r7, #4]
 80157b0:	f107 0310 	add.w	r3, r7, #16
 80157b4:	4611      	mov	r1, r2
 80157b6:	4618      	mov	r0, r3
 80157b8:	f7ff f810 	bl	80147dc <follow_path>
 80157bc:	4603      	mov	r3, r0
 80157be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (res == FR_OK) {					/* Follow completed */
 80157c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d11a      	bne.n	8015800 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80157ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80157ce:	b25b      	sxtb	r3, r3
 80157d0:	2b00      	cmp	r3, #0
 80157d2:	da03      	bge.n	80157dc <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 80157d4:	68fb      	ldr	r3, [r7, #12]
 80157d6:	69ba      	ldr	r2, [r7, #24]
 80157d8:	619a      	str	r2, [r3, #24]
 80157da:	e011      	b.n	8015800 <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 80157dc:	7dbb      	ldrb	r3, [r7, #22]
 80157de:	f003 0310 	and.w	r3, r3, #16
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d009      	beq.n	80157fa <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80157ea:	68fc      	ldr	r4, [r7, #12]
 80157ec:	4611      	mov	r1, r2
 80157ee:	4618      	mov	r0, r3
 80157f0:	f7fe fa71 	bl	8013cd6 <ld_clust>
 80157f4:	4603      	mov	r3, r0
 80157f6:	61a3      	str	r3, [r4, #24]
 80157f8:	e002      	b.n	8015800 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 80157fa:	2305      	movs	r3, #5
 80157fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8015800:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8015804:	2b04      	cmp	r3, #4
 8015806:	d102      	bne.n	801580e <f_chdir+0x88>
 8015808:	2305      	movs	r3, #5
 801580a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	LEAVE_FF(fs, res);
 801580e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8015812:	4618      	mov	r0, r3
 8015814:	374c      	adds	r7, #76	; 0x4c
 8015816:	46bd      	mov	sp, r7
 8015818:	bd90      	pop	{r4, r7, pc}

0801581a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 801581a:	b580      	push	{r7, lr}
 801581c:	b086      	sub	sp, #24
 801581e:	af00      	add	r7, sp, #0
 8015820:	6078      	str	r0, [r7, #4]
 8015822:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	2b00      	cmp	r3, #0
 8015828:	d101      	bne.n	801582e <f_opendir+0x14>
 801582a:	2309      	movs	r3, #9
 801582c:	e064      	b.n	80158f8 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8015832:	f107 010c 	add.w	r1, r7, #12
 8015836:	463b      	mov	r3, r7
 8015838:	2200      	movs	r2, #0
 801583a:	4618      	mov	r0, r3
 801583c:	f7ff f8f8 	bl	8014a30 <find_volume>
 8015840:	4603      	mov	r3, r0
 8015842:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015844:	7dfb      	ldrb	r3, [r7, #23]
 8015846:	2b00      	cmp	r3, #0
 8015848:	d14f      	bne.n	80158ea <f_opendir+0xd0>
		obj->fs = fs;
 801584a:	68fa      	ldr	r2, [r7, #12]
 801584c:	693b      	ldr	r3, [r7, #16]
 801584e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8015850:	683b      	ldr	r3, [r7, #0]
 8015852:	4619      	mov	r1, r3
 8015854:	6878      	ldr	r0, [r7, #4]
 8015856:	f7fe ffc1 	bl	80147dc <follow_path>
 801585a:	4603      	mov	r3, r0
 801585c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801585e:	7dfb      	ldrb	r3, [r7, #23]
 8015860:	2b00      	cmp	r3, #0
 8015862:	d13d      	bne.n	80158e0 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801586a:	b25b      	sxtb	r3, r3
 801586c:	2b00      	cmp	r3, #0
 801586e:	db12      	blt.n	8015896 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8015870:	693b      	ldr	r3, [r7, #16]
 8015872:	799b      	ldrb	r3, [r3, #6]
 8015874:	f003 0310 	and.w	r3, r3, #16
 8015878:	2b00      	cmp	r3, #0
 801587a:	d00a      	beq.n	8015892 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801587c:	68fa      	ldr	r2, [r7, #12]
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	6a1b      	ldr	r3, [r3, #32]
 8015882:	4619      	mov	r1, r3
 8015884:	4610      	mov	r0, r2
 8015886:	f7fe fa26 	bl	8013cd6 <ld_clust>
 801588a:	4602      	mov	r2, r0
 801588c:	693b      	ldr	r3, [r7, #16]
 801588e:	609a      	str	r2, [r3, #8]
 8015890:	e001      	b.n	8015896 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8015892:	2305      	movs	r3, #5
 8015894:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8015896:	7dfb      	ldrb	r3, [r7, #23]
 8015898:	2b00      	cmp	r3, #0
 801589a:	d121      	bne.n	80158e0 <f_opendir+0xc6>
				obj->id = fs->id;
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	88da      	ldrh	r2, [r3, #6]
 80158a0:	693b      	ldr	r3, [r7, #16]
 80158a2:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80158a4:	2100      	movs	r1, #0
 80158a6:	6878      	ldr	r0, [r7, #4]
 80158a8:	f7fe f88e 	bl	80139c8 <dir_sdi>
 80158ac:	4603      	mov	r3, r0
 80158ae:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80158b0:	7dfb      	ldrb	r3, [r7, #23]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d114      	bne.n	80158e0 <f_opendir+0xc6>
					if (obj->sclust) {
 80158b6:	693b      	ldr	r3, [r7, #16]
 80158b8:	689b      	ldr	r3, [r3, #8]
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d00d      	beq.n	80158da <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80158be:	2100      	movs	r1, #0
 80158c0:	6878      	ldr	r0, [r7, #4]
 80158c2:	f7fd fbd7 	bl	8013074 <inc_lock>
 80158c6:	4602      	mov	r2, r0
 80158c8:	693b      	ldr	r3, [r7, #16]
 80158ca:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80158cc:	693b      	ldr	r3, [r7, #16]
 80158ce:	691b      	ldr	r3, [r3, #16]
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d105      	bne.n	80158e0 <f_opendir+0xc6>
 80158d4:	2312      	movs	r3, #18
 80158d6:	75fb      	strb	r3, [r7, #23]
 80158d8:	e002      	b.n	80158e0 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80158da:	693b      	ldr	r3, [r7, #16]
 80158dc:	2200      	movs	r2, #0
 80158de:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80158e0:	7dfb      	ldrb	r3, [r7, #23]
 80158e2:	2b04      	cmp	r3, #4
 80158e4:	d101      	bne.n	80158ea <f_opendir+0xd0>
 80158e6:	2305      	movs	r3, #5
 80158e8:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80158ea:	7dfb      	ldrb	r3, [r7, #23]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d002      	beq.n	80158f6 <f_opendir+0xdc>
 80158f0:	693b      	ldr	r3, [r7, #16]
 80158f2:	2200      	movs	r2, #0
 80158f4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80158f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80158f8:	4618      	mov	r0, r3
 80158fa:	3718      	adds	r7, #24
 80158fc:	46bd      	mov	sp, r7
 80158fe:	bd80      	pop	{r7, pc}

08015900 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8015900:	b580      	push	{r7, lr}
 8015902:	b084      	sub	sp, #16
 8015904:	af00      	add	r7, sp, #0
 8015906:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	f107 0208 	add.w	r2, r7, #8
 801590e:	4611      	mov	r1, r2
 8015910:	4618      	mov	r0, r3
 8015912:	f7ff fae1 	bl	8014ed8 <validate>
 8015916:	4603      	mov	r3, r0
 8015918:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801591a:	7bfb      	ldrb	r3, [r7, #15]
 801591c:	2b00      	cmp	r3, #0
 801591e:	d110      	bne.n	8015942 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	691b      	ldr	r3, [r3, #16]
 8015924:	2b00      	cmp	r3, #0
 8015926:	d006      	beq.n	8015936 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	691b      	ldr	r3, [r3, #16]
 801592c:	4618      	mov	r0, r3
 801592e:	f7fd fc2f 	bl	8013190 <dec_lock>
 8015932:	4603      	mov	r3, r0
 8015934:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8015936:	7bfb      	ldrb	r3, [r7, #15]
 8015938:	2b00      	cmp	r3, #0
 801593a:	d102      	bne.n	8015942 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	2200      	movs	r2, #0
 8015940:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8015942:	7bfb      	ldrb	r3, [r7, #15]
}
 8015944:	4618      	mov	r0, r3
 8015946:	3710      	adds	r7, #16
 8015948:	46bd      	mov	sp, r7
 801594a:	bd80      	pop	{r7, pc}

0801594c <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 801594c:	b580      	push	{r7, lr}
 801594e:	b098      	sub	sp, #96	; 0x60
 8015950:	af00      	add	r7, sp, #0
 8015952:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8015954:	f107 010c 	add.w	r1, r7, #12
 8015958:	1d3b      	adds	r3, r7, #4
 801595a:	2202      	movs	r2, #2
 801595c:	4618      	mov	r0, r3
 801595e:	f7ff f867 	bl	8014a30 <find_volume>
 8015962:	4603      	mov	r3, r0
 8015964:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 801596c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015970:	2b00      	cmp	r3, #0
 8015972:	f040 80f9 	bne.w	8015b68 <f_mkdir+0x21c>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8015976:	687a      	ldr	r2, [r7, #4]
 8015978:	f107 0310 	add.w	r3, r7, #16
 801597c:	4611      	mov	r1, r2
 801597e:	4618      	mov	r0, r3
 8015980:	f7fe ff2c 	bl	80147dc <follow_path>
 8015984:	4603      	mov	r3, r0
 8015986:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801598a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801598e:	2b00      	cmp	r3, #0
 8015990:	d102      	bne.n	8015998 <f_mkdir+0x4c>
 8015992:	2308      	movs	r3, #8
 8015994:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8015998:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801599c:	2b04      	cmp	r3, #4
 801599e:	d108      	bne.n	80159b2 <f_mkdir+0x66>
 80159a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80159a4:	f003 0320 	and.w	r3, r3, #32
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d002      	beq.n	80159b2 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80159ac:	2306      	movs	r3, #6
 80159ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80159b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80159b6:	2b04      	cmp	r3, #4
 80159b8:	f040 80d6 	bne.w	8015b68 <f_mkdir+0x21c>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80159bc:	f107 0310 	add.w	r3, r7, #16
 80159c0:	2100      	movs	r1, #0
 80159c2:	4618      	mov	r0, r3
 80159c4:	f7fd ff34 	bl	8013830 <create_chain>
 80159c8:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80159ca:	68fb      	ldr	r3, [r7, #12]
 80159cc:	895b      	ldrh	r3, [r3, #10]
 80159ce:	025b      	lsls	r3, r3, #9
 80159d0:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 80159d2:	2300      	movs	r3, #0
 80159d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80159d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80159da:	2b00      	cmp	r3, #0
 80159dc:	d102      	bne.n	80159e4 <f_mkdir+0x98>
 80159de:	2307      	movs	r3, #7
 80159e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 80159e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80159e6:	2b01      	cmp	r3, #1
 80159e8:	d102      	bne.n	80159f0 <f_mkdir+0xa4>
 80159ea:	2302      	movs	r3, #2
 80159ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80159f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80159f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159f6:	d102      	bne.n	80159fe <f_mkdir+0xb2>
 80159f8:	2301      	movs	r3, #1
 80159fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80159fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d106      	bne.n	8015a14 <f_mkdir+0xc8>
 8015a06:	68fb      	ldr	r3, [r7, #12]
 8015a08:	4618      	mov	r0, r3
 8015a0a:	f7fd fc21 	bl	8013250 <sync_window>
 8015a0e:	4603      	mov	r3, r0
 8015a10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 8015a14:	f7f7 f80c 	bl	800ca30 <get_fattime>
 8015a18:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 8015a1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d16a      	bne.n	8015af8 <f_mkdir+0x1ac>
				dsc = clust2sect(fs, dcl);
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8015a26:	4618      	mov	r0, r3
 8015a28:	f7fd fcf2 	bl	8013410 <clust2sect>
 8015a2c:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 8015a2e:	68fb      	ldr	r3, [r7, #12]
 8015a30:	3338      	adds	r3, #56	; 0x38
 8015a32:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 8015a34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015a38:	2100      	movs	r1, #0
 8015a3a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015a3c:	f7fd fa3f 	bl	8012ebe <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8015a40:	220b      	movs	r2, #11
 8015a42:	2120      	movs	r1, #32
 8015a44:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015a46:	f7fd fa3a 	bl	8012ebe <mem_set>
					dir[DIR_Name] = '.';
 8015a4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a4c:	222e      	movs	r2, #46	; 0x2e
 8015a4e:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8015a50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a52:	330b      	adds	r3, #11
 8015a54:	2210      	movs	r2, #16
 8015a56:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8015a58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a5a:	3316      	adds	r3, #22
 8015a5c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8015a5e:	4618      	mov	r0, r3
 8015a60:	f7fd f9e0 	bl	8012e24 <st_dword>
					st_clust(fs, dir, dcl);
 8015a64:	68fb      	ldr	r3, [r7, #12]
 8015a66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015a68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015a6a:	4618      	mov	r0, r3
 8015a6c:	f7fe f952 	bl	8013d14 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8015a70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a72:	3320      	adds	r3, #32
 8015a74:	2220      	movs	r2, #32
 8015a76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015a78:	4618      	mov	r0, r3
 8015a7a:	f7fd f9ff 	bl	8012e7c <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8015a7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a80:	3321      	adds	r3, #33	; 0x21
 8015a82:	222e      	movs	r2, #46	; 0x2e
 8015a84:	701a      	strb	r2, [r3, #0]
 8015a86:	69bb      	ldr	r3, [r7, #24]
 8015a88:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8015a8a:	68fb      	ldr	r3, [r7, #12]
 8015a8c:	781b      	ldrb	r3, [r3, #0]
 8015a8e:	2b03      	cmp	r3, #3
 8015a90:	d106      	bne.n	8015aa0 <f_mkdir+0x154>
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8015a98:	429a      	cmp	r2, r3
 8015a9a:	d101      	bne.n	8015aa0 <f_mkdir+0x154>
 8015a9c:	2300      	movs	r3, #0
 8015a9e:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 8015aa0:	68f8      	ldr	r0, [r7, #12]
 8015aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015aa4:	3320      	adds	r3, #32
 8015aa6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8015aa8:	4619      	mov	r1, r3
 8015aaa:	f7fe f933 	bl	8013d14 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8015aae:	68fb      	ldr	r3, [r7, #12]
 8015ab0:	895b      	ldrh	r3, [r3, #10]
 8015ab2:	65bb      	str	r3, [r7, #88]	; 0x58
 8015ab4:	e01b      	b.n	8015aee <f_mkdir+0x1a2>
					fs->winsect = dsc++;
 8015ab6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015ab8:	1c5a      	adds	r2, r3, #1
 8015aba:	657a      	str	r2, [r7, #84]	; 0x54
 8015abc:	68fa      	ldr	r2, [r7, #12]
 8015abe:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8015ac0:	68fb      	ldr	r3, [r7, #12]
 8015ac2:	2201      	movs	r2, #1
 8015ac4:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	4618      	mov	r0, r3
 8015aca:	f7fd fbc1 	bl	8013250 <sync_window>
 8015ace:	4603      	mov	r3, r0
 8015ad0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 8015ad4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d10c      	bne.n	8015af6 <f_mkdir+0x1aa>
					mem_set(dir, 0, SS(fs));
 8015adc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015ae0:	2100      	movs	r1, #0
 8015ae2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015ae4:	f7fd f9eb 	bl	8012ebe <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8015ae8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015aea:	3b01      	subs	r3, #1
 8015aec:	65bb      	str	r3, [r7, #88]	; 0x58
 8015aee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d1e0      	bne.n	8015ab6 <f_mkdir+0x16a>
 8015af4:	e000      	b.n	8015af8 <f_mkdir+0x1ac>
					if (res != FR_OK) break;
 8015af6:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8015af8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d107      	bne.n	8015b10 <f_mkdir+0x1c4>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8015b00:	f107 0310 	add.w	r3, r7, #16
 8015b04:	4618      	mov	r0, r3
 8015b06:	f7fe fb6d 	bl	80141e4 <dir_register>
 8015b0a:	4603      	mov	r3, r0
 8015b0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 8015b10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d120      	bne.n	8015b5a <f_mkdir+0x20e>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8015b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b1a:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8015b1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015b1e:	3316      	adds	r3, #22
 8015b20:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8015b22:	4618      	mov	r0, r3
 8015b24:	f7fd f97e 	bl	8012e24 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8015b28:	68fb      	ldr	r3, [r7, #12]
 8015b2a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015b2c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015b2e:	4618      	mov	r0, r3
 8015b30:	f7fe f8f0 	bl	8013d14 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8015b34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015b36:	330b      	adds	r3, #11
 8015b38:	2210      	movs	r2, #16
 8015b3a:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8015b3c:	68fb      	ldr	r3, [r7, #12]
 8015b3e:	2201      	movs	r2, #1
 8015b40:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8015b42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	d10e      	bne.n	8015b68 <f_mkdir+0x21c>
					res = sync_fs(fs);
 8015b4a:	68fb      	ldr	r3, [r7, #12]
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	f7fd fbf1 	bl	8013334 <sync_fs>
 8015b52:	4603      	mov	r3, r0
 8015b54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8015b58:	e006      	b.n	8015b68 <f_mkdir+0x21c>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8015b5a:	f107 0310 	add.w	r3, r7, #16
 8015b5e:	2200      	movs	r2, #0
 8015b60:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8015b62:	4618      	mov	r0, r3
 8015b64:	f7fd fdff 	bl	8013766 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8015b68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	3760      	adds	r7, #96	; 0x60
 8015b70:	46bd      	mov	sp, r7
 8015b72:	bd80      	pop	{r7, pc}

08015b74 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8015b74:	b590      	push	{r4, r7, lr}
 8015b76:	b09d      	sub	sp, #116	; 0x74
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	60f8      	str	r0, [r7, #12]
 8015b7c:	607a      	str	r2, [r7, #4]
 8015b7e:	603b      	str	r3, [r7, #0]
 8015b80:	460b      	mov	r3, r1
 8015b82:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8015b84:	2301      	movs	r3, #1
 8015b86:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8015b88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015b8c:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 8015b8e:	f107 030c 	add.w	r3, r7, #12
 8015b92:	4618      	mov	r0, r3
 8015b94:	f7fe feb2 	bl	80148fc <get_ldnumber>
 8015b98:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015b9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	da02      	bge.n	8015ba6 <f_mkfs+0x32>
 8015ba0:	230b      	movs	r3, #11
 8015ba2:	f000 bc0d 	b.w	80163c0 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8015ba6:	4a94      	ldr	r2, [pc, #592]	; (8015df8 <f_mkfs+0x284>)
 8015ba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d005      	beq.n	8015bbe <f_mkfs+0x4a>
 8015bb2:	4a91      	ldr	r2, [pc, #580]	; (8015df8 <f_mkfs+0x284>)
 8015bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015bba:	2200      	movs	r2, #0
 8015bbc:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 8015bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015bc0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8015bc4:	2300      	movs	r3, #0
 8015bc6:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8015bca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8015bce:	4618      	mov	r0, r3
 8015bd0:	f7fd f84e 	bl	8012c70 <disk_initialize>
 8015bd4:	4603      	mov	r3, r0
 8015bd6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8015bda:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8015bde:	f003 0301 	and.w	r3, r3, #1
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d001      	beq.n	8015bea <f_mkfs+0x76>
 8015be6:	2303      	movs	r3, #3
 8015be8:	e3ea      	b.n	80163c0 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8015bea:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8015bee:	f003 0304 	and.w	r3, r3, #4
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d001      	beq.n	8015bfa <f_mkfs+0x86>
 8015bf6:	230a      	movs	r3, #10
 8015bf8:	e3e2      	b.n	80163c0 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8015bfa:	f107 0214 	add.w	r2, r7, #20
 8015bfe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8015c02:	2103      	movs	r1, #3
 8015c04:	4618      	mov	r0, r3
 8015c06:	f7fd f899 	bl	8012d3c <disk_ioctl>
 8015c0a:	4603      	mov	r3, r0
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d10c      	bne.n	8015c2a <f_mkfs+0xb6>
 8015c10:	697b      	ldr	r3, [r7, #20]
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d009      	beq.n	8015c2a <f_mkfs+0xb6>
 8015c16:	697b      	ldr	r3, [r7, #20]
 8015c18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015c1c:	d805      	bhi.n	8015c2a <f_mkfs+0xb6>
 8015c1e:	697b      	ldr	r3, [r7, #20]
 8015c20:	1e5a      	subs	r2, r3, #1
 8015c22:	697b      	ldr	r3, [r7, #20]
 8015c24:	4013      	ands	r3, r2
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d001      	beq.n	8015c2e <f_mkfs+0xba>
 8015c2a:	2301      	movs	r3, #1
 8015c2c:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 8015c2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015c32:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d003      	beq.n	8015c42 <f_mkfs+0xce>
 8015c3a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015c3c:	687a      	ldr	r2, [r7, #4]
 8015c3e:	429a      	cmp	r2, r3
 8015c40:	d309      	bcc.n	8015c56 <f_mkfs+0xe2>
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8015c48:	d805      	bhi.n	8015c56 <f_mkfs+0xe2>
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	1e5a      	subs	r2, r3, #1
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	4013      	ands	r3, r2
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d001      	beq.n	8015c5a <f_mkfs+0xe6>
 8015c56:	2313      	movs	r3, #19
 8015c58:	e3b2      	b.n	80163c0 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8015c5a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015c5c:	687a      	ldr	r2, [r7, #4]
 8015c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8015c62:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8015c64:	683b      	ldr	r3, [r7, #0]
 8015c66:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8015c68:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015c6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8015c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8015c72:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8015c74:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c78:	fb02 f303 	mul.w	r3, r2, r3
 8015c7c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 8015c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d101      	bne.n	8015c88 <f_mkfs+0x114>
 8015c84:	230e      	movs	r3, #14
 8015c86:	e39b      	b.n	80163c0 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8015c88:	f107 0210 	add.w	r2, r7, #16
 8015c8c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8015c90:	2101      	movs	r1, #1
 8015c92:	4618      	mov	r0, r3
 8015c94:	f7fd f852 	bl	8012d3c <disk_ioctl>
 8015c98:	4603      	mov	r3, r0
 8015c9a:	2b00      	cmp	r3, #0
 8015c9c:	d001      	beq.n	8015ca2 <f_mkfs+0x12e>
 8015c9e:	2301      	movs	r3, #1
 8015ca0:	e38e      	b.n	80163c0 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8015ca2:	7afb      	ldrb	r3, [r7, #11]
 8015ca4:	f003 0308 	and.w	r3, r3, #8
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d001      	beq.n	8015cb0 <f_mkfs+0x13c>
 8015cac:	2300      	movs	r3, #0
 8015cae:	e000      	b.n	8015cb2 <f_mkfs+0x13e>
 8015cb0:	233f      	movs	r3, #63	; 0x3f
 8015cb2:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8015cb4:	693b      	ldr	r3, [r7, #16]
 8015cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015cb8:	429a      	cmp	r2, r3
 8015cba:	d901      	bls.n	8015cc0 <f_mkfs+0x14c>
 8015cbc:	230e      	movs	r3, #14
 8015cbe:	e37f      	b.n	80163c0 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 8015cc0:	693a      	ldr	r2, [r7, #16]
 8015cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cc4:	1ad3      	subs	r3, r2, r3
 8015cc6:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8015cc8:	693b      	ldr	r3, [r7, #16]
 8015cca:	2b7f      	cmp	r3, #127	; 0x7f
 8015ccc:	d801      	bhi.n	8015cd2 <f_mkfs+0x15e>
 8015cce:	230e      	movs	r3, #14
 8015cd0:	e376      	b.n	80163c0 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	2b80      	cmp	r3, #128	; 0x80
 8015cd6:	d901      	bls.n	8015cdc <f_mkfs+0x168>
 8015cd8:	2313      	movs	r3, #19
 8015cda:	e371      	b.n	80163c0 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8015cdc:	7afb      	ldrb	r3, [r7, #11]
 8015cde:	f003 0302 	and.w	r3, r3, #2
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d00d      	beq.n	8015d02 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8015ce6:	7afb      	ldrb	r3, [r7, #11]
 8015ce8:	f003 0307 	and.w	r3, r3, #7
 8015cec:	2b02      	cmp	r3, #2
 8015cee:	d004      	beq.n	8015cfa <f_mkfs+0x186>
 8015cf0:	7afb      	ldrb	r3, [r7, #11]
 8015cf2:	f003 0301 	and.w	r3, r3, #1
 8015cf6:	2b00      	cmp	r3, #0
 8015cf8:	d103      	bne.n	8015d02 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8015cfa:	2303      	movs	r3, #3
 8015cfc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8015d00:	e009      	b.n	8015d16 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8015d02:	7afb      	ldrb	r3, [r7, #11]
 8015d04:	f003 0301 	and.w	r3, r3, #1
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	d101      	bne.n	8015d10 <f_mkfs+0x19c>
 8015d0c:	2313      	movs	r3, #19
 8015d0e:	e357      	b.n	80163c0 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8015d10:	2302      	movs	r3, #2
 8015d12:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	66fb      	str	r3, [r7, #108]	; 0x6c
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 8015d1a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015d1e:	2b03      	cmp	r3, #3
 8015d20:	d13c      	bne.n	8015d9c <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8015d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d11b      	bne.n	8015d60 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8015d28:	693b      	ldr	r3, [r7, #16]
 8015d2a:	0c5b      	lsrs	r3, r3, #17
 8015d2c:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8015d2e:	2300      	movs	r3, #0
 8015d30:	64bb      	str	r3, [r7, #72]	; 0x48
 8015d32:	2301      	movs	r3, #1
 8015d34:	66fb      	str	r3, [r7, #108]	; 0x6c
 8015d36:	e005      	b.n	8015d44 <f_mkfs+0x1d0>
 8015d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015d3a:	3301      	adds	r3, #1
 8015d3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8015d3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015d40:	005b      	lsls	r3, r3, #1
 8015d42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8015d44:	4a2d      	ldr	r2, [pc, #180]	; (8015dfc <f_mkfs+0x288>)
 8015d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015d48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	d007      	beq.n	8015d60 <f_mkfs+0x1ec>
 8015d50:	4a2a      	ldr	r2, [pc, #168]	; (8015dfc <f_mkfs+0x288>)
 8015d52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015d54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015d58:	461a      	mov	r2, r3
 8015d5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015d5c:	4293      	cmp	r3, r2
 8015d5e:	d2eb      	bcs.n	8015d38 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8015d60:	693a      	ldr	r2, [r7, #16]
 8015d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8015d68:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8015d6a:	6a3b      	ldr	r3, [r7, #32]
 8015d6c:	3302      	adds	r3, #2
 8015d6e:	009a      	lsls	r2, r3, #2
 8015d70:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015d72:	4413      	add	r3, r2
 8015d74:	1e5a      	subs	r2, r3, #1
 8015d76:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8015d7c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 32;	/* Number of reserved sectors */
 8015d7e:	2320      	movs	r3, #32
 8015d80:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = 0;		/* No static directory */
 8015d82:	2300      	movs	r3, #0
 8015d84:	653b      	str	r3, [r7, #80]	; 0x50
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8015d86:	6a3b      	ldr	r3, [r7, #32]
 8015d88:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8015d8c:	4293      	cmp	r3, r2
 8015d8e:	d903      	bls.n	8015d98 <f_mkfs+0x224>
 8015d90:	6a3b      	ldr	r3, [r7, #32]
 8015d92:	4a1b      	ldr	r2, [pc, #108]	; (8015e00 <f_mkfs+0x28c>)
 8015d94:	4293      	cmp	r3, r2
 8015d96:	d952      	bls.n	8015e3e <f_mkfs+0x2ca>
 8015d98:	230e      	movs	r3, #14
 8015d9a:	e311      	b.n	80163c0 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8015d9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d11b      	bne.n	8015dda <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8015da2:	693b      	ldr	r3, [r7, #16]
 8015da4:	0b1b      	lsrs	r3, r3, #12
 8015da6:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8015da8:	2300      	movs	r3, #0
 8015daa:	64bb      	str	r3, [r7, #72]	; 0x48
 8015dac:	2301      	movs	r3, #1
 8015dae:	66fb      	str	r3, [r7, #108]	; 0x6c
 8015db0:	e005      	b.n	8015dbe <f_mkfs+0x24a>
 8015db2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015db4:	3301      	adds	r3, #1
 8015db6:	64bb      	str	r3, [r7, #72]	; 0x48
 8015db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015dba:	005b      	lsls	r3, r3, #1
 8015dbc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8015dbe:	4a11      	ldr	r2, [pc, #68]	; (8015e04 <f_mkfs+0x290>)
 8015dc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015dc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d007      	beq.n	8015dda <f_mkfs+0x266>
 8015dca:	4a0e      	ldr	r2, [pc, #56]	; (8015e04 <f_mkfs+0x290>)
 8015dcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015dce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015dd2:	461a      	mov	r2, r3
 8015dd4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015dd6:	4293      	cmp	r3, r2
 8015dd8:	d2eb      	bcs.n	8015db2 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8015dda:	693a      	ldr	r2, [r7, #16]
 8015ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8015de2:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8015de4:	6a3b      	ldr	r3, [r7, #32]
 8015de6:	f640 72f5 	movw	r2, #4085	; 0xff5
 8015dea:	4293      	cmp	r3, r2
 8015dec:	d90c      	bls.n	8015e08 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 8015dee:	6a3b      	ldr	r3, [r7, #32]
 8015df0:	3302      	adds	r3, #2
 8015df2:	005b      	lsls	r3, r3, #1
 8015df4:	663b      	str	r3, [r7, #96]	; 0x60
 8015df6:	e012      	b.n	8015e1e <f_mkfs+0x2aa>
 8015df8:	20000c04 	.word	0x20000c04
 8015dfc:	0801ba00 	.word	0x0801ba00
 8015e00:	0ffffff5 	.word	0x0ffffff5
 8015e04:	0801ba10 	.word	0x0801ba10
				} else {
					fmt = FS_FAT12;
 8015e08:	2301      	movs	r3, #1
 8015e0a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8015e0e:	6a3a      	ldr	r2, [r7, #32]
 8015e10:	4613      	mov	r3, r2
 8015e12:	005b      	lsls	r3, r3, #1
 8015e14:	4413      	add	r3, r2
 8015e16:	3301      	adds	r3, #1
 8015e18:	085b      	lsrs	r3, r3, #1
 8015e1a:	3303      	adds	r3, #3
 8015e1c:	663b      	str	r3, [r7, #96]	; 0x60
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8015e1e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015e20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015e22:	4413      	add	r3, r2
 8015e24:	1e5a      	subs	r2, r3, #1
 8015e26:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8015e2c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 1;						/* Number of reserved sectors */
 8015e2e:	2301      	movs	r3, #1
 8015e30:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8015e32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015e34:	015a      	lsls	r2, r3, #5
 8015e36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8015e3c:	653b      	str	r3, [r7, #80]	; 0x50
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8015e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015e40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015e42:	4413      	add	r3, r2
 8015e44:	65fb      	str	r3, [r7, #92]	; 0x5c
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8015e46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015e48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015e4a:	fb02 f203 	mul.w	r2, r2, r3
 8015e4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015e50:	4413      	add	r3, r2
 8015e52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8015e54:	4413      	add	r3, r2
 8015e56:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8015e58:	697a      	ldr	r2, [r7, #20]
 8015e5a:	69fb      	ldr	r3, [r7, #28]
 8015e5c:	4413      	add	r3, r2
 8015e5e:	1e5a      	subs	r2, r3, #1
 8015e60:	697b      	ldr	r3, [r7, #20]
 8015e62:	425b      	negs	r3, r3
 8015e64:	401a      	ands	r2, r3
 8015e66:	69fb      	ldr	r3, [r7, #28]
 8015e68:	1ad3      	subs	r3, r2, r3
 8015e6a:	663b      	str	r3, [r7, #96]	; 0x60
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8015e6c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015e70:	2b03      	cmp	r3, #3
 8015e72:	d108      	bne.n	8015e86 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8015e74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8015e76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015e78:	4413      	add	r3, r2
 8015e7a:	65bb      	str	r3, [r7, #88]	; 0x58
 8015e7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015e7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015e80:	4413      	add	r3, r2
 8015e82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8015e84:	e006      	b.n	8015e94 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8015e86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8015e88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8015e8e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8015e90:	4413      	add	r3, r2
 8015e92:	657b      	str	r3, [r7, #84]	; 0x54
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8015e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015e96:	011a      	lsls	r2, r3, #4
 8015e98:	69fb      	ldr	r3, [r7, #28]
 8015e9a:	441a      	add	r2, r3
 8015e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e9e:	1ad2      	subs	r2, r2, r3
 8015ea0:	693b      	ldr	r3, [r7, #16]
 8015ea2:	429a      	cmp	r2, r3
 8015ea4:	d901      	bls.n	8015eaa <f_mkfs+0x336>
 8015ea6:	230e      	movs	r3, #14
 8015ea8:	e28a      	b.n	80163c0 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8015eaa:	693a      	ldr	r2, [r7, #16]
 8015eac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015eae:	1ad2      	subs	r2, r2, r3
 8015eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015eb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015eb4:	fb01 f303 	mul.w	r3, r1, r3
 8015eb8:	1ad2      	subs	r2, r2, r3
 8015eba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015ebc:	1ad2      	subs	r2, r2, r3
 8015ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8015ec4:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8015ec6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015eca:	2b03      	cmp	r3, #3
 8015ecc:	d10f      	bne.n	8015eee <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 8015ece:	6a3b      	ldr	r3, [r7, #32]
 8015ed0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8015ed4:	4293      	cmp	r3, r2
 8015ed6:	d80a      	bhi.n	8015eee <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d105      	bne.n	8015eea <f_mkfs+0x376>
 8015ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015ee0:	085b      	lsrs	r3, r3, #1
 8015ee2:	607b      	str	r3, [r7, #4]
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d144      	bne.n	8015f74 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8015eea:	230e      	movs	r3, #14
 8015eec:	e268      	b.n	80163c0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 8015eee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015ef2:	2b02      	cmp	r3, #2
 8015ef4:	d133      	bne.n	8015f5e <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8015ef6:	6a3b      	ldr	r3, [r7, #32]
 8015ef8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8015efc:	4293      	cmp	r3, r2
 8015efe:	d91e      	bls.n	8015f3e <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d107      	bne.n	8015f16 <f_mkfs+0x3a2>
 8015f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015f08:	005b      	lsls	r3, r3, #1
 8015f0a:	2b40      	cmp	r3, #64	; 0x40
 8015f0c:	d803      	bhi.n	8015f16 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8015f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015f10:	005b      	lsls	r3, r3, #1
 8015f12:	607b      	str	r3, [r7, #4]
 8015f14:	e033      	b.n	8015f7e <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8015f16:	7afb      	ldrb	r3, [r7, #11]
 8015f18:	f003 0302 	and.w	r3, r3, #2
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d003      	beq.n	8015f28 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8015f20:	2303      	movs	r3, #3
 8015f22:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8015f26:	e02a      	b.n	8015f7e <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d105      	bne.n	8015f3a <f_mkfs+0x3c6>
 8015f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015f30:	005b      	lsls	r3, r3, #1
 8015f32:	607b      	str	r3, [r7, #4]
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	2b80      	cmp	r3, #128	; 0x80
 8015f38:	d91e      	bls.n	8015f78 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8015f3a:	230e      	movs	r3, #14
 8015f3c:	e240      	b.n	80163c0 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8015f3e:	6a3b      	ldr	r3, [r7, #32]
 8015f40:	f640 72f5 	movw	r2, #4085	; 0xff5
 8015f44:	4293      	cmp	r3, r2
 8015f46:	d80a      	bhi.n	8015f5e <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d105      	bne.n	8015f5a <f_mkfs+0x3e6>
 8015f4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015f50:	005b      	lsls	r3, r3, #1
 8015f52:	607b      	str	r3, [r7, #4]
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	2b80      	cmp	r3, #128	; 0x80
 8015f58:	d910      	bls.n	8015f7c <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8015f5a:	230e      	movs	r3, #14
 8015f5c:	e230      	b.n	80163c0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8015f5e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015f62:	2b01      	cmp	r3, #1
 8015f64:	d10c      	bne.n	8015f80 <f_mkfs+0x40c>
 8015f66:	6a3b      	ldr	r3, [r7, #32]
 8015f68:	f640 72f5 	movw	r2, #4085	; 0xff5
 8015f6c:	4293      	cmp	r3, r2
 8015f6e:	d907      	bls.n	8015f80 <f_mkfs+0x40c>
 8015f70:	230e      	movs	r3, #14
 8015f72:	e225      	b.n	80163c0 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8015f74:	bf00      	nop
 8015f76:	e6ce      	b.n	8015d16 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015f78:	bf00      	nop
 8015f7a:	e6cc      	b.n	8015d16 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8015f7c:	bf00      	nop
			pau = au;
 8015f7e:	e6ca      	b.n	8015d16 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8015f80:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8015f82:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015f84:	461a      	mov	r2, r3
 8015f86:	2100      	movs	r1, #0
 8015f88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015f8a:	f7fc ff98 	bl	8012ebe <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8015f8e:	220b      	movs	r2, #11
 8015f90:	49bc      	ldr	r1, [pc, #752]	; (8016284 <f_mkfs+0x710>)
 8015f92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015f94:	f7fc ff72 	bl	8012e7c <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8015f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f9a:	330b      	adds	r3, #11
 8015f9c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015f9e:	4611      	mov	r1, r2
 8015fa0:	4618      	mov	r0, r3
 8015fa2:	f7fc ff24 	bl	8012dee <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8015fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fa8:	330d      	adds	r3, #13
 8015faa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8015fac:	b2d2      	uxtb	r2, r2
 8015fae:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8015fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fb2:	330e      	adds	r3, #14
 8015fb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8015fb6:	b292      	uxth	r2, r2
 8015fb8:	4611      	mov	r1, r2
 8015fba:	4618      	mov	r0, r3
 8015fbc:	f7fc ff17 	bl	8012dee <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8015fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fc2:	3310      	adds	r3, #16
 8015fc4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015fc6:	b2d2      	uxtb	r2, r2
 8015fc8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8015fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fcc:	f103 0211 	add.w	r2, r3, #17
 8015fd0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015fd4:	2b03      	cmp	r3, #3
 8015fd6:	d002      	beq.n	8015fde <f_mkfs+0x46a>
 8015fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015fda:	b29b      	uxth	r3, r3
 8015fdc:	e000      	b.n	8015fe0 <f_mkfs+0x46c>
 8015fde:	2300      	movs	r3, #0
 8015fe0:	4619      	mov	r1, r3
 8015fe2:	4610      	mov	r0, r2
 8015fe4:	f7fc ff03 	bl	8012dee <st_word>
		if (sz_vol < 0x10000) {
 8015fe8:	693b      	ldr	r3, [r7, #16]
 8015fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015fee:	d208      	bcs.n	8016002 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8015ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ff2:	3313      	adds	r3, #19
 8015ff4:	693a      	ldr	r2, [r7, #16]
 8015ff6:	b292      	uxth	r2, r2
 8015ff8:	4611      	mov	r1, r2
 8015ffa:	4618      	mov	r0, r3
 8015ffc:	f7fc fef7 	bl	8012dee <st_word>
 8016000:	e006      	b.n	8016010 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8016002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016004:	3320      	adds	r3, #32
 8016006:	693a      	ldr	r2, [r7, #16]
 8016008:	4611      	mov	r1, r2
 801600a:	4618      	mov	r0, r3
 801600c:	f7fc ff0a 	bl	8012e24 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8016010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016012:	3315      	adds	r3, #21
 8016014:	22f8      	movs	r2, #248	; 0xf8
 8016016:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8016018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801601a:	3318      	adds	r3, #24
 801601c:	213f      	movs	r1, #63	; 0x3f
 801601e:	4618      	mov	r0, r3
 8016020:	f7fc fee5 	bl	8012dee <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8016024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016026:	331a      	adds	r3, #26
 8016028:	21ff      	movs	r1, #255	; 0xff
 801602a:	4618      	mov	r0, r3
 801602c:	f7fc fedf 	bl	8012dee <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8016030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016032:	331c      	adds	r3, #28
 8016034:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016036:	4618      	mov	r0, r3
 8016038:	f7fc fef4 	bl	8012e24 <st_dword>
		if (fmt == FS_FAT32) {
 801603c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016040:	2b03      	cmp	r3, #3
 8016042:	d131      	bne.n	80160a8 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8016044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016046:	f103 0443 	add.w	r4, r3, #67	; 0x43
 801604a:	f7f6 fcf1 	bl	800ca30 <get_fattime>
 801604e:	4603      	mov	r3, r0
 8016050:	4619      	mov	r1, r3
 8016052:	4620      	mov	r0, r4
 8016054:	f7fc fee6 	bl	8012e24 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8016058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801605a:	3324      	adds	r3, #36	; 0x24
 801605c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801605e:	4618      	mov	r0, r3
 8016060:	f7fc fee0 	bl	8012e24 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8016064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016066:	332c      	adds	r3, #44	; 0x2c
 8016068:	2102      	movs	r1, #2
 801606a:	4618      	mov	r0, r3
 801606c:	f7fc feda 	bl	8012e24 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8016070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016072:	3330      	adds	r3, #48	; 0x30
 8016074:	2101      	movs	r1, #1
 8016076:	4618      	mov	r0, r3
 8016078:	f7fc feb9 	bl	8012dee <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 801607c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801607e:	3332      	adds	r3, #50	; 0x32
 8016080:	2106      	movs	r1, #6
 8016082:	4618      	mov	r0, r3
 8016084:	f7fc feb3 	bl	8012dee <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8016088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801608a:	3340      	adds	r3, #64	; 0x40
 801608c:	2280      	movs	r2, #128	; 0x80
 801608e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8016090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016092:	3342      	adds	r3, #66	; 0x42
 8016094:	2229      	movs	r2, #41	; 0x29
 8016096:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8016098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801609a:	3347      	adds	r3, #71	; 0x47
 801609c:	2213      	movs	r2, #19
 801609e:	497a      	ldr	r1, [pc, #488]	; (8016288 <f_mkfs+0x714>)
 80160a0:	4618      	mov	r0, r3
 80160a2:	f7fc feeb 	bl	8012e7c <mem_cpy>
 80160a6:	e020      	b.n	80160ea <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 80160a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160aa:	f103 0427 	add.w	r4, r3, #39	; 0x27
 80160ae:	f7f6 fcbf 	bl	800ca30 <get_fattime>
 80160b2:	4603      	mov	r3, r0
 80160b4:	4619      	mov	r1, r3
 80160b6:	4620      	mov	r0, r4
 80160b8:	f7fc feb4 	bl	8012e24 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 80160bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160be:	3316      	adds	r3, #22
 80160c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80160c2:	b292      	uxth	r2, r2
 80160c4:	4611      	mov	r1, r2
 80160c6:	4618      	mov	r0, r3
 80160c8:	f7fc fe91 	bl	8012dee <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80160cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160ce:	3324      	adds	r3, #36	; 0x24
 80160d0:	2280      	movs	r2, #128	; 0x80
 80160d2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80160d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160d6:	3326      	adds	r3, #38	; 0x26
 80160d8:	2229      	movs	r2, #41	; 0x29
 80160da:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 80160dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160de:	332b      	adds	r3, #43	; 0x2b
 80160e0:	2213      	movs	r2, #19
 80160e2:	496a      	ldr	r1, [pc, #424]	; (801628c <f_mkfs+0x718>)
 80160e4:	4618      	mov	r0, r3
 80160e6:	f7fc fec9 	bl	8012e7c <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 80160ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160ec:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80160f0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80160f4:	4618      	mov	r0, r3
 80160f6:	f7fc fe7a 	bl	8012dee <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 80160fa:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80160fe:	2301      	movs	r3, #1
 8016100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016102:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016104:	f7fc fdfa 	bl	8012cfc <disk_write>
 8016108:	4603      	mov	r3, r0
 801610a:	2b00      	cmp	r3, #0
 801610c:	d001      	beq.n	8016112 <f_mkfs+0x59e>
 801610e:	2301      	movs	r3, #1
 8016110:	e156      	b.n	80163c0 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8016112:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016116:	2b03      	cmp	r3, #3
 8016118:	d140      	bne.n	801619c <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 801611a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801611c:	1d9a      	adds	r2, r3, #6
 801611e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8016122:	2301      	movs	r3, #1
 8016124:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016126:	f7fc fde9 	bl	8012cfc <disk_write>
			mem_set(buf, 0, ss);
 801612a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801612c:	461a      	mov	r2, r3
 801612e:	2100      	movs	r1, #0
 8016130:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016132:	f7fc fec4 	bl	8012ebe <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8016136:	4956      	ldr	r1, [pc, #344]	; (8016290 <f_mkfs+0x71c>)
 8016138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801613a:	f7fc fe73 	bl	8012e24 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 801613e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016140:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8016144:	4953      	ldr	r1, [pc, #332]	; (8016294 <f_mkfs+0x720>)
 8016146:	4618      	mov	r0, r3
 8016148:	f7fc fe6c 	bl	8012e24 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 801614c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801614e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8016152:	6a3b      	ldr	r3, [r7, #32]
 8016154:	3b01      	subs	r3, #1
 8016156:	4619      	mov	r1, r3
 8016158:	4610      	mov	r0, r2
 801615a:	f7fc fe63 	bl	8012e24 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 801615e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016160:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8016164:	2102      	movs	r1, #2
 8016166:	4618      	mov	r0, r3
 8016168:	f7fc fe5c 	bl	8012e24 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 801616c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801616e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016172:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8016176:	4618      	mov	r0, r3
 8016178:	f7fc fe39 	bl	8012dee <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 801617c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801617e:	1dda      	adds	r2, r3, #7
 8016180:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8016184:	2301      	movs	r3, #1
 8016186:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016188:	f7fc fdb8 	bl	8012cfc <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 801618c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801618e:	1c5a      	adds	r2, r3, #1
 8016190:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8016194:	2301      	movs	r3, #1
 8016196:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016198:	f7fc fdb0 	bl	8012cfc <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 801619c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801619e:	2100      	movs	r1, #0
 80161a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80161a2:	f7fc fe8c 	bl	8012ebe <mem_set>
		sect = b_fat;		/* FAT start sector */
 80161a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80161a8:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80161aa:	2300      	movs	r3, #0
 80161ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80161ae:	e04b      	b.n	8016248 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 80161b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161b4:	2b03      	cmp	r3, #3
 80161b6:	d113      	bne.n	80161e0 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 80161b8:	f06f 0107 	mvn.w	r1, #7
 80161bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80161be:	f7fc fe31 	bl	8012e24 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 80161c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161c4:	3304      	adds	r3, #4
 80161c6:	f04f 31ff 	mov.w	r1, #4294967295
 80161ca:	4618      	mov	r0, r3
 80161cc:	f7fc fe2a 	bl	8012e24 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80161d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161d2:	3308      	adds	r3, #8
 80161d4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80161d8:	4618      	mov	r0, r3
 80161da:	f7fc fe23 	bl	8012e24 <st_dword>
 80161de:	e00b      	b.n	80161f8 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 80161e0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161e4:	2b01      	cmp	r3, #1
 80161e6:	d101      	bne.n	80161ec <f_mkfs+0x678>
 80161e8:	4b2b      	ldr	r3, [pc, #172]	; (8016298 <f_mkfs+0x724>)
 80161ea:	e001      	b.n	80161f0 <f_mkfs+0x67c>
 80161ec:	f06f 0307 	mvn.w	r3, #7
 80161f0:	4619      	mov	r1, r3
 80161f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80161f4:	f7fc fe16 	bl	8012e24 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 80161f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80161fa:	667b      	str	r3, [r7, #100]	; 0x64
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 80161fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80161fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016200:	4293      	cmp	r3, r2
 8016202:	bf28      	it	cs
 8016204:	4613      	movcs	r3, r2
 8016206:	663b      	str	r3, [r7, #96]	; 0x60
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8016208:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801620c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801620e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016210:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016212:	f7fc fd73 	bl	8012cfc <disk_write>
 8016216:	4603      	mov	r3, r0
 8016218:	2b00      	cmp	r3, #0
 801621a:	d001      	beq.n	8016220 <f_mkfs+0x6ac>
 801621c:	2301      	movs	r3, #1
 801621e:	e0cf      	b.n	80163c0 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8016220:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8016222:	461a      	mov	r2, r3
 8016224:	2100      	movs	r1, #0
 8016226:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016228:	f7fc fe49 	bl	8012ebe <mem_set>
				sect += n; nsect -= n;
 801622c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801622e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016230:	4413      	add	r3, r2
 8016232:	66bb      	str	r3, [r7, #104]	; 0x68
 8016234:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8016236:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016238:	1ad3      	subs	r3, r2, r3
 801623a:	667b      	str	r3, [r7, #100]	; 0x64
			} while (nsect);
 801623c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801623e:	2b00      	cmp	r3, #0
 8016240:	d1dc      	bne.n	80161fc <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8016242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016244:	3301      	adds	r3, #1
 8016246:	64bb      	str	r3, [r7, #72]	; 0x48
 8016248:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801624a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801624c:	429a      	cmp	r2, r3
 801624e:	d3af      	bcc.n	80161b0 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8016250:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016254:	2b03      	cmp	r3, #3
 8016256:	d101      	bne.n	801625c <f_mkfs+0x6e8>
 8016258:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801625a:	e000      	b.n	801625e <f_mkfs+0x6ea>
 801625c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801625e:	667b      	str	r3, [r7, #100]	; 0x64
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8016260:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8016262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016264:	4293      	cmp	r3, r2
 8016266:	bf28      	it	cs
 8016268:	4613      	movcs	r3, r2
 801626a:	663b      	str	r3, [r7, #96]	; 0x60
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 801626c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8016270:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016272:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016274:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016276:	f7fc fd41 	bl	8012cfc <disk_write>
 801627a:	4603      	mov	r3, r0
 801627c:	2b00      	cmp	r3, #0
 801627e:	d00d      	beq.n	801629c <f_mkfs+0x728>
 8016280:	2301      	movs	r3, #1
 8016282:	e09d      	b.n	80163c0 <f_mkfs+0x84c>
 8016284:	08017cb4 	.word	0x08017cb4
 8016288:	08017cc0 	.word	0x08017cc0
 801628c:	08017cd4 	.word	0x08017cd4
 8016290:	41615252 	.word	0x41615252
 8016294:	61417272 	.word	0x61417272
 8016298:	00fffff8 	.word	0x00fffff8
			sect += n; nsect -= n;
 801629c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801629e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80162a0:	4413      	add	r3, r2
 80162a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80162a4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80162a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80162a8:	1ad3      	subs	r3, r2, r3
 80162aa:	667b      	str	r3, [r7, #100]	; 0x64
		} while (nsect);
 80162ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d1d6      	bne.n	8016260 <f_mkfs+0x6ec>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 80162b2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80162b6:	2b03      	cmp	r3, #3
 80162b8:	d103      	bne.n	80162c2 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 80162ba:	230c      	movs	r3, #12
 80162bc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80162c0:	e010      	b.n	80162e4 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 80162c2:	693b      	ldr	r3, [r7, #16]
 80162c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80162c8:	d303      	bcc.n	80162d2 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 80162ca:	2306      	movs	r3, #6
 80162cc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80162d0:	e008      	b.n	80162e4 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80162d2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80162d6:	2b02      	cmp	r3, #2
 80162d8:	d101      	bne.n	80162de <f_mkfs+0x76a>
 80162da:	2304      	movs	r3, #4
 80162dc:	e000      	b.n	80162e0 <f_mkfs+0x76c>
 80162de:	2301      	movs	r3, #1
 80162e0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80162e4:	7afb      	ldrb	r3, [r7, #11]
 80162e6:	f003 0308 	and.w	r3, r3, #8
 80162ea:	2b00      	cmp	r3, #0
 80162ec:	d15b      	bne.n	80163a6 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 80162ee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80162f0:	461a      	mov	r2, r3
 80162f2:	2100      	movs	r1, #0
 80162f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80162f6:	f7fc fde2 	bl	8012ebe <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80162fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80162fc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016300:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8016304:	4618      	mov	r0, r3
 8016306:	f7fc fd72 	bl	8012dee <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 801630a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801630c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8016310:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8016312:	69bb      	ldr	r3, [r7, #24]
 8016314:	2200      	movs	r2, #0
 8016316:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8016318:	69bb      	ldr	r3, [r7, #24]
 801631a:	3301      	adds	r3, #1
 801631c:	2201      	movs	r2, #1
 801631e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8016320:	69bb      	ldr	r3, [r7, #24]
 8016322:	3302      	adds	r3, #2
 8016324:	2201      	movs	r2, #1
 8016326:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8016328:	69bb      	ldr	r3, [r7, #24]
 801632a:	3303      	adds	r3, #3
 801632c:	2200      	movs	r2, #0
 801632e:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8016330:	69bb      	ldr	r3, [r7, #24]
 8016332:	3304      	adds	r3, #4
 8016334:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8016338:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 801633a:	693a      	ldr	r2, [r7, #16]
 801633c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801633e:	441a      	add	r2, r3
 8016340:	4b21      	ldr	r3, [pc, #132]	; (80163c8 <f_mkfs+0x854>)
 8016342:	fba3 1302 	umull	r1, r3, r3, r2
 8016346:	1ad2      	subs	r2, r2, r3
 8016348:	0852      	lsrs	r2, r2, #1
 801634a:	4413      	add	r3, r2
 801634c:	0b5b      	lsrs	r3, r3, #13
 801634e:	663b      	str	r3, [r7, #96]	; 0x60
			pte[PTE_EdHead] = 254;				/* End head */
 8016350:	69bb      	ldr	r3, [r7, #24]
 8016352:	3305      	adds	r3, #5
 8016354:	22fe      	movs	r2, #254	; 0xfe
 8016356:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8016358:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801635a:	089b      	lsrs	r3, r3, #2
 801635c:	b2da      	uxtb	r2, r3
 801635e:	69bb      	ldr	r3, [r7, #24]
 8016360:	3306      	adds	r3, #6
 8016362:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8016366:	b2d2      	uxtb	r2, r2
 8016368:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 801636a:	69bb      	ldr	r3, [r7, #24]
 801636c:	3307      	adds	r3, #7
 801636e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016370:	b2d2      	uxtb	r2, r2
 8016372:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8016374:	69bb      	ldr	r3, [r7, #24]
 8016376:	3308      	adds	r3, #8
 8016378:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801637a:	4618      	mov	r0, r3
 801637c:	f7fc fd52 	bl	8012e24 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8016380:	69bb      	ldr	r3, [r7, #24]
 8016382:	330c      	adds	r3, #12
 8016384:	693a      	ldr	r2, [r7, #16]
 8016386:	4611      	mov	r1, r2
 8016388:	4618      	mov	r0, r3
 801638a:	f7fc fd4b 	bl	8012e24 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801638e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8016392:	2301      	movs	r3, #1
 8016394:	2200      	movs	r2, #0
 8016396:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016398:	f7fc fcb0 	bl	8012cfc <disk_write>
 801639c:	4603      	mov	r3, r0
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d001      	beq.n	80163a6 <f_mkfs+0x832>
 80163a2:	2301      	movs	r3, #1
 80163a4:	e00c      	b.n	80163c0 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 80163a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80163aa:	2200      	movs	r2, #0
 80163ac:	2100      	movs	r1, #0
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7fc fcc4 	bl	8012d3c <disk_ioctl>
 80163b4:	4603      	mov	r3, r0
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d001      	beq.n	80163be <f_mkfs+0x84a>
 80163ba:	2301      	movs	r3, #1
 80163bc:	e000      	b.n	80163c0 <f_mkfs+0x84c>

	return FR_OK;
 80163be:	2300      	movs	r3, #0
}
 80163c0:	4618      	mov	r0, r3
 80163c2:	3774      	adds	r7, #116	; 0x74
 80163c4:	46bd      	mov	sp, r7
 80163c6:	bd90      	pop	{r4, r7, pc}
 80163c8:	0515565b 	.word	0x0515565b

080163cc <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b084      	sub	sp, #16
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
 80163d4:	460b      	mov	r3, r1
 80163d6:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 80163d8:	78fb      	ldrb	r3, [r7, #3]
 80163da:	2b0a      	cmp	r3, #10
 80163dc:	d103      	bne.n	80163e6 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 80163de:	210d      	movs	r1, #13
 80163e0:	6878      	ldr	r0, [r7, #4]
 80163e2:	f7ff fff3 	bl	80163cc <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	685b      	ldr	r3, [r3, #4]
 80163ea:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	db25      	blt.n	801643e <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 80163f2:	68fb      	ldr	r3, [r7, #12]
 80163f4:	1c5a      	adds	r2, r3, #1
 80163f6:	60fa      	str	r2, [r7, #12]
 80163f8:	687a      	ldr	r2, [r7, #4]
 80163fa:	4413      	add	r3, r2
 80163fc:	78fa      	ldrb	r2, [r7, #3]
 80163fe:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	2b3c      	cmp	r3, #60	; 0x3c
 8016404:	dd12      	ble.n	801642c <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	6818      	ldr	r0, [r3, #0]
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	f103 010c 	add.w	r1, r3, #12
 8016410:	68fa      	ldr	r2, [r7, #12]
 8016412:	f107 0308 	add.w	r3, r7, #8
 8016416:	f7fe ff99 	bl	801534c <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 801641a:	68ba      	ldr	r2, [r7, #8]
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	429a      	cmp	r2, r3
 8016420:	d101      	bne.n	8016426 <putc_bfd+0x5a>
 8016422:	2300      	movs	r3, #0
 8016424:	e001      	b.n	801642a <putc_bfd+0x5e>
 8016426:	f04f 33ff 	mov.w	r3, #4294967295
 801642a:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	68fa      	ldr	r2, [r7, #12]
 8016430:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	689b      	ldr	r3, [r3, #8]
 8016436:	1c5a      	adds	r2, r3, #1
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	609a      	str	r2, [r3, #8]
 801643c:	e000      	b.n	8016440 <putc_bfd+0x74>
	if (i < 0) return;
 801643e:	bf00      	nop
}
 8016440:	3710      	adds	r7, #16
 8016442:	46bd      	mov	sp, r7
 8016444:	bd80      	pop	{r7, pc}

08016446 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8016446:	b580      	push	{r7, lr}
 8016448:	b084      	sub	sp, #16
 801644a:	af00      	add	r7, sp, #0
 801644c:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	685b      	ldr	r3, [r3, #4]
 8016452:	2b00      	cmp	r3, #0
 8016454:	db17      	blt.n	8016486 <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	6818      	ldr	r0, [r3, #0]
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	f103 010c 	add.w	r1, r3, #12
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	685b      	ldr	r3, [r3, #4]
 8016464:	461a      	mov	r2, r3
 8016466:	f107 030c 	add.w	r3, r7, #12
 801646a:	f7fe ff6f 	bl	801534c <f_write>
 801646e:	4603      	mov	r3, r0
 8016470:	2b00      	cmp	r3, #0
 8016472:	d108      	bne.n	8016486 <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	685b      	ldr	r3, [r3, #4]
 8016478:	461a      	mov	r2, r3
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	429a      	cmp	r2, r3
 801647e:	d102      	bne.n	8016486 <putc_flush+0x40>
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	689b      	ldr	r3, [r3, #8]
 8016484:	e001      	b.n	801648a <putc_flush+0x44>
	return EOF;
 8016486:	f04f 33ff 	mov.w	r3, #4294967295
}
 801648a:	4618      	mov	r0, r3
 801648c:	3710      	adds	r7, #16
 801648e:	46bd      	mov	sp, r7
 8016490:	bd80      	pop	{r7, pc}

08016492 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8016492:	b480      	push	{r7}
 8016494:	b083      	sub	sp, #12
 8016496:	af00      	add	r7, sp, #0
 8016498:	6078      	str	r0, [r7, #4]
 801649a:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	683a      	ldr	r2, [r7, #0]
 80164a0:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	2200      	movs	r2, #0
 80164a6:	605a      	str	r2, [r3, #4]
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	685a      	ldr	r2, [r3, #4]
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	609a      	str	r2, [r3, #8]
}
 80164b0:	bf00      	nop
 80164b2:	370c      	adds	r7, #12
 80164b4:	46bd      	mov	sp, r7
 80164b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164ba:	4770      	bx	lr

080164bc <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 80164bc:	b580      	push	{r7, lr}
 80164be:	b096      	sub	sp, #88	; 0x58
 80164c0:	af00      	add	r7, sp, #0
 80164c2:	6078      	str	r0, [r7, #4]
 80164c4:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 80164c6:	f107 030c 	add.w	r3, r7, #12
 80164ca:	6839      	ldr	r1, [r7, #0]
 80164cc:	4618      	mov	r0, r3
 80164ce:	f7ff ffe0 	bl	8016492 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 80164d2:	e009      	b.n	80164e8 <f_puts+0x2c>
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	1c5a      	adds	r2, r3, #1
 80164d8:	607a      	str	r2, [r7, #4]
 80164da:	781a      	ldrb	r2, [r3, #0]
 80164dc:	f107 030c 	add.w	r3, r7, #12
 80164e0:	4611      	mov	r1, r2
 80164e2:	4618      	mov	r0, r3
 80164e4:	f7ff ff72 	bl	80163cc <putc_bfd>
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	781b      	ldrb	r3, [r3, #0]
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d1f1      	bne.n	80164d4 <f_puts+0x18>
	return putc_flush(&pb);
 80164f0:	f107 030c 	add.w	r3, r7, #12
 80164f4:	4618      	mov	r0, r3
 80164f6:	f7ff ffa6 	bl	8016446 <putc_flush>
 80164fa:	4603      	mov	r3, r0
}
 80164fc:	4618      	mov	r0, r3
 80164fe:	3758      	adds	r7, #88	; 0x58
 8016500:	46bd      	mov	sp, r7
 8016502:	bd80      	pop	{r7, pc}

08016504 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016504:	b480      	push	{r7}
 8016506:	b087      	sub	sp, #28
 8016508:	af00      	add	r7, sp, #0
 801650a:	60f8      	str	r0, [r7, #12]
 801650c:	60b9      	str	r1, [r7, #8]
 801650e:	4613      	mov	r3, r2
 8016510:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016512:	2301      	movs	r3, #1
 8016514:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016516:	2300      	movs	r3, #0
 8016518:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801651a:	4b1f      	ldr	r3, [pc, #124]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 801651c:	7a5b      	ldrb	r3, [r3, #9]
 801651e:	b2db      	uxtb	r3, r3
 8016520:	2b00      	cmp	r3, #0
 8016522:	d131      	bne.n	8016588 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016524:	4b1c      	ldr	r3, [pc, #112]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 8016526:	7a5b      	ldrb	r3, [r3, #9]
 8016528:	b2db      	uxtb	r3, r3
 801652a:	461a      	mov	r2, r3
 801652c:	4b1a      	ldr	r3, [pc, #104]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 801652e:	2100      	movs	r1, #0
 8016530:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016532:	4b19      	ldr	r3, [pc, #100]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 8016534:	7a5b      	ldrb	r3, [r3, #9]
 8016536:	b2db      	uxtb	r3, r3
 8016538:	4a17      	ldr	r2, [pc, #92]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 801653a:	009b      	lsls	r3, r3, #2
 801653c:	4413      	add	r3, r2
 801653e:	68fa      	ldr	r2, [r7, #12]
 8016540:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016542:	4b15      	ldr	r3, [pc, #84]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 8016544:	7a5b      	ldrb	r3, [r3, #9]
 8016546:	b2db      	uxtb	r3, r3
 8016548:	461a      	mov	r2, r3
 801654a:	4b13      	ldr	r3, [pc, #76]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 801654c:	4413      	add	r3, r2
 801654e:	79fa      	ldrb	r2, [r7, #7]
 8016550:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016552:	4b11      	ldr	r3, [pc, #68]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 8016554:	7a5b      	ldrb	r3, [r3, #9]
 8016556:	b2db      	uxtb	r3, r3
 8016558:	1c5a      	adds	r2, r3, #1
 801655a:	b2d1      	uxtb	r1, r2
 801655c:	4a0e      	ldr	r2, [pc, #56]	; (8016598 <FATFS_LinkDriverEx+0x94>)
 801655e:	7251      	strb	r1, [r2, #9]
 8016560:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016562:	7dbb      	ldrb	r3, [r7, #22]
 8016564:	3330      	adds	r3, #48	; 0x30
 8016566:	b2da      	uxtb	r2, r3
 8016568:	68bb      	ldr	r3, [r7, #8]
 801656a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801656c:	68bb      	ldr	r3, [r7, #8]
 801656e:	3301      	adds	r3, #1
 8016570:	223a      	movs	r2, #58	; 0x3a
 8016572:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016574:	68bb      	ldr	r3, [r7, #8]
 8016576:	3302      	adds	r3, #2
 8016578:	222f      	movs	r2, #47	; 0x2f
 801657a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801657c:	68bb      	ldr	r3, [r7, #8]
 801657e:	3303      	adds	r3, #3
 8016580:	2200      	movs	r2, #0
 8016582:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016584:	2300      	movs	r3, #0
 8016586:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016588:	7dfb      	ldrb	r3, [r7, #23]
}
 801658a:	4618      	mov	r0, r3
 801658c:	371c      	adds	r7, #28
 801658e:	46bd      	mov	sp, r7
 8016590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016594:	4770      	bx	lr
 8016596:	bf00      	nop
 8016598:	20000e2c 	.word	0x20000e2c

0801659c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801659c:	b580      	push	{r7, lr}
 801659e:	b082      	sub	sp, #8
 80165a0:	af00      	add	r7, sp, #0
 80165a2:	6078      	str	r0, [r7, #4]
 80165a4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80165a6:	2200      	movs	r2, #0
 80165a8:	6839      	ldr	r1, [r7, #0]
 80165aa:	6878      	ldr	r0, [r7, #4]
 80165ac:	f7ff ffaa 	bl	8016504 <FATFS_LinkDriverEx>
 80165b0:	4603      	mov	r3, r0
}
 80165b2:	4618      	mov	r0, r3
 80165b4:	3708      	adds	r7, #8
 80165b6:	46bd      	mov	sp, r7
 80165b8:	bd80      	pop	{r7, pc}
	...

080165bc <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 80165bc:	b480      	push	{r7}
 80165be:	b085      	sub	sp, #20
 80165c0:	af00      	add	r7, sp, #0
 80165c2:	6078      	str	r0, [r7, #4]
 80165c4:	460b      	mov	r3, r1
 80165c6:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80165c8:	2300      	movs	r3, #0
 80165ca:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 80165cc:	2301      	movs	r3, #1
 80165ce:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 80165d0:	4b15      	ldr	r3, [pc, #84]	; (8016628 <FATFS_UnLinkDriverEx+0x6c>)
 80165d2:	7a5b      	ldrb	r3, [r3, #9]
 80165d4:	b2db      	uxtb	r3, r3
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d01e      	beq.n	8016618 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	781b      	ldrb	r3, [r3, #0]
 80165de:	3b30      	subs	r3, #48	; 0x30
 80165e0:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80165e2:	7bbb      	ldrb	r3, [r7, #14]
 80165e4:	4a10      	ldr	r2, [pc, #64]	; (8016628 <FATFS_UnLinkDriverEx+0x6c>)
 80165e6:	009b      	lsls	r3, r3, #2
 80165e8:	4413      	add	r3, r2
 80165ea:	685b      	ldr	r3, [r3, #4]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d013      	beq.n	8016618 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 80165f0:	7bbb      	ldrb	r3, [r7, #14]
 80165f2:	4a0d      	ldr	r2, [pc, #52]	; (8016628 <FATFS_UnLinkDriverEx+0x6c>)
 80165f4:	009b      	lsls	r3, r3, #2
 80165f6:	4413      	add	r3, r2
 80165f8:	2200      	movs	r2, #0
 80165fa:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 80165fc:	7bbb      	ldrb	r3, [r7, #14]
 80165fe:	4a0a      	ldr	r2, [pc, #40]	; (8016628 <FATFS_UnLinkDriverEx+0x6c>)
 8016600:	4413      	add	r3, r2
 8016602:	2200      	movs	r2, #0
 8016604:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8016606:	4b08      	ldr	r3, [pc, #32]	; (8016628 <FATFS_UnLinkDriverEx+0x6c>)
 8016608:	7a5b      	ldrb	r3, [r3, #9]
 801660a:	b2db      	uxtb	r3, r3
 801660c:	3b01      	subs	r3, #1
 801660e:	b2da      	uxtb	r2, r3
 8016610:	4b05      	ldr	r3, [pc, #20]	; (8016628 <FATFS_UnLinkDriverEx+0x6c>)
 8016612:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8016614:	2300      	movs	r3, #0
 8016616:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8016618:	7bfb      	ldrb	r3, [r7, #15]
}
 801661a:	4618      	mov	r0, r3
 801661c:	3714      	adds	r7, #20
 801661e:	46bd      	mov	sp, r7
 8016620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016624:	4770      	bx	lr
 8016626:	bf00      	nop
 8016628:	20000e2c 	.word	0x20000e2c

0801662c <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 801662c:	b580      	push	{r7, lr}
 801662e:	b082      	sub	sp, #8
 8016630:	af00      	add	r7, sp, #0
 8016632:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8016634:	2100      	movs	r1, #0
 8016636:	6878      	ldr	r0, [r7, #4]
 8016638:	f7ff ffc0 	bl	80165bc <FATFS_UnLinkDriverEx>
 801663c:	4603      	mov	r3, r0
}
 801663e:	4618      	mov	r0, r3
 8016640:	3708      	adds	r7, #8
 8016642:	46bd      	mov	sp, r7
 8016644:	bd80      	pop	{r7, pc}
	...

08016648 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8016648:	b480      	push	{r7}
 801664a:	b085      	sub	sp, #20
 801664c:	af00      	add	r7, sp, #0
 801664e:	4603      	mov	r3, r0
 8016650:	6039      	str	r1, [r7, #0]
 8016652:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8016654:	88fb      	ldrh	r3, [r7, #6]
 8016656:	2b7f      	cmp	r3, #127	; 0x7f
 8016658:	d802      	bhi.n	8016660 <ff_convert+0x18>
		c = chr;
 801665a:	88fb      	ldrh	r3, [r7, #6]
 801665c:	81fb      	strh	r3, [r7, #14]
 801665e:	e025      	b.n	80166ac <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8016660:	683b      	ldr	r3, [r7, #0]
 8016662:	2b00      	cmp	r3, #0
 8016664:	d00b      	beq.n	801667e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8016666:	88fb      	ldrh	r3, [r7, #6]
 8016668:	2bff      	cmp	r3, #255	; 0xff
 801666a:	d805      	bhi.n	8016678 <ff_convert+0x30>
 801666c:	88fb      	ldrh	r3, [r7, #6]
 801666e:	3b80      	subs	r3, #128	; 0x80
 8016670:	4a12      	ldr	r2, [pc, #72]	; (80166bc <ff_convert+0x74>)
 8016672:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016676:	e000      	b.n	801667a <ff_convert+0x32>
 8016678:	2300      	movs	r3, #0
 801667a:	81fb      	strh	r3, [r7, #14]
 801667c:	e016      	b.n	80166ac <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801667e:	2300      	movs	r3, #0
 8016680:	81fb      	strh	r3, [r7, #14]
 8016682:	e009      	b.n	8016698 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8016684:	89fb      	ldrh	r3, [r7, #14]
 8016686:	4a0d      	ldr	r2, [pc, #52]	; (80166bc <ff_convert+0x74>)
 8016688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801668c:	88fa      	ldrh	r2, [r7, #6]
 801668e:	429a      	cmp	r2, r3
 8016690:	d006      	beq.n	80166a0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8016692:	89fb      	ldrh	r3, [r7, #14]
 8016694:	3301      	adds	r3, #1
 8016696:	81fb      	strh	r3, [r7, #14]
 8016698:	89fb      	ldrh	r3, [r7, #14]
 801669a:	2b7f      	cmp	r3, #127	; 0x7f
 801669c:	d9f2      	bls.n	8016684 <ff_convert+0x3c>
 801669e:	e000      	b.n	80166a2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80166a0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80166a2:	89fb      	ldrh	r3, [r7, #14]
 80166a4:	3380      	adds	r3, #128	; 0x80
 80166a6:	b29b      	uxth	r3, r3
 80166a8:	b2db      	uxtb	r3, r3
 80166aa:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80166ac:	89fb      	ldrh	r3, [r7, #14]
}
 80166ae:	4618      	mov	r0, r3
 80166b0:	3714      	adds	r7, #20
 80166b2:	46bd      	mov	sp, r7
 80166b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166b8:	4770      	bx	lr
 80166ba:	bf00      	nop
 80166bc:	0801ba20 	.word	0x0801ba20

080166c0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80166c0:	b480      	push	{r7}
 80166c2:	b087      	sub	sp, #28
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	4603      	mov	r3, r0
 80166c8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80166ca:	88fb      	ldrh	r3, [r7, #6]
 80166cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80166d0:	d201      	bcs.n	80166d6 <ff_wtoupper+0x16>
 80166d2:	4b3e      	ldr	r3, [pc, #248]	; (80167cc <ff_wtoupper+0x10c>)
 80166d4:	e000      	b.n	80166d8 <ff_wtoupper+0x18>
 80166d6:	4b3e      	ldr	r3, [pc, #248]	; (80167d0 <ff_wtoupper+0x110>)
 80166d8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80166da:	697b      	ldr	r3, [r7, #20]
 80166dc:	1c9a      	adds	r2, r3, #2
 80166de:	617a      	str	r2, [r7, #20]
 80166e0:	881b      	ldrh	r3, [r3, #0]
 80166e2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80166e4:	8a7b      	ldrh	r3, [r7, #18]
 80166e6:	2b00      	cmp	r3, #0
 80166e8:	d068      	beq.n	80167bc <ff_wtoupper+0xfc>
 80166ea:	88fa      	ldrh	r2, [r7, #6]
 80166ec:	8a7b      	ldrh	r3, [r7, #18]
 80166ee:	429a      	cmp	r2, r3
 80166f0:	d364      	bcc.n	80167bc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80166f2:	697b      	ldr	r3, [r7, #20]
 80166f4:	1c9a      	adds	r2, r3, #2
 80166f6:	617a      	str	r2, [r7, #20]
 80166f8:	881b      	ldrh	r3, [r3, #0]
 80166fa:	823b      	strh	r3, [r7, #16]
 80166fc:	8a3b      	ldrh	r3, [r7, #16]
 80166fe:	0a1b      	lsrs	r3, r3, #8
 8016700:	81fb      	strh	r3, [r7, #14]
 8016702:	8a3b      	ldrh	r3, [r7, #16]
 8016704:	b2db      	uxtb	r3, r3
 8016706:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016708:	88fa      	ldrh	r2, [r7, #6]
 801670a:	8a79      	ldrh	r1, [r7, #18]
 801670c:	8a3b      	ldrh	r3, [r7, #16]
 801670e:	440b      	add	r3, r1
 8016710:	429a      	cmp	r2, r3
 8016712:	da49      	bge.n	80167a8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016714:	89fb      	ldrh	r3, [r7, #14]
 8016716:	2b08      	cmp	r3, #8
 8016718:	d84f      	bhi.n	80167ba <ff_wtoupper+0xfa>
 801671a:	a201      	add	r2, pc, #4	; (adr r2, 8016720 <ff_wtoupper+0x60>)
 801671c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016720:	08016745 	.word	0x08016745
 8016724:	08016757 	.word	0x08016757
 8016728:	0801676d 	.word	0x0801676d
 801672c:	08016775 	.word	0x08016775
 8016730:	0801677d 	.word	0x0801677d
 8016734:	08016785 	.word	0x08016785
 8016738:	0801678d 	.word	0x0801678d
 801673c:	08016795 	.word	0x08016795
 8016740:	0801679d 	.word	0x0801679d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8016744:	88fa      	ldrh	r2, [r7, #6]
 8016746:	8a7b      	ldrh	r3, [r7, #18]
 8016748:	1ad3      	subs	r3, r2, r3
 801674a:	005b      	lsls	r3, r3, #1
 801674c:	697a      	ldr	r2, [r7, #20]
 801674e:	4413      	add	r3, r2
 8016750:	881b      	ldrh	r3, [r3, #0]
 8016752:	80fb      	strh	r3, [r7, #6]
 8016754:	e027      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8016756:	88fa      	ldrh	r2, [r7, #6]
 8016758:	8a7b      	ldrh	r3, [r7, #18]
 801675a:	1ad3      	subs	r3, r2, r3
 801675c:	b29b      	uxth	r3, r3
 801675e:	f003 0301 	and.w	r3, r3, #1
 8016762:	b29b      	uxth	r3, r3
 8016764:	88fa      	ldrh	r2, [r7, #6]
 8016766:	1ad3      	subs	r3, r2, r3
 8016768:	80fb      	strh	r3, [r7, #6]
 801676a:	e01c      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801676c:	88fb      	ldrh	r3, [r7, #6]
 801676e:	3b10      	subs	r3, #16
 8016770:	80fb      	strh	r3, [r7, #6]
 8016772:	e018      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8016774:	88fb      	ldrh	r3, [r7, #6]
 8016776:	3b20      	subs	r3, #32
 8016778:	80fb      	strh	r3, [r7, #6]
 801677a:	e014      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801677c:	88fb      	ldrh	r3, [r7, #6]
 801677e:	3b30      	subs	r3, #48	; 0x30
 8016780:	80fb      	strh	r3, [r7, #6]
 8016782:	e010      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8016784:	88fb      	ldrh	r3, [r7, #6]
 8016786:	3b1a      	subs	r3, #26
 8016788:	80fb      	strh	r3, [r7, #6]
 801678a:	e00c      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801678c:	88fb      	ldrh	r3, [r7, #6]
 801678e:	3308      	adds	r3, #8
 8016790:	80fb      	strh	r3, [r7, #6]
 8016792:	e008      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8016794:	88fb      	ldrh	r3, [r7, #6]
 8016796:	3b50      	subs	r3, #80	; 0x50
 8016798:	80fb      	strh	r3, [r7, #6]
 801679a:	e004      	b.n	80167a6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801679c:	88fb      	ldrh	r3, [r7, #6]
 801679e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80167a2:	80fb      	strh	r3, [r7, #6]
 80167a4:	bf00      	nop
			}
			break;
 80167a6:	e008      	b.n	80167ba <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80167a8:	89fb      	ldrh	r3, [r7, #14]
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d195      	bne.n	80166da <ff_wtoupper+0x1a>
 80167ae:	8a3b      	ldrh	r3, [r7, #16]
 80167b0:	005b      	lsls	r3, r3, #1
 80167b2:	697a      	ldr	r2, [r7, #20]
 80167b4:	4413      	add	r3, r2
 80167b6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80167b8:	e78f      	b.n	80166da <ff_wtoupper+0x1a>
			break;
 80167ba:	bf00      	nop
	}

	return chr;
 80167bc:	88fb      	ldrh	r3, [r7, #6]
}
 80167be:	4618      	mov	r0, r3
 80167c0:	371c      	adds	r7, #28
 80167c2:	46bd      	mov	sp, r7
 80167c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167c8:	4770      	bx	lr
 80167ca:	bf00      	nop
 80167cc:	0801bb20 	.word	0x0801bb20
 80167d0:	0801bd14 	.word	0x0801bd14

080167d4 <rxCliInput>:

	cliInitialized = true;
	return CLI_OK;
}

void rxCliInput(uint8_t* Buf, uint32_t *Len) {
 80167d4:	b580      	push	{r7, lr}
 80167d6:	b082      	sub	sp, #8
 80167d8:	af00      	add	r7, sp, #0
 80167da:	6078      	str	r0, [r7, #4]
 80167dc:	6039      	str	r1, [r7, #0]
	if (Buf[0] != 13){					// Ignore Return Character
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	781b      	ldrb	r3, [r3, #0]
 80167e2:	2b0d      	cmp	r3, #13
 80167e4:	d00d      	beq.n	8016802 <rxCliInput+0x2e>
		usbCli.rxFlag = true;			/* Set the flag for the parser				*/
 80167e6:	4b09      	ldr	r3, [pc, #36]	; (801680c <rxCliInput+0x38>)
 80167e8:	2201      	movs	r2, #1
 80167ea:	719a      	strb	r2, [r3, #6]
		usbCli.cmd_len = Len[0];		/* Store the command length for the parser	*/
 80167ec:	683b      	ldr	r3, [r7, #0]
 80167ee:	681b      	ldr	r3, [r3, #0]
 80167f0:	4a06      	ldr	r2, [pc, #24]	; (801680c <rxCliInput+0x38>)
 80167f2:	6093      	str	r3, [r2, #8]

		// Copy the Received String to the Buffer in the structure
		memcpy(usbCli.cmd_buffer, Buf, usbCli.cmd_len);
 80167f4:	4b05      	ldr	r3, [pc, #20]	; (801680c <rxCliInput+0x38>)
 80167f6:	689b      	ldr	r3, [r3, #8]
 80167f8:	461a      	mov	r2, r3
 80167fa:	6879      	ldr	r1, [r7, #4]
 80167fc:	4804      	ldr	r0, [pc, #16]	; (8016810 <rxCliInput+0x3c>)
 80167fe:	f000 fd6a 	bl	80172d6 <memcpy>
	}
}
 8016802:	bf00      	nop
 8016804:	3708      	adds	r7, #8
 8016806:	46bd      	mov	sp, r7
 8016808:	bd80      	pop	{r7, pc}
 801680a:	bf00      	nop
 801680c:	20000e38 	.word	0x20000e38
 8016810:	20000e44 	.word	0x20000e44

08016814 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8016814:	b580      	push	{r7, lr}
 8016816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8016818:	2200      	movs	r2, #0
 801681a:	4912      	ldr	r1, [pc, #72]	; (8016864 <MX_USB_DEVICE_Init+0x50>)
 801681c:	4812      	ldr	r0, [pc, #72]	; (8016868 <MX_USB_DEVICE_Init+0x54>)
 801681e:	f7fb f9b3 	bl	8011b88 <USBD_Init>
 8016822:	4603      	mov	r3, r0
 8016824:	2b00      	cmp	r3, #0
 8016826:	d001      	beq.n	801682c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8016828:	f7ee fa88 	bl	8004d3c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801682c:	490f      	ldr	r1, [pc, #60]	; (801686c <MX_USB_DEVICE_Init+0x58>)
 801682e:	480e      	ldr	r0, [pc, #56]	; (8016868 <MX_USB_DEVICE_Init+0x54>)
 8016830:	f7fb f9d5 	bl	8011bde <USBD_RegisterClass>
 8016834:	4603      	mov	r3, r0
 8016836:	2b00      	cmp	r3, #0
 8016838:	d001      	beq.n	801683e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801683a:	f7ee fa7f 	bl	8004d3c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801683e:	490c      	ldr	r1, [pc, #48]	; (8016870 <MX_USB_DEVICE_Init+0x5c>)
 8016840:	4809      	ldr	r0, [pc, #36]	; (8016868 <MX_USB_DEVICE_Init+0x54>)
 8016842:	f7fb f903 	bl	8011a4c <USBD_CDC_RegisterInterface>
 8016846:	4603      	mov	r3, r0
 8016848:	2b00      	cmp	r3, #0
 801684a:	d001      	beq.n	8016850 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801684c:	f7ee fa76 	bl	8004d3c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8016850:	4805      	ldr	r0, [pc, #20]	; (8016868 <MX_USB_DEVICE_Init+0x54>)
 8016852:	f7fb f9de 	bl	8011c12 <USBD_Start>
 8016856:	4603      	mov	r3, r0
 8016858:	2b00      	cmp	r3, #0
 801685a:	d001      	beq.n	8016860 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801685c:	f7ee fa6e 	bl	8004d3c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016860:	bf00      	nop
 8016862:	bd80      	pop	{r7, pc}
 8016864:	20000184 	.word	0x20000184
 8016868:	200017b0 	.word	0x200017b0
 801686c:	20000068 	.word	0x20000068
 8016870:	20000174 	.word	0x20000174

08016874 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016874:	b580      	push	{r7, lr}
 8016876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016878:	2200      	movs	r2, #0
 801687a:	4905      	ldr	r1, [pc, #20]	; (8016890 <CDC_Init_FS+0x1c>)
 801687c:	4805      	ldr	r0, [pc, #20]	; (8016894 <CDC_Init_FS+0x20>)
 801687e:	f7fb f8fc 	bl	8011a7a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016882:	4905      	ldr	r1, [pc, #20]	; (8016898 <CDC_Init_FS+0x24>)
 8016884:	4803      	ldr	r0, [pc, #12]	; (8016894 <CDC_Init_FS+0x20>)
 8016886:	f7fb f912 	bl	8011aae <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801688a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801688c:	4618      	mov	r0, r3
 801688e:	bd80      	pop	{r7, pc}
 8016890:	20001e4c 	.word	0x20001e4c
 8016894:	200017b0 	.word	0x200017b0
 8016898:	20001a4c 	.word	0x20001a4c

0801689c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801689c:	b480      	push	{r7}
 801689e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80168a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80168a2:	4618      	mov	r0, r3
 80168a4:	46bd      	mov	sp, r7
 80168a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168aa:	4770      	bx	lr

080168ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80168ac:	b480      	push	{r7}
 80168ae:	b083      	sub	sp, #12
 80168b0:	af00      	add	r7, sp, #0
 80168b2:	4603      	mov	r3, r0
 80168b4:	6039      	str	r1, [r7, #0]
 80168b6:	71fb      	strb	r3, [r7, #7]
 80168b8:	4613      	mov	r3, r2
 80168ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80168bc:	79fb      	ldrb	r3, [r7, #7]
 80168be:	2b23      	cmp	r3, #35	; 0x23
 80168c0:	d85c      	bhi.n	801697c <CDC_Control_FS+0xd0>
 80168c2:	a201      	add	r2, pc, #4	; (adr r2, 80168c8 <CDC_Control_FS+0x1c>)
 80168c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80168c8:	0801697d 	.word	0x0801697d
 80168cc:	0801697d 	.word	0x0801697d
 80168d0:	0801697d 	.word	0x0801697d
 80168d4:	0801697d 	.word	0x0801697d
 80168d8:	0801697d 	.word	0x0801697d
 80168dc:	0801697d 	.word	0x0801697d
 80168e0:	0801697d 	.word	0x0801697d
 80168e4:	0801697d 	.word	0x0801697d
 80168e8:	0801697d 	.word	0x0801697d
 80168ec:	0801697d 	.word	0x0801697d
 80168f0:	0801697d 	.word	0x0801697d
 80168f4:	0801697d 	.word	0x0801697d
 80168f8:	0801697d 	.word	0x0801697d
 80168fc:	0801697d 	.word	0x0801697d
 8016900:	0801697d 	.word	0x0801697d
 8016904:	0801697d 	.word	0x0801697d
 8016908:	0801697d 	.word	0x0801697d
 801690c:	0801697d 	.word	0x0801697d
 8016910:	0801697d 	.word	0x0801697d
 8016914:	0801697d 	.word	0x0801697d
 8016918:	0801697d 	.word	0x0801697d
 801691c:	0801697d 	.word	0x0801697d
 8016920:	0801697d 	.word	0x0801697d
 8016924:	0801697d 	.word	0x0801697d
 8016928:	0801697d 	.word	0x0801697d
 801692c:	0801697d 	.word	0x0801697d
 8016930:	0801697d 	.word	0x0801697d
 8016934:	0801697d 	.word	0x0801697d
 8016938:	0801697d 	.word	0x0801697d
 801693c:	0801697d 	.word	0x0801697d
 8016940:	0801697d 	.word	0x0801697d
 8016944:	0801697d 	.word	0x0801697d
 8016948:	08016959 	.word	0x08016959
 801694c:	0801696b 	.word	0x0801696b
 8016950:	0801697d 	.word	0x0801697d
 8016954:	0801697d 	.word	0x0801697d
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy( lineCoding, pbuf, sizeof(lineCoding) );
 8016958:	4b0c      	ldr	r3, [pc, #48]	; (801698c <CDC_Control_FS+0xe0>)
 801695a:	683a      	ldr	r2, [r7, #0]
 801695c:	6810      	ldr	r0, [r2, #0]
 801695e:	6018      	str	r0, [r3, #0]
 8016960:	8891      	ldrh	r1, [r2, #4]
 8016962:	7992      	ldrb	r2, [r2, #6]
 8016964:	8099      	strh	r1, [r3, #4]
 8016966:	719a      	strb	r2, [r3, #6]
    break;
 8016968:	e009      	b.n	801697e <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy( pbuf, lineCoding, sizeof(lineCoding) );
 801696a:	683b      	ldr	r3, [r7, #0]
 801696c:	4a07      	ldr	r2, [pc, #28]	; (801698c <CDC_Control_FS+0xe0>)
 801696e:	6810      	ldr	r0, [r2, #0]
 8016970:	6018      	str	r0, [r3, #0]
 8016972:	8891      	ldrh	r1, [r2, #4]
 8016974:	7992      	ldrb	r2, [r2, #6]
 8016976:	8099      	strh	r1, [r3, #4]
 8016978:	719a      	strb	r2, [r3, #6]
    break;
 801697a:	e000      	b.n	801697e <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801697c:	bf00      	nop
  }

  return (USBD_OK);
 801697e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016980:	4618      	mov	r0, r3
 8016982:	370c      	adds	r7, #12
 8016984:	46bd      	mov	sp, r7
 8016986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801698a:	4770      	bx	lr
 801698c:	2000016c 	.word	0x2000016c

08016990 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016990:	b580      	push	{r7, lr}
 8016992:	b082      	sub	sp, #8
 8016994:	af00      	add	r7, sp, #0
 8016996:	6078      	str	r0, [r7, #4]
 8016998:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801699a:	6879      	ldr	r1, [r7, #4]
 801699c:	4807      	ldr	r0, [pc, #28]	; (80169bc <CDC_Receive_FS+0x2c>)
 801699e:	f7fb f886 	bl	8011aae <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80169a2:	4806      	ldr	r0, [pc, #24]	; (80169bc <CDC_Receive_FS+0x2c>)
 80169a4:	f7fb f8c6 	bl	8011b34 <USBD_CDC_ReceivePacket>

  // Feed the buffer through to the CLI parser
  rxCliInput(Buf, Len);
 80169a8:	6839      	ldr	r1, [r7, #0]
 80169aa:	6878      	ldr	r0, [r7, #4]
 80169ac:	f7ff ff12 	bl	80167d4 <rxCliInput>

  return (USBD_OK);
 80169b0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80169b2:	4618      	mov	r0, r3
 80169b4:	3708      	adds	r7, #8
 80169b6:	46bd      	mov	sp, r7
 80169b8:	bd80      	pop	{r7, pc}
 80169ba:	bf00      	nop
 80169bc:	200017b0 	.word	0x200017b0

080169c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80169c0:	b580      	push	{r7, lr}
 80169c2:	b084      	sub	sp, #16
 80169c4:	af00      	add	r7, sp, #0
 80169c6:	6078      	str	r0, [r7, #4]
 80169c8:	460b      	mov	r3, r1
 80169ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80169cc:	2300      	movs	r3, #0
 80169ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80169d0:	4b0d      	ldr	r3, [pc, #52]	; (8016a08 <CDC_Transmit_FS+0x48>)
 80169d2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80169d6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80169d8:	68bb      	ldr	r3, [r7, #8]
 80169da:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d001      	beq.n	80169e6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80169e2:	2301      	movs	r3, #1
 80169e4:	e00b      	b.n	80169fe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80169e6:	887b      	ldrh	r3, [r7, #2]
 80169e8:	461a      	mov	r2, r3
 80169ea:	6879      	ldr	r1, [r7, #4]
 80169ec:	4806      	ldr	r0, [pc, #24]	; (8016a08 <CDC_Transmit_FS+0x48>)
 80169ee:	f7fb f844 	bl	8011a7a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80169f2:	4805      	ldr	r0, [pc, #20]	; (8016a08 <CDC_Transmit_FS+0x48>)
 80169f4:	f7fb f86f 	bl	8011ad6 <USBD_CDC_TransmitPacket>
 80169f8:	4603      	mov	r3, r0
 80169fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80169fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80169fe:	4618      	mov	r0, r3
 8016a00:	3710      	adds	r7, #16
 8016a02:	46bd      	mov	sp, r7
 8016a04:	bd80      	pop	{r7, pc}
 8016a06:	bf00      	nop
 8016a08:	200017b0 	.word	0x200017b0

08016a0c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a0c:	b480      	push	{r7}
 8016a0e:	b083      	sub	sp, #12
 8016a10:	af00      	add	r7, sp, #0
 8016a12:	4603      	mov	r3, r0
 8016a14:	6039      	str	r1, [r7, #0]
 8016a16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8016a18:	683b      	ldr	r3, [r7, #0]
 8016a1a:	2212      	movs	r2, #18
 8016a1c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8016a1e:	4b03      	ldr	r3, [pc, #12]	; (8016a2c <USBD_FS_DeviceDescriptor+0x20>)
}
 8016a20:	4618      	mov	r0, r3
 8016a22:	370c      	adds	r7, #12
 8016a24:	46bd      	mov	sp, r7
 8016a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a2a:	4770      	bx	lr
 8016a2c:	200001a0 	.word	0x200001a0

08016a30 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a30:	b480      	push	{r7}
 8016a32:	b083      	sub	sp, #12
 8016a34:	af00      	add	r7, sp, #0
 8016a36:	4603      	mov	r3, r0
 8016a38:	6039      	str	r1, [r7, #0]
 8016a3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8016a3c:	683b      	ldr	r3, [r7, #0]
 8016a3e:	2204      	movs	r2, #4
 8016a40:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016a42:	4b03      	ldr	r3, [pc, #12]	; (8016a50 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8016a44:	4618      	mov	r0, r3
 8016a46:	370c      	adds	r7, #12
 8016a48:	46bd      	mov	sp, r7
 8016a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4e:	4770      	bx	lr
 8016a50:	200001b4 	.word	0x200001b4

08016a54 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a54:	b580      	push	{r7, lr}
 8016a56:	b082      	sub	sp, #8
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	4603      	mov	r3, r0
 8016a5c:	6039      	str	r1, [r7, #0]
 8016a5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016a60:	79fb      	ldrb	r3, [r7, #7]
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d105      	bne.n	8016a72 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8016a66:	683a      	ldr	r2, [r7, #0]
 8016a68:	4907      	ldr	r1, [pc, #28]	; (8016a88 <USBD_FS_ProductStrDescriptor+0x34>)
 8016a6a:	4808      	ldr	r0, [pc, #32]	; (8016a8c <USBD_FS_ProductStrDescriptor+0x38>)
 8016a6c:	f7fc f808 	bl	8012a80 <USBD_GetString>
 8016a70:	e004      	b.n	8016a7c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8016a72:	683a      	ldr	r2, [r7, #0]
 8016a74:	4904      	ldr	r1, [pc, #16]	; (8016a88 <USBD_FS_ProductStrDescriptor+0x34>)
 8016a76:	4805      	ldr	r0, [pc, #20]	; (8016a8c <USBD_FS_ProductStrDescriptor+0x38>)
 8016a78:	f7fc f802 	bl	8012a80 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016a7c:	4b02      	ldr	r3, [pc, #8]	; (8016a88 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8016a7e:	4618      	mov	r0, r3
 8016a80:	3708      	adds	r7, #8
 8016a82:	46bd      	mov	sp, r7
 8016a84:	bd80      	pop	{r7, pc}
 8016a86:	bf00      	nop
 8016a88:	2000224c 	.word	0x2000224c
 8016a8c:	08017ce8 	.word	0x08017ce8

08016a90 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b082      	sub	sp, #8
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	4603      	mov	r3, r0
 8016a98:	6039      	str	r1, [r7, #0]
 8016a9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016a9c:	683a      	ldr	r2, [r7, #0]
 8016a9e:	4904      	ldr	r1, [pc, #16]	; (8016ab0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8016aa0:	4804      	ldr	r0, [pc, #16]	; (8016ab4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8016aa2:	f7fb ffed 	bl	8012a80 <USBD_GetString>
  return USBD_StrDesc;
 8016aa6:	4b02      	ldr	r3, [pc, #8]	; (8016ab0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8016aa8:	4618      	mov	r0, r3
 8016aaa:	3708      	adds	r7, #8
 8016aac:	46bd      	mov	sp, r7
 8016aae:	bd80      	pop	{r7, pc}
 8016ab0:	2000224c 	.word	0x2000224c
 8016ab4:	08017d00 	.word	0x08017d00

08016ab8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016ab8:	b580      	push	{r7, lr}
 8016aba:	b082      	sub	sp, #8
 8016abc:	af00      	add	r7, sp, #0
 8016abe:	4603      	mov	r3, r0
 8016ac0:	6039      	str	r1, [r7, #0]
 8016ac2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016ac4:	683b      	ldr	r3, [r7, #0]
 8016ac6:	221a      	movs	r2, #26
 8016ac8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016aca:	f000 f843 	bl	8016b54 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8016ace:	4b02      	ldr	r3, [pc, #8]	; (8016ad8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8016ad0:	4618      	mov	r0, r3
 8016ad2:	3708      	adds	r7, #8
 8016ad4:	46bd      	mov	sp, r7
 8016ad6:	bd80      	pop	{r7, pc}
 8016ad8:	200001b8 	.word	0x200001b8

08016adc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016adc:	b580      	push	{r7, lr}
 8016ade:	b082      	sub	sp, #8
 8016ae0:	af00      	add	r7, sp, #0
 8016ae2:	4603      	mov	r3, r0
 8016ae4:	6039      	str	r1, [r7, #0]
 8016ae6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016ae8:	79fb      	ldrb	r3, [r7, #7]
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d105      	bne.n	8016afa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016aee:	683a      	ldr	r2, [r7, #0]
 8016af0:	4907      	ldr	r1, [pc, #28]	; (8016b10 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016af2:	4808      	ldr	r0, [pc, #32]	; (8016b14 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016af4:	f7fb ffc4 	bl	8012a80 <USBD_GetString>
 8016af8:	e004      	b.n	8016b04 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016afa:	683a      	ldr	r2, [r7, #0]
 8016afc:	4904      	ldr	r1, [pc, #16]	; (8016b10 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016afe:	4805      	ldr	r0, [pc, #20]	; (8016b14 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016b00:	f7fb ffbe 	bl	8012a80 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016b04:	4b02      	ldr	r3, [pc, #8]	; (8016b10 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8016b06:	4618      	mov	r0, r3
 8016b08:	3708      	adds	r7, #8
 8016b0a:	46bd      	mov	sp, r7
 8016b0c:	bd80      	pop	{r7, pc}
 8016b0e:	bf00      	nop
 8016b10:	2000224c 	.word	0x2000224c
 8016b14:	08017d14 	.word	0x08017d14

08016b18 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016b18:	b580      	push	{r7, lr}
 8016b1a:	b082      	sub	sp, #8
 8016b1c:	af00      	add	r7, sp, #0
 8016b1e:	4603      	mov	r3, r0
 8016b20:	6039      	str	r1, [r7, #0]
 8016b22:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016b24:	79fb      	ldrb	r3, [r7, #7]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d105      	bne.n	8016b36 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016b2a:	683a      	ldr	r2, [r7, #0]
 8016b2c:	4907      	ldr	r1, [pc, #28]	; (8016b4c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016b2e:	4808      	ldr	r0, [pc, #32]	; (8016b50 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016b30:	f7fb ffa6 	bl	8012a80 <USBD_GetString>
 8016b34:	e004      	b.n	8016b40 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016b36:	683a      	ldr	r2, [r7, #0]
 8016b38:	4904      	ldr	r1, [pc, #16]	; (8016b4c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016b3a:	4805      	ldr	r0, [pc, #20]	; (8016b50 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016b3c:	f7fb ffa0 	bl	8012a80 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016b40:	4b02      	ldr	r3, [pc, #8]	; (8016b4c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8016b42:	4618      	mov	r0, r3
 8016b44:	3708      	adds	r7, #8
 8016b46:	46bd      	mov	sp, r7
 8016b48:	bd80      	pop	{r7, pc}
 8016b4a:	bf00      	nop
 8016b4c:	2000224c 	.word	0x2000224c
 8016b50:	08017d20 	.word	0x08017d20

08016b54 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016b54:	b580      	push	{r7, lr}
 8016b56:	b084      	sub	sp, #16
 8016b58:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016b5a:	4b0f      	ldr	r3, [pc, #60]	; (8016b98 <Get_SerialNum+0x44>)
 8016b5c:	681b      	ldr	r3, [r3, #0]
 8016b5e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016b60:	4b0e      	ldr	r3, [pc, #56]	; (8016b9c <Get_SerialNum+0x48>)
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016b66:	4b0e      	ldr	r3, [pc, #56]	; (8016ba0 <Get_SerialNum+0x4c>)
 8016b68:	681b      	ldr	r3, [r3, #0]
 8016b6a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016b6c:	68fa      	ldr	r2, [r7, #12]
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	4413      	add	r3, r2
 8016b72:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	2b00      	cmp	r3, #0
 8016b78:	d009      	beq.n	8016b8e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016b7a:	2208      	movs	r2, #8
 8016b7c:	4909      	ldr	r1, [pc, #36]	; (8016ba4 <Get_SerialNum+0x50>)
 8016b7e:	68f8      	ldr	r0, [r7, #12]
 8016b80:	f000 f814 	bl	8016bac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016b84:	2204      	movs	r2, #4
 8016b86:	4908      	ldr	r1, [pc, #32]	; (8016ba8 <Get_SerialNum+0x54>)
 8016b88:	68b8      	ldr	r0, [r7, #8]
 8016b8a:	f000 f80f 	bl	8016bac <IntToUnicode>
  }
}
 8016b8e:	bf00      	nop
 8016b90:	3710      	adds	r7, #16
 8016b92:	46bd      	mov	sp, r7
 8016b94:	bd80      	pop	{r7, pc}
 8016b96:	bf00      	nop
 8016b98:	1fff7a10 	.word	0x1fff7a10
 8016b9c:	1fff7a14 	.word	0x1fff7a14
 8016ba0:	1fff7a18 	.word	0x1fff7a18
 8016ba4:	200001ba 	.word	0x200001ba
 8016ba8:	200001ca 	.word	0x200001ca

08016bac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016bac:	b480      	push	{r7}
 8016bae:	b087      	sub	sp, #28
 8016bb0:	af00      	add	r7, sp, #0
 8016bb2:	60f8      	str	r0, [r7, #12]
 8016bb4:	60b9      	str	r1, [r7, #8]
 8016bb6:	4613      	mov	r3, r2
 8016bb8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016bba:	2300      	movs	r3, #0
 8016bbc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016bbe:	2300      	movs	r3, #0
 8016bc0:	75fb      	strb	r3, [r7, #23]
 8016bc2:	e027      	b.n	8016c14 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016bc4:	68fb      	ldr	r3, [r7, #12]
 8016bc6:	0f1b      	lsrs	r3, r3, #28
 8016bc8:	2b09      	cmp	r3, #9
 8016bca:	d80b      	bhi.n	8016be4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	0f1b      	lsrs	r3, r3, #28
 8016bd0:	b2da      	uxtb	r2, r3
 8016bd2:	7dfb      	ldrb	r3, [r7, #23]
 8016bd4:	005b      	lsls	r3, r3, #1
 8016bd6:	4619      	mov	r1, r3
 8016bd8:	68bb      	ldr	r3, [r7, #8]
 8016bda:	440b      	add	r3, r1
 8016bdc:	3230      	adds	r2, #48	; 0x30
 8016bde:	b2d2      	uxtb	r2, r2
 8016be0:	701a      	strb	r2, [r3, #0]
 8016be2:	e00a      	b.n	8016bfa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016be4:	68fb      	ldr	r3, [r7, #12]
 8016be6:	0f1b      	lsrs	r3, r3, #28
 8016be8:	b2da      	uxtb	r2, r3
 8016bea:	7dfb      	ldrb	r3, [r7, #23]
 8016bec:	005b      	lsls	r3, r3, #1
 8016bee:	4619      	mov	r1, r3
 8016bf0:	68bb      	ldr	r3, [r7, #8]
 8016bf2:	440b      	add	r3, r1
 8016bf4:	3237      	adds	r2, #55	; 0x37
 8016bf6:	b2d2      	uxtb	r2, r2
 8016bf8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016bfa:	68fb      	ldr	r3, [r7, #12]
 8016bfc:	011b      	lsls	r3, r3, #4
 8016bfe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016c00:	7dfb      	ldrb	r3, [r7, #23]
 8016c02:	005b      	lsls	r3, r3, #1
 8016c04:	3301      	adds	r3, #1
 8016c06:	68ba      	ldr	r2, [r7, #8]
 8016c08:	4413      	add	r3, r2
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016c0e:	7dfb      	ldrb	r3, [r7, #23]
 8016c10:	3301      	adds	r3, #1
 8016c12:	75fb      	strb	r3, [r7, #23]
 8016c14:	7dfa      	ldrb	r2, [r7, #23]
 8016c16:	79fb      	ldrb	r3, [r7, #7]
 8016c18:	429a      	cmp	r2, r3
 8016c1a:	d3d3      	bcc.n	8016bc4 <IntToUnicode+0x18>
  }
}
 8016c1c:	bf00      	nop
 8016c1e:	371c      	adds	r7, #28
 8016c20:	46bd      	mov	sp, r7
 8016c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c26:	4770      	bx	lr

08016c28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8016c28:	b580      	push	{r7, lr}
 8016c2a:	b08a      	sub	sp, #40	; 0x28
 8016c2c:	af00      	add	r7, sp, #0
 8016c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016c30:	f107 0314 	add.w	r3, r7, #20
 8016c34:	2200      	movs	r2, #0
 8016c36:	601a      	str	r2, [r3, #0]
 8016c38:	605a      	str	r2, [r3, #4]
 8016c3a:	609a      	str	r2, [r3, #8]
 8016c3c:	60da      	str	r2, [r3, #12]
 8016c3e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	681b      	ldr	r3, [r3, #0]
 8016c44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8016c48:	d152      	bne.n	8016cf0 <HAL_PCD_MspInit+0xc8>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

	  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8016c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8016c4e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8016c50:	2301      	movs	r3, #1
 8016c52:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016c54:	2300      	movs	r3, #0
 8016c56:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8016c58:	2302      	movs	r3, #2
 8016c5a:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016c5c:	f107 0314 	add.w	r3, r7, #20
 8016c60:	4619      	mov	r1, r3
 8016c62:	4825      	ldr	r0, [pc, #148]	; (8016cf8 <HAL_PCD_MspInit+0xd0>)
 8016c64:	f7ee fdec 	bl	8005840 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8016c68:	2200      	movs	r2, #0
 8016c6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8016c6e:	4822      	ldr	r0, [pc, #136]	; (8016cf8 <HAL_PCD_MspInit+0xd0>)
 8016c70:	f7ee ff80 	bl	8005b74 <HAL_GPIO_WritePin>
	  HAL_Delay(5);
 8016c74:	2005      	movs	r0, #5
 8016c76:	f7ee fc8d 	bl	8005594 <HAL_Delay>

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016c7a:	2300      	movs	r3, #0
 8016c7c:	613b      	str	r3, [r7, #16]
 8016c7e:	4b1f      	ldr	r3, [pc, #124]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c82:	4a1e      	ldr	r2, [pc, #120]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016c84:	f043 0301 	orr.w	r3, r3, #1
 8016c88:	6313      	str	r3, [r2, #48]	; 0x30
 8016c8a:	4b1c      	ldr	r3, [pc, #112]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c8e:	f003 0301 	and.w	r3, r3, #1
 8016c92:	613b      	str	r3, [r7, #16]
 8016c94:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8016c96:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8016c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016c9c:	2302      	movs	r3, #2
 8016c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8016ca4:	2303      	movs	r3, #3
 8016ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8016ca8:	230a      	movs	r3, #10
 8016caa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016cac:	f107 0314 	add.w	r3, r7, #20
 8016cb0:	4619      	mov	r1, r3
 8016cb2:	4811      	ldr	r0, [pc, #68]	; (8016cf8 <HAL_PCD_MspInit+0xd0>)
 8016cb4:	f7ee fdc4 	bl	8005840 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8016cb8:	4b10      	ldr	r3, [pc, #64]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016cbc:	4a0f      	ldr	r2, [pc, #60]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016cc2:	6353      	str	r3, [r2, #52]	; 0x34
 8016cc4:	2300      	movs	r3, #0
 8016cc6:	60fb      	str	r3, [r7, #12]
 8016cc8:	4b0c      	ldr	r3, [pc, #48]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016ccc:	4a0b      	ldr	r2, [pc, #44]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016cce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016cd2:	6453      	str	r3, [r2, #68]	; 0x44
 8016cd4:	4b09      	ldr	r3, [pc, #36]	; (8016cfc <HAL_PCD_MspInit+0xd4>)
 8016cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016cd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8016cdc:	60fb      	str	r3, [r7, #12]
 8016cde:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8016ce0:	2200      	movs	r2, #0
 8016ce2:	2100      	movs	r1, #0
 8016ce4:	2043      	movs	r0, #67	; 0x43
 8016ce6:	f7ee fd52 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8016cea:	2043      	movs	r0, #67	; 0x43
 8016cec:	f7ee fd6b 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8016cf0:	bf00      	nop
 8016cf2:	3728      	adds	r7, #40	; 0x28
 8016cf4:	46bd      	mov	sp, r7
 8016cf6:	bd80      	pop	{r7, pc}
 8016cf8:	40020000 	.word	0x40020000
 8016cfc:	40023800 	.word	0x40023800

08016d00 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d00:	b580      	push	{r7, lr}
 8016d02:	b082      	sub	sp, #8
 8016d04:	af00      	add	r7, sp, #0
 8016d06:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8016d14:	4619      	mov	r1, r3
 8016d16:	4610      	mov	r0, r2
 8016d18:	f7fa ffc4 	bl	8011ca4 <USBD_LL_SetupStage>
}
 8016d1c:	bf00      	nop
 8016d1e:	3708      	adds	r7, #8
 8016d20:	46bd      	mov	sp, r7
 8016d22:	bd80      	pop	{r7, pc}

08016d24 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d24:	b580      	push	{r7, lr}
 8016d26:	b082      	sub	sp, #8
 8016d28:	af00      	add	r7, sp, #0
 8016d2a:	6078      	str	r0, [r7, #4]
 8016d2c:	460b      	mov	r3, r1
 8016d2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8016d36:	78fa      	ldrb	r2, [r7, #3]
 8016d38:	6879      	ldr	r1, [r7, #4]
 8016d3a:	4613      	mov	r3, r2
 8016d3c:	00db      	lsls	r3, r3, #3
 8016d3e:	1a9b      	subs	r3, r3, r2
 8016d40:	009b      	lsls	r3, r3, #2
 8016d42:	440b      	add	r3, r1
 8016d44:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8016d48:	681a      	ldr	r2, [r3, #0]
 8016d4a:	78fb      	ldrb	r3, [r7, #3]
 8016d4c:	4619      	mov	r1, r3
 8016d4e:	f7fa fff4 	bl	8011d3a <USBD_LL_DataOutStage>
}
 8016d52:	bf00      	nop
 8016d54:	3708      	adds	r7, #8
 8016d56:	46bd      	mov	sp, r7
 8016d58:	bd80      	pop	{r7, pc}

08016d5a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d5a:	b580      	push	{r7, lr}
 8016d5c:	b082      	sub	sp, #8
 8016d5e:	af00      	add	r7, sp, #0
 8016d60:	6078      	str	r0, [r7, #4]
 8016d62:	460b      	mov	r3, r1
 8016d64:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8016d6c:	78fa      	ldrb	r2, [r7, #3]
 8016d6e:	6879      	ldr	r1, [r7, #4]
 8016d70:	4613      	mov	r3, r2
 8016d72:	00db      	lsls	r3, r3, #3
 8016d74:	1a9b      	subs	r3, r3, r2
 8016d76:	009b      	lsls	r3, r3, #2
 8016d78:	440b      	add	r3, r1
 8016d7a:	3348      	adds	r3, #72	; 0x48
 8016d7c:	681a      	ldr	r2, [r3, #0]
 8016d7e:	78fb      	ldrb	r3, [r7, #3]
 8016d80:	4619      	mov	r1, r3
 8016d82:	f7fb f84b 	bl	8011e1c <USBD_LL_DataInStage>
}
 8016d86:	bf00      	nop
 8016d88:	3708      	adds	r7, #8
 8016d8a:	46bd      	mov	sp, r7
 8016d8c:	bd80      	pop	{r7, pc}

08016d8e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d8e:	b580      	push	{r7, lr}
 8016d90:	b082      	sub	sp, #8
 8016d92:	af00      	add	r7, sp, #0
 8016d94:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016d9c:	4618      	mov	r0, r3
 8016d9e:	f7fb f959 	bl	8012054 <USBD_LL_SOF>
}
 8016da2:	bf00      	nop
 8016da4:	3708      	adds	r7, #8
 8016da6:	46bd      	mov	sp, r7
 8016da8:	bd80      	pop	{r7, pc}

08016daa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8016daa:	b580      	push	{r7, lr}
 8016dac:	b084      	sub	sp, #16
 8016dae:	af00      	add	r7, sp, #0
 8016db0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016db2:	2301      	movs	r3, #1
 8016db4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	68db      	ldr	r3, [r3, #12]
 8016dba:	2b02      	cmp	r3, #2
 8016dbc:	d001      	beq.n	8016dc2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8016dbe:	f7ed ffbd 	bl	8004d3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016dc8:	7bfa      	ldrb	r2, [r7, #15]
 8016dca:	4611      	mov	r1, r2
 8016dcc:	4618      	mov	r0, r3
 8016dce:	f7fb f90b 	bl	8011fe8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016dd8:	4618      	mov	r0, r3
 8016dda:	f7fb f8c4 	bl	8011f66 <USBD_LL_Reset>
}
 8016dde:	bf00      	nop
 8016de0:	3710      	adds	r7, #16
 8016de2:	46bd      	mov	sp, r7
 8016de4:	bd80      	pop	{r7, pc}
	...

08016de8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016de8:	b580      	push	{r7, lr}
 8016dea:	b082      	sub	sp, #8
 8016dec:	af00      	add	r7, sp, #0
 8016dee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016df6:	4618      	mov	r0, r3
 8016df8:	f7fb f906 	bl	8012008 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	681b      	ldr	r3, [r3, #0]
 8016e00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016e04:	681b      	ldr	r3, [r3, #0]
 8016e06:	687a      	ldr	r2, [r7, #4]
 8016e08:	6812      	ldr	r2, [r2, #0]
 8016e0a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016e0e:	f043 0301 	orr.w	r3, r3, #1
 8016e12:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	6a1b      	ldr	r3, [r3, #32]
 8016e18:	2b00      	cmp	r3, #0
 8016e1a:	d005      	beq.n	8016e28 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016e1c:	4b04      	ldr	r3, [pc, #16]	; (8016e30 <HAL_PCD_SuspendCallback+0x48>)
 8016e1e:	691b      	ldr	r3, [r3, #16]
 8016e20:	4a03      	ldr	r2, [pc, #12]	; (8016e30 <HAL_PCD_SuspendCallback+0x48>)
 8016e22:	f043 0306 	orr.w	r3, r3, #6
 8016e26:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016e28:	bf00      	nop
 8016e2a:	3708      	adds	r7, #8
 8016e2c:	46bd      	mov	sp, r7
 8016e2e:	bd80      	pop	{r7, pc}
 8016e30:	e000ed00 	.word	0xe000ed00

08016e34 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e34:	b580      	push	{r7, lr}
 8016e36:	b082      	sub	sp, #8
 8016e38:	af00      	add	r7, sp, #0
 8016e3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016e42:	4618      	mov	r0, r3
 8016e44:	f7fb f8f5 	bl	8012032 <USBD_LL_Resume>
}
 8016e48:	bf00      	nop
 8016e4a:	3708      	adds	r7, #8
 8016e4c:	46bd      	mov	sp, r7
 8016e4e:	bd80      	pop	{r7, pc}

08016e50 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b082      	sub	sp, #8
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	6078      	str	r0, [r7, #4]
 8016e58:	460b      	mov	r3, r1
 8016e5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016e62:	78fa      	ldrb	r2, [r7, #3]
 8016e64:	4611      	mov	r1, r2
 8016e66:	4618      	mov	r0, r3
 8016e68:	f7fb f91b 	bl	80120a2 <USBD_LL_IsoOUTIncomplete>
}
 8016e6c:	bf00      	nop
 8016e6e:	3708      	adds	r7, #8
 8016e70:	46bd      	mov	sp, r7
 8016e72:	bd80      	pop	{r7, pc}

08016e74 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e74:	b580      	push	{r7, lr}
 8016e76:	b082      	sub	sp, #8
 8016e78:	af00      	add	r7, sp, #0
 8016e7a:	6078      	str	r0, [r7, #4]
 8016e7c:	460b      	mov	r3, r1
 8016e7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016e86:	78fa      	ldrb	r2, [r7, #3]
 8016e88:	4611      	mov	r1, r2
 8016e8a:	4618      	mov	r0, r3
 8016e8c:	f7fb f8fc 	bl	8012088 <USBD_LL_IsoINIncomplete>
}
 8016e90:	bf00      	nop
 8016e92:	3708      	adds	r7, #8
 8016e94:	46bd      	mov	sp, r7
 8016e96:	bd80      	pop	{r7, pc}

08016e98 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e98:	b580      	push	{r7, lr}
 8016e9a:	b082      	sub	sp, #8
 8016e9c:	af00      	add	r7, sp, #0
 8016e9e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	f7fb f908 	bl	80120bc <USBD_LL_DevConnected>
}
 8016eac:	bf00      	nop
 8016eae:	3708      	adds	r7, #8
 8016eb0:	46bd      	mov	sp, r7
 8016eb2:	bd80      	pop	{r7, pc}

08016eb4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016eb4:	b580      	push	{r7, lr}
 8016eb6:	b082      	sub	sp, #8
 8016eb8:	af00      	add	r7, sp, #0
 8016eba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016ec2:	4618      	mov	r0, r3
 8016ec4:	f7fb f905 	bl	80120d2 <USBD_LL_DevDisconnected>
}
 8016ec8:	bf00      	nop
 8016eca:	3708      	adds	r7, #8
 8016ecc:	46bd      	mov	sp, r7
 8016ece:	bd80      	pop	{r7, pc}

08016ed0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	b082      	sub	sp, #8
 8016ed4:	af00      	add	r7, sp, #0
 8016ed6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	781b      	ldrb	r3, [r3, #0]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	d13c      	bne.n	8016f5a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8016ee0:	4a20      	ldr	r2, [pc, #128]	; (8016f64 <USBD_LL_Init+0x94>)
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	4a1e      	ldr	r2, [pc, #120]	; (8016f64 <USBD_LL_Init+0x94>)
 8016eec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8016ef0:	4b1c      	ldr	r3, [pc, #112]	; (8016f64 <USBD_LL_Init+0x94>)
 8016ef2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8016ef6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8016ef8:	4b1a      	ldr	r3, [pc, #104]	; (8016f64 <USBD_LL_Init+0x94>)
 8016efa:	2204      	movs	r2, #4
 8016efc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8016efe:	4b19      	ldr	r3, [pc, #100]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f00:	2202      	movs	r2, #2
 8016f02:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8016f04:	4b17      	ldr	r3, [pc, #92]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f06:	2200      	movs	r2, #0
 8016f08:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8016f0a:	4b16      	ldr	r3, [pc, #88]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f0c:	2202      	movs	r2, #2
 8016f0e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8016f10:	4b14      	ldr	r3, [pc, #80]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f12:	2200      	movs	r2, #0
 8016f14:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8016f16:	4b13      	ldr	r3, [pc, #76]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f18:	2200      	movs	r2, #0
 8016f1a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8016f1c:	4b11      	ldr	r3, [pc, #68]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f1e:	2200      	movs	r2, #0
 8016f20:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8016f22:	4b10      	ldr	r3, [pc, #64]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f24:	2200      	movs	r2, #0
 8016f26:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8016f28:	4b0e      	ldr	r3, [pc, #56]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f2a:	2200      	movs	r2, #0
 8016f2c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8016f2e:	480d      	ldr	r0, [pc, #52]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f30:	f7ef fc3e 	bl	80067b0 <HAL_PCD_Init>
 8016f34:	4603      	mov	r3, r0
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d001      	beq.n	8016f3e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8016f3a:	f7ed feff 	bl	8004d3c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8016f3e:	2180      	movs	r1, #128	; 0x80
 8016f40:	4808      	ldr	r0, [pc, #32]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f42:	f7f0 fda2 	bl	8007a8a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8016f46:	2240      	movs	r2, #64	; 0x40
 8016f48:	2100      	movs	r1, #0
 8016f4a:	4806      	ldr	r0, [pc, #24]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f4c:	f7f0 fd56 	bl	80079fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8016f50:	2280      	movs	r2, #128	; 0x80
 8016f52:	2101      	movs	r1, #1
 8016f54:	4803      	ldr	r0, [pc, #12]	; (8016f64 <USBD_LL_Init+0x94>)
 8016f56:	f7f0 fd51 	bl	80079fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8016f5a:	2300      	movs	r3, #0
}
 8016f5c:	4618      	mov	r0, r3
 8016f5e:	3708      	adds	r7, #8
 8016f60:	46bd      	mov	sp, r7
 8016f62:	bd80      	pop	{r7, pc}
 8016f64:	2000244c 	.word	0x2000244c

08016f68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016f68:	b580      	push	{r7, lr}
 8016f6a:	b084      	sub	sp, #16
 8016f6c:	af00      	add	r7, sp, #0
 8016f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f70:	2300      	movs	r3, #0
 8016f72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f74:	2300      	movs	r3, #0
 8016f76:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8016f7e:	4618      	mov	r0, r3
 8016f80:	f7ef fd33 	bl	80069ea <HAL_PCD_Start>
 8016f84:	4603      	mov	r3, r0
 8016f86:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8016f88:	7bfb      	ldrb	r3, [r7, #15]
 8016f8a:	4618      	mov	r0, r3
 8016f8c:	f000 f92e 	bl	80171ec <USBD_Get_USB_Status>
 8016f90:	4603      	mov	r3, r0
 8016f92:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8016f94:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f96:	4618      	mov	r0, r3
 8016f98:	3710      	adds	r7, #16
 8016f9a:	46bd      	mov	sp, r7
 8016f9c:	bd80      	pop	{r7, pc}

08016f9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016f9e:	b580      	push	{r7, lr}
 8016fa0:	b084      	sub	sp, #16
 8016fa2:	af00      	add	r7, sp, #0
 8016fa4:	6078      	str	r0, [r7, #4]
 8016fa6:	4608      	mov	r0, r1
 8016fa8:	4611      	mov	r1, r2
 8016faa:	461a      	mov	r2, r3
 8016fac:	4603      	mov	r3, r0
 8016fae:	70fb      	strb	r3, [r7, #3]
 8016fb0:	460b      	mov	r3, r1
 8016fb2:	70bb      	strb	r3, [r7, #2]
 8016fb4:	4613      	mov	r3, r2
 8016fb6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016fb8:	2300      	movs	r3, #0
 8016fba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fbc:	2300      	movs	r3, #0
 8016fbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8016fc6:	78bb      	ldrb	r3, [r7, #2]
 8016fc8:	883a      	ldrh	r2, [r7, #0]
 8016fca:	78f9      	ldrb	r1, [r7, #3]
 8016fcc:	f7f0 f908 	bl	80071e0 <HAL_PCD_EP_Open>
 8016fd0:	4603      	mov	r3, r0
 8016fd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016fd4:	7bfb      	ldrb	r3, [r7, #15]
 8016fd6:	4618      	mov	r0, r3
 8016fd8:	f000 f908 	bl	80171ec <USBD_Get_USB_Status>
 8016fdc:	4603      	mov	r3, r0
 8016fde:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8016fe0:	7bbb      	ldrb	r3, [r7, #14]
}
 8016fe2:	4618      	mov	r0, r3
 8016fe4:	3710      	adds	r7, #16
 8016fe6:	46bd      	mov	sp, r7
 8016fe8:	bd80      	pop	{r7, pc}

08016fea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016fea:	b580      	push	{r7, lr}
 8016fec:	b084      	sub	sp, #16
 8016fee:	af00      	add	r7, sp, #0
 8016ff0:	6078      	str	r0, [r7, #4]
 8016ff2:	460b      	mov	r3, r1
 8016ff4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ff6:	2300      	movs	r3, #0
 8016ff8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016ffa:	2300      	movs	r3, #0
 8016ffc:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8017004:	78fa      	ldrb	r2, [r7, #3]
 8017006:	4611      	mov	r1, r2
 8017008:	4618      	mov	r0, r3
 801700a:	f7f0 f951 	bl	80072b0 <HAL_PCD_EP_Close>
 801700e:	4603      	mov	r3, r0
 8017010:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8017012:	7bfb      	ldrb	r3, [r7, #15]
 8017014:	4618      	mov	r0, r3
 8017016:	f000 f8e9 	bl	80171ec <USBD_Get_USB_Status>
 801701a:	4603      	mov	r3, r0
 801701c:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 801701e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017020:	4618      	mov	r0, r3
 8017022:	3710      	adds	r7, #16
 8017024:	46bd      	mov	sp, r7
 8017026:	bd80      	pop	{r7, pc}

08017028 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017028:	b580      	push	{r7, lr}
 801702a:	b084      	sub	sp, #16
 801702c:	af00      	add	r7, sp, #0
 801702e:	6078      	str	r0, [r7, #4]
 8017030:	460b      	mov	r3, r1
 8017032:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017034:	2300      	movs	r3, #0
 8017036:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017038:	2300      	movs	r3, #0
 801703a:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8017042:	78fa      	ldrb	r2, [r7, #3]
 8017044:	4611      	mov	r1, r2
 8017046:	4618      	mov	r0, r3
 8017048:	f7f0 fa29 	bl	800749e <HAL_PCD_EP_SetStall>
 801704c:	4603      	mov	r3, r0
 801704e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017050:	7bfb      	ldrb	r3, [r7, #15]
 8017052:	4618      	mov	r0, r3
 8017054:	f000 f8ca 	bl	80171ec <USBD_Get_USB_Status>
 8017058:	4603      	mov	r3, r0
 801705a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 801705c:	7bbb      	ldrb	r3, [r7, #14]
}
 801705e:	4618      	mov	r0, r3
 8017060:	3710      	adds	r7, #16
 8017062:	46bd      	mov	sp, r7
 8017064:	bd80      	pop	{r7, pc}

08017066 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017066:	b580      	push	{r7, lr}
 8017068:	b084      	sub	sp, #16
 801706a:	af00      	add	r7, sp, #0
 801706c:	6078      	str	r0, [r7, #4]
 801706e:	460b      	mov	r3, r1
 8017070:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017072:	2300      	movs	r3, #0
 8017074:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017076:	2300      	movs	r3, #0
 8017078:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8017080:	78fa      	ldrb	r2, [r7, #3]
 8017082:	4611      	mov	r1, r2
 8017084:	4618      	mov	r0, r3
 8017086:	f7f0 fa6e 	bl	8007566 <HAL_PCD_EP_ClrStall>
 801708a:	4603      	mov	r3, r0
 801708c:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 801708e:	7bfb      	ldrb	r3, [r7, #15]
 8017090:	4618      	mov	r0, r3
 8017092:	f000 f8ab 	bl	80171ec <USBD_Get_USB_Status>
 8017096:	4603      	mov	r3, r0
 8017098:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 801709a:	7bbb      	ldrb	r3, [r7, #14]
}
 801709c:	4618      	mov	r0, r3
 801709e:	3710      	adds	r7, #16
 80170a0:	46bd      	mov	sp, r7
 80170a2:	bd80      	pop	{r7, pc}

080170a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80170a4:	b480      	push	{r7}
 80170a6:	b085      	sub	sp, #20
 80170a8:	af00      	add	r7, sp, #0
 80170aa:	6078      	str	r0, [r7, #4]
 80170ac:	460b      	mov	r3, r1
 80170ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80170b6:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80170b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80170bc:	2b00      	cmp	r3, #0
 80170be:	da0b      	bge.n	80170d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80170c0:	78fb      	ldrb	r3, [r7, #3]
 80170c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80170c6:	68f9      	ldr	r1, [r7, #12]
 80170c8:	4613      	mov	r3, r2
 80170ca:	00db      	lsls	r3, r3, #3
 80170cc:	1a9b      	subs	r3, r3, r2
 80170ce:	009b      	lsls	r3, r3, #2
 80170d0:	440b      	add	r3, r1
 80170d2:	333e      	adds	r3, #62	; 0x3e
 80170d4:	781b      	ldrb	r3, [r3, #0]
 80170d6:	e00b      	b.n	80170f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80170d8:	78fb      	ldrb	r3, [r7, #3]
 80170da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80170de:	68f9      	ldr	r1, [r7, #12]
 80170e0:	4613      	mov	r3, r2
 80170e2:	00db      	lsls	r3, r3, #3
 80170e4:	1a9b      	subs	r3, r3, r2
 80170e6:	009b      	lsls	r3, r3, #2
 80170e8:	440b      	add	r3, r1
 80170ea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80170ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 80170f0:	4618      	mov	r0, r3
 80170f2:	3714      	adds	r7, #20
 80170f4:	46bd      	mov	sp, r7
 80170f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170fa:	4770      	bx	lr

080170fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b084      	sub	sp, #16
 8017100:	af00      	add	r7, sp, #0
 8017102:	6078      	str	r0, [r7, #4]
 8017104:	460b      	mov	r3, r1
 8017106:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017108:	2300      	movs	r3, #0
 801710a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801710c:	2300      	movs	r3, #0
 801710e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8017116:	78fa      	ldrb	r2, [r7, #3]
 8017118:	4611      	mov	r1, r2
 801711a:	4618      	mov	r0, r3
 801711c:	f7f0 f83b 	bl	8007196 <HAL_PCD_SetAddress>
 8017120:	4603      	mov	r3, r0
 8017122:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8017124:	7bfb      	ldrb	r3, [r7, #15]
 8017126:	4618      	mov	r0, r3
 8017128:	f000 f860 	bl	80171ec <USBD_Get_USB_Status>
 801712c:	4603      	mov	r3, r0
 801712e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8017130:	7bbb      	ldrb	r3, [r7, #14]
}
 8017132:	4618      	mov	r0, r3
 8017134:	3710      	adds	r7, #16
 8017136:	46bd      	mov	sp, r7
 8017138:	bd80      	pop	{r7, pc}

0801713a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801713a:	b580      	push	{r7, lr}
 801713c:	b086      	sub	sp, #24
 801713e:	af00      	add	r7, sp, #0
 8017140:	60f8      	str	r0, [r7, #12]
 8017142:	607a      	str	r2, [r7, #4]
 8017144:	461a      	mov	r2, r3
 8017146:	460b      	mov	r3, r1
 8017148:	72fb      	strb	r3, [r7, #11]
 801714a:	4613      	mov	r3, r2
 801714c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801714e:	2300      	movs	r3, #0
 8017150:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017152:	2300      	movs	r3, #0
 8017154:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801715c:	893b      	ldrh	r3, [r7, #8]
 801715e:	7af9      	ldrb	r1, [r7, #11]
 8017160:	687a      	ldr	r2, [r7, #4]
 8017162:	f7f0 f952 	bl	800740a <HAL_PCD_EP_Transmit>
 8017166:	4603      	mov	r3, r0
 8017168:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 801716a:	7dfb      	ldrb	r3, [r7, #23]
 801716c:	4618      	mov	r0, r3
 801716e:	f000 f83d 	bl	80171ec <USBD_Get_USB_Status>
 8017172:	4603      	mov	r3, r0
 8017174:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8017176:	7dbb      	ldrb	r3, [r7, #22]
}
 8017178:	4618      	mov	r0, r3
 801717a:	3718      	adds	r7, #24
 801717c:	46bd      	mov	sp, r7
 801717e:	bd80      	pop	{r7, pc}

08017180 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8017180:	b580      	push	{r7, lr}
 8017182:	b086      	sub	sp, #24
 8017184:	af00      	add	r7, sp, #0
 8017186:	60f8      	str	r0, [r7, #12]
 8017188:	607a      	str	r2, [r7, #4]
 801718a:	461a      	mov	r2, r3
 801718c:	460b      	mov	r3, r1
 801718e:	72fb      	strb	r3, [r7, #11]
 8017190:	4613      	mov	r3, r2
 8017192:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017194:	2300      	movs	r3, #0
 8017196:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017198:	2300      	movs	r3, #0
 801719a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801719c:	68fb      	ldr	r3, [r7, #12]
 801719e:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80171a2:	893b      	ldrh	r3, [r7, #8]
 80171a4:	7af9      	ldrb	r1, [r7, #11]
 80171a6:	687a      	ldr	r2, [r7, #4]
 80171a8:	f7f0 f8cc 	bl	8007344 <HAL_PCD_EP_Receive>
 80171ac:	4603      	mov	r3, r0
 80171ae:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 80171b0:	7dfb      	ldrb	r3, [r7, #23]
 80171b2:	4618      	mov	r0, r3
 80171b4:	f000 f81a 	bl	80171ec <USBD_Get_USB_Status>
 80171b8:	4603      	mov	r3, r0
 80171ba:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 80171bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80171be:	4618      	mov	r0, r3
 80171c0:	3718      	adds	r7, #24
 80171c2:	46bd      	mov	sp, r7
 80171c4:	bd80      	pop	{r7, pc}

080171c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80171c6:	b580      	push	{r7, lr}
 80171c8:	b082      	sub	sp, #8
 80171ca:	af00      	add	r7, sp, #0
 80171cc:	6078      	str	r0, [r7, #4]
 80171ce:	460b      	mov	r3, r1
 80171d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80171d8:	78fa      	ldrb	r2, [r7, #3]
 80171da:	4611      	mov	r1, r2
 80171dc:	4618      	mov	r0, r3
 80171de:	f7f0 f8fc 	bl	80073da <HAL_PCD_EP_GetRxCount>
 80171e2:	4603      	mov	r3, r0
}
 80171e4:	4618      	mov	r0, r3
 80171e6:	3708      	adds	r7, #8
 80171e8:	46bd      	mov	sp, r7
 80171ea:	bd80      	pop	{r7, pc}

080171ec <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80171ec:	b480      	push	{r7}
 80171ee:	b085      	sub	sp, #20
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	4603      	mov	r3, r0
 80171f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80171f6:	2300      	movs	r3, #0
 80171f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80171fa:	79fb      	ldrb	r3, [r7, #7]
 80171fc:	2b03      	cmp	r3, #3
 80171fe:	d817      	bhi.n	8017230 <USBD_Get_USB_Status+0x44>
 8017200:	a201      	add	r2, pc, #4	; (adr r2, 8017208 <USBD_Get_USB_Status+0x1c>)
 8017202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017206:	bf00      	nop
 8017208:	08017219 	.word	0x08017219
 801720c:	0801721f 	.word	0x0801721f
 8017210:	08017225 	.word	0x08017225
 8017214:	0801722b 	.word	0x0801722b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017218:	2300      	movs	r3, #0
 801721a:	73fb      	strb	r3, [r7, #15]
    break;
 801721c:	e00b      	b.n	8017236 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801721e:	2302      	movs	r3, #2
 8017220:	73fb      	strb	r3, [r7, #15]
    break;
 8017222:	e008      	b.n	8017236 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017224:	2301      	movs	r3, #1
 8017226:	73fb      	strb	r3, [r7, #15]
    break;
 8017228:	e005      	b.n	8017236 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801722a:	2302      	movs	r3, #2
 801722c:	73fb      	strb	r3, [r7, #15]
    break;
 801722e:	e002      	b.n	8017236 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017230:	2302      	movs	r3, #2
 8017232:	73fb      	strb	r3, [r7, #15]
    break;
 8017234:	bf00      	nop
  }
  return usb_status;
 8017236:	7bfb      	ldrb	r3, [r7, #15]
}
 8017238:	4618      	mov	r0, r3
 801723a:	3714      	adds	r7, #20
 801723c:	46bd      	mov	sp, r7
 801723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017242:	4770      	bx	lr

08017244 <__errno>:
 8017244:	4b01      	ldr	r3, [pc, #4]	; (801724c <__errno+0x8>)
 8017246:	6818      	ldr	r0, [r3, #0]
 8017248:	4770      	bx	lr
 801724a:	bf00      	nop
 801724c:	200001d4 	.word	0x200001d4

08017250 <__libc_init_array>:
 8017250:	b570      	push	{r4, r5, r6, lr}
 8017252:	4e0d      	ldr	r6, [pc, #52]	; (8017288 <__libc_init_array+0x38>)
 8017254:	4c0d      	ldr	r4, [pc, #52]	; (801728c <__libc_init_array+0x3c>)
 8017256:	1ba4      	subs	r4, r4, r6
 8017258:	10a4      	asrs	r4, r4, #2
 801725a:	2500      	movs	r5, #0
 801725c:	42a5      	cmp	r5, r4
 801725e:	d109      	bne.n	8017274 <__libc_init_array+0x24>
 8017260:	4e0b      	ldr	r6, [pc, #44]	; (8017290 <__libc_init_array+0x40>)
 8017262:	4c0c      	ldr	r4, [pc, #48]	; (8017294 <__libc_init_array+0x44>)
 8017264:	f000 fc4e 	bl	8017b04 <_init>
 8017268:	1ba4      	subs	r4, r4, r6
 801726a:	10a4      	asrs	r4, r4, #2
 801726c:	2500      	movs	r5, #0
 801726e:	42a5      	cmp	r5, r4
 8017270:	d105      	bne.n	801727e <__libc_init_array+0x2e>
 8017272:	bd70      	pop	{r4, r5, r6, pc}
 8017274:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8017278:	4798      	blx	r3
 801727a:	3501      	adds	r5, #1
 801727c:	e7ee      	b.n	801725c <__libc_init_array+0xc>
 801727e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8017282:	4798      	blx	r3
 8017284:	3501      	adds	r5, #1
 8017286:	e7f2      	b.n	801726e <__libc_init_array+0x1e>
 8017288:	0801be0c 	.word	0x0801be0c
 801728c:	0801be0c 	.word	0x0801be0c
 8017290:	0801be0c 	.word	0x0801be0c
 8017294:	0801be10 	.word	0x0801be10

08017298 <malloc>:
 8017298:	4b02      	ldr	r3, [pc, #8]	; (80172a4 <malloc+0xc>)
 801729a:	4601      	mov	r1, r0
 801729c:	6818      	ldr	r0, [r3, #0]
 801729e:	f000 b87b 	b.w	8017398 <_malloc_r>
 80172a2:	bf00      	nop
 80172a4:	200001d4 	.word	0x200001d4

080172a8 <free>:
 80172a8:	4b02      	ldr	r3, [pc, #8]	; (80172b4 <free+0xc>)
 80172aa:	4601      	mov	r1, r0
 80172ac:	6818      	ldr	r0, [r3, #0]
 80172ae:	f000 b825 	b.w	80172fc <_free_r>
 80172b2:	bf00      	nop
 80172b4:	200001d4 	.word	0x200001d4

080172b8 <memcmp>:
 80172b8:	b530      	push	{r4, r5, lr}
 80172ba:	2400      	movs	r4, #0
 80172bc:	42a2      	cmp	r2, r4
 80172be:	d101      	bne.n	80172c4 <memcmp+0xc>
 80172c0:	2000      	movs	r0, #0
 80172c2:	e007      	b.n	80172d4 <memcmp+0x1c>
 80172c4:	5d03      	ldrb	r3, [r0, r4]
 80172c6:	3401      	adds	r4, #1
 80172c8:	190d      	adds	r5, r1, r4
 80172ca:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80172ce:	42ab      	cmp	r3, r5
 80172d0:	d0f4      	beq.n	80172bc <memcmp+0x4>
 80172d2:	1b58      	subs	r0, r3, r5
 80172d4:	bd30      	pop	{r4, r5, pc}

080172d6 <memcpy>:
 80172d6:	b510      	push	{r4, lr}
 80172d8:	1e43      	subs	r3, r0, #1
 80172da:	440a      	add	r2, r1
 80172dc:	4291      	cmp	r1, r2
 80172de:	d100      	bne.n	80172e2 <memcpy+0xc>
 80172e0:	bd10      	pop	{r4, pc}
 80172e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80172e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80172ea:	e7f7      	b.n	80172dc <memcpy+0x6>

080172ec <memset>:
 80172ec:	4402      	add	r2, r0
 80172ee:	4603      	mov	r3, r0
 80172f0:	4293      	cmp	r3, r2
 80172f2:	d100      	bne.n	80172f6 <memset+0xa>
 80172f4:	4770      	bx	lr
 80172f6:	f803 1b01 	strb.w	r1, [r3], #1
 80172fa:	e7f9      	b.n	80172f0 <memset+0x4>

080172fc <_free_r>:
 80172fc:	b538      	push	{r3, r4, r5, lr}
 80172fe:	4605      	mov	r5, r0
 8017300:	2900      	cmp	r1, #0
 8017302:	d045      	beq.n	8017390 <_free_r+0x94>
 8017304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017308:	1f0c      	subs	r4, r1, #4
 801730a:	2b00      	cmp	r3, #0
 801730c:	bfb8      	it	lt
 801730e:	18e4      	addlt	r4, r4, r3
 8017310:	f000 f8d4 	bl	80174bc <__malloc_lock>
 8017314:	4a1f      	ldr	r2, [pc, #124]	; (8017394 <_free_r+0x98>)
 8017316:	6813      	ldr	r3, [r2, #0]
 8017318:	4610      	mov	r0, r2
 801731a:	b933      	cbnz	r3, 801732a <_free_r+0x2e>
 801731c:	6063      	str	r3, [r4, #4]
 801731e:	6014      	str	r4, [r2, #0]
 8017320:	4628      	mov	r0, r5
 8017322:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017326:	f000 b8ca 	b.w	80174be <__malloc_unlock>
 801732a:	42a3      	cmp	r3, r4
 801732c:	d90c      	bls.n	8017348 <_free_r+0x4c>
 801732e:	6821      	ldr	r1, [r4, #0]
 8017330:	1862      	adds	r2, r4, r1
 8017332:	4293      	cmp	r3, r2
 8017334:	bf04      	itt	eq
 8017336:	681a      	ldreq	r2, [r3, #0]
 8017338:	685b      	ldreq	r3, [r3, #4]
 801733a:	6063      	str	r3, [r4, #4]
 801733c:	bf04      	itt	eq
 801733e:	1852      	addeq	r2, r2, r1
 8017340:	6022      	streq	r2, [r4, #0]
 8017342:	6004      	str	r4, [r0, #0]
 8017344:	e7ec      	b.n	8017320 <_free_r+0x24>
 8017346:	4613      	mov	r3, r2
 8017348:	685a      	ldr	r2, [r3, #4]
 801734a:	b10a      	cbz	r2, 8017350 <_free_r+0x54>
 801734c:	42a2      	cmp	r2, r4
 801734e:	d9fa      	bls.n	8017346 <_free_r+0x4a>
 8017350:	6819      	ldr	r1, [r3, #0]
 8017352:	1858      	adds	r0, r3, r1
 8017354:	42a0      	cmp	r0, r4
 8017356:	d10b      	bne.n	8017370 <_free_r+0x74>
 8017358:	6820      	ldr	r0, [r4, #0]
 801735a:	4401      	add	r1, r0
 801735c:	1858      	adds	r0, r3, r1
 801735e:	4282      	cmp	r2, r0
 8017360:	6019      	str	r1, [r3, #0]
 8017362:	d1dd      	bne.n	8017320 <_free_r+0x24>
 8017364:	6810      	ldr	r0, [r2, #0]
 8017366:	6852      	ldr	r2, [r2, #4]
 8017368:	605a      	str	r2, [r3, #4]
 801736a:	4401      	add	r1, r0
 801736c:	6019      	str	r1, [r3, #0]
 801736e:	e7d7      	b.n	8017320 <_free_r+0x24>
 8017370:	d902      	bls.n	8017378 <_free_r+0x7c>
 8017372:	230c      	movs	r3, #12
 8017374:	602b      	str	r3, [r5, #0]
 8017376:	e7d3      	b.n	8017320 <_free_r+0x24>
 8017378:	6820      	ldr	r0, [r4, #0]
 801737a:	1821      	adds	r1, r4, r0
 801737c:	428a      	cmp	r2, r1
 801737e:	bf04      	itt	eq
 8017380:	6811      	ldreq	r1, [r2, #0]
 8017382:	6852      	ldreq	r2, [r2, #4]
 8017384:	6062      	str	r2, [r4, #4]
 8017386:	bf04      	itt	eq
 8017388:	1809      	addeq	r1, r1, r0
 801738a:	6021      	streq	r1, [r4, #0]
 801738c:	605c      	str	r4, [r3, #4]
 801738e:	e7c7      	b.n	8017320 <_free_r+0x24>
 8017390:	bd38      	pop	{r3, r4, r5, pc}
 8017392:	bf00      	nop
 8017394:	20000ea8 	.word	0x20000ea8

08017398 <_malloc_r>:
 8017398:	b570      	push	{r4, r5, r6, lr}
 801739a:	1ccd      	adds	r5, r1, #3
 801739c:	f025 0503 	bic.w	r5, r5, #3
 80173a0:	3508      	adds	r5, #8
 80173a2:	2d0c      	cmp	r5, #12
 80173a4:	bf38      	it	cc
 80173a6:	250c      	movcc	r5, #12
 80173a8:	2d00      	cmp	r5, #0
 80173aa:	4606      	mov	r6, r0
 80173ac:	db01      	blt.n	80173b2 <_malloc_r+0x1a>
 80173ae:	42a9      	cmp	r1, r5
 80173b0:	d903      	bls.n	80173ba <_malloc_r+0x22>
 80173b2:	230c      	movs	r3, #12
 80173b4:	6033      	str	r3, [r6, #0]
 80173b6:	2000      	movs	r0, #0
 80173b8:	bd70      	pop	{r4, r5, r6, pc}
 80173ba:	f000 f87f 	bl	80174bc <__malloc_lock>
 80173be:	4a21      	ldr	r2, [pc, #132]	; (8017444 <_malloc_r+0xac>)
 80173c0:	6814      	ldr	r4, [r2, #0]
 80173c2:	4621      	mov	r1, r4
 80173c4:	b991      	cbnz	r1, 80173ec <_malloc_r+0x54>
 80173c6:	4c20      	ldr	r4, [pc, #128]	; (8017448 <_malloc_r+0xb0>)
 80173c8:	6823      	ldr	r3, [r4, #0]
 80173ca:	b91b      	cbnz	r3, 80173d4 <_malloc_r+0x3c>
 80173cc:	4630      	mov	r0, r6
 80173ce:	f000 f83d 	bl	801744c <_sbrk_r>
 80173d2:	6020      	str	r0, [r4, #0]
 80173d4:	4629      	mov	r1, r5
 80173d6:	4630      	mov	r0, r6
 80173d8:	f000 f838 	bl	801744c <_sbrk_r>
 80173dc:	1c43      	adds	r3, r0, #1
 80173de:	d124      	bne.n	801742a <_malloc_r+0x92>
 80173e0:	230c      	movs	r3, #12
 80173e2:	6033      	str	r3, [r6, #0]
 80173e4:	4630      	mov	r0, r6
 80173e6:	f000 f86a 	bl	80174be <__malloc_unlock>
 80173ea:	e7e4      	b.n	80173b6 <_malloc_r+0x1e>
 80173ec:	680b      	ldr	r3, [r1, #0]
 80173ee:	1b5b      	subs	r3, r3, r5
 80173f0:	d418      	bmi.n	8017424 <_malloc_r+0x8c>
 80173f2:	2b0b      	cmp	r3, #11
 80173f4:	d90f      	bls.n	8017416 <_malloc_r+0x7e>
 80173f6:	600b      	str	r3, [r1, #0]
 80173f8:	50cd      	str	r5, [r1, r3]
 80173fa:	18cc      	adds	r4, r1, r3
 80173fc:	4630      	mov	r0, r6
 80173fe:	f000 f85e 	bl	80174be <__malloc_unlock>
 8017402:	f104 000b 	add.w	r0, r4, #11
 8017406:	1d23      	adds	r3, r4, #4
 8017408:	f020 0007 	bic.w	r0, r0, #7
 801740c:	1ac3      	subs	r3, r0, r3
 801740e:	d0d3      	beq.n	80173b8 <_malloc_r+0x20>
 8017410:	425a      	negs	r2, r3
 8017412:	50e2      	str	r2, [r4, r3]
 8017414:	e7d0      	b.n	80173b8 <_malloc_r+0x20>
 8017416:	428c      	cmp	r4, r1
 8017418:	684b      	ldr	r3, [r1, #4]
 801741a:	bf16      	itet	ne
 801741c:	6063      	strne	r3, [r4, #4]
 801741e:	6013      	streq	r3, [r2, #0]
 8017420:	460c      	movne	r4, r1
 8017422:	e7eb      	b.n	80173fc <_malloc_r+0x64>
 8017424:	460c      	mov	r4, r1
 8017426:	6849      	ldr	r1, [r1, #4]
 8017428:	e7cc      	b.n	80173c4 <_malloc_r+0x2c>
 801742a:	1cc4      	adds	r4, r0, #3
 801742c:	f024 0403 	bic.w	r4, r4, #3
 8017430:	42a0      	cmp	r0, r4
 8017432:	d005      	beq.n	8017440 <_malloc_r+0xa8>
 8017434:	1a21      	subs	r1, r4, r0
 8017436:	4630      	mov	r0, r6
 8017438:	f000 f808 	bl	801744c <_sbrk_r>
 801743c:	3001      	adds	r0, #1
 801743e:	d0cf      	beq.n	80173e0 <_malloc_r+0x48>
 8017440:	6025      	str	r5, [r4, #0]
 8017442:	e7db      	b.n	80173fc <_malloc_r+0x64>
 8017444:	20000ea8 	.word	0x20000ea8
 8017448:	20000eac 	.word	0x20000eac

0801744c <_sbrk_r>:
 801744c:	b538      	push	{r3, r4, r5, lr}
 801744e:	4c06      	ldr	r4, [pc, #24]	; (8017468 <_sbrk_r+0x1c>)
 8017450:	2300      	movs	r3, #0
 8017452:	4605      	mov	r5, r0
 8017454:	4608      	mov	r0, r1
 8017456:	6023      	str	r3, [r4, #0]
 8017458:	f7ed ffbe 	bl	80053d8 <_sbrk>
 801745c:	1c43      	adds	r3, r0, #1
 801745e:	d102      	bne.n	8017466 <_sbrk_r+0x1a>
 8017460:	6823      	ldr	r3, [r4, #0]
 8017462:	b103      	cbz	r3, 8017466 <_sbrk_r+0x1a>
 8017464:	602b      	str	r3, [r5, #0]
 8017466:	bd38      	pop	{r3, r4, r5, pc}
 8017468:	20002854 	.word	0x20002854

0801746c <siprintf>:
 801746c:	b40e      	push	{r1, r2, r3}
 801746e:	b500      	push	{lr}
 8017470:	b09c      	sub	sp, #112	; 0x70
 8017472:	ab1d      	add	r3, sp, #116	; 0x74
 8017474:	9002      	str	r0, [sp, #8]
 8017476:	9006      	str	r0, [sp, #24]
 8017478:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801747c:	4809      	ldr	r0, [pc, #36]	; (80174a4 <siprintf+0x38>)
 801747e:	9107      	str	r1, [sp, #28]
 8017480:	9104      	str	r1, [sp, #16]
 8017482:	4909      	ldr	r1, [pc, #36]	; (80174a8 <siprintf+0x3c>)
 8017484:	f853 2b04 	ldr.w	r2, [r3], #4
 8017488:	9105      	str	r1, [sp, #20]
 801748a:	6800      	ldr	r0, [r0, #0]
 801748c:	9301      	str	r3, [sp, #4]
 801748e:	a902      	add	r1, sp, #8
 8017490:	f000 f870 	bl	8017574 <_svfiprintf_r>
 8017494:	9b02      	ldr	r3, [sp, #8]
 8017496:	2200      	movs	r2, #0
 8017498:	701a      	strb	r2, [r3, #0]
 801749a:	b01c      	add	sp, #112	; 0x70
 801749c:	f85d eb04 	ldr.w	lr, [sp], #4
 80174a0:	b003      	add	sp, #12
 80174a2:	4770      	bx	lr
 80174a4:	200001d4 	.word	0x200001d4
 80174a8:	ffff0208 	.word	0xffff0208

080174ac <strcpy>:
 80174ac:	4603      	mov	r3, r0
 80174ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80174b2:	f803 2b01 	strb.w	r2, [r3], #1
 80174b6:	2a00      	cmp	r2, #0
 80174b8:	d1f9      	bne.n	80174ae <strcpy+0x2>
 80174ba:	4770      	bx	lr

080174bc <__malloc_lock>:
 80174bc:	4770      	bx	lr

080174be <__malloc_unlock>:
 80174be:	4770      	bx	lr

080174c0 <__ssputs_r>:
 80174c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80174c4:	688e      	ldr	r6, [r1, #8]
 80174c6:	429e      	cmp	r6, r3
 80174c8:	4682      	mov	sl, r0
 80174ca:	460c      	mov	r4, r1
 80174cc:	4690      	mov	r8, r2
 80174ce:	4699      	mov	r9, r3
 80174d0:	d837      	bhi.n	8017542 <__ssputs_r+0x82>
 80174d2:	898a      	ldrh	r2, [r1, #12]
 80174d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80174d8:	d031      	beq.n	801753e <__ssputs_r+0x7e>
 80174da:	6825      	ldr	r5, [r4, #0]
 80174dc:	6909      	ldr	r1, [r1, #16]
 80174de:	1a6f      	subs	r7, r5, r1
 80174e0:	6965      	ldr	r5, [r4, #20]
 80174e2:	2302      	movs	r3, #2
 80174e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80174e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80174ec:	f109 0301 	add.w	r3, r9, #1
 80174f0:	443b      	add	r3, r7
 80174f2:	429d      	cmp	r5, r3
 80174f4:	bf38      	it	cc
 80174f6:	461d      	movcc	r5, r3
 80174f8:	0553      	lsls	r3, r2, #21
 80174fa:	d530      	bpl.n	801755e <__ssputs_r+0x9e>
 80174fc:	4629      	mov	r1, r5
 80174fe:	f7ff ff4b 	bl	8017398 <_malloc_r>
 8017502:	4606      	mov	r6, r0
 8017504:	b950      	cbnz	r0, 801751c <__ssputs_r+0x5c>
 8017506:	230c      	movs	r3, #12
 8017508:	f8ca 3000 	str.w	r3, [sl]
 801750c:	89a3      	ldrh	r3, [r4, #12]
 801750e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017512:	81a3      	strh	r3, [r4, #12]
 8017514:	f04f 30ff 	mov.w	r0, #4294967295
 8017518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801751c:	463a      	mov	r2, r7
 801751e:	6921      	ldr	r1, [r4, #16]
 8017520:	f7ff fed9 	bl	80172d6 <memcpy>
 8017524:	89a3      	ldrh	r3, [r4, #12]
 8017526:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801752a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801752e:	81a3      	strh	r3, [r4, #12]
 8017530:	6126      	str	r6, [r4, #16]
 8017532:	6165      	str	r5, [r4, #20]
 8017534:	443e      	add	r6, r7
 8017536:	1bed      	subs	r5, r5, r7
 8017538:	6026      	str	r6, [r4, #0]
 801753a:	60a5      	str	r5, [r4, #8]
 801753c:	464e      	mov	r6, r9
 801753e:	454e      	cmp	r6, r9
 8017540:	d900      	bls.n	8017544 <__ssputs_r+0x84>
 8017542:	464e      	mov	r6, r9
 8017544:	4632      	mov	r2, r6
 8017546:	4641      	mov	r1, r8
 8017548:	6820      	ldr	r0, [r4, #0]
 801754a:	f000 fa93 	bl	8017a74 <memmove>
 801754e:	68a3      	ldr	r3, [r4, #8]
 8017550:	1b9b      	subs	r3, r3, r6
 8017552:	60a3      	str	r3, [r4, #8]
 8017554:	6823      	ldr	r3, [r4, #0]
 8017556:	441e      	add	r6, r3
 8017558:	6026      	str	r6, [r4, #0]
 801755a:	2000      	movs	r0, #0
 801755c:	e7dc      	b.n	8017518 <__ssputs_r+0x58>
 801755e:	462a      	mov	r2, r5
 8017560:	f000 faa1 	bl	8017aa6 <_realloc_r>
 8017564:	4606      	mov	r6, r0
 8017566:	2800      	cmp	r0, #0
 8017568:	d1e2      	bne.n	8017530 <__ssputs_r+0x70>
 801756a:	6921      	ldr	r1, [r4, #16]
 801756c:	4650      	mov	r0, sl
 801756e:	f7ff fec5 	bl	80172fc <_free_r>
 8017572:	e7c8      	b.n	8017506 <__ssputs_r+0x46>

08017574 <_svfiprintf_r>:
 8017574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017578:	461d      	mov	r5, r3
 801757a:	898b      	ldrh	r3, [r1, #12]
 801757c:	061f      	lsls	r7, r3, #24
 801757e:	b09d      	sub	sp, #116	; 0x74
 8017580:	4680      	mov	r8, r0
 8017582:	460c      	mov	r4, r1
 8017584:	4616      	mov	r6, r2
 8017586:	d50f      	bpl.n	80175a8 <_svfiprintf_r+0x34>
 8017588:	690b      	ldr	r3, [r1, #16]
 801758a:	b96b      	cbnz	r3, 80175a8 <_svfiprintf_r+0x34>
 801758c:	2140      	movs	r1, #64	; 0x40
 801758e:	f7ff ff03 	bl	8017398 <_malloc_r>
 8017592:	6020      	str	r0, [r4, #0]
 8017594:	6120      	str	r0, [r4, #16]
 8017596:	b928      	cbnz	r0, 80175a4 <_svfiprintf_r+0x30>
 8017598:	230c      	movs	r3, #12
 801759a:	f8c8 3000 	str.w	r3, [r8]
 801759e:	f04f 30ff 	mov.w	r0, #4294967295
 80175a2:	e0c8      	b.n	8017736 <_svfiprintf_r+0x1c2>
 80175a4:	2340      	movs	r3, #64	; 0x40
 80175a6:	6163      	str	r3, [r4, #20]
 80175a8:	2300      	movs	r3, #0
 80175aa:	9309      	str	r3, [sp, #36]	; 0x24
 80175ac:	2320      	movs	r3, #32
 80175ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80175b2:	2330      	movs	r3, #48	; 0x30
 80175b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80175b8:	9503      	str	r5, [sp, #12]
 80175ba:	f04f 0b01 	mov.w	fp, #1
 80175be:	4637      	mov	r7, r6
 80175c0:	463d      	mov	r5, r7
 80175c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80175c6:	b10b      	cbz	r3, 80175cc <_svfiprintf_r+0x58>
 80175c8:	2b25      	cmp	r3, #37	; 0x25
 80175ca:	d13e      	bne.n	801764a <_svfiprintf_r+0xd6>
 80175cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80175d0:	d00b      	beq.n	80175ea <_svfiprintf_r+0x76>
 80175d2:	4653      	mov	r3, sl
 80175d4:	4632      	mov	r2, r6
 80175d6:	4621      	mov	r1, r4
 80175d8:	4640      	mov	r0, r8
 80175da:	f7ff ff71 	bl	80174c0 <__ssputs_r>
 80175de:	3001      	adds	r0, #1
 80175e0:	f000 80a4 	beq.w	801772c <_svfiprintf_r+0x1b8>
 80175e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80175e6:	4453      	add	r3, sl
 80175e8:	9309      	str	r3, [sp, #36]	; 0x24
 80175ea:	783b      	ldrb	r3, [r7, #0]
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	f000 809d 	beq.w	801772c <_svfiprintf_r+0x1b8>
 80175f2:	2300      	movs	r3, #0
 80175f4:	f04f 32ff 	mov.w	r2, #4294967295
 80175f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80175fc:	9304      	str	r3, [sp, #16]
 80175fe:	9307      	str	r3, [sp, #28]
 8017600:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017604:	931a      	str	r3, [sp, #104]	; 0x68
 8017606:	462f      	mov	r7, r5
 8017608:	2205      	movs	r2, #5
 801760a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801760e:	4850      	ldr	r0, [pc, #320]	; (8017750 <_svfiprintf_r+0x1dc>)
 8017610:	f7e8 fdee 	bl	80001f0 <memchr>
 8017614:	9b04      	ldr	r3, [sp, #16]
 8017616:	b9d0      	cbnz	r0, 801764e <_svfiprintf_r+0xda>
 8017618:	06d9      	lsls	r1, r3, #27
 801761a:	bf44      	itt	mi
 801761c:	2220      	movmi	r2, #32
 801761e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017622:	071a      	lsls	r2, r3, #28
 8017624:	bf44      	itt	mi
 8017626:	222b      	movmi	r2, #43	; 0x2b
 8017628:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801762c:	782a      	ldrb	r2, [r5, #0]
 801762e:	2a2a      	cmp	r2, #42	; 0x2a
 8017630:	d015      	beq.n	801765e <_svfiprintf_r+0xea>
 8017632:	9a07      	ldr	r2, [sp, #28]
 8017634:	462f      	mov	r7, r5
 8017636:	2000      	movs	r0, #0
 8017638:	250a      	movs	r5, #10
 801763a:	4639      	mov	r1, r7
 801763c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017640:	3b30      	subs	r3, #48	; 0x30
 8017642:	2b09      	cmp	r3, #9
 8017644:	d94d      	bls.n	80176e2 <_svfiprintf_r+0x16e>
 8017646:	b1b8      	cbz	r0, 8017678 <_svfiprintf_r+0x104>
 8017648:	e00f      	b.n	801766a <_svfiprintf_r+0xf6>
 801764a:	462f      	mov	r7, r5
 801764c:	e7b8      	b.n	80175c0 <_svfiprintf_r+0x4c>
 801764e:	4a40      	ldr	r2, [pc, #256]	; (8017750 <_svfiprintf_r+0x1dc>)
 8017650:	1a80      	subs	r0, r0, r2
 8017652:	fa0b f000 	lsl.w	r0, fp, r0
 8017656:	4318      	orrs	r0, r3
 8017658:	9004      	str	r0, [sp, #16]
 801765a:	463d      	mov	r5, r7
 801765c:	e7d3      	b.n	8017606 <_svfiprintf_r+0x92>
 801765e:	9a03      	ldr	r2, [sp, #12]
 8017660:	1d11      	adds	r1, r2, #4
 8017662:	6812      	ldr	r2, [r2, #0]
 8017664:	9103      	str	r1, [sp, #12]
 8017666:	2a00      	cmp	r2, #0
 8017668:	db01      	blt.n	801766e <_svfiprintf_r+0xfa>
 801766a:	9207      	str	r2, [sp, #28]
 801766c:	e004      	b.n	8017678 <_svfiprintf_r+0x104>
 801766e:	4252      	negs	r2, r2
 8017670:	f043 0302 	orr.w	r3, r3, #2
 8017674:	9207      	str	r2, [sp, #28]
 8017676:	9304      	str	r3, [sp, #16]
 8017678:	783b      	ldrb	r3, [r7, #0]
 801767a:	2b2e      	cmp	r3, #46	; 0x2e
 801767c:	d10c      	bne.n	8017698 <_svfiprintf_r+0x124>
 801767e:	787b      	ldrb	r3, [r7, #1]
 8017680:	2b2a      	cmp	r3, #42	; 0x2a
 8017682:	d133      	bne.n	80176ec <_svfiprintf_r+0x178>
 8017684:	9b03      	ldr	r3, [sp, #12]
 8017686:	1d1a      	adds	r2, r3, #4
 8017688:	681b      	ldr	r3, [r3, #0]
 801768a:	9203      	str	r2, [sp, #12]
 801768c:	2b00      	cmp	r3, #0
 801768e:	bfb8      	it	lt
 8017690:	f04f 33ff 	movlt.w	r3, #4294967295
 8017694:	3702      	adds	r7, #2
 8017696:	9305      	str	r3, [sp, #20]
 8017698:	4d2e      	ldr	r5, [pc, #184]	; (8017754 <_svfiprintf_r+0x1e0>)
 801769a:	7839      	ldrb	r1, [r7, #0]
 801769c:	2203      	movs	r2, #3
 801769e:	4628      	mov	r0, r5
 80176a0:	f7e8 fda6 	bl	80001f0 <memchr>
 80176a4:	b138      	cbz	r0, 80176b6 <_svfiprintf_r+0x142>
 80176a6:	2340      	movs	r3, #64	; 0x40
 80176a8:	1b40      	subs	r0, r0, r5
 80176aa:	fa03 f000 	lsl.w	r0, r3, r0
 80176ae:	9b04      	ldr	r3, [sp, #16]
 80176b0:	4303      	orrs	r3, r0
 80176b2:	3701      	adds	r7, #1
 80176b4:	9304      	str	r3, [sp, #16]
 80176b6:	7839      	ldrb	r1, [r7, #0]
 80176b8:	4827      	ldr	r0, [pc, #156]	; (8017758 <_svfiprintf_r+0x1e4>)
 80176ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80176be:	2206      	movs	r2, #6
 80176c0:	1c7e      	adds	r6, r7, #1
 80176c2:	f7e8 fd95 	bl	80001f0 <memchr>
 80176c6:	2800      	cmp	r0, #0
 80176c8:	d038      	beq.n	801773c <_svfiprintf_r+0x1c8>
 80176ca:	4b24      	ldr	r3, [pc, #144]	; (801775c <_svfiprintf_r+0x1e8>)
 80176cc:	bb13      	cbnz	r3, 8017714 <_svfiprintf_r+0x1a0>
 80176ce:	9b03      	ldr	r3, [sp, #12]
 80176d0:	3307      	adds	r3, #7
 80176d2:	f023 0307 	bic.w	r3, r3, #7
 80176d6:	3308      	adds	r3, #8
 80176d8:	9303      	str	r3, [sp, #12]
 80176da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176dc:	444b      	add	r3, r9
 80176de:	9309      	str	r3, [sp, #36]	; 0x24
 80176e0:	e76d      	b.n	80175be <_svfiprintf_r+0x4a>
 80176e2:	fb05 3202 	mla	r2, r5, r2, r3
 80176e6:	2001      	movs	r0, #1
 80176e8:	460f      	mov	r7, r1
 80176ea:	e7a6      	b.n	801763a <_svfiprintf_r+0xc6>
 80176ec:	2300      	movs	r3, #0
 80176ee:	3701      	adds	r7, #1
 80176f0:	9305      	str	r3, [sp, #20]
 80176f2:	4619      	mov	r1, r3
 80176f4:	250a      	movs	r5, #10
 80176f6:	4638      	mov	r0, r7
 80176f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80176fc:	3a30      	subs	r2, #48	; 0x30
 80176fe:	2a09      	cmp	r2, #9
 8017700:	d903      	bls.n	801770a <_svfiprintf_r+0x196>
 8017702:	2b00      	cmp	r3, #0
 8017704:	d0c8      	beq.n	8017698 <_svfiprintf_r+0x124>
 8017706:	9105      	str	r1, [sp, #20]
 8017708:	e7c6      	b.n	8017698 <_svfiprintf_r+0x124>
 801770a:	fb05 2101 	mla	r1, r5, r1, r2
 801770e:	2301      	movs	r3, #1
 8017710:	4607      	mov	r7, r0
 8017712:	e7f0      	b.n	80176f6 <_svfiprintf_r+0x182>
 8017714:	ab03      	add	r3, sp, #12
 8017716:	9300      	str	r3, [sp, #0]
 8017718:	4622      	mov	r2, r4
 801771a:	4b11      	ldr	r3, [pc, #68]	; (8017760 <_svfiprintf_r+0x1ec>)
 801771c:	a904      	add	r1, sp, #16
 801771e:	4640      	mov	r0, r8
 8017720:	f3af 8000 	nop.w
 8017724:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017728:	4681      	mov	r9, r0
 801772a:	d1d6      	bne.n	80176da <_svfiprintf_r+0x166>
 801772c:	89a3      	ldrh	r3, [r4, #12]
 801772e:	065b      	lsls	r3, r3, #25
 8017730:	f53f af35 	bmi.w	801759e <_svfiprintf_r+0x2a>
 8017734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017736:	b01d      	add	sp, #116	; 0x74
 8017738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801773c:	ab03      	add	r3, sp, #12
 801773e:	9300      	str	r3, [sp, #0]
 8017740:	4622      	mov	r2, r4
 8017742:	4b07      	ldr	r3, [pc, #28]	; (8017760 <_svfiprintf_r+0x1ec>)
 8017744:	a904      	add	r1, sp, #16
 8017746:	4640      	mov	r0, r8
 8017748:	f000 f882 	bl	8017850 <_printf_i>
 801774c:	e7ea      	b.n	8017724 <_svfiprintf_r+0x1b0>
 801774e:	bf00      	nop
 8017750:	0801bdd0 	.word	0x0801bdd0
 8017754:	0801bdd6 	.word	0x0801bdd6
 8017758:	0801bdda 	.word	0x0801bdda
 801775c:	00000000 	.word	0x00000000
 8017760:	080174c1 	.word	0x080174c1

08017764 <_printf_common>:
 8017764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017768:	4691      	mov	r9, r2
 801776a:	461f      	mov	r7, r3
 801776c:	688a      	ldr	r2, [r1, #8]
 801776e:	690b      	ldr	r3, [r1, #16]
 8017770:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017774:	4293      	cmp	r3, r2
 8017776:	bfb8      	it	lt
 8017778:	4613      	movlt	r3, r2
 801777a:	f8c9 3000 	str.w	r3, [r9]
 801777e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017782:	4606      	mov	r6, r0
 8017784:	460c      	mov	r4, r1
 8017786:	b112      	cbz	r2, 801778e <_printf_common+0x2a>
 8017788:	3301      	adds	r3, #1
 801778a:	f8c9 3000 	str.w	r3, [r9]
 801778e:	6823      	ldr	r3, [r4, #0]
 8017790:	0699      	lsls	r1, r3, #26
 8017792:	bf42      	ittt	mi
 8017794:	f8d9 3000 	ldrmi.w	r3, [r9]
 8017798:	3302      	addmi	r3, #2
 801779a:	f8c9 3000 	strmi.w	r3, [r9]
 801779e:	6825      	ldr	r5, [r4, #0]
 80177a0:	f015 0506 	ands.w	r5, r5, #6
 80177a4:	d107      	bne.n	80177b6 <_printf_common+0x52>
 80177a6:	f104 0a19 	add.w	sl, r4, #25
 80177aa:	68e3      	ldr	r3, [r4, #12]
 80177ac:	f8d9 2000 	ldr.w	r2, [r9]
 80177b0:	1a9b      	subs	r3, r3, r2
 80177b2:	42ab      	cmp	r3, r5
 80177b4:	dc28      	bgt.n	8017808 <_printf_common+0xa4>
 80177b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80177ba:	6822      	ldr	r2, [r4, #0]
 80177bc:	3300      	adds	r3, #0
 80177be:	bf18      	it	ne
 80177c0:	2301      	movne	r3, #1
 80177c2:	0692      	lsls	r2, r2, #26
 80177c4:	d42d      	bmi.n	8017822 <_printf_common+0xbe>
 80177c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80177ca:	4639      	mov	r1, r7
 80177cc:	4630      	mov	r0, r6
 80177ce:	47c0      	blx	r8
 80177d0:	3001      	adds	r0, #1
 80177d2:	d020      	beq.n	8017816 <_printf_common+0xb2>
 80177d4:	6823      	ldr	r3, [r4, #0]
 80177d6:	68e5      	ldr	r5, [r4, #12]
 80177d8:	f8d9 2000 	ldr.w	r2, [r9]
 80177dc:	f003 0306 	and.w	r3, r3, #6
 80177e0:	2b04      	cmp	r3, #4
 80177e2:	bf08      	it	eq
 80177e4:	1aad      	subeq	r5, r5, r2
 80177e6:	68a3      	ldr	r3, [r4, #8]
 80177e8:	6922      	ldr	r2, [r4, #16]
 80177ea:	bf0c      	ite	eq
 80177ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80177f0:	2500      	movne	r5, #0
 80177f2:	4293      	cmp	r3, r2
 80177f4:	bfc4      	itt	gt
 80177f6:	1a9b      	subgt	r3, r3, r2
 80177f8:	18ed      	addgt	r5, r5, r3
 80177fa:	f04f 0900 	mov.w	r9, #0
 80177fe:	341a      	adds	r4, #26
 8017800:	454d      	cmp	r5, r9
 8017802:	d11a      	bne.n	801783a <_printf_common+0xd6>
 8017804:	2000      	movs	r0, #0
 8017806:	e008      	b.n	801781a <_printf_common+0xb6>
 8017808:	2301      	movs	r3, #1
 801780a:	4652      	mov	r2, sl
 801780c:	4639      	mov	r1, r7
 801780e:	4630      	mov	r0, r6
 8017810:	47c0      	blx	r8
 8017812:	3001      	adds	r0, #1
 8017814:	d103      	bne.n	801781e <_printf_common+0xba>
 8017816:	f04f 30ff 	mov.w	r0, #4294967295
 801781a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801781e:	3501      	adds	r5, #1
 8017820:	e7c3      	b.n	80177aa <_printf_common+0x46>
 8017822:	18e1      	adds	r1, r4, r3
 8017824:	1c5a      	adds	r2, r3, #1
 8017826:	2030      	movs	r0, #48	; 0x30
 8017828:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801782c:	4422      	add	r2, r4
 801782e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017832:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017836:	3302      	adds	r3, #2
 8017838:	e7c5      	b.n	80177c6 <_printf_common+0x62>
 801783a:	2301      	movs	r3, #1
 801783c:	4622      	mov	r2, r4
 801783e:	4639      	mov	r1, r7
 8017840:	4630      	mov	r0, r6
 8017842:	47c0      	blx	r8
 8017844:	3001      	adds	r0, #1
 8017846:	d0e6      	beq.n	8017816 <_printf_common+0xb2>
 8017848:	f109 0901 	add.w	r9, r9, #1
 801784c:	e7d8      	b.n	8017800 <_printf_common+0x9c>
	...

08017850 <_printf_i>:
 8017850:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017854:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8017858:	460c      	mov	r4, r1
 801785a:	7e09      	ldrb	r1, [r1, #24]
 801785c:	b085      	sub	sp, #20
 801785e:	296e      	cmp	r1, #110	; 0x6e
 8017860:	4617      	mov	r7, r2
 8017862:	4606      	mov	r6, r0
 8017864:	4698      	mov	r8, r3
 8017866:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017868:	f000 80b3 	beq.w	80179d2 <_printf_i+0x182>
 801786c:	d822      	bhi.n	80178b4 <_printf_i+0x64>
 801786e:	2963      	cmp	r1, #99	; 0x63
 8017870:	d036      	beq.n	80178e0 <_printf_i+0x90>
 8017872:	d80a      	bhi.n	801788a <_printf_i+0x3a>
 8017874:	2900      	cmp	r1, #0
 8017876:	f000 80b9 	beq.w	80179ec <_printf_i+0x19c>
 801787a:	2958      	cmp	r1, #88	; 0x58
 801787c:	f000 8083 	beq.w	8017986 <_printf_i+0x136>
 8017880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017884:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8017888:	e032      	b.n	80178f0 <_printf_i+0xa0>
 801788a:	2964      	cmp	r1, #100	; 0x64
 801788c:	d001      	beq.n	8017892 <_printf_i+0x42>
 801788e:	2969      	cmp	r1, #105	; 0x69
 8017890:	d1f6      	bne.n	8017880 <_printf_i+0x30>
 8017892:	6820      	ldr	r0, [r4, #0]
 8017894:	6813      	ldr	r3, [r2, #0]
 8017896:	0605      	lsls	r5, r0, #24
 8017898:	f103 0104 	add.w	r1, r3, #4
 801789c:	d52a      	bpl.n	80178f4 <_printf_i+0xa4>
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	6011      	str	r1, [r2, #0]
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	da03      	bge.n	80178ae <_printf_i+0x5e>
 80178a6:	222d      	movs	r2, #45	; 0x2d
 80178a8:	425b      	negs	r3, r3
 80178aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80178ae:	486f      	ldr	r0, [pc, #444]	; (8017a6c <_printf_i+0x21c>)
 80178b0:	220a      	movs	r2, #10
 80178b2:	e039      	b.n	8017928 <_printf_i+0xd8>
 80178b4:	2973      	cmp	r1, #115	; 0x73
 80178b6:	f000 809d 	beq.w	80179f4 <_printf_i+0x1a4>
 80178ba:	d808      	bhi.n	80178ce <_printf_i+0x7e>
 80178bc:	296f      	cmp	r1, #111	; 0x6f
 80178be:	d020      	beq.n	8017902 <_printf_i+0xb2>
 80178c0:	2970      	cmp	r1, #112	; 0x70
 80178c2:	d1dd      	bne.n	8017880 <_printf_i+0x30>
 80178c4:	6823      	ldr	r3, [r4, #0]
 80178c6:	f043 0320 	orr.w	r3, r3, #32
 80178ca:	6023      	str	r3, [r4, #0]
 80178cc:	e003      	b.n	80178d6 <_printf_i+0x86>
 80178ce:	2975      	cmp	r1, #117	; 0x75
 80178d0:	d017      	beq.n	8017902 <_printf_i+0xb2>
 80178d2:	2978      	cmp	r1, #120	; 0x78
 80178d4:	d1d4      	bne.n	8017880 <_printf_i+0x30>
 80178d6:	2378      	movs	r3, #120	; 0x78
 80178d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80178dc:	4864      	ldr	r0, [pc, #400]	; (8017a70 <_printf_i+0x220>)
 80178de:	e055      	b.n	801798c <_printf_i+0x13c>
 80178e0:	6813      	ldr	r3, [r2, #0]
 80178e2:	1d19      	adds	r1, r3, #4
 80178e4:	681b      	ldr	r3, [r3, #0]
 80178e6:	6011      	str	r1, [r2, #0]
 80178e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80178ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80178f0:	2301      	movs	r3, #1
 80178f2:	e08c      	b.n	8017a0e <_printf_i+0x1be>
 80178f4:	681b      	ldr	r3, [r3, #0]
 80178f6:	6011      	str	r1, [r2, #0]
 80178f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80178fc:	bf18      	it	ne
 80178fe:	b21b      	sxthne	r3, r3
 8017900:	e7cf      	b.n	80178a2 <_printf_i+0x52>
 8017902:	6813      	ldr	r3, [r2, #0]
 8017904:	6825      	ldr	r5, [r4, #0]
 8017906:	1d18      	adds	r0, r3, #4
 8017908:	6010      	str	r0, [r2, #0]
 801790a:	0628      	lsls	r0, r5, #24
 801790c:	d501      	bpl.n	8017912 <_printf_i+0xc2>
 801790e:	681b      	ldr	r3, [r3, #0]
 8017910:	e002      	b.n	8017918 <_printf_i+0xc8>
 8017912:	0668      	lsls	r0, r5, #25
 8017914:	d5fb      	bpl.n	801790e <_printf_i+0xbe>
 8017916:	881b      	ldrh	r3, [r3, #0]
 8017918:	4854      	ldr	r0, [pc, #336]	; (8017a6c <_printf_i+0x21c>)
 801791a:	296f      	cmp	r1, #111	; 0x6f
 801791c:	bf14      	ite	ne
 801791e:	220a      	movne	r2, #10
 8017920:	2208      	moveq	r2, #8
 8017922:	2100      	movs	r1, #0
 8017924:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017928:	6865      	ldr	r5, [r4, #4]
 801792a:	60a5      	str	r5, [r4, #8]
 801792c:	2d00      	cmp	r5, #0
 801792e:	f2c0 8095 	blt.w	8017a5c <_printf_i+0x20c>
 8017932:	6821      	ldr	r1, [r4, #0]
 8017934:	f021 0104 	bic.w	r1, r1, #4
 8017938:	6021      	str	r1, [r4, #0]
 801793a:	2b00      	cmp	r3, #0
 801793c:	d13d      	bne.n	80179ba <_printf_i+0x16a>
 801793e:	2d00      	cmp	r5, #0
 8017940:	f040 808e 	bne.w	8017a60 <_printf_i+0x210>
 8017944:	4665      	mov	r5, ip
 8017946:	2a08      	cmp	r2, #8
 8017948:	d10b      	bne.n	8017962 <_printf_i+0x112>
 801794a:	6823      	ldr	r3, [r4, #0]
 801794c:	07db      	lsls	r3, r3, #31
 801794e:	d508      	bpl.n	8017962 <_printf_i+0x112>
 8017950:	6923      	ldr	r3, [r4, #16]
 8017952:	6862      	ldr	r2, [r4, #4]
 8017954:	429a      	cmp	r2, r3
 8017956:	bfde      	ittt	le
 8017958:	2330      	movle	r3, #48	; 0x30
 801795a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801795e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8017962:	ebac 0305 	sub.w	r3, ip, r5
 8017966:	6123      	str	r3, [r4, #16]
 8017968:	f8cd 8000 	str.w	r8, [sp]
 801796c:	463b      	mov	r3, r7
 801796e:	aa03      	add	r2, sp, #12
 8017970:	4621      	mov	r1, r4
 8017972:	4630      	mov	r0, r6
 8017974:	f7ff fef6 	bl	8017764 <_printf_common>
 8017978:	3001      	adds	r0, #1
 801797a:	d14d      	bne.n	8017a18 <_printf_i+0x1c8>
 801797c:	f04f 30ff 	mov.w	r0, #4294967295
 8017980:	b005      	add	sp, #20
 8017982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017986:	4839      	ldr	r0, [pc, #228]	; (8017a6c <_printf_i+0x21c>)
 8017988:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801798c:	6813      	ldr	r3, [r2, #0]
 801798e:	6821      	ldr	r1, [r4, #0]
 8017990:	1d1d      	adds	r5, r3, #4
 8017992:	681b      	ldr	r3, [r3, #0]
 8017994:	6015      	str	r5, [r2, #0]
 8017996:	060a      	lsls	r2, r1, #24
 8017998:	d50b      	bpl.n	80179b2 <_printf_i+0x162>
 801799a:	07ca      	lsls	r2, r1, #31
 801799c:	bf44      	itt	mi
 801799e:	f041 0120 	orrmi.w	r1, r1, #32
 80179a2:	6021      	strmi	r1, [r4, #0]
 80179a4:	b91b      	cbnz	r3, 80179ae <_printf_i+0x15e>
 80179a6:	6822      	ldr	r2, [r4, #0]
 80179a8:	f022 0220 	bic.w	r2, r2, #32
 80179ac:	6022      	str	r2, [r4, #0]
 80179ae:	2210      	movs	r2, #16
 80179b0:	e7b7      	b.n	8017922 <_printf_i+0xd2>
 80179b2:	064d      	lsls	r5, r1, #25
 80179b4:	bf48      	it	mi
 80179b6:	b29b      	uxthmi	r3, r3
 80179b8:	e7ef      	b.n	801799a <_printf_i+0x14a>
 80179ba:	4665      	mov	r5, ip
 80179bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80179c0:	fb02 3311 	mls	r3, r2, r1, r3
 80179c4:	5cc3      	ldrb	r3, [r0, r3]
 80179c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80179ca:	460b      	mov	r3, r1
 80179cc:	2900      	cmp	r1, #0
 80179ce:	d1f5      	bne.n	80179bc <_printf_i+0x16c>
 80179d0:	e7b9      	b.n	8017946 <_printf_i+0xf6>
 80179d2:	6813      	ldr	r3, [r2, #0]
 80179d4:	6825      	ldr	r5, [r4, #0]
 80179d6:	6961      	ldr	r1, [r4, #20]
 80179d8:	1d18      	adds	r0, r3, #4
 80179da:	6010      	str	r0, [r2, #0]
 80179dc:	0628      	lsls	r0, r5, #24
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	d501      	bpl.n	80179e6 <_printf_i+0x196>
 80179e2:	6019      	str	r1, [r3, #0]
 80179e4:	e002      	b.n	80179ec <_printf_i+0x19c>
 80179e6:	066a      	lsls	r2, r5, #25
 80179e8:	d5fb      	bpl.n	80179e2 <_printf_i+0x192>
 80179ea:	8019      	strh	r1, [r3, #0]
 80179ec:	2300      	movs	r3, #0
 80179ee:	6123      	str	r3, [r4, #16]
 80179f0:	4665      	mov	r5, ip
 80179f2:	e7b9      	b.n	8017968 <_printf_i+0x118>
 80179f4:	6813      	ldr	r3, [r2, #0]
 80179f6:	1d19      	adds	r1, r3, #4
 80179f8:	6011      	str	r1, [r2, #0]
 80179fa:	681d      	ldr	r5, [r3, #0]
 80179fc:	6862      	ldr	r2, [r4, #4]
 80179fe:	2100      	movs	r1, #0
 8017a00:	4628      	mov	r0, r5
 8017a02:	f7e8 fbf5 	bl	80001f0 <memchr>
 8017a06:	b108      	cbz	r0, 8017a0c <_printf_i+0x1bc>
 8017a08:	1b40      	subs	r0, r0, r5
 8017a0a:	6060      	str	r0, [r4, #4]
 8017a0c:	6863      	ldr	r3, [r4, #4]
 8017a0e:	6123      	str	r3, [r4, #16]
 8017a10:	2300      	movs	r3, #0
 8017a12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017a16:	e7a7      	b.n	8017968 <_printf_i+0x118>
 8017a18:	6923      	ldr	r3, [r4, #16]
 8017a1a:	462a      	mov	r2, r5
 8017a1c:	4639      	mov	r1, r7
 8017a1e:	4630      	mov	r0, r6
 8017a20:	47c0      	blx	r8
 8017a22:	3001      	adds	r0, #1
 8017a24:	d0aa      	beq.n	801797c <_printf_i+0x12c>
 8017a26:	6823      	ldr	r3, [r4, #0]
 8017a28:	079b      	lsls	r3, r3, #30
 8017a2a:	d413      	bmi.n	8017a54 <_printf_i+0x204>
 8017a2c:	68e0      	ldr	r0, [r4, #12]
 8017a2e:	9b03      	ldr	r3, [sp, #12]
 8017a30:	4298      	cmp	r0, r3
 8017a32:	bfb8      	it	lt
 8017a34:	4618      	movlt	r0, r3
 8017a36:	e7a3      	b.n	8017980 <_printf_i+0x130>
 8017a38:	2301      	movs	r3, #1
 8017a3a:	464a      	mov	r2, r9
 8017a3c:	4639      	mov	r1, r7
 8017a3e:	4630      	mov	r0, r6
 8017a40:	47c0      	blx	r8
 8017a42:	3001      	adds	r0, #1
 8017a44:	d09a      	beq.n	801797c <_printf_i+0x12c>
 8017a46:	3501      	adds	r5, #1
 8017a48:	68e3      	ldr	r3, [r4, #12]
 8017a4a:	9a03      	ldr	r2, [sp, #12]
 8017a4c:	1a9b      	subs	r3, r3, r2
 8017a4e:	42ab      	cmp	r3, r5
 8017a50:	dcf2      	bgt.n	8017a38 <_printf_i+0x1e8>
 8017a52:	e7eb      	b.n	8017a2c <_printf_i+0x1dc>
 8017a54:	2500      	movs	r5, #0
 8017a56:	f104 0919 	add.w	r9, r4, #25
 8017a5a:	e7f5      	b.n	8017a48 <_printf_i+0x1f8>
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	d1ac      	bne.n	80179ba <_printf_i+0x16a>
 8017a60:	7803      	ldrb	r3, [r0, #0]
 8017a62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017a66:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017a6a:	e76c      	b.n	8017946 <_printf_i+0xf6>
 8017a6c:	0801bde1 	.word	0x0801bde1
 8017a70:	0801bdf2 	.word	0x0801bdf2

08017a74 <memmove>:
 8017a74:	4288      	cmp	r0, r1
 8017a76:	b510      	push	{r4, lr}
 8017a78:	eb01 0302 	add.w	r3, r1, r2
 8017a7c:	d807      	bhi.n	8017a8e <memmove+0x1a>
 8017a7e:	1e42      	subs	r2, r0, #1
 8017a80:	4299      	cmp	r1, r3
 8017a82:	d00a      	beq.n	8017a9a <memmove+0x26>
 8017a84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017a88:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017a8c:	e7f8      	b.n	8017a80 <memmove+0xc>
 8017a8e:	4283      	cmp	r3, r0
 8017a90:	d9f5      	bls.n	8017a7e <memmove+0xa>
 8017a92:	1881      	adds	r1, r0, r2
 8017a94:	1ad2      	subs	r2, r2, r3
 8017a96:	42d3      	cmn	r3, r2
 8017a98:	d100      	bne.n	8017a9c <memmove+0x28>
 8017a9a:	bd10      	pop	{r4, pc}
 8017a9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017aa0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017aa4:	e7f7      	b.n	8017a96 <memmove+0x22>

08017aa6 <_realloc_r>:
 8017aa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017aa8:	4607      	mov	r7, r0
 8017aaa:	4614      	mov	r4, r2
 8017aac:	460e      	mov	r6, r1
 8017aae:	b921      	cbnz	r1, 8017aba <_realloc_r+0x14>
 8017ab0:	4611      	mov	r1, r2
 8017ab2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017ab6:	f7ff bc6f 	b.w	8017398 <_malloc_r>
 8017aba:	b922      	cbnz	r2, 8017ac6 <_realloc_r+0x20>
 8017abc:	f7ff fc1e 	bl	80172fc <_free_r>
 8017ac0:	4625      	mov	r5, r4
 8017ac2:	4628      	mov	r0, r5
 8017ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ac6:	f000 f814 	bl	8017af2 <_malloc_usable_size_r>
 8017aca:	42a0      	cmp	r0, r4
 8017acc:	d20f      	bcs.n	8017aee <_realloc_r+0x48>
 8017ace:	4621      	mov	r1, r4
 8017ad0:	4638      	mov	r0, r7
 8017ad2:	f7ff fc61 	bl	8017398 <_malloc_r>
 8017ad6:	4605      	mov	r5, r0
 8017ad8:	2800      	cmp	r0, #0
 8017ada:	d0f2      	beq.n	8017ac2 <_realloc_r+0x1c>
 8017adc:	4631      	mov	r1, r6
 8017ade:	4622      	mov	r2, r4
 8017ae0:	f7ff fbf9 	bl	80172d6 <memcpy>
 8017ae4:	4631      	mov	r1, r6
 8017ae6:	4638      	mov	r0, r7
 8017ae8:	f7ff fc08 	bl	80172fc <_free_r>
 8017aec:	e7e9      	b.n	8017ac2 <_realloc_r+0x1c>
 8017aee:	4635      	mov	r5, r6
 8017af0:	e7e7      	b.n	8017ac2 <_realloc_r+0x1c>

08017af2 <_malloc_usable_size_r>:
 8017af2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017af6:	1f18      	subs	r0, r3, #4
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	bfbc      	itt	lt
 8017afc:	580b      	ldrlt	r3, [r1, r0]
 8017afe:	18c0      	addlt	r0, r0, r3
 8017b00:	4770      	bx	lr
	...

08017b04 <_init>:
 8017b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b06:	bf00      	nop
 8017b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017b0a:	bc08      	pop	{r3}
 8017b0c:	469e      	mov	lr, r3
 8017b0e:	4770      	bx	lr

08017b10 <_fini>:
 8017b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b12:	bf00      	nop
 8017b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017b16:	bc08      	pop	{r3}
 8017b18:	469e      	mov	lr, r3
 8017b1a:	4770      	bx	lr
