\hypertarget{structdwcotg__hc__regs__t}{}\doxysection{dwcotg\+\_\+hc\+\_\+regs\+\_\+t Struct Reference}
\label{structdwcotg__hc__regs__t}\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}


{\ttfamily \#include $<$dwcotg\+\_\+regs.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_a59d9a28237e4c755e0390230f5b5273a}{hcchar}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_a4a5cb90b10ff83a2b35846980f3a7f37}{hcsplt}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_a4acd0d01bc58562efafd3dd5c861a771}{hcint}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_a33f746a0f1204575efdc75c2d395791f}{hcintmsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_a1da7159f0e18a109ef7adb4df079644f}{hctsiz}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_acfb16847757e3bbb0198a869d9d53e13}{hcdma}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_a497692d80c6d3ff938af71c6c0975bd0}{reserved}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__hc__regs__t_ac3099098931a5254a45fd661c705e654}{hcdmab}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Host Channel Specific Registers. {\itshape 500h-\/5\+FCh} 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{structdwcotg__hc__regs__t_a59d9a28237e4c755e0390230f5b5273a}\label{structdwcotg__hc__regs__t_a59d9a28237e4c755e0390230f5b5273a}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hcchar@{hcchar}}
\index{hcchar@{hcchar}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hcchar}{hcchar}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hcchar}

Host Channel 0 Characteristic Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 00h} \mbox{\Hypertarget{structdwcotg__hc__regs__t_a4a5cb90b10ff83a2b35846980f3a7f37}\label{structdwcotg__hc__regs__t_a4a5cb90b10ff83a2b35846980f3a7f37}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hcsplt@{hcsplt}}
\index{hcsplt@{hcsplt}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hcsplt}{hcsplt}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hcsplt}

Host Channel 0 Split Control Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 04h} \mbox{\Hypertarget{structdwcotg__hc__regs__t_a4acd0d01bc58562efafd3dd5c861a771}\label{structdwcotg__hc__regs__t_a4acd0d01bc58562efafd3dd5c861a771}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hcint@{hcint}}
\index{hcint@{hcint}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hcint}{hcint}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hcint}

Host Channel 0 Interrupt Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 08h} \mbox{\Hypertarget{structdwcotg__hc__regs__t_a33f746a0f1204575efdc75c2d395791f}\label{structdwcotg__hc__regs__t_a33f746a0f1204575efdc75c2d395791f}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hcintmsk@{hcintmsk}}
\index{hcintmsk@{hcintmsk}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hcintmsk}{hcintmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hcintmsk}

Host Channel 0 Interrupt Mask Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 0Ch} \mbox{\Hypertarget{structdwcotg__hc__regs__t_a1da7159f0e18a109ef7adb4df079644f}\label{structdwcotg__hc__regs__t_a1da7159f0e18a109ef7adb4df079644f}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hctsiz@{hctsiz}}
\index{hctsiz@{hctsiz}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hctsiz}{hctsiz}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hctsiz}

Host Channel 0 Transfer Size Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 10h} \mbox{\Hypertarget{structdwcotg__hc__regs__t_acfb16847757e3bbb0198a869d9d53e13}\label{structdwcotg__hc__regs__t_acfb16847757e3bbb0198a869d9d53e13}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hcdma@{hcdma}}
\index{hcdma@{hcdma}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hcdma}{hcdma}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hcdma}

Host Channel 0 DMA Address Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 14h} \mbox{\Hypertarget{structdwcotg__hc__regs__t_a497692d80c6d3ff938af71c6c0975bd0}\label{structdwcotg__hc__regs__t_a497692d80c6d3ff938af71c6c0975bd0}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!reserved@{reserved}}
\index{reserved@{reserved}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{reserved}{reserved}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::reserved}

\mbox{\Hypertarget{structdwcotg__hc__regs__t_ac3099098931a5254a45fd661c705e654}\label{structdwcotg__hc__regs__t_ac3099098931a5254a45fd661c705e654}} 
\index{dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}!hcdmab@{hcdmab}}
\index{hcdmab@{hcdmab}!dwcotg\_hc\_regs\_t@{dwcotg\_hc\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hcdmab}{hcdmab}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+hc\+\_\+regs\+\_\+t\+::hcdmab}

Host Channel 0 DMA Buffer Address Register. {\itshape Offset\+: 500h + (chan\+\_\+num $\ast$ 20h) + 1Ch} 