INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_vram_gen_0/sim/blk_vram_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_vram_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/sim/blk_cpu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_cpu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/anode_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_mux
