

================================================================
== Vitis HLS Report for 'acd_inversion_Pipeline_inv_d_loop'
================================================================
* Date:           Sun Nov 23 17:35:38 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  12.725 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.308 us|  0.308 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inv_d_loop  |       12|       12|         6|          1|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.7>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 9 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%D_inv = alloca i32 1"   --->   Operation 10 'alloca' 'D_inv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%D_inv_1 = alloca i32 1"   --->   Operation 11 'alloca' 'D_inv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%D_inv_2 = alloca i32 1"   --->   Operation 12 'alloca' 'D_inv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%D_inv_3 = alloca i32 1"   --->   Operation 13 'alloca' 'D_inv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%D_inv_4 = alloca i32 1"   --->   Operation 14 'alloca' 'D_inv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%D_inv_5 = alloca i32 1"   --->   Operation 15 'alloca' 'D_inv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%D_inv_6 = alloca i32 1"   --->   Operation 16 'alloca' 'D_inv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%D_inv_7 = alloca i32 1"   --->   Operation 17 'alloca' 'D_inv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%D_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_7"   --->   Operation 18 'read' 'D_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%D_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_6"   --->   Operation 19 'read' 'D_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%D_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_5"   --->   Operation 20 'read' 'D_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%D_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_4"   --->   Operation 21 'read' 'D_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%D_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_3"   --->   Operation 22 'read' 'D_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%D_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_2"   --->   Operation 23 'read' 'D_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%D_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_1"   --->   Operation 24 'read' 'D_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%D_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D"   --->   Operation 25 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_8"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc108"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = load i4 %i_8" [src_omp.cpp:143]   --->   Operation 28 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i, i4 8" [src_omp.cpp:143]   --->   Operation 29 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln143 = add i4 %i, i4 1" [src_omp.cpp:143]   --->   Operation 30 'add' 'add_ln143' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc108.split, void %VITIS_LOOP_149_5.preheader.exitStub" [src_omp.cpp:143]   --->   Operation 31 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i" [src_omp.cpp:143]   --->   Operation 32 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %D_read, i32 %D_1_read, i32 %D_2_read, i32 %D_3_read, i32 %D_4_read, i32 %D_5_read, i32 %D_6_read, i32 %D_7_read, i3 %trunc_ln143" [src_omp.cpp:145]   --->   Operation 33 'mux' 'tmp_s' <Predicate = (!icmp_ln143)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.77ns)   --->   Input mux for Operation 34 '%D_inv_8 = fdiv i32 1, i32 %tmp_s'
ST_1 : Operation 34 [6/6] (11.2ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 34 'fdiv' 'D_inv_8' <Predicate = (!icmp_ln143)> <Delay = 11.2> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%switch_ln145 = switch i3 %trunc_ln143, void %arrayidx107.case.7, i3 0, void %for.inc108.split.arrayidx107.exit_crit_edge9, i3 1, void %arrayidx107.case.1, i3 2, void %arrayidx107.case.2, i3 3, void %arrayidx107.case.3, i3 4, void %arrayidx107.case.4, i3 5, void %arrayidx107.case.5, i3 6, void %for.inc108.split.arrayidx107.exit_crit_edge" [src_omp.cpp:145]   --->   Operation 35 'switch' 'switch_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.73>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln143 = store i4 %add_ln143, i4 %i_8" [src_omp.cpp:143]   --->   Operation 36 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc108" [src_omp.cpp:143]   --->   Operation 37 'br' 'br_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 12.0>
ST_2 : Operation 38 [5/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 38 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.0>
ST_3 : Operation 39 [4/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 39 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.0>
ST_4 : Operation 40 [3/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 40 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.0>
ST_5 : Operation 41 [2/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 41 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%D_inv_load = load i32 %D_inv"   --->   Operation 62 'load' 'D_inv_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%D_inv_1_load = load i32 %D_inv_1"   --->   Operation 63 'load' 'D_inv_1_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%D_inv_2_load = load i32 %D_inv_2"   --->   Operation 64 'load' 'D_inv_2_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%D_inv_3_load = load i32 %D_inv_3"   --->   Operation 65 'load' 'D_inv_3_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%D_inv_4_load = load i32 %D_inv_4"   --->   Operation 66 'load' 'D_inv_4_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%D_inv_5_load = load i32 %D_inv_5"   --->   Operation 67 'load' 'D_inv_5_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%D_inv_6_load = load i32 %D_inv_6"   --->   Operation 68 'load' 'D_inv_6_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%D_inv_7_load = load i32 %D_inv_7"   --->   Operation 69 'load' 'D_inv_7_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_7_out, i32 %D_inv_7_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_6_out, i32 %D_inv_6_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_5_out, i32 %D_inv_5_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_4_out, i32 %D_inv_4_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_3_out, i32 %D_inv_3_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_2_out, i32 %D_inv_2_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_1_out, i32 %D_inv_1_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_out, i32 %D_inv_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 12.0>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src_omp.cpp:144]   --->   Operation 42 'specpipeline' 'specpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src_omp.cpp:107]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src_omp.cpp:143]   --->   Operation 44 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 45 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_6" [src_omp.cpp:145]   --->   Operation 46 'store' 'store_ln145' <Predicate = (trunc_ln143 == 6)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 47 'br' 'br_ln145' <Predicate = (trunc_ln143 == 6)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_5" [src_omp.cpp:145]   --->   Operation 48 'store' 'store_ln145' <Predicate = (trunc_ln143 == 5)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 49 'br' 'br_ln145' <Predicate = (trunc_ln143 == 5)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_4" [src_omp.cpp:145]   --->   Operation 50 'store' 'store_ln145' <Predicate = (trunc_ln143 == 4)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (trunc_ln143 == 4)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_3" [src_omp.cpp:145]   --->   Operation 52 'store' 'store_ln145' <Predicate = (trunc_ln143 == 3)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 53 'br' 'br_ln145' <Predicate = (trunc_ln143 == 3)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_2" [src_omp.cpp:145]   --->   Operation 54 'store' 'store_ln145' <Predicate = (trunc_ln143 == 2)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 55 'br' 'br_ln145' <Predicate = (trunc_ln143 == 2)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_1" [src_omp.cpp:145]   --->   Operation 56 'store' 'store_ln145' <Predicate = (trunc_ln143 == 1)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 57 'br' 'br_ln145' <Predicate = (trunc_ln143 == 1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv" [src_omp.cpp:145]   --->   Operation 58 'store' 'store_ln145' <Predicate = (trunc_ln143 == 0)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 59 'br' 'br_ln145' <Predicate = (trunc_ln143 == 0)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_7" [src_omp.cpp:145]   --->   Operation 60 'store' 'store_ln145' <Predicate = (trunc_ln143 == 7)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 61 'br' 'br_ln145' <Predicate = (trunc_ln143 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 22.000ns, clock uncertainty: 5.940ns.

 <State 1>: 12.725ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0.000 ns)
	'load' operation ('i', src_omp.cpp:143) on local variable 'i' [37]  (0.000 ns)
	'mux' operation ('tmp_s', src_omp.cpp:145) [46]  (0.721 ns)
	multiplexor before operation 'fdiv' with delay (0.770 ns)
'fdiv' operation ('D_inv', src_omp.cpp:145) [47]  (11.234 ns)

 <State 2>: 12.004ns
The critical path consists of the following:
	'fdiv' operation ('D_inv', src_omp.cpp:145) [47]  (12.004 ns)

 <State 3>: 12.004ns
The critical path consists of the following:
	'fdiv' operation ('D_inv', src_omp.cpp:145) [47]  (12.004 ns)

 <State 4>: 12.004ns
The critical path consists of the following:
	'fdiv' operation ('D_inv', src_omp.cpp:145) [47]  (12.004 ns)

 <State 5>: 12.004ns
The critical path consists of the following:
	'fdiv' operation ('D_inv', src_omp.cpp:145) [47]  (12.004 ns)

 <State 6>: 12.004ns
The critical path consists of the following:
	'fdiv' operation ('D_inv', src_omp.cpp:145) [47]  (12.004 ns)
	'store' operation ('store_ln145', src_omp.cpp:145) of variable 'D_inv', src_omp.cpp:145 on local variable 'D_inv' [71]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
