/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */

(* top =  1  *)

module bsg_mux(data_i, sel_i, data_o);
  
  input [15:0] data_i;
  wire [15:0] data_i;
  
  output [15:0] data_o;
  wire [15:0] data_o;
  
  (* unused_bits = "0" *)
  wire \genblk1.unused ;
  
  input sel_i;
  wire sel_i;
  assign data_o = data_i;
  assign \genblk1.unused  = sel_i;
endmodule

