```verilog
module ROM (
    input  [7:0] addr,   // 8-bit address input
    output reg [15:0] dout // 16-bit output for data
);
    reg [15:0] mem [0:255]; // Memory array with 256 locations of 16-bit data

    initial begin
        // Initializing ROM with data
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Other memory locations can be initialized as needed
    end

    always @(*) begin
        dout = mem[addr]; // Output the data at the specified address
    end
endmodule
```