
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000782                       # Number of seconds simulated
sim_ticks                                   782151500                       # Number of ticks simulated
final_tick                               2255222050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37393236                       # Simulator instruction rate (inst/s)
host_op_rate                                 37393129                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              298489371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728852                       # Number of bytes of host memory used
host_seconds                                     2.62                       # Real time elapsed on the host
sim_insts                                    97983428                       # Number of instructions simulated
sim_ops                                      97983428                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       312832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        312832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        61888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           61888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    399963434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    225102170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625065604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    399963434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399963434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79125336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79125336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79125336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    399963434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    225102170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            704190940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7640                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        967                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     782107500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.649413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.857337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.005930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1413     48.76%     48.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          842     29.05%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          262      9.04%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          130      4.49%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      2.55%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      1.28%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      1.07%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.00%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.535714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.698002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.956252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      8.93%      8.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      1.79%     10.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      3.57%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6     10.71%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      8.93%     33.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10     17.86%     51.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8     14.29%     66.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      5.36%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      8.93%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      7.14%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      5.36%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.79%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.79%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      1.79%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.785714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.749677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.139606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     62.50%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.36%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     26.79%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.57%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     94585500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               236898000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12461.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31211.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       621.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90868.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9593640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5234625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26293800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3596400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            488536740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             38781750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622892955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.738025                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     62004750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     691004250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12315240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6719625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32650800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2494800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            504890325                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             24444750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              634371540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            814.461108                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     38099000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     715089500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                699137500     89.48%     89.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1460500      0.19%     89.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80709500     10.33%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            781307500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          539568000     69.06%     69.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            241732500     30.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18273                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.862584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.961172                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.038828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180349                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132480                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58709                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2222                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2222                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191189                       # number of overall hits
system.cpu.dcache.overall_hits::total          191189                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67522                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94336                       # number of overall misses
system.cpu.dcache.overall_misses::total         94336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    747465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    747465000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1053900424                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1053900424                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10350750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10350750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1801365424                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1801365424                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1801365424                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1801365424                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285525                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168330                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534908                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150612                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150612                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330395                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27875.923025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27875.923025                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15608.252481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15608.252481                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26270.939086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26270.939086                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19095.206750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19095.206750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19095.206750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19095.206750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41287                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.884367                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13118                       # number of writebacks
system.cpu.dcache.writebacks::total             13118                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17858                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58423                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76281                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8956                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9099                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18055                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    263767750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263767750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    144018057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144018057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4989000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4989000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    407785807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    407785807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    407785807                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    407785807                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.086009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063234                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29451.512952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29451.512952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15827.899439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15827.899439                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22173.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22173.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10322                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.837459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.964929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.424068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.413391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334309                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334309                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149686                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149686                       # number of overall hits
system.cpu.icache.overall_hits::total          149686                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12305                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12305                       # number of overall misses
system.cpu.icache.overall_misses::total         12305                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    568619234                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    568619234                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    568619234                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    568619234                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    568619234                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    568619234                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161991                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161991                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075961                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075961                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46210.421292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46210.421292                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46210.421292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46210.421292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46210.421292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46210.421292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2780                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1976                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1976                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1976                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1976                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1976                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10329                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10329                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    460169261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    460169261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    460169261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    460169261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    460169261                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    460169261                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063763                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44551.191887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44551.191887                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44551.191887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44551.191887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44551.191887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44551.191887                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7758                       # number of replacements
system.l2.tags.tagsinuse                 16225.975554                       # Cycle average of tags in use
system.l2.tags.total_refs                       16046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7758                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.068317                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9822.118080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        977.439798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4060.775390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   925.038751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   440.603535                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990355                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979065                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    684261                       # Number of tag accesses
system.l2.tags.data_accesses                   684261                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5428                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6974                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12402                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13118                       # number of Writeback hits
system.l2.Writeback_hits::total                 13118                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8548                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15522                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20950                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5428                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15522                       # number of overall hits
system.l2.overall_hits::total                   20950                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4889                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2204                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7093                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 548                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4889                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2752                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7641                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4889                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2752                       # number of overall misses
system.l2.overall_misses::total                  7641                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    392703250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    184975000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       577678250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     43527500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43527500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    392703250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    228502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        621205750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    392703250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    228502500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       621205750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19495                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13118                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13118                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9096                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10317                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28591                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10317                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28591                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.473878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.363837                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.166667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.060246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060246                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.473878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.150596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267252                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.473878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.150596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267252                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80323.839231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83926.950998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81443.430142                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79429.744526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79429.744526                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80323.839231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83031.431686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81299.011909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80323.839231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83031.431686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81299.011909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  967                       # number of writebacks
system.l2.writebacks::total                       967                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4889                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7093                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            548                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7641                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    331439250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    157434000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    488873250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     36719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36719500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    331439250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    194153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    525592750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    331439250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    194153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    525592750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.473878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.363837                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.060246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060246                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.473878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.150596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.473878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.150596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267252                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67792.851299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71431.034483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68923.339913                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67006.386861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67006.386861                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67792.851299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70549.963663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68785.859181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67792.851299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70549.963663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68785.859181                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7093                       # Transaction distribution
system.membus.trans_dist::ReadResp               7090                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               967                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               548                       # Transaction distribution
system.membus.trans_dist::ReadExResp              548                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       550720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       550728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  550728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8610                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14628000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40841749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          239765                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       200191                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11118                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       176064                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80316                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.617503                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13961                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          441                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181709                       # DTB read hits
system.switch_cpus.dtb.read_misses               3108                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60021                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136556                       # DTB write hits
system.switch_cpus.dtb.write_misses              1358                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25533                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318265                       # DTB hits
system.switch_cpus.dtb.data_misses               4466                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85554                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58681                       # ITB hits
system.switch_cpus.itb.fetch_misses              1028                       # ITB misses
system.switch_cpus.itb.fetch_acv                   24                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59709                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1564303                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       387005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1253521                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              239765                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94277                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                697723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31912                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        24822                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161991                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1126210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.113044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.452821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           892609     79.26%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14716      1.31%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27942      2.48%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17638      1.57%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45137      4.01%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10386      0.92%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18329      1.63%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8069      0.72%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91384      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1126210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.153273                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.801329                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           295683                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        631875                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150592                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33415                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14644                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11080                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1340                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1066230                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4293                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14644                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           313563                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          117645                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       386141                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165535                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        128681                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1011763                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           540                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19256                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8115                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67232                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       676135                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1297099                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1293833                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2849                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493768                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           182365                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31967                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3596                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218023                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37711                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20516                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             924859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871718                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1498                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       224930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       127428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1126210                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.774028                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.449856                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       774179     68.74%     68.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134318     11.93%     80.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        70770      6.28%     86.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61033      5.42%     92.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45291      4.02%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20883      1.85%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13089      1.16%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4528      0.40%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2119      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1126210                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1311      4.39%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15991     53.61%     58.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12528     42.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515459     59.13%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          748      0.09%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1246      0.14%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194311     22.29%     81.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139933     16.05%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871718                       # Type of FU issued
system.switch_cpus.iq.rate                   0.557256                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29830                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034220                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2892172                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1173369                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8801                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4566                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4162                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896493                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4595                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7357                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51093                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          958                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17910                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16527                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14644                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           67320                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16784                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       971879                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189446                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146704                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21892                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15387                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          958                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13860                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858675                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185996                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13042                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19806                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324334                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117224                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138338                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.548919                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838528                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                830810                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401155                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            532656                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.531106                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.753122                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       220868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12587                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1087542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.682101                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.667785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       818653     75.28%     75.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124186     11.42%     86.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50776      4.67%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19323      1.78%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22382      2.06%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7739      0.71%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10507      0.97%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4967      0.46%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29009      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1087542                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741813                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741813                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267147                       # Number of memory references committed
system.switch_cpus.commit.loads                138353                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98728                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712590                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433498     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142541     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129140     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741813                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29009                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2004001                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1964430                       # The number of ROB writes
system.switch_cpus.timesIdled                    6211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  438093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727138                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.151315                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.151315                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.464832                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.464832                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142584                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573159                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2743                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25452                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19507                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19504                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9096                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       660160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2009032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2669192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41728    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33982500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16457488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27857001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.757846                       # Number of seconds simulated
sim_ticks                                3757845545000                       # Number of ticks simulated
final_tick                               6013786624000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 388916                       # Simulator instruction rate (inst/s)
host_op_rate                                   388916                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              175628212                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761620                       # Number of bytes of host memory used
host_seconds                                 21396.59                       # Real time elapsed on the host
sim_insts                                  8321483998                       # Number of instructions simulated
sim_ops                                    8321483998                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     21334144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1951660672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1972998848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     21334144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21334144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1202518656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1202518656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       333346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     30494698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30828107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      18789354                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           18789354                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      5677227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    519356277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             525034577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      5677227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5677227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       320002151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320002151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       320002151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      5677227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    519356277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            845036728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    30828107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   19164458                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30828107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 19164458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1940277568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32721280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1204311936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1972998848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1226525312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 511270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                347097                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          592                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1393566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1396149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1610169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1970343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1725732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2091609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2544587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2323540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2022260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1897545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1881123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2136480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1821064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2143768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1742840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1616062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            850645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            851815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            972646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1214056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1083520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1286305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1518176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1489897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1305852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1161864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1199486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1337750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1134598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1341221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1084687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           984856                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1628                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3757845486500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30828107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             19164458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19177258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7301319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2653984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1182338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 223896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 251596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 681551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 947563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1079404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1143431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1141587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1145898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1164275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1166495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1159295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1266749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1174475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1182151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1294706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1150851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1136684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1121019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  17157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  18969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10006612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.251148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.963902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.113122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4055698     40.53%     40.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2278583     22.77%     63.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       802677      8.02%     71.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       458782      4.58%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       349462      3.49%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       260305      2.60%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       243362      2.43%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       211433      2.11%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1346310     13.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10006612                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1121747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.026471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.394617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047      1121657     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           79      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1121747                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1121747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.775061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.580104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.924052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31       1120393     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           328      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           116      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            64      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            50      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           50      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           38      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           58      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159          110      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           57      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           41      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           44      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           10      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           14      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           15      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           12      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           15      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           12      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           25      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           54      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           30      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           51      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415           16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495           16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511           12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543           16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1121747                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 478745144235                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1047185837985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               151584185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15791.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34541.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       516.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       320.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    525.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 24725746                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                14401846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75168.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              37986444720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              20726730750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            117480378600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            60056821440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         245541922080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2050074186885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         457294457250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2989160941725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            795.128778                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 746359473686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  125482760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2886001567564                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              37703080800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              20572117500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            119097147000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            61889890320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         245541922080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2039333772645                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         466715873250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2990853803595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            795.579086                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 762328303090                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  125482760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2870035629410                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1248                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    6535054                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   113696     40.46%     40.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     399      0.14%     40.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    3848      1.37%     41.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  163070     58.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               281013                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    113682     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      399      0.17%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     3848      1.66%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   113683     49.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                231612                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             3723975022000     99.10%     99.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               278030500      0.01%     99.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2135160000      0.06%     99.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             31458456500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         3757846669000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999877                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697142                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824204                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.03%      0.03% # number of syscalls executed
system.cpu.kern.syscall::3                       2477     76.00%     76.04% # number of syscalls executed
system.cpu.kern.syscall::4                         15      0.46%     76.50% # number of syscalls executed
system.cpu.kern.syscall::6                         60      1.84%     78.34% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.03%     78.37% # number of syscalls executed
system.cpu.kern.syscall::17                       394     12.09%     90.46% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.03%     90.49% # number of syscalls executed
system.cpu.kern.syscall::20                         2      0.06%     90.55% # number of syscalls executed
system.cpu.kern.syscall::23                         1      0.03%     90.58% # number of syscalls executed
system.cpu.kern.syscall::24                         3      0.09%     90.67% # number of syscalls executed
system.cpu.kern.syscall::33                         2      0.06%     90.73% # number of syscalls executed
system.cpu.kern.syscall::45                       119      3.65%     94.38% # number of syscalls executed
system.cpu.kern.syscall::47                         3      0.09%     94.48% # number of syscalls executed
system.cpu.kern.syscall::48                         5      0.15%     94.63% # number of syscalls executed
system.cpu.kern.syscall::54                         2      0.06%     94.69% # number of syscalls executed
system.cpu.kern.syscall::58                         1      0.03%     94.72% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.09%     94.81% # number of syscalls executed
system.cpu.kern.syscall::60                         3      0.09%     94.91% # number of syscalls executed
system.cpu.kern.syscall::71                       114      3.50%     98.40% # number of syscalls executed
system.cpu.kern.syscall::73                         9      0.28%     98.68% # number of syscalls executed
system.cpu.kern.syscall::74                        36      1.10%     99.79% # number of syscalls executed
system.cpu.kern.syscall::87                         1      0.03%     99.82% # number of syscalls executed
system.cpu.kern.syscall::132                        1      0.03%     99.85% # number of syscalls executed
system.cpu.kern.syscall::136                        2      0.06%     99.91% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.03%     99.94% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.03%     99.97% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.03%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   3259                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   849      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                       26      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                235777      4.78%      4.79% # number of callpals executed
system.cpu.kern.callpal::rdps                    9714      0.20%      4.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.00%      4.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%      4.99% # number of callpals executed
system.cpu.kern.callpal::rti                    40990      0.83%      5.82% # number of callpals executed
system.cpu.kern.callpal::callsys                 3422      0.07%      5.89% # number of callpals executed
system.cpu.kern.callpal::imb                       64      0.00%      5.89% # number of callpals executed
system.cpu.kern.callpal::rdunique             4645381     94.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4936229                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             41612                       # number of protection mode switches
system.cpu.kern.mode_switch::user               40436                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 227                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               40517                      
system.cpu.kern.mode_good::user                 40436                      
system.cpu.kern.mode_good::idle                    81                      
system.cpu.kern.mode_switch_good::kernel     0.973685                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.356828                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.984916                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       199628699000      5.31%      5.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         3508987784000     93.38%     98.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          49230186000      1.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      849                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          91387184                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.999999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2498458885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          91387184                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.339270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.999999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       13777004653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      13777004653                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1769181342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1769181342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    693022227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      693022227                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     18417102                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18417102                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     17898625                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     17898625                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   2462203569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2462203569                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   2462203569                       # number of overall hits
system.cpu.dcache.overall_hits::total      2462203569                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    456660499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     456660499                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data    466101756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    466101756                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       122799                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       122799                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           17                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    922762255                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      922762255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    922762255                       # number of overall misses
system.cpu.dcache.overall_misses::total     922762255                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 13274965302908                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 13274965302908                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 16636888964446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 16636888964446                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1916345998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1916345998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       283003                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       283003                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 29911854267354                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 29911854267354                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 29911854267354                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 29911854267354                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   2225841841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2225841841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data   1159123983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1159123983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     18539901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18539901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     17898642                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     17898642                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   3384965824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3384965824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   3384965824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3384965824                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.205163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.205163                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.402116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.402116                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.006623                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006623                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.272606                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.272606                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.272606                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.272606                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29069.659697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29069.659697                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 35693.684373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35693.684373                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15605.550518                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15605.550518                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 16647.235294                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16647.235294                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32415.558943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32415.558943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32415.558943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32415.558943                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    227821612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6895364                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3257208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55569                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.943833                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   124.086523                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     76088026                       # number of writebacks
system.cpu.dcache.writebacks::total          76088026                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data    406798194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    406798194                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data    424669654                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    424669654                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        29518                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        29518                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data    831467848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    831467848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data    831467848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    831467848                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     49862305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     49862305                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     41432102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     41432102                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        93281                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        93281                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           17                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     91294407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     91294407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     91294407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     91294407                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         5131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data        10864                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10864                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        15995                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15995                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1726876743870                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1726876743870                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 1582738054827                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1582738054827                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1317816253                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1317816253                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       257497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       257497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 3309614798697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3309614798697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 3309614798697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3309614798697                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    917409000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    917409000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   2037107500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2037107500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2954516500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2954516500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.005031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.026971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.026971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026971                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34632.910449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34632.910449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 38200.766517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38200.766517                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14127.381278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14127.381278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 15146.882353                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 15146.882353                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36252.109055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36252.109055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36252.109055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36252.109055                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 178797.310466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178797.310466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 187509.895066                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 187509.895066                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 184715.004689                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 184715.004689                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3215432                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.058180                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1393605638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3215432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            433.411634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   509.058180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.994254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2858758155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2858758155                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   1424366919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1424366919                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   1424366919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1424366919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   1424366919                       # number of overall hits
system.cpu.icache.overall_hits::total      1424366919                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3404150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3404150                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3404150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3404150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3404150                       # number of overall misses
system.cpu.icache.overall_misses::total       3404150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  71174981145                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  71174981145                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  71174981145                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  71174981145                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  71174981145                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  71174981145                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   1427771069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1427771069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   1427771069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1427771069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   1427771069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1427771069                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002384                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002384                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20908.297562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20908.297562                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20908.297562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20908.297562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20908.297562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20908.297562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18314                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               529                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.620038                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       188133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       188133                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       188133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       188133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       188133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       188133                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3216017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3216017                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3216017                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3216017                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3216017                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3216017                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  62149279377                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  62149279377                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  62149279377                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  62149279377                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  62149279377                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  62149279377                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002252                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002252                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 19324.922529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19324.922529                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 19324.922529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19324.922529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 19324.922529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19324.922529                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24006656                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2961                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 6071                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6071                       # Transaction distribution
system.iobus.trans_dist::WriteReq              385968                       # Transaction distribution
system.iobus.trans_dist::WriteResp              10864                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        31990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  784078                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        39968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1635                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        54157                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24017760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24017760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24071917                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              9594000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               408000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              161000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             2071000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14625000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          2194211267                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            21126000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           377368794                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               376044                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376044                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384396                       # Number of tag accesses
system.iocache.tags.data_accesses             3384396                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          940                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              940                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       375104                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       375104                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          940                       # number of demand (read+write) misses
system.iocache.demand_misses::total               940                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          940                       # number of overall misses
system.iocache.overall_misses::total              940                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide    119747156                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    119747156                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  83115867317                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  83115867317                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    119747156                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    119747156                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    119747156                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    119747156                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          940                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            940                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          940                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             940                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          940                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            940                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127390.591489                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127390.591489                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221580.861087                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221580.861087                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 127390.591489                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 127390.591489                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 127390.591489                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 127390.591489                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        824765                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               124114                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.645221                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375120                       # number of writebacks
system.iocache.writebacks::total               375120                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          940                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          940                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          940                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          940                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          940                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     70479576                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     70479576                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  63607294485                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  63607294485                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     70479576                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     70479576                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     70479576                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     70479576                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 74978.272340                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74978.272340                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169572.423874                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169572.423874                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74978.272340                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74978.272340                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74978.272340                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74978.272340                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  33278518                       # number of replacements
system.l2.tags.tagsinuse                 16223.591578                       # Cycle average of tags in use
system.l2.tags.total_refs                    96158013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33278518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.889492                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6678.481749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          6.066478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         30.515673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   391.436866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9117.090813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.407622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.023891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.556463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14000                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997498                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2805779409                       # Number of tag accesses
system.l2.tags.data_accesses               2805779409                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      2882029                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     33853466                       # number of ReadReq hits
system.l2.ReadReq_hits::total                36735495                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         76088026                       # number of Writeback hits
system.l2.Writeback_hits::total              76088026                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  289                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data     27038543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              27038543                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       2882029                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      60892009                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63774038                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2882029                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     60892009                       # number of overall hits
system.l2.overall_hits::total                63774038                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       333365                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     16100397                       # number of ReadReq misses
system.l2.ReadReq_misses::total              16433762                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          202                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                202                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data     14394791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            14394791                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       333365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     30495188                       # number of demand (read+write) misses
system.l2.demand_misses::total               30828553                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       333365                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     30495188                       # number of overall misses
system.l2.overall_misses::total              30828553                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  28627177802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1318771927888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1347399105690                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       345489                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       345489                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 1248800972393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1248800972393                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  28627177802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2567572900281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2596200078083                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  28627177802                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2567572900281                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2596200078083                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3215394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     49953863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            53169257                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     76088026                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          76088026                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          491                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              491                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     41433334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          41433334                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3215394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     91387197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             94602591                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3215394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     91387197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            94602591                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.103678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.322305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.309084                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.411405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.411405                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.347421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347421                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.103678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.333692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.325874                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.103678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.333692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.325874                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85873.375435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81909.280118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81989.693272                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1710.341584                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1710.341584                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86753.671685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86753.671685                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85873.375435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84196.001687                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84214.139992                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85873.375435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84196.001687                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84214.139992                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             18414234                       # number of writebacks
system.l2.writebacks::total                  18414234                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       333365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     16100397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         16433762                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           202                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     14394791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       14394791                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       333365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     30495188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30828553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       333365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     30495188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30828553                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         5131                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5131                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data        10864                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10864                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        15995                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        15995                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  24430100698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1118010738612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1142440839310                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      3711671                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3711671                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 1070096713607                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1070096713607                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  24430100698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 2188107452219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2212537552917                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  24430100698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 2188107452219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2212537552917                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    845575000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    845575000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1895874000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1895874000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2741449000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2741449000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.103678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.322305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.309084                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.411405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.411405                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.347421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.347421                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.103678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.333692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.325874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.103678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.333692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.325874                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73283.340177                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69439.948506                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69517.913142                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18374.608911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18374.608911                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74339.162938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74339.162938                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73283.340177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71752.548376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71769.101616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73283.340177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71752.548376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71769.101616                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 164797.310466                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 164797.310466                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174509.756996                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 174509.756996                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171394.123163                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 171394.123163                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            16439832                       # Transaction distribution
system.membus.trans_dist::ReadResp           16439821                       # Transaction distribution
system.membus.trans_dist::WriteReq              10864                       # Transaction distribution
system.membus.trans_dist::WriteResp             10864                       # Transaction distribution
system.membus.trans_dist::Writeback          18789354                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       375104                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              589                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             592                       # Transaction distribution
system.membus.trans_dist::ReadExReq          14394404                       # Transaction distribution
system.membus.trans_dist::ReadExResp         14394404                       # Transaction distribution
system.membus.trans_dist::BadAddressError           12                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1126331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1126331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        31990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     80071616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     80103630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               81229961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     48018368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     48018368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        54157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3151505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   3151560013                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3199578381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              986                       # Total snoops (count)
system.membus.snoop_fanout::samples          50011778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                50011778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            50011778                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31022499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        135156981623                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               14500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          381580206                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       162712051409                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      2461950242                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   2227760104                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     68578652                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    734136402                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       604235693                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.305644                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        73349666                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        53457                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           2317214040                       # DTB read hits
system.switch_cpus.dtb.read_misses            9318245                       # DTB read misses
system.switch_cpus.dtb.read_acv                 18873                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       2307067665                       # DTB read accesses
system.switch_cpus.dtb.write_hits          1206717730                       # DTB write hits
system.switch_cpus.dtb.write_misses           1918098                       # DTB write misses
system.switch_cpus.dtb.write_acv                10107                       # DTB write access violations
system.switch_cpus.dtb.write_accesses      1164774188                       # DTB write accesses
system.switch_cpus.dtb.data_hits           3523931770                       # DTB hits
system.switch_cpus.dtb.data_misses           11236343                       # DTB misses
system.switch_cpus.dtb.data_acv                 28980                       # DTB access violations
system.switch_cpus.dtb.data_accesses       3471841853                       # DTB accesses
system.switch_cpus.itb.fetch_hits          1407035749                       # ITB hits
system.switch_cpus.itb.fetch_misses            251786                       # ITB misses
system.switch_cpus.itb.fetch_acv                30929                       # ITB acv
system.switch_cpus.itb.fetch_accesses      1407287535                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               7417598479                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1535611960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts            12564930021                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          2461950242                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    677585359                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            5753328544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       153903270                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              25176                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       424859                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5421225                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles       213509                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          935                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        1427771080                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      30825226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             140                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   7371977843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.704418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.984769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       5218693854     70.79%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        183277560      2.49%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        157031368      2.13%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        128267308      1.74%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        270057883      3.66%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        117043930      1.59%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        142379818      1.93%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         78751265      1.07%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8       1076474857     14.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   7371977843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.331907                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.693935                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1041790032                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4397644005                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1657086421                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     198800132                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       76657253                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    139824015                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        302022                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts    11830128493                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1041928                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       76657253                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1148721112                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1326006405                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1228961817                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1737756798                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles    1853874458                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts    11481516946                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3481134                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      155388388                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      307061542                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents     1389965296                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   7956727768                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups   15068962888                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups  14643593732                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    425326702                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    5729093760                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2227633995                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     60866410                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     19698373                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         923475524                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   2593547734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1241913403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     89562701                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     94783561                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded        10591439988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    119010206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        9552977278                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     19523673                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2487665917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1635820547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     78002407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   7371977843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.295850                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.053978                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4494803362     60.97%     60.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    717107040      9.73%     70.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    519533571      7.05%     77.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    390252426      5.29%     83.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    460445940      6.25%     89.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    288881734      3.92%     93.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    269622036      3.66%     96.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    128532700      1.74%     98.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    102799034      1.39%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   7371977843                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        83545704     21.35%     21.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         404254      0.10%     21.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      10305656      2.63%     24.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1789611      0.46%     24.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10681710      2.73%     27.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1084750      0.28%     27.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        35404      0.01%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      172955517     44.19%     71.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     110553805     28.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2366      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    5585747144     58.47%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     70393890      0.74%     59.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    192000626      2.01%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     47501059      0.50%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          291      0.00%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     24094785      0.25%     61.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1518515      0.02%     61.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1185532      0.01%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2395560264     25.08%     87.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1212880999     12.70%     99.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     22091807      0.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     9552977278                       # Type of FU issued
system.switch_cpus.iq.rate                   1.287880                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           391356411                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.040967                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  26176669949                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes  12851793475                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   9006695450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    712142534                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    346603190                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    339953096                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     9573456189                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       370875134                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     72594820                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    542724437                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       257865                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       293708                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     64838923                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        91125                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6546990                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       76657253                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       754150310                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     429162001                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts  10923822996                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6066251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    2593547734                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts   1241913403                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     99955678                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        5798265                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     420174241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       293708                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22485457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     62894665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     85380122                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    9455928876                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    2331689540                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     97048402                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             213372802                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           3540415528                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches       1497970687                       # Number of branches executed
system.switch_cpus.iew.exec_stores         1208725988                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.274797                       # Inst execution rate
system.switch_cpus.iew.wb_sent             9396951817                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            9346648546                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        5316290121                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        6904596378                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.260064                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.769964                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2478945704                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     41007799                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     74819324                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   7014550332                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.200158                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.400089                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4786729051     68.24%     68.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    836781837     11.93%     80.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    265100469      3.78%     83.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    158916595      2.27%     86.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    167897234      2.39%     88.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     95499459      1.36%     89.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     62966622      0.90%     90.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     77321235      1.10%     91.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    563337830      8.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   7014550332                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   8418569808                       # Number of instructions committed
system.switch_cpus.commit.committedOps     8418569808                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             3227897772                       # Number of memory references committed
system.switch_cpus.commit.loads            2050823292                       # Number of loads committed
system.switch_cpus.commit.membars            18040229                       # Number of memory barriers committed
system.switch_cpus.commit.branches         1299905934                       # Number of branches committed
system.switch_cpus.commit.fp_insts          337720666                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        7947121033                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     68525285                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    195787911      2.33%      2.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4631273668     55.01%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     59135630      0.70%     58.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    190514045      2.26%     60.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     47040492      0.56%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          277      0.00%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24039997      0.29%     61.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1516446      0.02%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1183215      0.01%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2068863521     24.57%     85.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1177122821     13.98%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     22091785      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   8418569808                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     563337830                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          17327938693                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         22155328108                       # The number of ROB writes
system.switch_cpus.timesIdled                 1475287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                45620636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             98092613                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          8222784263                       # Number of Instructions Simulated
system.switch_cpus.committedOps            8222784263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.902079                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.902079                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.108551                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.108551                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads      12371199989                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      6453253590                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         421960289                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        218183511                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       443724423                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       47902803                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           53175951                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          53175373                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10864                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10864                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         76088026                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       376050                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             491                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         41433334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        41433334                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6431411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    258895800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             265327211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    205785216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  10718491597                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10924276813                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          377987                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        171084733                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1              170707743     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376990      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          171084733                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       161447329500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           561000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4889344860                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      142053632620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 16.318912                       # Number of seconds simulated
sim_ticks                                16318912052000                       # Number of ticks simulated
final_tick                               22332698676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 462587                       # Simulator instruction rate (inst/s)
host_op_rate                                   462587                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              224327275                       # Simulator tick rate (ticks/s)
host_mem_usage                                 776980                       # Number of bytes of host memory used
host_seconds                                 72746.00                       # Real time elapsed on the host
sim_insts                                 33651357419                       # Number of instructions simulated
sim_ops                                   33651357419                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst    744596224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   8710250432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9454846656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst    744596224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     744596224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1745538112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1745538112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst     11634316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data    136097663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           147731979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      27274033                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           27274033                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     45627810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    533751907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             579379718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     45627810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45627810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       106964123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106964123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       106964123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     45627810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    533751907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            686343840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                   147731979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   27274289                       # Number of write requests accepted
system.mem_ctrls.readBursts                 147731979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 27274289                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             9421682752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                33163904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1743606976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              9454846656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1745554496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 518186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30417                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1129                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           8662622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8733574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           8968921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8646346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8521057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9246914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10586077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8512966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8517067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           9236968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9503892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8668406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          8619519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          8513593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10726462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11549409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1641739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1745837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1615565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1666348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1641294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1683956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1633679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1699390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1664267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1775527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1750067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1803408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1715431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1773343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1720041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1713967                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  16318912066500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             147731979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             27274289                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0               102867476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                35726303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7692688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  914224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 290513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 304124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                1350157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                1582932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1637590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1669420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1672348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1671821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1685972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1690752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1695794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1746386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1713985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1711753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1783275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1684303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1684111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1664570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     40580344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.140355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.510114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.232864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21113861     52.03%     52.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7165463     17.66%     69.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3119165      7.69%     77.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1174564      2.89%     80.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       824567      2.03%     82.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       656997      1.62%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       583490      1.44%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       572743      1.41%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5369494     13.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     40580344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1662130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.569109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.333089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.094359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511       1610664     96.90%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023        41031      2.47%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535        10035      0.60%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          262      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           68      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1662130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1662130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.370580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.842127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1352864     81.39%     81.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11762      0.71%     82.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           260718     15.69%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            31802      1.91%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4054      0.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              749      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1662130                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1599006201000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            4359264819750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               736068965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10861.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29611.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       577.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    579.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                113164294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                20713018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      93247.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             184060696680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             100429943625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            678132631800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           146421120960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1311414009360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         12059674723035                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1468291080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           15948424205460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            794.313253                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1609783437750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  544924380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  14164206141500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy             198416282400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             108262852500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            706712752200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           152065900800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1311414009360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         12084910643115                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1446154329750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           16007936770125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            797.277283                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1557276314750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  544924380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  14216712625500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       12                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   72888425                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   241871     33.73%     33.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.00%     33.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                   16710      2.33%     36.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  458385     63.93%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               716974                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    241871     48.33%     48.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.00%     48.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                    16710      3.34%     51.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   241871     48.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                500460                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             16156000449500     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                10545000      0.00%     99.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22             11928880000      0.07%     99.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            150971137000      0.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         16318911011500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.527659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.698017                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::3                          2      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::4                         82      0.11%      0.12% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.00%      0.12% # number of syscalls executed
system.cpu.kern.syscall::45                         4      0.01%      0.13% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.01%      0.13% # number of syscalls executed
system.cpu.kern.syscall::256                    23898     33.29%     33.42% # number of syscalls executed
system.cpu.kern.syscall::257                    47796     66.58%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                  71789                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                 18830      1.86%      1.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                569263     56.16%     58.01% # number of callpals executed
system.cpu.kern.callpal::rdps                   33492      3.30%     61.32% # number of callpals executed
system.cpu.kern.callpal::rti                   130993     12.92%     74.24% # number of callpals executed
system.cpu.kern.callpal::callsys               101687     10.03%     84.27% # number of callpals executed
system.cpu.kern.callpal::rdunique              159441     15.73%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                1013706                       # number of callpals executed
system.cpu.kern.mode_switch::kernel            149823                       # number of protection mode switches
system.cpu.kern.mode_switch::user              130797                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel              130797                      
system.cpu.kern.mode_good::user                130797                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.873010                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.932200                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       264217138500      1.62%      1.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         16054693873000     98.38%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                    18830                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements         169235686                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          8419253823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         169235686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.748691                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       38931753794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      38931753794                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   5456732777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      5456732777                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data   2961299081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2961299081                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       552452                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       552452                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       625707                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       625707                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   8418031858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       8418031858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   8418031858                       # number of overall hits
system.cpu.dcache.overall_hits::total      8418031858                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data   1149750693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total    1149750693                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data    121536903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    121536903                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       131912                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       131912                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data   1271287596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total     1271287596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data   1271287596                       # number of overall misses
system.cpu.dcache.overall_misses::total    1271287596                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 68224188214277                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 68224188214277                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 8082692722946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 8082692722946                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   3522970983                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   3522970983                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 76306880937223                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 76306880937223                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 76306880937223                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 76306880937223                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   6606483470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   6606483470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data   3082835984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   3082835984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       684364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       684364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       625709                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       625709                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   9689319454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   9689319454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   9689319454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   9689319454                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.174034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.174034                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.039424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039424                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.192751                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.192751                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000003                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000003                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.131205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.131205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.131205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.131205                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 59338.244917                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59338.244917                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66504.020782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66504.020782                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26706.978766                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26706.978766                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 60023.303285                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60023.303285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 60023.303285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60023.303285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    169225748                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6153742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2662330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          111612                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.563025                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.135129                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     45422633                       # number of writebacks
system.cpu.dcache.writebacks::total          45422633                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data    994219816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    994219816                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data    107907372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    107907372                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        55448                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        55448                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data   1102127188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total   1102127188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data   1102127188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total   1102127188                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data    155530877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    155530877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     13629531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     13629531                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        76464                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        76464                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data    169160408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    169160408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data    169160408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    169160408                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data        16916                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        16916                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        17314                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17314                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 10348691698128                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 10348691698128                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 982341798716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 982341798716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1661457264                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1661457264                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 11331033496844                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 11331033496844                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 11331033496844                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 11331033496844                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     86965000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     86965000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   3778998000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   3778998000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   3865963000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3865963000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004421                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004421                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.111730                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111730                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000003                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017458                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017458                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017458                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66537.859863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66537.859863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 72074.512228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72074.512228                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21728.620841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21728.620841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 66983.957008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66983.957008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 66983.957008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66983.957008                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 218505.025126                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 218505.025126                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223397.848191                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223397.848191                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223285.375996                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223285.375996                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements         101214870                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.953235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2972508925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs         101214870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.368303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.953235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.994049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6192062953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6192062953                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   2941743488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2941743488                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   2941743488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2941743488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   2941743488                       # number of overall hits
system.cpu.icache.overall_hits::total      2941743488                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst    103679909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total     103679909                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst    103679909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total      103679909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst    103679909                       # number of overall misses
system.cpu.icache.overall_misses::total     103679909                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 2231976985788                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 2231976985788                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 2231976985788                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 2231976985788                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 2231976985788                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 2231976985788                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   3045423397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3045423397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   3045423397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3045423397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   3045423397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3045423397                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.034044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034044                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.034044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.034044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034044                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21527.574699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21527.574699                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21527.574699                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21527.574699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21527.574699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21527.574699                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        28344                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               786                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.061069                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      2463750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      2463750                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      2463750                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      2463750                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      2463750                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      2463750                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst    101216159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total    101216159                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst    101216159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total    101216159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst    101216159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total    101216159                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 2020684936314                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 2020684936314                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 2020684936314                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 2020684936314                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 2020684936314                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 2020684936314                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.033235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.033235                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033235                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.033235                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033235                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 19964.054715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19964.054715                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 19964.054715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19964.054715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 19964.054715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19964.054715                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  402                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 402                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17172                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16916                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        33452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       133808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       134492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   150908                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             33444000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               28000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              590000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1391913                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            17712000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              266000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          256                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          256                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       477996                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       477996                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     47594917                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     47594917                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       477996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       477996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       477996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       477996                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 185917.644531                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 185917.644531                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           174                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   30                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       265996                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       265996                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     34282917                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     34282917                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       265996                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       265996                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       265996                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       265996                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 133917.644531                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 133917.644531                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                 158260638                       # number of replacements
system.l2.tags.tagsinuse                 16334.400170                       # Cycle average of tags in use
system.l2.tags.total_refs                   143934430                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 158260638                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.909477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3641.743518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   361.277583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 12331.379070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.222274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.022051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.752648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5225870892                       # Number of tag accesses
system.l2.tags.data_accesses               5225870892                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     89579912                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     30293791                       # number of ReadReq hits
system.l2.ReadReq_hits::total               119873703                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         45422633                       # number of Writeback hits
system.l2.Writeback_hits::total              45422633                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   72                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      2844216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2844216                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      89579912                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      33138007                       # number of demand (read+write) hits
system.l2.demand_hits::total                122717919                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     89579912                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     33138007                       # number of overall hits
system.l2.overall_hits::total               122717919                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst     11634322                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data    125311822                       # number of ReadReq misses
system.l2.ReadReq_misses::total             136946144                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data         1113                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1113                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data     10785858                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10785858                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst     11634322                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data    136097680                       # number of demand (read+write) misses
system.l2.demand_misses::total              147732002                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst     11634322                       # number of overall misses
system.l2.overall_misses::switch_cpus.data    136097680                       # number of overall misses
system.l2.overall_misses::total             147732002                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 978646913250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 9873105425250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    10851752338500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      7432267                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7432267                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 938168385735                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  938168385735                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 978646913250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 10811273810985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11789920724235                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 978646913250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 10811273810985                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11789920724235                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst    101214234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data    155605613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           256819847                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     45422633                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          45422633                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         1185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1185                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     13630074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13630074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst    101214234                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data    169235687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            270449921                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst    101214234                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data    169235687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           270449921                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.114947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.805317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.533238                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.939241                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.939241                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.791328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.791328                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.114947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.804190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546245                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.114947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.804190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546245                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84117.227738                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 78788.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79241.021481                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  6677.688230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6677.688230                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86981.340357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86981.340357                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84117.227738                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 79437.605483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79806.139256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84117.227738                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 79437.605483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79806.139256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             27273793                       # number of writebacks
system.l2.writebacks::total                  27273793                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  6                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst     11634316                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data    125311822                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total        136946138                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data         1113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1113                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     10785858                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10785858                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst     11634316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data    136097680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         147731996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst     11634316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data    136097680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        147731996                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data        16916                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        16916                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        17314                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17314                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 831873889750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 8304425322250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 9136299212000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     19948569                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19948569                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 803792345765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 803792345765                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 831873889750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 9108217668015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 9940091557765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 831873889750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 9108217668015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9940091557765                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     81393000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     81393000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   3559090000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3559090000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   3640483000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3640483000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.114947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.805317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.533238                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.939241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.939241                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.791328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.791328                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.114947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.804190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.114947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.804190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546245                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71501.744473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66270.086810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66714.544458                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17923.242588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17923.242588                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74522.800668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74522.800668                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71501.744473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 66924.121469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67284.622336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71501.744473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 66924.121469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67284.622336                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204505.025126                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 204505.025126                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210397.848191                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210397.848191                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210262.388818                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210262.388818                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq           136946540                       # Transaction distribution
system.membus.trans_dist::ReadResp          136946539                       # Transaction distribution
system.membus.trans_dist::WriteReq              16916                       # Transaction distribution
system.membus.trans_dist::WriteResp             16916                       # Transaction distribution
system.membus.trans_dist::Writeback          27274033                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1129                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1129                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10785842                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10785842                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    322740009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    322774639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              322775395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       134492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11200369408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  11200503900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11200535644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples         175024720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               175024720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           175024720                       # Request fanout histogram
system.membus.reqLayer0.occupancy            36456000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        322819181536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             278000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       787003430166                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      2943587679                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   2663427769                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     22073294                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    866955887                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       605279772                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     69.816675                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        88860759                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       128939                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           7405070985                       # DTB read hits
system.switch_cpus.dtb.read_misses          249405687                       # DTB read misses
system.switch_cpus.dtb.read_acv                    89                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       7625224555                       # DTB read accesses
system.switch_cpus.dtb.write_hits          3447068541                       # DTB write hits
system.switch_cpus.dtb.write_misses          76236562                       # DTB write misses
system.switch_cpus.dtb.write_acv                   40                       # DTB write access violations
system.switch_cpus.dtb.write_accesses      3492235747                       # DTB write accesses
system.switch_cpus.dtb.data_hits          10852139526                       # DTB hits
system.switch_cpus.dtb.data_misses          325642249                       # DTB misses
system.switch_cpus.dtb.data_acv                   129                       # DTB access violations
system.switch_cpus.dtb.data_accesses      11117460302                       # DTB accesses
system.switch_cpus.itb.fetch_hits          3023834031                       # ITB hits
system.switch_cpus.itb.fetch_misses            445321                       # ITB misses
system.switch_cpus.itb.fetch_acv                22846                       # ITB acv
system.switch_cpus.itb.fetch_accesses      3024279352                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles              32637905655                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   5429677686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts            37122879171                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          2943587679                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    694140531                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles           25813481016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       338587900                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              19763                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles      1948100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5499574                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          871                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1409                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        3045423401                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37992090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               9                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples  31419922369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.181508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.748731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0      26048895305     82.91%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        286071306      0.91%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        205280150      0.65%     84.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        163651763      0.52%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        211494945      0.67%     85.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        145952859      0.46%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        164576783      0.52%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        179906561      0.57%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8       4014092697     12.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total  31419922369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.090189                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.137416                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       3747825018                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles   23059782575                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        3382096253                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles    1061644370                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      168574153                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    133908402                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        741575                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts    32433191453                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1702193                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      168574153                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       4261754880                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      7791490357                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   6539836899                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        3910869010                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles    8747397070                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts    31448820385                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      21117068                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents     2418414427                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents     5802172961                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents     1064034911                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands  24675037914                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups   46407864608                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups  20884105463                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups  25523465976                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps   20955726920                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       3719311002                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    954868799                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       882765                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts        6691620986                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   8020273453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   3828487465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads   1418193039                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores   1051111625                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded        29836258593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    490317556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued       27997922213                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     16363214                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   4996702737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   3721656751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved    487494813                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples  31419922369                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.891088                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.726429                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0  22120106942     70.40%     70.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   2657979073      8.46%     78.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2   1943237198      6.18%     85.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3   1339464834      4.26%     89.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4   1387183326      4.41%     93.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    833024087      2.65%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    526196668      1.67%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    337801433      1.08%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    274928808      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total  31419922369                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5854323      0.22%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      16179730      0.61%      0.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1386961      0.05%      0.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt        212875      0.01%      0.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult   1689168534     63.30%     64.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      47965340      1.80%     65.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt     34694190      1.30%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      590366921     22.12%     89.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     282841748     10.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        71712      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    5650819178     20.18%     20.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2335926      0.01%     20.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     20.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd   5158590630     18.42%     38.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp    256783247      0.92%     39.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     66355175      0.24%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult   4840676407     17.29%     57.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     29572256      0.11%     57.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt     23456042      0.08%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   7716424968     27.56%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   3529599091     12.61%     97.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    723237581      2.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    27997922213                       # Type of FU issued
system.switch_cpus.iq.rate                   0.857835                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          2668670623                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.095317                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  49060279019                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes  11997191215                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   8495674967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads  41040521612                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes  23329801027                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses  19002238564                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     8917460163                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses     21749060961                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    790833664                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads   1314298405                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       370520                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      3777271                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    744877858                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     43261354                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6721278                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      168574153                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      3756777622                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles    3574404921                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts  30810140477                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      7826484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    8020273453                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts   3828487465                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    489255620                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       56902307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents    3505260860                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      3777271                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11897770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     91337148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    103234918                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts   27929468786                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    7696271213                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     68453426                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             483564328                       # number of nop insts executed
system.switch_cpus.iew.exec_refs          11219651320                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        994239557                       # Number of branches executed
system.switch_cpus.iew.exec_stores         3523380107                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.855737                       # Inst execution rate
system.switch_cpus.iew.wb_sent            27842125623                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count           27497913531                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers       17569452230                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers       23537048660                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.842515                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746459                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   4019347361                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      2822743                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     94241922                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples  30798646135                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.835567                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.047160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0  24150386624     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1   1970059000      6.40%     84.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2   1022561939      3.32%     88.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    707459121      2.30%     90.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    545075187      1.77%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    378287708      1.23%     93.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    241954841      0.79%     94.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    189577661      0.62%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8   1593284054      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total  30798646135                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts  25734344634                       # Number of instructions committed
system.switch_cpus.commit.committedOps    25734344634                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             9789584660                       # Number of memory references committed
system.switch_cpus.commit.loads            6705975053                       # Number of loads committed
system.switch_cpus.commit.membars              847519                       # Number of memory barriers committed
system.switch_cpus.commit.branches          865480851                       # Number of branches committed
system.switch_cpus.commit.fp_insts        17924791649                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts       15347978248                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     66649740                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    404542919      1.57%      1.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4883451818     18.98%     20.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2263350      0.01%     20.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     20.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd   4929955555     19.16%     39.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp    232066432      0.90%     40.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     54777085      0.21%     40.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult   4665063549     18.13%     58.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     28744973      0.11%     59.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt     19735430      0.08%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   6706822572     26.06%     85.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   3083683400     11.98%     97.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    723237551      2.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  25734344634                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events    1593284054                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          58024662023                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         60129002847                       # The number of ROB writes
system.switch_cpus.timesIdled                38285820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles              1217983286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                19188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts         25329873421                       # Number of Instructions Simulated
system.switch_cpus.committedOps           25329873421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.288514                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.288514                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.776088                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.776088                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads      19391212458                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      6729586239                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads       23390014525                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes      15937387400                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads     26220691299                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      312695835                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq          256822174                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         256822173                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             16916                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            16916                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         45422633                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1185                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13630074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13630074                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    202430393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    383931013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             586361406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   6477710976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  13738267164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            20215978140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2191                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        315893242                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000911                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1              315892980    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    262      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          315893242                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       203377581000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      154006467933                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      280376710138                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.424299                       # Number of seconds simulated
sim_ticks                                424299488000                       # Number of ticks simulated
final_tick                               22756998164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               16035454                       # Simulator instruction rate (inst/s)
host_op_rate                                 16035454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              196349315                       # Simulator tick rate (ticks/s)
host_mem_usage                                 779028                       # Number of bytes of host memory used
host_seconds                                  2160.94                       # Real time elapsed on the host
sim_insts                                 34651687425                       # Number of instructions simulated
sim_ops                                   34651687425                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      2278144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    237960576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240238720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2278144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2278144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    114493888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114493888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        35596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      3718134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3753730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1788967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1788967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      5369189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    560831636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             566200825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      5369189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5369189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       269842155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269842155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       269842155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      5369189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    560831636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            836042979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3753730                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1789543                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3753730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1789543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              240110528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  128192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               114502400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               240238720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            114530752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2003                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   443                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            232976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            232352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            233835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            233300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            243534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            225992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            227022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            250106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            241705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           233758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           234132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           230572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           231994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           230653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            111078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            114155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            110527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            111448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            110196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            111940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           112303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           112316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           111861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           110409                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  424299547000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3753730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1789543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2248904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  800815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  446334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  255391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  96885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 107952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 111146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 111146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 111204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 112003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 112338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 113193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 118050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 115086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 116345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 120564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 111234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1652367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.608905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.191095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.819195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       917038     55.50%     55.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       347022     21.00%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110685      6.70%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52310      3.17%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51586      3.12%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22422      1.36%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20862      1.26%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18303      1.11%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112139      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1652367                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       109423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.290186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    262.307198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       109394     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           19      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        109423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       109423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90795     82.98%     82.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1887      1.72%     84.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14361     13.12%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1932      1.77%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              357      0.33%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               69      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        109423                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  56882046500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            127226927750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                18758635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15161.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33911.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       565.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       269.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    566.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    269.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3014687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  873771                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      76543.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             190242024840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             103802692125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            692669179800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           152192280240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1339126969440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         12280569977700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1529100985500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           16287704109645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            794.423282                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  99541060250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14168180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  310586205500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy             204726259080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             111705796125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            721439167800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           157887694800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1339126969440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         12302721195435                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1509670092750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           16347277175430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            797.328924                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 104035730000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   14168180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  306092605500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        6                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     620182                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   102937     48.73%     48.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      87      0.04%     48.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     435      0.21%     48.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  107763     51.02%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               211222                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    102935     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       87      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      435      0.21%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   102935     49.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                206392                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             409616880500     96.54%     96.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                57535500      0.01%     96.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               243137000      0.06%     96.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14381285000      3.39%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         424298838000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.955198                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.977133                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         31      1.74%      1.74% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.06%      1.79% # number of syscalls executed
system.cpu.kern.syscall::3                          2      0.11%      1.91% # number of syscalls executed
system.cpu.kern.syscall::4                         99      5.55%      7.46% # number of syscalls executed
system.cpu.kern.syscall::6                         20      1.12%      8.58% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.06%      8.63% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.06%      8.69% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.06%      8.74% # number of syscalls executed
system.cpu.kern.syscall::45                        37      2.07%     10.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.06%     10.87% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.06%     10.93% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.06%     10.99% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.28%     11.27% # number of syscalls executed
system.cpu.kern.syscall::73                        21      1.18%     12.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.06%     12.50% # number of syscalls executed
system.cpu.kern.syscall::121                     1561     87.50%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   1784                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   226      0.10%      0.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.00%      0.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                208180     92.24%     92.35% # number of callpals executed
system.cpu.kern.callpal::rdps                    8047      3.57%     95.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     95.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     95.91% # number of callpals executed
system.cpu.kern.callpal::rti                     2520      1.12%     97.03% # number of callpals executed
system.cpu.kern.callpal::callsys                 1834      0.81%     97.84% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.00%     97.85% # number of callpals executed
system.cpu.kern.callpal::rdunique                4862      2.15%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 225686                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2744                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2399                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2400                      
system.cpu.kern.mode_good::user                  2399                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.874636                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.932945                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        37288262500      8.79%      8.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         386982276500     91.21%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             28299000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      226                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           4440548                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           342460552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4441060                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.112345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1411371568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1411371568                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    196760261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       196760261                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    142917760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      142917760                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1418457                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1418457                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1326630                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1326630                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    339678021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        339678021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    339678021                       # number of overall hits
system.cpu.dcache.overall_hits::total       339678021                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7305592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7305592                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1990703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1990703                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        13339                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        13339                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           13                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9296295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9296295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9296295                       # number of overall misses
system.cpu.dcache.overall_misses::total       9296295                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 499895164303                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 499895164303                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 136078708632                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 136078708632                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    277101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    277101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       334508                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       334508                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 635973872935                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 635973872935                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 635973872935                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 635973872935                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    204065853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    204065853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    144908463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    144908463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1431796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1431796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1326643                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1326643                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    348974316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    348974316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    348974316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    348974316                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.035800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035800                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.009316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000010                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000010                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.026639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.026639                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026639                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 68426.373154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68426.373154                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68357.112353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68357.112353                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 20773.783642                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20773.783642                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 25731.384615                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 25731.384615                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68411.541688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68411.541688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68411.541688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68411.541688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     49853461                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1279422                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.965612                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2230021                       # number of writebacks
system.cpu.dcache.writebacks::total           2230021                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3196689                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3196689                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1670424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1670424                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1884                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1884                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4867113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4867113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4867113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4867113                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4108903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4108903                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       320279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       320279                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        11455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        11455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4429182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4429182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4429182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4429182                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         7545                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7545                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3318                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3318                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        10863                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10863                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 301677251949                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 301677251949                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  23538505520                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23538505520                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    207267001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    207267001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       314992                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       314992                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 325215757469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 325215757469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 325215757469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 325215757469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1694438000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1694438000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    739687000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    739687000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2434125000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2434125000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.020135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012692                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73420.387862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73420.387862                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 73493.752385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73493.752385                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18094.020166                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18094.020166                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 24230.153846                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24230.153846                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73425.692931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73425.692931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73425.692931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73425.692931                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224577.601060                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224577.601060                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 222931.585292                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222931.585292                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224074.841204                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224074.841204                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            584368                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.473681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179200278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            584880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            306.388110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.473681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         360149288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        360149288                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    179169250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       179169250                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    179169250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        179169250                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    179169250                       # number of overall hits
system.cpu.icache.overall_hits::total       179169250                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       613180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        613180                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       613180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         613180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       613180                       # number of overall misses
system.cpu.icache.overall_misses::total        613180                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  10806010562                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10806010562                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  10806010562                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10806010562                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  10806010562                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10806010562                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    179782430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179782430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    179782430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179782430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    179782430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179782430                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003411                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17622.901207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17622.901207                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17622.901207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17622.901207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17622.901207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17622.901207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5848                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               118                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.559322                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        28753                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        28753                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        28753                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        28753                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        28753                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        28753                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       584427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       584427                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       584427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       584427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       584427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       584427                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   9349784835                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9349784835                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   9349784835                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9349784835                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   9349784835                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9349784835                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003251                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003251                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003251                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003251                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15998.208219                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15998.208219                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15998.208219                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15998.208219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15998.208219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15998.208219                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    36864                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          5                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7547                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7547                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3894                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3318                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          576                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1052                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        21726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   22882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          935                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9947                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        36880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        36880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    52040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               965000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              595000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            12540000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               78000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             3338450                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            18408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              581003                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  578                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 5202                       # Number of tag accesses
system.iocache.tags.data_accesses                5202                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          576                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          576                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       238998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       238998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    124370449                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    124370449                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       238998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       238998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       238998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       238998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          576                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          576                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215920.918403                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215920.918403                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1178                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  191                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.167539                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             576                       # number of writebacks
system.iocache.writebacks::total                  576                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          576                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          576                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       132998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       132998                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     94412455                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     94412455                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       132998                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       132998                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       132998                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       132998                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163910.512153                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163910.512153                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3976005                       # number of replacements
system.l2.tags.tagsinuse                 16311.432676                       # Cycle average of tags in use
system.l2.tags.total_refs                     3021751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3992256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.756903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4739.816294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   635.626671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10935.989711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.289295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.038796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.667480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995571                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 120376829                       # Number of tag accesses
system.l2.tags.data_accesses                120376829                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       548774                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       661983                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1210757                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2230021                       # number of Writeback hits
system.l2.Writeback_hits::total               2230021                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   21                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        60429                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60429                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        548774                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        722412                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1271186                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       548774                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       722412                       # number of overall hits
system.l2.overall_hits::total                 1271186                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        35595                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      3458359                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3493954                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       259830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              259830                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        35595                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      3718189                       # number of demand (read+write) misses
system.l2.demand_misses::total                3753784                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        35595                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      3718189                       # number of overall misses
system.l2.overall_misses::total               3753784                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2988112250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 290601964250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    293590076500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62998                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  22558492498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22558492498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2988112250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 313160456748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     316148568998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2988112250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 313160456748                       # number of overall miss cycles
system.l2.overall_miss_latency::total    316148568998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       584369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4120342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4704711                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2230021                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2230021                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               36                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       320259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            320259                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       584369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4440601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5024970                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       584369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4440601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5024970                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.060912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.839338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.742650                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.416667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.811312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811312                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.060912                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.837317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.747026                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.060912                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.837317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.747026                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83947.527743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84028.860003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84028.031422                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2099.933333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2099.933333                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7874.750000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86820.199738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86820.199738                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83947.527743                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84223.921040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84221.300160                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83947.527743                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84223.921040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84221.300160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1788391                       # number of writebacks
system.l2.writebacks::total                   1788391                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        35595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      3458359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3493954                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       259830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         259830                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        35595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      3718189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3753784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        35595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      3718189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3753784                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         7545                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         7545                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3318                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3318                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        10863                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10863                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   2541088250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 247665472750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 250206561000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       268014                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       268014                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       141508                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       141508                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  19329262502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19329262502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   2541088250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 266994735252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 269535823502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   2541088250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 266994735252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269535823502                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1588808000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1588808000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    696553000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    696553000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2285361000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2285361000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.060912                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.839338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.742650                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.811312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811312                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.060912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.837317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.747026                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.060912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.837317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.747026                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71388.909959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71613.581109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71611.292249                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17867.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17867.600000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17688.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17688.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74391.958211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74391.958211                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71388.909959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71807.736307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71803.764815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71388.909959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71807.736307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71803.764815                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210577.601060                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210577.601060                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 209931.585292                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209931.585292                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210380.281690                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210380.281690                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3501502                       # Transaction distribution
system.membus.trans_dist::ReadResp            3501449                       # Transaction distribution
system.membus.trans_dist::WriteReq               3318                       # Transaction distribution
system.membus.trans_dist::WriteResp              3318                       # Transaction distribution
system.membus.trans_dist::Writeback           1788967                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          576                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          576                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq            259828                       # Transaction distribution
system.membus.trans_dist::ReadExResp           259828                       # Transaction distribution
system.membus.trans_dist::BadAddressError           53                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        21726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9295901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9317733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9319463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        15160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    354695744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    354710904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               354784632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoop_fanout::samples           5554221                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5554221    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5554221                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16236500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13636326574                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               66000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             589997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        19771778476                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       228787192                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    144177538                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       653871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    155665502                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       119693160                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.891256                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        35515453                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        18589                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            238000488                       # DTB read hits
system.switch_cpus.dtb.read_misses            1182363                       # DTB read misses
system.switch_cpus.dtb.read_acv                 12305                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        229668976                       # DTB read accesses
system.switch_cpus.dtb.write_hits           149132398                       # DTB write hits
system.switch_cpus.dtb.write_misses            411135                       # DTB write misses
system.switch_cpus.dtb.write_acv                 6338                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       142783009                       # DTB write accesses
system.switch_cpus.dtb.data_hits            387132886                       # DTB hits
system.switch_cpus.dtb.data_misses            1593498                       # DTB misses
system.switch_cpus.dtb.data_acv                 18643                       # DTB access violations
system.switch_cpus.dtb.data_accesses        372451985                       # DTB accesses
system.switch_cpus.itb.fetch_hits           169842969                       # ITB hits
system.switch_cpus.itb.fetch_misses             93438                       # ITB misses
system.switch_cpus.itb.fetch_acv                10969                       # ITB acv
system.switch_cpus.itb.fetch_accesses       169936407                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                848589382                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    193292999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1202912479                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           228787192                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    155208613                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             637061776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3515314                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               5741                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        72097                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2867180                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          204                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          247                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         179782431                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        343233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              43                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    835057901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.440514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.568532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        584856953     70.04%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         29164811      3.49%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         24552844      2.94%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         24086110      2.88%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         47034237      5.63%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28151433      3.37%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16502436      1.98%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         21197695      2.54%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         59511382      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    835057901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.269609                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.417544                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        176042448                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     425510050                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         224624109                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       7147997                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1733297                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     41350091                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         24486                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1163266747                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         59407                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1733297                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        180232988                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       118856909                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    255922515                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         227165395                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      51146797                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1153553912                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        106128                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       10045814                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       11196200                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       25670524                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    720860598                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1372941956                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1369805911                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3133229                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     688466862                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         32393733                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      7736285                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1550743                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          45652527                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    234717029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    153054290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10768214                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9510335                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1042542407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      8334705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1034438791                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       168303                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     50547108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     33266495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      5255938                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    835057901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.238763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.862451                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    473339026     56.68%     56.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    106304357     12.73%     69.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     86071216     10.31%     79.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     58118155      6.96%     86.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     40028543      4.79%     91.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     31008178      3.71%     95.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21005190      2.52%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     13014553      1.56%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      6168683      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    835057901                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1388417      8.34%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10783747     64.79%     73.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4472215     26.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          542      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     638464940     61.72%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       172744      0.02%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         5084      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           78      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          245      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          249      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    241163700     23.31%     85.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    149816767     14.48%     99.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      4814441      0.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1034438791                       # Type of FU issued
system.switch_cpus.iq.rate                   1.219010                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            16644384                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016090                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2908217613                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1095248430                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1014709713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     12530557                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      6271739                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6262676                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1044816753                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         6265880                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     22991358                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     11153996                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        10153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        98208                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6813345                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        49884                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      9712653                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1733297                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        99675419                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9539019                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1147026188                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        77478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     234717029                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    153054290                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      6701602                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         626577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       8548775                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        98208                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       396072                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       979764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1375836                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1033328190                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     239353379                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1110601                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              96149076                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            388949621                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        199182695                       # Number of branches executed
system.switch_cpus.iew.exec_stores          149596242                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.217701                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1022906699                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1020972389                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         451364563                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         609317944                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.203141                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.740770                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     48174078                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3078767                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1249693                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    827699948                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.324054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.432399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    537579785     64.95%     64.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     96508960     11.66%     76.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     32585373      3.94%     80.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     39448158      4.77%     85.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20294717      2.45%     87.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     10434605      1.26%     89.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15046670      1.82%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14150237      1.71%     92.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     61651443      7.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    827699948                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1095919296                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1095919296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              369803978                       # Number of memory references committed
system.switch_cpus.commit.loads             223563033                       # Number of loads committed
system.switch_cpus.commit.membars             1516681                       # Number of memory barriers committed
system.switch_cpus.commit.branches          195026093                       # Number of branches committed
system.switch_cpus.commit.fp_insts            6261287                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         986465140                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     35074324                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     95589828      8.72%      8.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    624021285     56.94%     65.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       162844      0.01%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5045      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           77      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          166      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          249      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    225079714     20.54%     86.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    146245646     13.34%     99.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      4814441      0.44%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1095919296                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      61651443                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1905011914                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2295550297                       # The number of ROB writes
system.switch_cpus.timesIdled                  400666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                13531481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 9594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          1000330006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1000330006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.848309                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.848309                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.178815                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.178815                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1343552403                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       699477401                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3131211                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3129756                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        15481936                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        4726336                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4712316                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4712264                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3318                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3318                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2230021                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          579                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              36                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           320259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          320259                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           53                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1168797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11133049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12301846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     37399680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    426931704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              464331384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             641                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7266542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7265961     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    581      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7266542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5864660500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         884425660                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7251954573                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
