;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14/07/2017 13:02:51
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2A610000  	10849
0x0008	0x2A210000  	10785
0x000C	0x2A210000  	10785
0x0010	0x2A210000  	10785
0x0014	0x2A210000  	10785
0x0018	0x2A210000  	10785
0x001C	0x2A210000  	10785
0x0020	0x2A210000  	10785
0x0024	0x2A210000  	10785
0x0028	0x2A210000  	10785
0x002C	0x2A210000  	10785
0x0030	0x2A210000  	10785
0x0034	0x2A210000  	10785
0x0038	0x2A210000  	10785
0x003C	0x2A210000  	10785
0x0040	0x2A210000  	10785
0x0044	0x2A210000  	10785
0x0048	0x2A210000  	10785
0x004C	0x2A210000  	10785
0x0050	0x2A210000  	10785
0x0054	0x2A210000  	10785
0x0058	0x2A210000  	10785
0x005C	0x2A290000  	10793
0x0060	0x2A210000  	10785
0x0064	0x2A210000  	10785
0x0068	0x2A210000  	10785
0x006C	0x2A210000  	10785
0x0070	0x2A210000  	10785
0x0074	0x2A210000  	10785
0x0078	0x2A210000  	10785
0x007C	0x2A210000  	10785
0x0080	0x2A210000  	10785
0x0084	0x2A210000  	10785
0x0088	0x2A210000  	10785
0x008C	0x2A210000  	10785
0x0090	0x2A210000  	10785
0x0094	0x2A210000  	10785
0x0098	0x2A210000  	10785
0x009C	0x2A210000  	10785
0x00A0	0x2A210000  	10785
0x00A4	0x2A210000  	10785
0x00A8	0x2A210000  	10785
0x00AC	0x2A210000  	10785
0x00B0	0x2A210000  	10785
0x00B4	0x2A210000  	10785
0x00B8	0x2A210000  	10785
0x00BC	0x2A210000  	10785
0x00C0	0x2A210000  	10785
0x00C4	0x2A210000  	10785
0x00C8	0x2A210000  	10785
0x00CC	0x2A210000  	10785
0x00D0	0x2A210000  	10785
0x00D4	0x2A210000  	10785
0x00D8	0x2A210000  	10785
0x00DC	0x2A210000  	10785
0x00E0	0x2A210000  	10785
0x00E4	0x2A210000  	10785
0x00E8	0x2A210000  	10785
0x00EC	0x2A210000  	10785
0x00F0	0x2A210000  	10785
0x00F4	0x2A210000  	10785
0x00F8	0x2A210000  	10785
0x00FC	0x2A210000  	10785
0x0100	0x2A210000  	10785
0x0104	0x2A210000  	10785
0x0108	0x2A210000  	10785
0x010C	0x2A210000  	10785
0x0110	0x2A210000  	10785
0x0114	0x2A210000  	10785
0x0118	0x2A210000  	10785
0x011C	0x2A210000  	10785
0x0120	0x2A210000  	10785
0x0124	0x2A210000  	10785
0x0128	0x2A210000  	10785
0x012C	0x2A210000  	10785
0x0130	0x2A210000  	10785
0x0134	0x2A210000  	10785
0x0138	0x2A210000  	10785
0x013C	0x2A210000  	10785
0x0140	0x2A210000  	10785
0x0144	0x2A210000  	10785
0x0148	0x2A210000  	10785
0x014C	0x2A210000  	10785
; end of ____SysVT
_main:
;Optique.c, 69 :: 		void main()
0x2A60	0xF000F854  BL	11020
0x2A64	0xF000FCD4  BL	13328
0x2A68	0xF7FFFFF0  BL	10828
0x2A6C	0xF000FC90  BL	13200
;Optique.c, 72 :: 		UART1_Init (9600);
0x2A70	0xF2425080  MOVW	R0, #9600
0x2A74	0xF7FFFF80  BL	_UART1_Init+0
;Optique.c, 74 :: 		PrintString ("Programme 3.1.2--Detection Optique--Oscillateur : 8Mhz ");
0x2A78	0x4821    LDR	R0, [PC, #132]
0x2A7A	0xF7FFFFC1  BL	_PrintString+0
;Optique.c, 76 :: 		setupGPIO();
0x2A7E	0xF7FFFD7B  BL	_setupGPIO+0
;Optique.c, 78 :: 		Read_serial_number();
0x2A82	0xF7FFFF1D  BL	_Read_serial_number+0
;Optique.c, 80 :: 		TEST_EEPROM();
0x2A86	0xF7FFFEF3  BL	_TEST_EEPROM+0
;Optique.c, 82 :: 		MCP(0x0A,256, 256, 256, 0); //(char ModuleAddress,int red, int green, int blue, char N_LED)
0x2A8A	0x2000    MOVS	R0, #0
0x2A8C	0xB401    PUSH	(R0)
0x2A8E	0xF2401300  MOVW	R3, #256
0x2A92	0xB21B    SXTH	R3, R3
0x2A94	0xF2401200  MOVW	R2, #256
0x2A98	0xB212    SXTH	R2, R2
0x2A9A	0xF2401100  MOVW	R1, #256
0x2A9E	0xB209    SXTH	R1, R1
0x2AA0	0x200A    MOVS	R0, #10
0x2AA2	0xF7FFFD7F  BL	_MCP+0
0x2AA6	0xB001    ADD	SP, SP, #4
;Optique.c, 84 :: 		TEST_CAN();
0x2AA8	0xF7FFFD52  BL	_TEST_CAN+0
;Optique.c, 86 :: 		for (bands = 0 ; bands <= 7 ; bands++)
0x2AAC	0x2100    MOVS	R1, #0
0x2AAE	0xB209    SXTH	R1, R1
0x2AB0	0x4814    LDR	R0, [PC, #80]
0x2AB2	0x8001    STRH	R1, [R0, #0]
L_main76:
0x2AB4	0x4813    LDR	R0, [PC, #76]
0x2AB6	0xF9B00000  LDRSH	R0, [R0, #0]
0x2ABA	0x2807    CMP	R0, #7
0x2ABC	0xDC1C    BGT	L_main77
;Optique.c, 88 :: 		for (compteur = 0 ; compteur <= 3 ; compteur++)
0x2ABE	0x2100    MOVS	R1, #0
0x2AC0	0xB209    SXTH	R1, R1
0x2AC2	0x4811    LDR	R0, [PC, #68]
0x2AC4	0x8001    STRH	R1, [R0, #0]
L_main79:
0x2AC6	0x4810    LDR	R0, [PC, #64]
0x2AC8	0xF9B00000  LDRSH	R0, [R0, #0]
0x2ACC	0x2803    CMP	R0, #3
0x2ACE	0xDC0D    BGT	L_main80
;Optique.c, 90 :: 		InitVCNL4020_Periodic3(compteur,bands);// sensor 0 to 3 & band 0 to 7
0x2AD0	0x480C    LDR	R0, [PC, #48]
0x2AD2	0xF9B01000  LDRSH	R1, [R0, #0]
0x2AD6	0x480C    LDR	R0, [PC, #48]
0x2AD8	0xF9B00000  LDRSH	R0, [R0, #0]
0x2ADC	0xF7FFF9FE  BL	_InitVCNL4020_Periodic3+0
;Optique.c, 88 :: 		for (compteur = 0 ; compteur <= 3 ; compteur++)
0x2AE0	0x4909    LDR	R1, [PC, #36]
0x2AE2	0xF9B10000  LDRSH	R0, [R1, #0]
0x2AE6	0x1C40    ADDS	R0, R0, #1
0x2AE8	0x8008    STRH	R0, [R1, #0]
;Optique.c, 91 :: 		}
0x2AEA	0xE7EC    B	L_main79
L_main80:
;Optique.c, 86 :: 		for (bands = 0 ; bands <= 7 ; bands++)
0x2AEC	0x4905    LDR	R1, [PC, #20]
0x2AEE	0xF9B10000  LDRSH	R0, [R1, #0]
0x2AF2	0x1C40    ADDS	R0, R0, #1
0x2AF4	0x8008    STRH	R0, [R1, #0]
;Optique.c, 92 :: 		}
0x2AF6	0xE7DD    B	L_main76
L_main77:
;Optique.c, 94 :: 		while (1)
L_main82:
;Optique.c, 96 :: 		interrupt ();
0x2AF8	0xF7FFFB88  BL	_interrupt+0
;Optique.c, 97 :: 		}
0x2AFC	0xE7FC    B	L_main82
;Optique.c, 100 :: 		}
L_end_main:
L__main_end_loop:
0x2AFE	0xE7FE    B	L__main_end_loop
0x2B00	0x03F82000  	?lstr70_Optique+0
0x2B04	0x04302000  	_bands+0
0x2B08	0x04322000  	_compteur+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x218C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x218E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x2192	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x2196	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x219A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x219C	0xB001    ADD	SP, SP, #4
0x219E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x29AC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x29AE	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x29B2	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x29B6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x29BA	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x29BC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x29C0	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x29C2	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x29C4	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x29C6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x29CA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x29CE	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x29D0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x29D4	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x29D6	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x29D8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x29DC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x29E0	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x29E2	0xB001    ADD	SP, SP, #4
0x29E4	0x4770    BX	LR
; end of ___FillZeros
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x2978	0xB081    SUB	SP, SP, #4
0x297A	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x297E	0x4A09    LDR	R2, [PC, #36]
0x2980	0xF2400100  MOVW	R1, #0
0x2984	0xB404    PUSH	(R2)
0x2986	0xB402    PUSH	(R1)
0x2988	0xF2400300  MOVW	R3, #0
0x298C	0xF2400200  MOVW	R2, #0
0x2990	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2992	0x4805    LDR	R0, [PC, #20]
0x2994	0xF7FEFEAA  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x2998	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x299A	0xF8DDE000  LDR	LR, [SP, #0]
0x299E	0xB001    ADD	SP, SP, #4
0x29A0	0x4770    BX	LR
0x29A2	0xBF00    NOP
0x29A4	0x31CC0000  	__GPIO_MODULE_USART1_PA9_10+0
0x29A8	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x16EC	0xB089    SUB	SP, SP, #36
0x16EE	0xF8CDE000  STR	LR, [SP, #0]
0x16F2	0x4683    MOV	R11, R0
0x16F4	0xB298    UXTH	R0, R3
0x16F6	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x16F8	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x16FC	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x16FE	0xAC04    ADD	R4, SP, #16
0x1700	0xF8AD1004  STRH	R1, [SP, #4]
0x1704	0xF8AD0008  STRH	R0, [SP, #8]
0x1708	0x4620    MOV	R0, R4
0x170A	0xF7FFFEB1  BL	_RCC_GetClocksFrequency+0
0x170E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1712	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x1716	0x4C64    LDR	R4, [PC, #400]
0x1718	0x45A3    CMP	R11, R4
0x171A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x171C	0x2501    MOVS	R5, #1
0x171E	0xB26D    SXTB	R5, R5
0x1720	0x4C62    LDR	R4, [PC, #392]
0x1722	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x1724	0x4D62    LDR	R5, [PC, #392]
0x1726	0x4C63    LDR	R4, [PC, #396]
0x1728	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x172A	0x4D63    LDR	R5, [PC, #396]
0x172C	0x4C63    LDR	R4, [PC, #396]
0x172E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x1730	0x4D63    LDR	R5, [PC, #396]
0x1732	0x4C64    LDR	R4, [PC, #400]
0x1734	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x1736	0x4D64    LDR	R5, [PC, #400]
0x1738	0x4C64    LDR	R4, [PC, #400]
0x173A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x173C	0x9C07    LDR	R4, [SP, #28]
0x173E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x1740	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x1742	0x4C63    LDR	R4, [PC, #396]
0x1744	0x45A3    CMP	R11, R4
0x1746	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x1748	0x2501    MOVS	R5, #1
0x174A	0xB26D    SXTB	R5, R5
0x174C	0x4C61    LDR	R4, [PC, #388]
0x174E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x1750	0x4D61    LDR	R5, [PC, #388]
0x1752	0x4C58    LDR	R4, [PC, #352]
0x1754	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x1756	0x4D61    LDR	R5, [PC, #388]
0x1758	0x4C58    LDR	R4, [PC, #352]
0x175A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x175C	0x4D60    LDR	R5, [PC, #384]
0x175E	0x4C59    LDR	R4, [PC, #356]
0x1760	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x1762	0x4D60    LDR	R5, [PC, #384]
0x1764	0x4C59    LDR	R4, [PC, #356]
0x1766	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x1768	0x9C06    LDR	R4, [SP, #24]
0x176A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x176C	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x176E	0x4C5E    LDR	R4, [PC, #376]
0x1770	0x45A3    CMP	R11, R4
0x1772	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x1774	0x2501    MOVS	R5, #1
0x1776	0xB26D    SXTB	R5, R5
0x1778	0x4C5C    LDR	R4, [PC, #368]
0x177A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x177C	0x4D5C    LDR	R5, [PC, #368]
0x177E	0x4C4D    LDR	R4, [PC, #308]
0x1780	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x1782	0x4D5C    LDR	R5, [PC, #368]
0x1784	0x4C4D    LDR	R4, [PC, #308]
0x1786	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x1788	0x4D5B    LDR	R5, [PC, #364]
0x178A	0x4C4E    LDR	R4, [PC, #312]
0x178C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x178E	0x4D5B    LDR	R5, [PC, #364]
0x1790	0x4C4E    LDR	R4, [PC, #312]
0x1792	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x1794	0x9C06    LDR	R4, [SP, #24]
0x1796	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x1798	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x179A	0x4C59    LDR	R4, [PC, #356]
0x179C	0x45A3    CMP	R11, R4
0x179E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x17A0	0x2501    MOVS	R5, #1
0x17A2	0xB26D    SXTB	R5, R5
0x17A4	0x4C57    LDR	R4, [PC, #348]
0x17A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x17A8	0x4D57    LDR	R5, [PC, #348]
0x17AA	0x4C42    LDR	R4, [PC, #264]
0x17AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x17AE	0x4D57    LDR	R5, [PC, #348]
0x17B0	0x4C42    LDR	R4, [PC, #264]
0x17B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x17B4	0x4D56    LDR	R5, [PC, #344]
0x17B6	0x4C43    LDR	R4, [PC, #268]
0x17B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x17BA	0x4D56    LDR	R5, [PC, #344]
0x17BC	0x4C43    LDR	R4, [PC, #268]
0x17BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x17C0	0x9C06    LDR	R4, [SP, #24]
0x17C2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x17C4	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x17C6	0x4C54    LDR	R4, [PC, #336]
0x17C8	0x45A3    CMP	R11, R4
0x17CA	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x17CC	0x2501    MOVS	R5, #1
0x17CE	0xB26D    SXTB	R5, R5
0x17D0	0x4C52    LDR	R4, [PC, #328]
0x17D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x17D4	0x4D52    LDR	R5, [PC, #328]
0x17D6	0x4C37    LDR	R4, [PC, #220]
0x17D8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x17DA	0x4D52    LDR	R5, [PC, #328]
0x17DC	0x4C37    LDR	R4, [PC, #220]
0x17DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x17E0	0x4D51    LDR	R5, [PC, #324]
0x17E2	0x4C38    LDR	R4, [PC, #224]
0x17E4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x17E6	0x4D51    LDR	R5, [PC, #324]
0x17E8	0x4C38    LDR	R4, [PC, #224]
0x17EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x17EC	0x9C06    LDR	R4, [SP, #24]
0x17EE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x17F0	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x17F4	0xF8AD0008  STRH	R0, [SP, #8]
0x17F8	0x4630    MOV	R0, R6
0x17FA	0xF7FFFD6B  BL	_GPIO_Alternate_Function_Enable+0
0x17FE	0xF8BD0008  LDRH	R0, [SP, #8]
0x1802	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x1806	0xF10B0510  ADD	R5, R11, #16
0x180A	0x2400    MOVS	R4, #0
0x180C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x180E	0xF10B0510  ADD	R5, R11, #16
0x1812	0x682C    LDR	R4, [R5, #0]
0x1814	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x1816	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x1818	0xF10B050C  ADD	R5, R11, #12
0x181C	0x2400    MOVS	R4, #0
0x181E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x1820	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x1822	0xF4406080  ORR	R0, R0, #1024
0x1826	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x1828	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x182A	0xF10B050C  ADD	R5, R11, #12
0x182E	0x682C    LDR	R4, [R5, #0]
0x1830	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x1832	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x1834	0xF10B060C  ADD	R6, R11, #12
0x1838	0x2501    MOVS	R5, #1
0x183A	0x6834    LDR	R4, [R6, #0]
0x183C	0xF365344D  BFI	R4, R5, #13, #1
0x1840	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x1842	0xF10B060C  ADD	R6, R11, #12
0x1846	0x2501    MOVS	R5, #1
0x1848	0x6834    LDR	R4, [R6, #0]
0x184A	0xF36504C3  BFI	R4, R5, #3, #1
0x184E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x1850	0xF10B060C  ADD	R6, R11, #12
0x1854	0x2501    MOVS	R5, #1
0x1856	0x6834    LDR	R4, [R6, #0]
0x1858	0xF3650482  BFI	R4, R5, #2, #1
0x185C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x185E	0xF10B0514  ADD	R5, R11, #20
0x1862	0x2400    MOVS	R4, #0
0x1864	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x1866	0x9D03    LDR	R5, [SP, #12]
0x1868	0x2419    MOVS	R4, #25
0x186A	0x4365    MULS	R5, R4, R5
0x186C	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x1870	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x1874	0x2464    MOVS	R4, #100
0x1876	0xFBB7F4F4  UDIV	R4, R7, R4
0x187A	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x187C	0x0935    LSRS	R5, R6, #4
0x187E	0x2464    MOVS	R4, #100
0x1880	0x436C    MULS	R4, R5, R4
0x1882	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x1884	0x0124    LSLS	R4, R4, #4
0x1886	0xF2040532  ADDW	R5, R4, #50
0x188A	0x2464    MOVS	R4, #100
0x188C	0xFBB5F4F4  UDIV	R4, R5, R4
0x1890	0xF004040F  AND	R4, R4, #15
0x1894	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x1898	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x189C	0xB2A4    UXTH	R4, R4
0x189E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x18A0	0xF8DDE000  LDR	LR, [SP, #0]
0x18A4	0xB009    ADD	SP, SP, #36
0x18A6	0x4770    BX	LR
0x18A8	0x38004001  	USART1_SR+0
0x18AC	0x03384242  	RCC_APB2ENR+0
0x18B0	0x16110000  	_UART1_Write+0
0x18B4	0x05A82000  	_UART_Wr_Ptr+0
0x18B8	0xFFFFFFFF  	_UART1_Read+0
0x18BC	0x05AC2000  	_UART_Rd_Ptr+0
0x18C0	0xFFFFFFFF  	_UART1_Data_Ready+0
0x18C4	0x05B02000  	_UART_Rdy_Ptr+0
0x18C8	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x18CC	0x05B42000  	_UART_Tx_Idle_Ptr+0
0x18D0	0x44004000  	USART2_SR+0
0x18D4	0x03C44242  	RCC_APB1ENR+0
0x18D8	0xFFFFFFFF  	_UART2_Write+0
0x18DC	0xFFFFFFFF  	_UART2_Read+0
0x18E0	0xFFFFFFFF  	_UART2_Data_Ready+0
0x18E4	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x18E8	0x48004000  	USART3_SR+0
0x18EC	0x03C84242  	RCC_APB1ENR+0
0x18F0	0xFFFFFFFF  	_UART3_Write+0
0x18F4	0xFFFFFFFF  	_UART3_Read+0
0x18F8	0xFFFFFFFF  	_UART3_Data_Ready+0
0x18FC	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1900	0x4C004000  	UART4_SR+0
0x1904	0x03CC4242  	RCC_APB1ENR+0
0x1908	0xFFFFFFFF  	_UART4_Write+0
0x190C	0xFFFFFFFF  	_UART4_Read+0
0x1910	0xFFFFFFFF  	_UART4_Data_Ready+0
0x1914	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1918	0x50004000  	UART5_SR+0
0x191C	0x03D04242  	RCC_APB1ENR+0
0x1920	0xFFFFFFFF  	_UART5_Write+0
0x1924	0xFFFFFFFF  	_UART5_Read+0
0x1928	0xFFFFFFFF  	_UART5_Data_Ready+0
0x192C	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x1470	0xB082    SUB	SP, SP, #8
0x1472	0xF8CDE000  STR	LR, [SP, #0]
0x1476	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x1478	0x4619    MOV	R1, R3
0x147A	0x9101    STR	R1, [SP, #4]
0x147C	0xF7FFFA08  BL	_Get_Fosc_kHz+0
0x1480	0xF24031E8  MOVW	R1, #1000
0x1484	0xFB00F201  MUL	R2, R0, R1
0x1488	0x9901    LDR	R1, [SP, #4]
0x148A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x148C	0x491F    LDR	R1, [PC, #124]
0x148E	0x7809    LDRB	R1, [R1, #0]
0x1490	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x1494	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x1496	0x491E    LDR	R1, [PC, #120]
0x1498	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x149A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x149C	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x149E	0x1D1A    ADDS	R2, R3, #4
0x14A0	0x6819    LDR	R1, [R3, #0]
0x14A2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x14A4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x14A6	0x4919    LDR	R1, [PC, #100]
0x14A8	0x8809    LDRH	R1, [R1, #0]
0x14AA	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x14AE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x14B0	0x4917    LDR	R1, [PC, #92]
0x14B2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x14B4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x14B6	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x14B8	0xF2030208  ADDW	R2, R3, #8
0x14BC	0x1D19    ADDS	R1, R3, #4
0x14BE	0x6809    LDR	R1, [R1, #0]
0x14C0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x14C2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x14C4	0x4911    LDR	R1, [PC, #68]
0x14C6	0x8809    LDRH	R1, [R1, #0]
0x14C8	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x14CC	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x14CE	0x4910    LDR	R1, [PC, #64]
0x14D0	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x14D2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x14D4	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x14D6	0xF203020C  ADDW	R2, R3, #12
0x14DA	0x1D19    ADDS	R1, R3, #4
0x14DC	0x6809    LDR	R1, [R1, #0]
0x14DE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x14E0	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x14E2	0x490A    LDR	R1, [PC, #40]
0x14E4	0x8809    LDRH	R1, [R1, #0]
0x14E6	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x14EA	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x14EC	0x4909    LDR	R1, [PC, #36]
0x14EE	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x14F0	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x14F2	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x14F4	0xF2030210  ADDW	R2, R3, #16
0x14F8	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x14FC	0x6809    LDR	R1, [R1, #0]
0x14FE	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x1502	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x1504	0xF8DDE000  LDR	LR, [SP, #0]
0x1508	0xB002    ADD	SP, SP, #8
0x150A	0x4770    BX	LR
0x150C	0x10044002  	RCC_CFGRbits+0
0x1510	0x337C0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x1514	0x338C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0890	0x4801    LDR	R0, [PC, #4]
0x0892	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0894	0x4770    BX	LR
0x0896	0xBF00    NOP
0x0898	0x05982000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x12D4	0xB081    SUB	SP, SP, #4
0x12D6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x12DA	0x2201    MOVS	R2, #1
0x12DC	0xB252    SXTB	R2, R2
0x12DE	0x493E    LDR	R1, [PC, #248]
0x12E0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x12E2	0xF2000168  ADDW	R1, R0, #104
0x12E6	0x680B    LDR	R3, [R1, #0]
0x12E8	0xF06F6100  MVN	R1, #134217728
0x12EC	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x12F0	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x12F2	0xF0036100  AND	R1, R3, #134217728
0x12F6	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x12F8	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x12FA	0xF0024100  AND	R1, R2, #-2147483648
0x12FE	0xF1B14F00  CMP	R1, #-2147483648
0x1302	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x1304	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x1306	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x1308	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x130A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x130C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x130E	0xF4042170  AND	R1, R4, #983040
0x1312	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x1314	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x1316	0xF64F71FF  MOVW	R1, #65535
0x131A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x131E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x1320	0xF4041140  AND	R1, R4, #3145728
0x1324	0xF5B11F40  CMP	R1, #3145728
0x1328	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x132A	0xF06F6170  MVN	R1, #251658240
0x132E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x1332	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x1334	0x492A    LDR	R1, [PC, #168]
0x1336	0x680A    LDR	R2, [R1, #0]
0x1338	0xF06F6170  MVN	R1, #251658240
0x133C	0x400A    ANDS	R2, R1
0x133E	0x4928    LDR	R1, [PC, #160]
0x1340	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x1342	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x1344	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x1346	0xF4041180  AND	R1, R4, #1048576
0x134A	0xF5B11F80  CMP	R1, #1048576
0x134E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x1350	0xF04F0103  MOV	R1, #3
0x1354	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x1356	0x43C9    MVN	R1, R1
0x1358	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x135C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x1360	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x1362	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x1364	0x0D61    LSRS	R1, R4, #21
0x1366	0x0109    LSLS	R1, R1, #4
0x1368	0xFA05F101  LSL	R1, R5, R1
0x136C	0x43C9    MVN	R1, R1
0x136E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x1370	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x1374	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x1376	0x0D61    LSRS	R1, R4, #21
0x1378	0x0109    LSLS	R1, R1, #4
0x137A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x137E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x1380	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x1382	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x1386	0xF1B14F00  CMP	R1, #-2147483648
0x138A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x138C	0x4913    LDR	R1, [PC, #76]
0x138E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x1390	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x1392	0x4913    LDR	R1, [PC, #76]
0x1394	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x1396	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x139A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x139C	0xEA4F018A  LSL	R1, R10, #2
0x13A0	0xEB090101  ADD	R1, R9, R1, LSL #0
0x13A4	0x6809    LDR	R1, [R1, #0]
0x13A6	0xF1B13FFF  CMP	R1, #-1
0x13AA	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x13AC	0xF1090134  ADD	R1, R9, #52
0x13B0	0xEA4F038A  LSL	R3, R10, #2
0x13B4	0x18C9    ADDS	R1, R1, R3
0x13B6	0x6809    LDR	R1, [R1, #0]
0x13B8	0x460A    MOV	R2, R1
0x13BA	0xEB090103  ADD	R1, R9, R3, LSL #0
0x13BE	0x6809    LDR	R1, [R1, #0]
0x13C0	0x4608    MOV	R0, R1
0x13C2	0x4611    MOV	R1, R2
0x13C4	0xF7FFFA6A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x13C8	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x13CC	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x13CE	0xF8DDE000  LDR	LR, [SP, #0]
0x13D2	0xB001    ADD	SP, SP, #4
0x13D4	0x4770    BX	LR
0x13D6	0xBF00    NOP
0x13D8	0x03004242  	RCC_APB2ENRbits+0
0x13DC	0x001C4001  	AFIO_MAPR2+0
0x13E0	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x089C	0xB083    SUB	SP, SP, #12
0x089E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x08A2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x08A6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x08A8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x08AA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x08AE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x08B0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x08B2	0x4A19    LDR	R2, [PC, #100]
0x08B4	0x9202    STR	R2, [SP, #8]
0x08B6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x08B8	0x4A18    LDR	R2, [PC, #96]
0x08BA	0x9202    STR	R2, [SP, #8]
0x08BC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x08BE	0x4A18    LDR	R2, [PC, #96]
0x08C0	0x9202    STR	R2, [SP, #8]
0x08C2	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x08C4	0x4A17    LDR	R2, [PC, #92]
0x08C6	0x9202    STR	R2, [SP, #8]
0x08C8	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x08CA	0x4A17    LDR	R2, [PC, #92]
0x08CC	0x9202    STR	R2, [SP, #8]
0x08CE	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x08D0	0x4A16    LDR	R2, [PC, #88]
0x08D2	0x9202    STR	R2, [SP, #8]
0x08D4	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x08D6	0x4A16    LDR	R2, [PC, #88]
0x08D8	0x9202    STR	R2, [SP, #8]
0x08DA	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x08DC	0x2800    CMP	R0, #0
0x08DE	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x08E0	0x2801    CMP	R0, #1
0x08E2	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x08E4	0x2802    CMP	R0, #2
0x08E6	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x08E8	0x2803    CMP	R0, #3
0x08EA	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x08EC	0x2804    CMP	R0, #4
0x08EE	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x08F0	0x2805    CMP	R0, #5
0x08F2	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x08F4	0x2806    CMP	R0, #6
0x08F6	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x08F8	0x2201    MOVS	R2, #1
0x08FA	0xB212    SXTH	R2, R2
0x08FC	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x08FE	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0902	0x9802    LDR	R0, [SP, #8]
0x0904	0x460A    MOV	R2, R1
0x0906	0xF8BD1004  LDRH	R1, [SP, #4]
0x090A	0xF7FFFC81  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x090E	0xF8DDE000  LDR	LR, [SP, #0]
0x0912	0xB003    ADD	SP, SP, #12
0x0914	0x4770    BX	LR
0x0916	0xBF00    NOP
0x0918	0x08004001  	#1073809408
0x091C	0x0C004001  	#1073810432
0x0920	0x10004001  	#1073811456
0x0924	0x14004001  	#1073812480
0x0928	0x18004001  	#1073813504
0x092C	0x1C004001  	#1073814528
0x0930	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0210	0xB081    SUB	SP, SP, #4
0x0212	0xF8CDE000  STR	LR, [SP, #0]
0x0216	0xB28C    UXTH	R4, R1
0x0218	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x021A	0x4B77    LDR	R3, [PC, #476]
0x021C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0220	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0222	0x4618    MOV	R0, R3
0x0224	0xF7FFFF94  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0228	0xF1B40FFF  CMP	R4, #255
0x022C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x022E	0x4B73    LDR	R3, [PC, #460]
0x0230	0x429D    CMP	R5, R3
0x0232	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0234	0xF04F3333  MOV	R3, #858993459
0x0238	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x023A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x023C	0x2D42    CMP	R5, #66
0x023E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0240	0xF04F3344  MOV	R3, #1145324612
0x0244	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0246	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0248	0xF64F73FF  MOVW	R3, #65535
0x024C	0x429C    CMP	R4, R3
0x024E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0250	0x4B6A    LDR	R3, [PC, #424]
0x0252	0x429D    CMP	R5, R3
0x0254	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0256	0xF04F3333  MOV	R3, #858993459
0x025A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x025C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x025E	0xF04F3333  MOV	R3, #858993459
0x0262	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0264	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0266	0x2D42    CMP	R5, #66
0x0268	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x026A	0xF04F3344  MOV	R3, #1145324612
0x026E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0270	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0272	0xF04F3344  MOV	R3, #1145324612
0x0276	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0278	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x027A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x027C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x027E	0xF0050301  AND	R3, R5, #1
0x0282	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0284	0x2100    MOVS	R1, #0
0x0286	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0288	0xF0050302  AND	R3, R5, #2
0x028C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x028E	0xF40573C0  AND	R3, R5, #384
0x0292	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0294	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0296	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0298	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x029C	0xF0050304  AND	R3, R5, #4
0x02A0	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x02A2	0xF0050320  AND	R3, R5, #32
0x02A6	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x02A8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x02AA	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x02AC	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x02AE	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x02B0	0xF0050308  AND	R3, R5, #8
0x02B4	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x02B6	0xF0050320  AND	R3, R5, #32
0x02BA	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x02BC	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x02BE	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02C0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02C2	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02C4	0x4B4E    LDR	R3, [PC, #312]
0x02C6	0xEA050303  AND	R3, R5, R3, LSL #0
0x02CA	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x02CC	0x2003    MOVS	R0, #3
0x02CE	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x02D0	0xF4057300  AND	R3, R5, #512
0x02D4	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02D6	0x2002    MOVS	R0, #2
0x02D8	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02DA	0xF4056380  AND	R3, R5, #1024
0x02DE	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02E0	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02E2	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02E4	0xF005030C  AND	R3, R5, #12
0x02E8	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02EA	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02EC	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02EE	0xF00403FF  AND	R3, R4, #255
0x02F2	0xB29B    UXTH	R3, R3
0x02F4	0x2B00    CMP	R3, #0
0x02F6	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02F8	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02FA	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02FC	0xFA1FF884  UXTH	R8, R4
0x0300	0x4632    MOV	R2, R6
0x0302	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0304	0x2808    CMP	R0, #8
0x0306	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0308	0xF04F0301  MOV	R3, #1
0x030C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0310	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0314	0x42A3    CMP	R3, R4
0x0316	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0318	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x031A	0xF04F030F  MOV	R3, #15
0x031E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0320	0x43DB    MVN	R3, R3
0x0322	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0326	0xFA01F305  LSL	R3, R1, R5
0x032A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x032E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0330	0xF4067381  AND	R3, R6, #258
0x0334	0xF5B37F81  CMP	R3, #258
0x0338	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x033A	0xF2020414  ADDW	R4, R2, #20
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0x4083    LSLS	R3, R0
0x0344	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0346	0xF0060382  AND	R3, R6, #130
0x034A	0x2B82    CMP	R3, #130
0x034C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x034E	0xF2020410  ADDW	R4, R2, #16
0x0352	0xF04F0301  MOV	R3, #1
0x0356	0x4083    LSLS	R3, R0
0x0358	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x035A	0x462F    MOV	R7, R5
0x035C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x035E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0360	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0362	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0364	0xFA1FF088  UXTH	R0, R8
0x0368	0x460F    MOV	R7, R1
0x036A	0x4631    MOV	R1, R6
0x036C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x036E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0370	0x460F    MOV	R7, R1
0x0372	0x4629    MOV	R1, R5
0x0374	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0376	0xF1B00FFF  CMP	R0, #255
0x037A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x037C	0x1D33    ADDS	R3, R6, #4
0x037E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0382	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0384	0x2A08    CMP	R2, #8
0x0386	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0388	0xF2020408  ADDW	R4, R2, #8
0x038C	0xF04F0301  MOV	R3, #1
0x0390	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0394	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0398	0x42A3    CMP	R3, R4
0x039A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x039C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x039E	0xF04F030F  MOV	R3, #15
0x03A2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x03A4	0x43DB    MVN	R3, R3
0x03A6	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x03AA	0xFA07F305  LSL	R3, R7, R5
0x03AE	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x03B2	0xF4017381  AND	R3, R1, #258
0x03B6	0xF5B37F81  CMP	R3, #258
0x03BA	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x03BC	0xF2060514  ADDW	R5, R6, #20
0x03C0	0xF2020408  ADDW	R4, R2, #8
0x03C4	0xF04F0301  MOV	R3, #1
0x03C8	0x40A3    LSLS	R3, R4
0x03CA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x03CC	0xF0010382  AND	R3, R1, #130
0x03D0	0x2B82    CMP	R3, #130
0x03D2	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03D4	0xF2060510  ADDW	R5, R6, #16
0x03D8	0xF2020408  ADDW	R4, R2, #8
0x03DC	0xF04F0301  MOV	R3, #1
0x03E0	0x40A3    LSLS	R3, R4
0x03E2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03E4	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03E6	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03E8	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03EA	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03EC	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03F0	0xF8DDE000  LDR	LR, [SP, #0]
0x03F4	0xB001    ADD	SP, SP, #4
0x03F6	0x4770    BX	LR
0x03F8	0xFC00FFFF  	#-1024
0x03FC	0x00140008  	#524308
0x0400	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_PrintString:
;gla.h, 28 :: 		void PrintString(char t [])
; t start address is: 0 (R0)
0x2A00	0xB081    SUB	SP, SP, #4
0x2A02	0xF8CDE000  STR	LR, [SP, #0]
; t end address is: 0 (R0)
; t start address is: 0 (R0)
;gla.h, 30 :: 		uart (t);
; t end address is: 0 (R0)
0x2A06	0xF7FEFD87  BL	_UART1_Write_Text+0
;gla.h, 31 :: 		UART1_Write(10);
0x2A0A	0x200A    MOVS	R0, #10
0x2A0C	0xF7FEFE00  BL	_UART1_Write+0
;gla.h, 32 :: 		UART1_Write(13);
0x2A10	0x200D    MOVS	R0, #13
0x2A12	0xF7FEFDFD  BL	_UART1_Write+0
;gla.h, 33 :: 		}
L_end_PrintString:
0x2A16	0xF8DDE000  LDR	LR, [SP, #0]
0x2A1A	0xB001    ADD	SP, SP, #4
0x2A1C	0x4770    BX	LR
; end of _PrintString
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x1518	0xB081    SUB	SP, SP, #4
0x151A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x151E	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1520	0x4803    LDR	R0, [PC, #12]
0x1522	0xF7FFFF5F  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x1526	0xF8DDE000  LDR	LR, [SP, #0]
0x152A	0xB001    ADD	SP, SP, #4
0x152C	0x4770    BX	LR
0x152E	0xBF00    NOP
0x1530	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x13E4	0xB081    SUB	SP, SP, #4
0x13E6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x13EA	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x13EC	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x13EE	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x13F0	0x4605    MOV	R5, R0
0x13F2	0xB2D8    UXTB	R0, R3
0x13F4	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x13F6	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x13F8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x13FA	0x4628    MOV	R0, R5
0x13FC	0xF7FFF838  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x1400	0x1C72    ADDS	R2, R6, #1
0x1402	0xB2D2    UXTB	R2, R2
0x1404	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x1406	0x18A2    ADDS	R2, R4, R2
0x1408	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x140A	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x140C	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x140E	0xF8DDE000  LDR	LR, [SP, #0]
0x1412	0xB001    ADD	SP, SP, #4
0x1414	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0470	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0472	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0476	0x4601    MOV	R1, R0
0x0478	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x047C	0x680B    LDR	R3, [R1, #0]
0x047E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0482	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0484	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0486	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0488	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x048A	0xB001    ADD	SP, SP, #4
0x048C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x1610	0xB081    SUB	SP, SP, #4
0x1612	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x1616	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1618	0x4803    LDR	R0, [PC, #12]
0x161A	0xF7FEFF29  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x161E	0xF8DDE000  LDR	LR, [SP, #0]
0x1622	0xB001    ADD	SP, SP, #4
0x1624	0x4770    BX	LR
0x1626	0xBF00    NOP
0x1628	0x38004001  	USART1_SR+0
; end of _UART1_Write
_setupGPIO:
;gla.h, 71 :: 		void setupGPIO()
0x2578	0xB081    SUB	SP, SP, #4
0x257A	0xF8CDE000  STR	LR, [SP, #0]
;gla.h, 73 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_LOW, _GPIO_CFG_PULL_UP|_GPIO_CFG_DIGITAL_INPUT); // rsistance de pull-up par programmation
0x257E	0x22C2    MOVS	R2, #194
0x2580	0xF24001FF  MOVW	R1, #255
0x2584	0x4806    LDR	R0, [PC, #24]
0x2586	0xF7FDFE43  BL	_GPIO_Config+0
;gla.h, 74 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_8, _GPIO_CFG_PULL_UP|_GPIO_CFG_DIGITAL_INPUT); // rsistance de pull-up par programmation
0x258A	0x22C2    MOVS	R2, #194
0x258C	0xF2401100  MOVW	R1, #256
0x2590	0x4803    LDR	R0, [PC, #12]
0x2592	0xF7FDFE3D  BL	_GPIO_Config+0
;gla.h, 75 :: 		}
L_end_setupGPIO:
0x2596	0xF8DDE000  LDR	LR, [SP, #0]
0x259A	0xB001    ADD	SP, SP, #4
0x259C	0x4770    BX	LR
0x259E	0xBF00    NOP
0x25A0	0x08004001  	GPIOA_BASE+0
; end of _setupGPIO
_Read_serial_number:
;ds28cm.h, 41 :: 		void Read_serial_number()
0x28C0	0xB081    SUB	SP, SP, #4
0x28C2	0xF8CDE000  STR	LR, [SP, #0]
;ds28cm.h, 43 :: 		InitI2C2();
0x28C6	0xF7FFF8B3  BL	_InitI2C2+0
;ds28cm.h, 44 :: 		PrintString ("---------serial_number---------");
0x28CA	0x4823    LDR	R0, [PC, #140]
0x28CC	0xF000F898  BL	_PrintString+0
;ds28cm.h, 45 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_1));
0x28D0	0x2101    MOVS	R1, #1
0x28D2	0x2050    MOVS	R0, #80
0x28D4	0xF7FFF8D2  BL	_DS28CM00R_Read_Byte+0
0x28D8	0xF7FFF8F2  BL	_PrintDecimal+0
;ds28cm.h, 46 :: 		PrintString (" ");
0x28DC	0x481F    LDR	R0, [PC, #124]
0x28DE	0xF000F88F  BL	_PrintString+0
;ds28cm.h, 47 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_2));
0x28E2	0x2102    MOVS	R1, #2
0x28E4	0x2050    MOVS	R0, #80
0x28E6	0xF7FFF8C9  BL	_DS28CM00R_Read_Byte+0
0x28EA	0xF7FFF8E9  BL	_PrintDecimal+0
;ds28cm.h, 48 :: 		PrintString (" ");
0x28EE	0x481C    LDR	R0, [PC, #112]
0x28F0	0xF000F886  BL	_PrintString+0
;ds28cm.h, 49 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_3));
0x28F4	0x2103    MOVS	R1, #3
0x28F6	0x2050    MOVS	R0, #80
0x28F8	0xF7FFF8C0  BL	_DS28CM00R_Read_Byte+0
0x28FC	0xF7FFF8E0  BL	_PrintDecimal+0
;ds28cm.h, 50 :: 		PrintString (" ");
0x2900	0x4818    LDR	R0, [PC, #96]
0x2902	0xF000F87D  BL	_PrintString+0
;ds28cm.h, 51 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_4));
0x2906	0x2104    MOVS	R1, #4
0x2908	0x2050    MOVS	R0, #80
0x290A	0xF7FFF8B7  BL	_DS28CM00R_Read_Byte+0
0x290E	0xF7FFF8D7  BL	_PrintDecimal+0
;ds28cm.h, 52 :: 		PrintString (" ");
0x2912	0x4815    LDR	R0, [PC, #84]
0x2914	0xF000F874  BL	_PrintString+0
;ds28cm.h, 53 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_5));
0x2918	0x2105    MOVS	R1, #5
0x291A	0x2050    MOVS	R0, #80
0x291C	0xF7FFF8AE  BL	_DS28CM00R_Read_Byte+0
0x2920	0xF7FFF8CE  BL	_PrintDecimal+0
;ds28cm.h, 54 :: 		PrintString (" ");
0x2924	0x4811    LDR	R0, [PC, #68]
0x2926	0xF000F86B  BL	_PrintString+0
;ds28cm.h, 55 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_6));
0x292A	0x2106    MOVS	R1, #6
0x292C	0x2050    MOVS	R0, #80
0x292E	0xF7FFF8A5  BL	_DS28CM00R_Read_Byte+0
0x2932	0xF7FFF8C5  BL	_PrintDecimal+0
;ds28cm.h, 56 :: 		PrintString (" ");
0x2936	0x480E    LDR	R0, [PC, #56]
0x2938	0xF000F862  BL	_PrintString+0
;ds28cm.h, 57 :: 		PrintDecimal(DS28CM00R_Read_Byte(DS28CM00R_Address,Serial_Number_7));
0x293C	0x2107    MOVS	R1, #7
0x293E	0x2050    MOVS	R0, #80
0x2940	0xF7FFF89C  BL	_DS28CM00R_Read_Byte+0
0x2944	0xF7FFF8BC  BL	_PrintDecimal+0
;ds28cm.h, 58 :: 		PrintString ("\n");
0x2948	0x480A    LDR	R0, [PC, #40]
0x294A	0xF000F859  BL	_PrintString+0
;ds28cm.h, 59 :: 		}
L_end_Read_serial_number:
0x294E	0xF8DDE000  LDR	LR, [SP, #0]
0x2952	0xB001    ADD	SP, SP, #4
0x2954	0x4770    BX	LR
0x2956	0xBF00    NOP
0x2958	0x005A2000  	?lstr58_Optique+0
0x295C	0x007A2000  	?lstr59_Optique+0
0x2960	0x007C2000  	?lstr60_Optique+0
0x2964	0x007E2000  	?lstr61_Optique+0
0x2968	0x00802000  	?lstr62_Optique+0
0x296C	0x00822000  	?lstr63_Optique+0
0x2970	0x00842000  	?lstr64_Optique+0
0x2974	0x00862000  	?lstr65_Optique+0
; end of _Read_serial_number
_InitI2C2:
;gla.h, 46 :: 		void InitI2C2()
0x1A30	0xB081    SUB	SP, SP, #4
0x1A32	0xF8CDE000  STR	LR, [SP, #0]
;gla.h, 49 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_10);           // Set GPIOC pin 10 as digital output
0x1A36	0xF2404100  MOVW	R1, #1024
0x1A3A	0x480D    LDR	R0, [PC, #52]
0x1A3C	0xF7FFFC3C  BL	_GPIO_Digital_Output+0
;gla.h, 50 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_11);           // Set GPIOC pin 11 as digital output
0x1A40	0xF6400100  MOVW	R1, #2048
0x1A44	0x480A    LDR	R0, [PC, #40]
0x1A46	0xF7FFFC37  BL	_GPIO_Digital_Output+0
;gla.h, 51 :: 		I2C2_Init_Advanced(100000, &_GPIO_MODULE_I2C2_PB10_11);         //I2C config 100kbps
0x1A4A	0x490A    LDR	R1, [PC, #40]
0x1A4C	0x480A    LDR	R0, [PC, #40]
0x1A4E	0xF7FFFCE3  BL	_I2C2_Init_Advanced+0
;gla.h, 52 :: 		Delay_ms(100);
0x1A52	0xF24117A9  MOVW	R7, #4521
0x1A56	0xF2C00704  MOVT	R7, #4
0x1A5A	0xBF00    NOP
0x1A5C	0xBF00    NOP
L_InitI2C25:
0x1A5E	0x1E7F    SUBS	R7, R7, #1
0x1A60	0xD1FD    BNE	L_InitI2C25
0x1A62	0xBF00    NOP
0x1A64	0xBF00    NOP
;gla.h, 53 :: 		}
L_end_InitI2C2:
0x1A66	0xF8DDE000  LDR	LR, [SP, #0]
0x1A6A	0xB001    ADD	SP, SP, #4
0x1A6C	0x4770    BX	LR
0x1A6E	0xBF00    NOP
0x1A70	0x0C004001  	GPIOB_BASE+0
0x1A74	0x32A40000  	__GPIO_MODULE_I2C2_PB10_11+0
0x1A78	0x86A00001  	#100000
; end of _InitI2C2
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x12B8	0xB081    SUB	SP, SP, #4
0x12BA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x12BE	0x4A04    LDR	R2, [PC, #16]
0x12C0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x12C2	0xF7FEFFA5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x12C6	0xF8DDE000  LDR	LR, [SP, #0]
0x12CA	0xB001    ADD	SP, SP, #4
0x12CC	0x4770    BX	LR
0x12CE	0xBF00    NOP
0x12D0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_I2C2_Init_Advanced:
;__Lib_I2C_12.c, 338 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1418	0xB081    SUB	SP, SP, #4
0x141A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 339 :: 		
0x141E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1420	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1422	0x4803    LDR	R0, [PC, #12]
0x1424	0xF7FFF944  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 340 :: 		
L_end_I2C2_Init_Advanced:
0x1428	0xF8DDE000  LDR	LR, [SP, #0]
0x142C	0xB001    ADD	SP, SP, #4
0x142E	0x4770    BX	LR
0x1430	0x58004000  	I2C2_CR1+0
; end of _I2C2_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 357 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06B0	0xB088    SUB	SP, SP, #32
0x06B2	0xF8CDE000  STR	LR, [SP, #0]
0x06B6	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 359 :: 		
;__Lib_I2C_12.c, 366 :: 		
0x06B8	0x4B55    LDR	R3, [PC, #340]
0x06BA	0x4298    CMP	R0, R3
0x06BC	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_12.c, 367 :: 		
0x06BE	0x2401    MOVS	R4, #1
0x06C0	0xB264    SXTB	R4, R4
0x06C2	0x4B54    LDR	R3, [PC, #336]
0x06C4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 368 :: 		
0x06C6	0x4C54    LDR	R4, [PC, #336]
0x06C8	0x4B54    LDR	R3, [PC, #336]
0x06CA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 369 :: 		
0x06CC	0x4C54    LDR	R4, [PC, #336]
0x06CE	0x4B55    LDR	R3, [PC, #340]
0x06D0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 370 :: 		
0x06D2	0x4C55    LDR	R4, [PC, #340]
0x06D4	0x4B55    LDR	R3, [PC, #340]
0x06D6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 371 :: 		
0x06D8	0xE00F    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_12.c, 372 :: 		
0x06DA	0x4B55    LDR	R3, [PC, #340]
0x06DC	0x4298    CMP	R0, R3
0x06DE	0xD10C    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_12.c, 373 :: 		
0x06E0	0x2401    MOVS	R4, #1
0x06E2	0xB264    SXTB	R4, R4
0x06E4	0x4B53    LDR	R3, [PC, #332]
0x06E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 374 :: 		
0x06E8	0x4C53    LDR	R4, [PC, #332]
0x06EA	0x4B4C    LDR	R3, [PC, #304]
0x06EC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 375 :: 		
0x06EE	0x4C53    LDR	R4, [PC, #332]
0x06F0	0x4B4C    LDR	R3, [PC, #304]
0x06F2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 376 :: 		
0x06F4	0x4C52    LDR	R4, [PC, #328]
0x06F6	0x4B4D    LDR	R3, [PC, #308]
0x06F8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 377 :: 		
L_I2Cx_Init_Advanced63:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_12.c, 378 :: 		
0x06FA	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x06FC	0x9002    STR	R0, [SP, #8]
0x06FE	0x4610    MOV	R0, R2
0x0700	0xF000FDE8  BL	_GPIO_Alternate_Function_Enable+0
0x0704	0x9802    LDR	R0, [SP, #8]
0x0706	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 383 :: 		
0x0708	0x1D03    ADDS	R3, R0, #4
0x070A	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 385 :: 		
0x070C	0xB29C    UXTH	R4, R3
0x070E	0xF06F033F  MVN	R3, #63
0x0712	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0716	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 387 :: 		
0x0718	0xAB03    ADD	R3, SP, #12
0x071A	0x9001    STR	R0, [SP, #4]
0x071C	0x4618    MOV	R0, R3
0x071E	0xF000FEA7  BL	_RCC_GetClocksFrequency+0
0x0722	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 388 :: 		
; pclk1 start address is: 28 (R7)
0x0724	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 390 :: 		
0x0726	0x9C05    LDR	R4, [SP, #20]
0x0728	0x4B46    LDR	R3, [PC, #280]
0x072A	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x072E	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 391 :: 		
0x0730	0xB29B    UXTH	R3, R3
0x0732	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0736	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 393 :: 		
0x0738	0x1D03    ADDS	R3, R0, #4
0x073A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 397 :: 		
0x073C	0x2400    MOVS	R4, #0
0x073E	0x6803    LDR	R3, [R0, #0]
0x0740	0xF3640300  BFI	R3, R4, #0, #1
0x0744	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 400 :: 		
; tmpreg start address is: 8 (R2)
0x0746	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 403 :: 		
0x0748	0x4B3F    LDR	R3, [PC, #252]
0x074A	0x429E    CMP	R6, R3
0x074C	0xD812    BHI	L_I2Cx_Init_Advanced64
;__Lib_I2C_12.c, 406 :: 		
0x074E	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0750	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0754	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 408 :: 		
0x0756	0x2C04    CMP	R4, #4
0x0758	0xD202    BCS	L__I2Cx_Init_Advanced70
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 411 :: 		
; result start address is: 12 (R3)
0x075A	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x075C	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 412 :: 		
0x075E	0xE7FF    B	L_I2Cx_Init_Advanced65
L__I2Cx_Init_Advanced70:
;__Lib_I2C_12.c, 408 :: 		
;__Lib_I2C_12.c, 412 :: 		
L_I2Cx_Init_Advanced65:
;__Lib_I2C_12.c, 414 :: 		
; result start address is: 16 (R4)
0x0760	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0764	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 416 :: 		
0x0766	0xF2000420  ADDW	R4, R0, #32
0x076A	0x1C4B    ADDS	R3, R1, #1
0x076C	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x076E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 417 :: 		
0x0770	0xB291    UXTH	R1, R2
0x0772	0xE03F    B	L_I2Cx_Init_Advanced66
L_I2Cx_Init_Advanced64:
;__Lib_I2C_12.c, 422 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0774	0x2303    MOVS	R3, #3
0x0776	0xFB06F403  MUL	R4, R6, R3
0x077A	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x077E	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 425 :: 		
0x0782	0x2319    MOVS	R3, #25
0x0784	0xFB06F503  MUL	R5, R6, R3
0x0788	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x078C	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 427 :: 		
0x0790	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 429 :: 		
0x0794	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 431 :: 		
0x0798	0x1B3C    SUB	R4, R7, R4
0x079A	0x1AFB    SUB	R3, R7, R3
0x079C	0x429C    CMP	R4, R3
0x079E	0xD205    BCS	L_I2Cx_Init_Advanced67
;__Lib_I2C_12.c, 432 :: 		
0x07A0	0x2303    MOVS	R3, #3
0x07A2	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x07A4	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x07A8	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 433 :: 		
; result end address is: 16 (R4)
0x07AA	0xE006    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced67:
;__Lib_I2C_12.c, 435 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x07AC	0x2319    MOVS	R3, #25
0x07AE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x07B0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x07B4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 436 :: 		
0x07B6	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_12.c, 440 :: 		
; result start address is: 16 (R4)
0x07BA	0xF64073FF  MOVW	R3, #4095
0x07BE	0xEA040303  AND	R3, R4, R3, LSL #0
0x07C2	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced71
;__Lib_I2C_12.c, 443 :: 		
0x07C4	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 444 :: 		
0x07C8	0xE7FF    B	L_I2Cx_Init_Advanced69
L__I2Cx_Init_Advanced71:
;__Lib_I2C_12.c, 440 :: 		
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Init_Advanced69:
;__Lib_I2C_12.c, 446 :: 		
; result start address is: 16 (R4)
0x07CA	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x07CE	0xB29B    UXTH	R3, R3
0x07D0	0x431A    ORRS	R2, R3
0x07D2	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 448 :: 		
0x07D4	0xF2000520  ADDW	R5, R0, #32
0x07D8	0xF240132C  MOVW	R3, #300
0x07DC	0xFB01F403  MUL	R4, R1, R3
0x07E0	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x07E2	0xF24033E8  MOVW	R3, #1000
0x07E6	0xFBB4F3F3  UDIV	R3, R4, R3
0x07EA	0xB29B    UXTH	R3, R3
0x07EC	0x1C5B    ADDS	R3, R3, #1
0x07EE	0xB29B    UXTH	R3, R3
0x07F0	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x07F2	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Init_Advanced66:
;__Lib_I2C_12.c, 451 :: 		
; tmpreg start address is: 4 (R1)
0x07F4	0xF200031C  ADDW	R3, R0, #28
0x07F8	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 453 :: 		
0x07FA	0x2300    MOVS	R3, #0
0x07FC	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 454 :: 		
0x07FE	0x2401    MOVS	R4, #1
0x0800	0x6803    LDR	R3, [R0, #0]
0x0802	0xF3640300  BFI	R3, R4, #0, #1
0x0806	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 455 :: 		
L_end_I2Cx_Init_Advanced:
0x0808	0xF8DDE000  LDR	LR, [SP, #0]
0x080C	0xB008    ADD	SP, SP, #32
0x080E	0x4770    BX	LR
0x0810	0x54004000  	I2C1_CR1+0
0x0814	0x03D44242  	RCC_APB1ENR+0
0x0818	0x12090000  	_I2C1_Start+0
0x081C	0x059C2000  	_I2C_Start_Ptr+0
0x0820	0x12210000  	_I2C1_Read+0
0x0824	0x05A02000  	_I2C_Read_Ptr+0
0x0828	0x11E50000  	_I2C1_Write+0
0x082C	0x05A42000  	_I2C_Write_Ptr+0
0x0830	0x58004000  	I2C2_CR1+0
0x0834	0x03D84242  	RCC_APB1ENR+0
0x0838	0x14590000  	_I2C2_Start+0
0x083C	0x12950000  	_I2C2_Read+0
0x0840	0x14350000  	_I2C2_Write+0
0x0844	0x4240000F  	#1000000
0x0848	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_DS28CM00R_Read_Byte:
;ds28cm.h, 18 :: 		char DS28CM00R_Read_Byte(char ModuleAddress, char RegAddress){
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1A7C	0xB082    SUB	SP, SP, #8
0x1A7E	0xF8CDE000  STR	LR, [SP, #0]
0x1A82	0xFA5FFA80  UXTB	R10, R0
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 40 (R10)
; RegAddress start address is: 4 (R1)
;ds28cm.h, 22 :: 		reg_data[0]=RegAddress;
0x1A86	0xAA01    ADD	R2, SP, #4
0x1A88	0x7011    STRB	R1, [R2, #0]
; RegAddress end address is: 4 (R1)
;ds28cm.h, 24 :: 		I2C2_Start();
0x1A8A	0xF7FFFCE5  BL	_I2C2_Start+0
;ds28cm.h, 25 :: 		I2C2_Write(ModuleAddress,reg_data,1,END_MODE_RESTART);
0x1A8E	0xAA01    ADD	R2, SP, #4
0x1A90	0xF2400300  MOVW	R3, #0
0x1A94	0x4611    MOV	R1, R2
0x1A96	0x2201    MOVS	R2, #1
0x1A98	0xFA5FF08A  UXTB	R0, R10
0x1A9C	0xF7FFFCCA  BL	_I2C2_Write+0
;ds28cm.h, 26 :: 		I2C2_Read(ModuleAddress,reg_data,1,END_MODE_STOP);
0x1AA0	0xAA01    ADD	R2, SP, #4
0x1AA2	0xF2400301  MOVW	R3, #1
0x1AA6	0x4611    MOV	R1, R2
0x1AA8	0x2201    MOVS	R2, #1
0x1AAA	0xFA5FF08A  UXTB	R0, R10
; ModuleAddress end address is: 40 (R10)
0x1AAE	0xF7FFFBF1  BL	_I2C2_Read+0
;ds28cm.h, 28 :: 		temp=reg_data[0];
0x1AB2	0xAA01    ADD	R2, SP, #4
0x1AB4	0x7812    LDRB	R2, [R2, #0]
;ds28cm.h, 29 :: 		return temp;
0x1AB6	0xB2D0    UXTB	R0, R2
;ds28cm.h, 30 :: 		}
L_end_DS28CM00R_Read_Byte:
0x1AB8	0xF8DDE000  LDR	LR, [SP, #0]
0x1ABC	0xB002    ADD	SP, SP, #8
0x1ABE	0x4770    BX	LR
; end of _DS28CM00R_Read_Byte
_I2C2_Start:
;__Lib_I2C_12.c, 330 :: 		
0x1458	0xB081    SUB	SP, SP, #4
0x145A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 331 :: 		
0x145E	0x4803    LDR	R0, [PC, #12]
0x1460	0xF7FFF9F4  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 332 :: 		
L_end_I2C2_Start:
0x1464	0xF8DDE000  LDR	LR, [SP, #0]
0x1468	0xB001    ADD	SP, SP, #4
0x146A	0x4770    BX	LR
0x146C	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x084C	0xB081    SUB	SP, SP, #4
0x084E	0xF8CDE000  STR	LR, [SP, #0]
0x0852	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_12.c, 158 :: 		
0x0854	0x4620    MOV	R0, R4
0x0856	0xF7FFFDD5  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
;__Lib_I2C_12.c, 161 :: 		
0x085A	0x2201    MOVS	R2, #1
0x085C	0x6821    LDR	R1, [R4, #0]
0x085E	0xF3622108  BFI	R1, R2, #8, #1
0x0862	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_12.c, 163 :: 		
0x0864	0xF2040114  ADDW	R1, R4, #20
0x0868	0x680A    LDR	R2, [R1, #0]
0x086A	0xF3C22140  UBFX	R1, R2, #9, #1
0x086E	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_12.c, 164 :: 		
0x0870	0xF64F70FF  MOVW	R0, #65535
0x0874	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_12.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x0876	0x4905    LDR	R1, [PC, #20]
0x0878	0x4620    MOV	R0, R4
0x087A	0xF7FFFDD1  BL	_ChekXForEvent+0
0x087E	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x0880	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_12.c, 168 :: 		
0x0882	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Start:
0x0884	0xF8DDE000  LDR	LR, [SP, #0]
0x0888	0xB001    ADD	SP, SP, #4
0x088A	0x4770    BX	LR
0x088C	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x0404	0xB081    SUB	SP, SP, #4
0x0406	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x040A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 148 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x040C	0x4618    MOV	R0, R3
0x040E	0xF7FFFEE5  BL	_I2Cx_Is_Idle+0
0x0412	0xB900    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle1
;__Lib_I2C_12.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x0414	0xE7FA    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0416	0xF8DDE000  LDR	LR, [SP, #0]
0x041A	0xB001    ADD	SP, SP, #4
0x041C	0x4770    BX	LR
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 143 :: 		
0x01DE	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01E2	0x680A    LDR	R2, [R1, #0]
0x01E4	0xF3C20140  UBFX	R1, R2, #1, #1
0x01E8	0xF0810101  EOR	R1, R1, #1
0x01EC	0xB2C9    UXTB	R1, R1
0x01EE	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x01F0	0xB001    ADD	SP, SP, #4
0x01F2	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0420	0xB081    SUB	SP, SP, #4
0x0422	0xF8CDE000  STR	LR, [SP, #0]
0x0426	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x0428	0xF7FFFEE4  BL	_I2Cx_Get_Status+0
0x042C	0xEA000203  AND	R2, R0, R3, LSL #0
0x0430	0x429A    CMP	R2, R3
0x0432	0xF2400200  MOVW	R2, #0
0x0436	0xD100    BNE	L__ChekXForEvent80
0x0438	0x2201    MOVS	R2, #1
L__ChekXForEvent80:
; Event end address is: 12 (R3)
0x043A	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 154 :: 		
L_end_ChekXForEvent:
0x043C	0xF8DDE000  LDR	LR, [SP, #0]
0x0440	0xB001    ADD	SP, SP, #4
0x0442	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x01F4	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 132 :: 		
0x01F6	0xF2000114  ADDW	R1, R0, #20
0x01FA	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 133 :: 		
0x01FC	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0200	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 135 :: 		
0x0202	0x0409    LSLS	R1, R1, #16
0x0204	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0208	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x020A	0xB001    ADD	SP, SP, #4
0x020C	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Write:
;__Lib_I2C_12.c, 351 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1434	0xB081    SUB	SP, SP, #4
0x1436	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 352 :: 		
0x143A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x143C	0x4613    MOV	R3, R2
0x143E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1440	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1442	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1444	0xF7FFF8DA  BL	_I2Cx_Write+0
0x1448	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 353 :: 		
L_end_I2C2_Write:
0x144A	0xF8DDE000  LDR	LR, [SP, #0]
0x144E	0xB001    ADD	SP, SP, #4
0x1450	0x4770    BX	LR
0x1452	0xBF00    NOP
0x1454	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x05FC	0xB081    SUB	SP, SP, #4
0x05FE	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0602	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 177 :: 		
0x0604	0xF2000510  ADDW	R5, R0, #16
0x0608	0x004C    LSLS	R4, R1, #1
0x060A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x060C	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x060E	0x4634    MOV	R4, R6
0x0610	0x4606    MOV	R6, R0
0x0612	0x4690    MOV	R8, R2
0x0614	0x461F    MOV	R7, R3
;__Lib_I2C_12.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x0616	0x4922    LDR	R1, [PC, #136]
0x0618	0x4630    MOV	R0, R6
0x061A	0xF7FFFF01  BL	_ChekXForEvent+0
0x061E	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_12.c, 179 :: 		
0x0620	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_12.c, 180 :: 		
; i start address is: 0 (R0)
0x0622	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x0624	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0626	0x1E7C    SUBS	R4, R7, #1
0x0628	0x42A0    CMP	R0, R4
0x062A	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_12.c, 181 :: 		
0x062C	0xF2060510  ADDW	R5, R6, #16
0x0630	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0634	0x7824    LDRB	R4, [R4, #0]
0x0636	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0638	0x4681    MOV	R9, R0
0x063A	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x063C	0x4919    LDR	R1, [PC, #100]
0x063E	0x4630    MOV	R0, R6
0x0640	0xF7FFFEEE  BL	_ChekXForEvent+0
0x0644	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_12.c, 183 :: 		
0x0646	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_12.c, 180 :: 		
0x0648	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x064C	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 184 :: 		
0x064E	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x0650	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_12.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x0652	0xF2060510  ADDW	R5, R6, #16
0x0656	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x065A	0x7824    LDRB	R4, [R4, #0]
0x065C	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x065E	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x0660	0x4911    LDR	R1, [PC, #68]
0x0662	0x4630    MOV	R0, R6
0x0664	0xF7FFFEDC  BL	_ChekXForEvent+0
0x0668	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_12.c, 188 :: 		
0x066A	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_12.c, 189 :: 		
0x066C	0x2C01    CMP	R4, #1
0x066E	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0670	0x2501    MOVS	R5, #1
0x0672	0x6834    LDR	R4, [R6, #0]
0x0674	0xF3652449  BFI	R4, R5, #9, #1
0x0678	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x067A	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_12.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x067C	0x2501    MOVS	R5, #1
0x067E	0x6834    LDR	R4, [R6, #0]
0x0680	0xF3652408  BFI	R4, R5, #8, #1
0x0684	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0686	0x4634    MOV	R4, R6
;__Lib_I2C_12.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x0688	0x4908    LDR	R1, [PC, #32]
0x068A	0x4620    MOV	R0, R4
0x068C	0xF7FFFEC8  BL	_ChekXForEvent+0
0x0690	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_12.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x0692	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_12.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_12.c, 196 :: 		
0x0694	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Write:
0x0696	0xF8DDE000  LDR	LR, [SP, #0]
0x069A	0xB001    ADD	SP, SP, #4
0x069C	0x4770    BX	LR
0x069E	0xBF00    NOP
0x06A0	0x00820007  	#458882
0x06A4	0x00800007  	#458880
0x06A8	0x00840007  	#458884
0x06AC	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Read:
;__Lib_I2C_12.c, 347 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1294	0xB081    SUB	SP, SP, #4
0x1296	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 348 :: 		
0x129A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x129C	0x4613    MOV	R3, R2
0x129E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x12A0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x12A2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x12A4	0xF7FFFD34  BL	_I2Cx_Read+0
0x12A8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 349 :: 		
L_end_I2C2_Read:
0x12AA	0xF8DDE000  LDR	LR, [SP, #0]
0x12AE	0xB001    ADD	SP, SP, #4
0x12B0	0x4770    BX	LR
0x12B2	0xBF00    NOP
0x12B4	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D10	0xB082    SUB	SP, SP, #8
0x0D12	0xF8CDE000  STR	LR, [SP, #0]
0x0D16	0x461F    MOV	R7, R3
0x0D18	0xB2CB    UXTB	R3, R1
0x0D1A	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x0D1C	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 203 :: 		
; i start address is: 32 (R8)
0x0D1E	0xF04F0800  MOV	R8, #0
;__Lib_I2C_12.c, 204 :: 		
0x0D22	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_12.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_12.c, 206 :: 		
0x0D24	0xF2010510  ADDW	R5, R1, #16
0x0D28	0x005C    LSLS	R4, R3, #1
0x0D2A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0D2C	0xF0440401  ORR	R4, R4, #1
0x0D30	0xB2A4    UXTH	R4, R4
0x0D32	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0D34	0x4633    MOV	R3, R6
0x0D36	0x4616    MOV	R6, R2
0x0D38	0x4642    MOV	R2, R8
;__Lib_I2C_12.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0D3A	0xF2010414  ADDW	R4, R1, #20
0x0D3E	0x6825    LDR	R5, [R4, #0]
0x0D40	0xF3C50440  UBFX	R4, R5, #1, #1
0x0D44	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_12.c, 208 :: 		
0x0D46	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_12.c, 209 :: 		
0x0D48	0x2500    MOVS	R5, #0
0x0D4A	0x680C    LDR	R4, [R1, #0]
0x0D4C	0xF365248A  BFI	R4, R5, #10, #1
0x0D50	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0D52	0xF2010414  ADDW	R4, R1, #20
0x0D56	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 211 :: 		
0x0D58	0xBF00    NOP
;__Lib_I2C_12.c, 212 :: 		
0x0D5A	0xF2010418  ADDW	R4, R1, #24
0x0D5E	0x6824    LDR	R4, [R4, #0]
0x0D60	0x0424    LSLS	R4, R4, #16
0x0D62	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0D66	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0D68	0x2B01    CMP	R3, #1
0x0D6A	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_12.c, 214 :: 		
0x0D6C	0x2501    MOVS	R5, #1
0x0D6E	0x680C    LDR	R4, [R1, #0]
0x0D70	0xF3652449  BFI	R4, R5, #9, #1
0x0D74	0x600C    STR	R4, [R1, #0]
0x0D76	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_12.c, 216 :: 		
0x0D78	0x2501    MOVS	R5, #1
0x0D7A	0x680C    LDR	R4, [R1, #0]
0x0D7C	0xF3652408  BFI	R4, R5, #8, #1
0x0D80	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_12.c, 218 :: 		
0x0D82	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0D84	0x461F    MOV	R7, R3
0x0D86	0x4634    MOV	R4, R6
0x0D88	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x0D8A	0x4981    LDR	R1, [PC, #516]
0x0D8C	0x4630    MOV	R0, R6
0x0D8E	0xF7FFFB47  BL	_ChekXForEvent+0
0x0D92	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_12.c, 219 :: 		
0x0D94	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_12.c, 220 :: 		
0x0D96	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x0D9A	0xF2060410  ADDW	R4, R6, #16
0x0D9E	0x6824    LDR	R4, [R4, #0]
0x0DA0	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 221 :: 		
0x0DA2	0x2F01    CMP	R7, #1
0x0DA4	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x0DA6	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x0DA8	0x6805    LDR	R5, [R0, #0]
0x0DAA	0xF3C52440  UBFX	R4, R5, #9, #1
0x0DAE	0x2C00    CMP	R4, #0
0x0DB0	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_12.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x0DB2	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_12.c, 224 :: 		
0x0DB4	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_12.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x0DB6	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x0DB8	0x6805    LDR	R5, [R0, #0]
0x0DBA	0xF3C52400  UBFX	R4, R5, #8, #1
0x0DBE	0x2C00    CMP	R4, #0
0x0DC0	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_12.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x0DC2	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_12.c, 229 :: 		
0x0DC4	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_12.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x0DC6	0x2501    MOVS	R5, #1
0x0DC8	0x680C    LDR	R4, [R1, #0]
0x0DCA	0xF365248A  BFI	R4, R5, #10, #1
0x0DCE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 233 :: 		
0x0DD0	0x2501    MOVS	R5, #1
0x0DD2	0x680C    LDR	R4, [R1, #0]
0x0DD4	0xF36524CB  BFI	R4, R5, #11, #1
0x0DD8	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 234 :: 		
0x0DDA	0xF2010510  ADDW	R5, R1, #16
0x0DDE	0x005C    LSLS	R4, R3, #1
0x0DE0	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0DE2	0xF0440401  ORR	R4, R4, #1
0x0DE6	0xB2A4    UXTH	R4, R4
0x0DE8	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0DEA	0x4643    MOV	R3, R8
;__Lib_I2C_12.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0DEC	0xF2010414  ADDW	R4, R1, #20
0x0DF0	0x6825    LDR	R5, [R4, #0]
0x0DF2	0xF3C50440  UBFX	R4, R5, #1, #1
0x0DF6	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_12.c, 236 :: 		
0x0DF8	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_12.c, 237 :: 		
0x0DFA	0xF2010414  ADDW	R4, R1, #20
0x0DFE	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 238 :: 		
0x0E00	0xBF00    NOP
;__Lib_I2C_12.c, 239 :: 		
0x0E02	0xF2010418  ADDW	R4, R1, #24
0x0E06	0x6824    LDR	R4, [R4, #0]
0x0E08	0x0424    LSLS	R4, R4, #16
0x0E0A	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 240 :: 		
0x0E0C	0x2500    MOVS	R5, #0
0x0E0E	0x680C    LDR	R4, [R1, #0]
0x0E10	0xF365248A  BFI	R4, R5, #10, #1
0x0E14	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0E16	0x9601    STR	R6, [SP, #4]
0x0E18	0x461E    MOV	R6, R3
0x0E1A	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_12.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0E1C	0xF2010414  ADDW	R4, R1, #20
0x0E20	0x6825    LDR	R5, [R4, #0]
0x0E22	0xF3C50480  UBFX	R4, R5, #2, #1
0x0E26	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_12.c, 242 :: 		
0x0E28	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_12.c, 243 :: 		
0x0E2A	0x2B01    CMP	R3, #1
0x0E2C	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_12.c, 244 :: 		
0x0E2E	0x2501    MOVS	R5, #1
0x0E30	0x680C    LDR	R4, [R1, #0]
0x0E32	0xF3652449  BFI	R4, R5, #9, #1
0x0E36	0x600C    STR	R4, [R1, #0]
0x0E38	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_12.c, 246 :: 		
0x0E3A	0x2501    MOVS	R5, #1
0x0E3C	0x680C    LDR	R4, [R1, #0]
0x0E3E	0xF3652408  BFI	R4, R5, #8, #1
0x0E42	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_12.c, 248 :: 		
0x0E44	0x1995    ADDS	R5, R2, R6
0x0E46	0xF2010410  ADDW	R4, R1, #16
0x0E4A	0x6824    LDR	R4, [R4, #0]
0x0E4C	0x702C    STRB	R4, [R5, #0]
0x0E4E	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 249 :: 		
0x0E50	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0E52	0xF2010410  ADDW	R4, R1, #16
0x0E56	0x6824    LDR	R4, [R4, #0]
0x0E58	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 250 :: 		
0x0E5A	0x2B01    CMP	R3, #1
0x0E5C	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x0E5E	0x680D    LDR	R5, [R1, #0]
0x0E60	0xF3C52440  UBFX	R4, R5, #9, #1
0x0E64	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_12.c, 252 :: 		
0x0E66	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_12.c, 253 :: 		
0x0E68	0x4608    MOV	R0, R1
0x0E6A	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_12.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0E6C	0x680D    LDR	R5, [R1, #0]
0x0E6E	0xF3C52400  UBFX	R4, R5, #8, #1
0x0E72	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_12.c, 256 :: 		
0x0E74	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_12.c, 257 :: 		
0x0E76	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x0E78	0x2500    MOVS	R5, #0
0x0E7A	0x6804    LDR	R4, [R0, #0]
0x0E7C	0xF36524CB  BFI	R4, R5, #11, #1
0x0E80	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 261 :: 		
0x0E82	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_12.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0E84	0x2501    MOVS	R5, #1
0x0E86	0x680C    LDR	R4, [R1, #0]
0x0E88	0xF365248A  BFI	R4, R5, #10, #1
0x0E8C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 265 :: 		
0x0E8E	0xF2010510  ADDW	R5, R1, #16
0x0E92	0x005C    LSLS	R4, R3, #1
0x0E94	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0E96	0xF0440401  ORR	R4, R4, #1
0x0E9A	0xB2A4    UXTH	R4, R4
0x0E9C	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0E9E	0x460D    MOV	R5, R1
0x0EA0	0x4614    MOV	R4, R2
0x0EA2	0x46B9    MOV	R9, R7
0x0EA4	0x46B0    MOV	R8, R6
;__Lib_I2C_12.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x0EA6	0x493B    LDR	R1, [PC, #236]
0x0EA8	0x4628    MOV	R0, R5
0x0EAA	0xF7FFFAB9  BL	_ChekXForEvent+0
0x0EAE	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_12.c, 267 :: 		
0x0EB0	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_12.c, 268 :: 		
; i start address is: 4 (R1)
0x0EB2	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x0EB4	0x4623    MOV	R3, R4
0x0EB6	0x462A    MOV	R2, R5
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0EB8	0xF1A90403  SUB	R4, R9, #3
0x0EBC	0x42A1    CMP	R1, R4
0x0EBE	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0EC0	0x468A    MOV	R10, R1
0x0EC2	0x4617    MOV	R7, R2
0x0EC4	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0EC6	0x4932    LDR	R1, [PC, #200]
0x0EC8	0x4638    MOV	R0, R7
0x0ECA	0xF7FFFAA9  BL	_ChekXForEvent+0
0x0ECE	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_12.c, 271 :: 		
0x0ED0	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_12.c, 272 :: 		
0x0ED2	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0ED6	0xF2070410  ADDW	R4, R7, #16
0x0EDA	0x6824    LDR	R4, [R4, #0]
0x0EDC	0x702C    STRB	R4, [R5, #0]
0x0EDE	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0EE2	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0EE4	0x4633    MOV	R3, R6
0x0EE6	0x463A    MOV	R2, R7
0x0EE8	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_12.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0EEA	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0EEC	0x460B    MOV	R3, R1
0x0EEE	0x4616    MOV	R6, R2
0x0EF0	0x4642    MOV	R2, R8
0x0EF2	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0EF4	0xF2060414  ADDW	R4, R6, #20
0x0EF8	0x6825    LDR	R5, [R4, #0]
0x0EFA	0xF3C50480  UBFX	R4, R5, #2, #1
0x0EFE	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_12.c, 275 :: 		
0x0F00	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_12.c, 276 :: 		
0x0F02	0x2500    MOVS	R5, #0
0x0F04	0x6834    LDR	R4, [R6, #0]
0x0F06	0xF365248A  BFI	R4, R5, #10, #1
0x0F0A	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 277 :: 		
0x0F0C	0x18CD    ADDS	R5, R1, R3
0x0F0E	0xF2060410  ADDW	R4, R6, #16
0x0F12	0x6824    LDR	R4, [R4, #0]
0x0F14	0x702C    STRB	R4, [R5, #0]
0x0F16	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0F18	0x4613    MOV	R3, R2
0x0F1A	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x0F1C	0xF2060414  ADDW	R4, R6, #20
0x0F20	0x6825    LDR	R5, [R4, #0]
0x0F22	0xF3C50480  UBFX	R4, R5, #2, #1
0x0F26	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_12.c, 279 :: 		
0x0F28	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_12.c, 280 :: 		
0x0F2A	0x2B01    CMP	R3, #1
0x0F2C	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 281 :: 		
0x0F2E	0x2501    MOVS	R5, #1
0x0F30	0x6834    LDR	R4, [R6, #0]
0x0F32	0xF3652449  BFI	R4, R5, #9, #1
0x0F36	0x6034    STR	R4, [R6, #0]
0x0F38	0x4610    MOV	R0, R2
0x0F3A	0x4632    MOV	R2, R6
0x0F3C	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_12.c, 283 :: 		
0x0F3E	0x2501    MOVS	R5, #1
0x0F40	0x6834    LDR	R4, [R6, #0]
0x0F42	0xF3652408  BFI	R4, R5, #8, #1
0x0F46	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0F48	0x4635    MOV	R5, R6
0x0F4A	0x4616    MOV	R6, R2
0x0F4C	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0F4E	0x4912    LDR	R1, [PC, #72]
0x0F50	0x4628    MOV	R0, R5
0x0F52	0xF7FFFA65  BL	_ChekXForEvent+0
0x0F56	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_12.c, 285 :: 		
0x0F58	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_12.c, 286 :: 		
0x0F5A	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0F5C	0x462A    MOV	R2, R5
0x0F5E	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_12.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0F60	0x180D    ADDS	R5, R1, R0
0x0F62	0xF2020410  ADDW	R4, R2, #16
0x0F66	0x6824    LDR	R4, [R4, #0]
0x0F68	0x702C    STRB	R4, [R5, #0]
0x0F6A	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 288 :: 		
0x0F6C	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0F6E	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0F72	0x6824    LDR	R4, [R4, #0]
0x0F74	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 289 :: 		
0x0F76	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0F78	0x2F01    CMP	R7, #1
0x0F7A	0xF43FAED3  BEQ	L_I2Cx_Read20
0x0F7E	0x2F02    CMP	R7, #2
0x0F80	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0F84	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_12.c, 292 :: 		
L_end_I2Cx_Read:
0x0F86	0xF8DDE000  LDR	LR, [SP, #0]
0x0F8A	0xB002    ADD	SP, SP, #8
0x0F8C	0x4770    BX	LR
0x0F8E	0xBF00    NOP
0x0F90	0x00400003  	#196672
0x0F94	0x00020003  	#196610
0x0F98	0x00010003  	#196609
; end of _I2Cx_Read
_PrintDecimal:
;gla.h, 37 :: 		void PrintDecimal(int t)
; t start address is: 0 (R0)
0x1AC0	0xB083    SUB	SP, SP, #12
0x1AC2	0xF8CDE000  STR	LR, [SP, #0]
; t end address is: 0 (R0)
; t start address is: 0 (R0)
;gla.h, 40 :: 		ByteToStr(t, text);
0x1AC6	0xA901    ADD	R1, SP, #4
0x1AC8	0xB2C0    UXTB	R0, R0
; t end address is: 0 (R0)
0x1ACA	0xF7FFFA75  BL	_ByteToStr+0
;gla.h, 41 :: 		Uart1_write_text (text);
0x1ACE	0xA901    ADD	R1, SP, #4
0x1AD0	0x4608    MOV	R0, R1
0x1AD2	0xF7FFFD21  BL	_UART1_Write_Text+0
;gla.h, 42 :: 		}
L_end_PrintDecimal:
0x1AD6	0xF8DDE000  LDR	LR, [SP, #0]
0x1ADA	0xB003    ADD	SP, SP, #12
0x1ADC	0x4770    BX	LR
; end of _PrintDecimal
_ByteToStr:
;__Lib_Conversions.c, 82 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0FB8	0xB081    SUB	SP, SP, #4
0x0FBA	0x460A    MOV	R2, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 85 :: 		
; DigitPos start address is: 4 (R1)
0x0FBC	0x2100    MOVS	R1, #0
; input end address is: 0 (R0)
; output end address is: 8 (R2)
; DigitPos end address is: 4 (R1)
0x0FBE	0xB2C5    UXTB	R5, R0
0x0FC0	0x4610    MOV	R0, R2
L_ByteToStr0:
; DigitPos start address is: 4 (R1)
; output start address is: 0 (R0)
; input start address is: 20 (R5)
0x0FC2	0x2903    CMP	R1, #3
0x0FC4	0xD205    BCS	L_ByteToStr1
;__Lib_Conversions.c, 86 :: 		
0x0FC6	0x1843    ADDS	R3, R0, R1
0x0FC8	0x2220    MOVS	R2, #32
0x0FCA	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 85 :: 		
0x0FCC	0x1C49    ADDS	R1, R1, #1
0x0FCE	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 86 :: 		
0x0FD0	0xE7F7    B	L_ByteToStr0
L_ByteToStr1:
;__Lib_Conversions.c, 88 :: 		
0x0FD2	0x1843    ADDS	R3, R0, R1
0x0FD4	0x2200    MOVS	R2, #0
0x0FD6	0x701A    STRB	R2, [R3, #0]
0x0FD8	0x1E49    SUBS	R1, R1, #1
0x0FDA	0xB2C9    UXTB	R1, R1
; output end address is: 0 (R0)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 90 :: 		
L_ByteToStr3:
;__Lib_Conversions.c, 91 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x0FDC	0x1844    ADDS	R4, R0, R1
0x0FDE	0x230A    MOVS	R3, #10
0x0FE0	0xFBB5F2F3  UDIV	R2, R5, R3
0x0FE4	0xFB035212  MLS	R2, R3, R2, R5
0x0FE8	0xB2D2    UXTB	R2, R2
0x0FEA	0x3230    ADDS	R2, #48
0x0FEC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 92 :: 		
0x0FEE	0x220A    MOVS	R2, #10
0x0FF0	0xFBB5F2F2  UDIV	R2, R5, R2
0x0FF4	0xB2D2    UXTB	R2, R2
0x0FF6	0xB2D5    UXTB	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 93 :: 		
0x0FF8	0xB902    CBNZ	R2, L_ByteToStr5
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 94 :: 		
0x0FFA	0xE002    B	L_ByteToStr4
L_ByteToStr5:
;__Lib_Conversions.c, 95 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x0FFC	0x1E49    SUBS	R1, R1, #1
0x0FFE	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 96 :: 		
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
0x1000	0xE7EC    B	L_ByteToStr3
L_ByteToStr4:
;__Lib_Conversions.c, 97 :: 		
L_end_ByteToStr:
0x1002	0xB001    ADD	SP, SP, #4
0x1004	0x4770    BX	LR
; end of _ByteToStr
_TEST_EEPROM:
;eeprom.h, 27 :: 		void TEST_EEPROM()
0x2870	0xB081    SUB	SP, SP, #4
0x2872	0xF8CDE000  STR	LR, [SP, #0]
;eeprom.h, 29 :: 		InitI2C1();
0x2876	0xF7FFF933  BL	_InitI2C1+0
;eeprom.h, 30 :: 		PrintString ("---------TEST_EEPROM---------");
0x287A	0x480D    LDR	R0, [PC, #52]
0x287C	0xF000F8C0  BL	_PrintString+0
;eeprom.h, 31 :: 		eeprom_Write_Byte(eeprom_Address,0x00,0xAB);
0x2880	0x22AB    MOVS	R2, #171
0x2882	0x2100    MOVS	R1, #0
0x2884	0x2050    MOVS	R0, #80
0x2886	0xF7FFF8BD  BL	_eeprom_Write_Byte+0
;eeprom.h, 32 :: 		PrintString (" ");
0x288A	0x480A    LDR	R0, [PC, #40]
0x288C	0xF000F8B8  BL	_PrintString+0
;eeprom.h, 33 :: 		PrintDecimal(eeprom_Read_Byte(eeprom_Address,0x00));
0x2890	0x2100    MOVS	R1, #0
0x2892	0x2050    MOVS	R0, #80
0x2894	0xF7FFF954  BL	_eeprom_Read_Byte+0
0x2898	0xF7FFF912  BL	_PrintDecimal+0
;eeprom.h, 34 :: 		PrintString (" ");
0x289C	0x4806    LDR	R0, [PC, #24]
0x289E	0xF000F8AF  BL	_PrintString+0
;eeprom.h, 35 :: 		PrintString ("-----------------------------");
0x28A2	0x4806    LDR	R0, [PC, #24]
0x28A4	0xF000F8AC  BL	_PrintString+0
;eeprom.h, 36 :: 		}
L_end_TEST_EEPROM:
0x28A8	0xF8DDE000  LDR	LR, [SP, #0]
0x28AC	0xB001    ADD	SP, SP, #4
0x28AE	0x4770    BX	LR
0x28B0	0x001A2000  	?lstr66_Optique+0
0x28B4	0x00382000  	?lstr67_Optique+0
0x28B8	0x003A2000  	?lstr68_Optique+0
0x28BC	0x003C2000  	?lstr69_Optique+0
; end of _TEST_EEPROM
_InitI2C1:
;gla.h, 57 :: 		void InitI2C1()
0x1AE0	0xB081    SUB	SP, SP, #4
0x1AE2	0xF8CDE000  STR	LR, [SP, #0]
;gla.h, 60 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6);           // Set GPIOC pin 10 as digital output
0x1AE6	0xF2400140  MOVW	R1, #64
0x1AEA	0x480F    LDR	R0, [PC, #60]
0x1AEC	0xF7FFFBE4  BL	_GPIO_Digital_Output+0
;gla.h, 61 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7);
0x1AF0	0xF2400180  MOVW	R1, #128
0x1AF4	0x480C    LDR	R0, [PC, #48]
0x1AF6	0xF7FFFBDF  BL	_GPIO_Digital_Output+0
;gla.h, 63 :: 		I2C1_Init_Advanced(100000, &_GPIO_MODULE_I2C1_PB67);
0x1AFA	0x490C    LDR	R1, [PC, #48]
0x1AFC	0x480C    LDR	R0, [PC, #48]
0x1AFE	0xF7FFFA4D  BL	_I2C1_Init_Advanced+0
;gla.h, 64 :: 		I2C_Set_Active(&I2C1_Start, &I2C1_Read, &I2C1_Write); // Sets the I2C1 module active
0x1B02	0x4A0C    LDR	R2, [PC, #48]
0x1B04	0x490C    LDR	R1, [PC, #48]
0x1B06	0x480D    LDR	R0, [PC, #52]
0x1B08	0xF7FFFA7E  BL	_I2C_Set_Active+0
;gla.h, 65 :: 		Delay_ms(100);
0x1B0C	0xF24117A9  MOVW	R7, #4521
0x1B10	0xF2C00704  MOVT	R7, #4
0x1B14	0xBF00    NOP
0x1B16	0xBF00    NOP
L_InitI2C17:
0x1B18	0x1E7F    SUBS	R7, R7, #1
0x1B1A	0xD1FD    BNE	L_InitI2C17
0x1B1C	0xBF00    NOP
0x1B1E	0xBF00    NOP
;gla.h, 66 :: 		}
L_end_InitI2C1:
0x1B20	0xF8DDE000  LDR	LR, [SP, #0]
0x1B24	0xB001    ADD	SP, SP, #4
0x1B26	0x4770    BX	LR
0x1B28	0x0C004001  	GPIOB_BASE+0
0x1B2C	0x32380000  	__GPIO_MODULE_I2C1_PB67+0
0x1B30	0x86A00001  	#100000
0x1B34	0x11E50000  	_I2C1_Write+0
0x1B38	0x12210000  	_I2C1_Read+0
0x1B3C	0x12090000  	_I2C1_Start+0
; end of _InitI2C1
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 308 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x0F9C	0xB081    SUB	SP, SP, #4
0x0F9E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 309 :: 		
0x0FA2	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0FA4	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x0FA6	0x4803    LDR	R0, [PC, #12]
0x0FA8	0xF7FFFB82  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 310 :: 		
L_end_I2C1_Init_Advanced:
0x0FAC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FB0	0xB001    ADD	SP, SP, #4
0x0FB2	0x4770    BX	LR
0x0FB4	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2C_Set_Active:
;__Lib_I2C_12.c, 109 :: 		
; write_ptr start address is: 8 (R2)
; read_ptr start address is: 4 (R1)
; start_ptr start address is: 0 (R0)
0x1008	0xB081    SUB	SP, SP, #4
; write_ptr end address is: 8 (R2)
; read_ptr end address is: 4 (R1)
; start_ptr end address is: 0 (R0)
; start_ptr start address is: 0 (R0)
; read_ptr start address is: 4 (R1)
; write_ptr start address is: 8 (R2)
;__Lib_I2C_12.c, 110 :: 		
0x100A	0x4B04    LDR	R3, [PC, #16]
0x100C	0x6018    STR	R0, [R3, #0]
; start_ptr end address is: 0 (R0)
;__Lib_I2C_12.c, 111 :: 		
0x100E	0x4B04    LDR	R3, [PC, #16]
0x1010	0x6019    STR	R1, [R3, #0]
; read_ptr end address is: 4 (R1)
;__Lib_I2C_12.c, 112 :: 		
0x1012	0x4B04    LDR	R3, [PC, #16]
0x1014	0x601A    STR	R2, [R3, #0]
; write_ptr end address is: 8 (R2)
;__Lib_I2C_12.c, 113 :: 		
L_end_I2C_Set_Active:
0x1016	0xB001    ADD	SP, SP, #4
0x1018	0x4770    BX	LR
0x101A	0xBF00    NOP
0x101C	0x059C2000  	_I2C_Start_Ptr+0
0x1020	0x05A02000  	_I2C_Read_Ptr+0
0x1024	0x05A42000  	_I2C_Write_Ptr+0
; end of _I2C_Set_Active
_eeprom_Write_Byte:
;eeprom.h, 4 :: 		void eeprom_Write_Byte(char ModuleAddress,char RegAddress, char Data_) {
; Data_ start address is: 8 (R2)
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1A04	0xB082    SUB	SP, SP, #8
0x1A06	0xF8CDE000  STR	LR, [SP, #0]
0x1A0A	0xB2C5    UXTB	R5, R0
; Data_ end address is: 8 (R2)
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 20 (R5)
; RegAddress start address is: 4 (R1)
; Data_ start address is: 8 (R2)
;eeprom.h, 7 :: 		reg_data[0]=RegAddress;
0x1A0C	0xAB01    ADD	R3, SP, #4
0x1A0E	0x7019    STRB	R1, [R3, #0]
; RegAddress end address is: 4 (R1)
;eeprom.h, 8 :: 		reg_data[1]=Data_;
0x1A10	0x1C5B    ADDS	R3, R3, #1
0x1A12	0x701A    STRB	R2, [R3, #0]
; Data_ end address is: 8 (R2)
;eeprom.h, 10 :: 		I2C1_Start();
0x1A14	0xF7FFFBF8  BL	_I2C1_Start+0
;eeprom.h, 11 :: 		I2C1_Write(ModuleAddress,reg_data,2,END_MODE_STOP);
0x1A18	0xAB01    ADD	R3, SP, #4
0x1A1A	0x2202    MOVS	R2, #2
0x1A1C	0x4619    MOV	R1, R3
0x1A1E	0xF2400301  MOVW	R3, #1
0x1A22	0xB2E8    UXTB	R0, R5
; ModuleAddress end address is: 20 (R5)
0x1A24	0xF7FFFBDE  BL	_I2C1_Write+0
;eeprom.h, 12 :: 		}
L_end_eeprom_Write_Byte:
0x1A28	0xF8DDE000  LDR	LR, [SP, #0]
0x1A2C	0xB002    ADD	SP, SP, #8
0x1A2E	0x4770    BX	LR
; end of _eeprom_Write_Byte
_I2C1_Start:
;__Lib_I2C_12.c, 300 :: 		
0x1208	0xB081    SUB	SP, SP, #4
0x120A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 301 :: 		
0x120E	0x4803    LDR	R0, [PC, #12]
0x1210	0xF7FFFB1C  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 302 :: 		
L_end_I2C1_Start:
0x1214	0xF8DDE000  LDR	LR, [SP, #0]
0x1218	0xB001    ADD	SP, SP, #4
0x121A	0x4770    BX	LR
0x121C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2C1_Write:
;__Lib_I2C_12.c, 321 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x11E4	0xB081    SUB	SP, SP, #4
0x11E6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 322 :: 		
0x11EA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11EC	0x4613    MOV	R3, R2
0x11EE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11F0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11F2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11F4	0xF7FFFA02  BL	_I2Cx_Write+0
0x11F8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 323 :: 		
L_end_I2C1_Write:
0x11FA	0xF8DDE000  LDR	LR, [SP, #0]
0x11FE	0xB001    ADD	SP, SP, #4
0x1200	0x4770    BX	LR
0x1202	0xBF00    NOP
0x1204	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_eeprom_Read_Byte:
;eeprom.h, 14 :: 		char eeprom_Read_Byte(char ModuleAddress, char RegAddress){
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1B40	0xB082    SUB	SP, SP, #8
0x1B42	0xF8CDE000  STR	LR, [SP, #0]
0x1B46	0xFA5FFA80  UXTB	R10, R0
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 40 (R10)
; RegAddress start address is: 4 (R1)
;eeprom.h, 18 :: 		reg_data[0]=RegAddress;
0x1B4A	0xAA01    ADD	R2, SP, #4
0x1B4C	0x7011    STRB	R1, [R2, #0]
; RegAddress end address is: 4 (R1)
;eeprom.h, 20 :: 		I2C1_Start();
0x1B4E	0xF7FFFB5B  BL	_I2C1_Start+0
;eeprom.h, 21 :: 		I2C1_Write(ModuleAddress,reg_data,1,END_MODE_RESTART);
0x1B52	0xAA01    ADD	R2, SP, #4
0x1B54	0xF2400300  MOVW	R3, #0
0x1B58	0x4611    MOV	R1, R2
0x1B5A	0x2201    MOVS	R2, #1
0x1B5C	0xFA5FF08A  UXTB	R0, R10
0x1B60	0xF7FFFB40  BL	_I2C1_Write+0
;eeprom.h, 22 :: 		I2C1_Read(ModuleAddress,reg_data,1,END_MODE_STOP);
0x1B64	0xAA01    ADD	R2, SP, #4
0x1B66	0xF2400301  MOVW	R3, #1
0x1B6A	0x4611    MOV	R1, R2
0x1B6C	0x2201    MOVS	R2, #1
0x1B6E	0xFA5FF08A  UXTB	R0, R10
; ModuleAddress end address is: 40 (R10)
0x1B72	0xF7FFFB55  BL	_I2C1_Read+0
;eeprom.h, 24 :: 		temp=reg_data[0];
0x1B76	0xAA01    ADD	R2, SP, #4
0x1B78	0x7812    LDRB	R2, [R2, #0]
;eeprom.h, 25 :: 		return temp;
0x1B7A	0xB2D0    UXTB	R0, R2
;eeprom.h, 26 :: 		}
L_end_eeprom_Read_Byte:
0x1B7C	0xF8DDE000  LDR	LR, [SP, #0]
0x1B80	0xB002    ADD	SP, SP, #8
0x1B82	0x4770    BX	LR
; end of _eeprom_Read_Byte
_I2C1_Read:
;__Lib_I2C_12.c, 317 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1220	0xB081    SUB	SP, SP, #4
0x1222	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 318 :: 		
0x1226	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1228	0x4613    MOV	R3, R2
0x122A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x122C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x122E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1230	0xF7FFFD6E  BL	_I2Cx_Read+0
0x1234	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 319 :: 		
L_end_I2C1_Read:
0x1236	0xF8DDE000  LDR	LR, [SP, #0]
0x123A	0xB001    ADD	SP, SP, #4
0x123C	0x4770    BX	LR
0x123E	0xBF00    NOP
0x1240	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_MCP:
;pca9956.h, 61 :: 		void MCP(char ModuleAddress,int red, int green, int blue, char N_LED)
; red start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x25A4	0xB083    SUB	SP, SP, #12
0x25A6	0xF8CDE000  STR	LR, [SP, #0]
0x25AA	0xFA5FFB80  UXTB	R11, R0
0x25AE	0xFA0FFC81  SXTH	R12, R1
0x25B2	0xF8AD2004  STRH	R2, [SP, #4]
0x25B6	0xF8AD3008  STRH	R3, [SP, #8]
; red end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 44 (R11)
; red start address is: 48 (R12)
0x25BA	0xF89D400C  LDRB	R4, [SP, #12]
0x25BE	0xF88D400C  STRB	R4, [SP, #12]
;pca9956.h, 68 :: 		InitI2C2();
0x25C2	0xF7FFFA35  BL	_InitI2C2+0
;pca9956.h, 70 :: 		if (ModuleAddress<=0x0D)
0x25C6	0xF1BB0F0D  CMP	R11, #13
0x25CA	0xD81D    BHI	L_MCP26
;pca9956.h, 72 :: 		PrintString ("condition _1");
0x25CC	0x4CA0    LDR	R4, [PC, #640]
0x25CE	0x4620    MOV	R0, R4
0x25D0	0xF000FA16  BL	_PrintString+0
;pca9956.h, 73 :: 		Expander_Write_Byte(EXPAND_ADDR, GPIOB_BANK0,0x00);
0x25D4	0x2200    MOVS	R2, #0
0x25D6	0x2113    MOVS	R1, #19
0x25D8	0x2020    MOVS	R0, #32
0x25DA	0xF7FFFAD3  BL	_Expander_Write_Byte+0
;pca9956.h, 75 :: 		Expander_Write_Byte(EXPAND_ADDR, IODIRA_BANK0, 0x00);       // Set Expander's PORTA to be output
0x25DE	0x2200    MOVS	R2, #0
0x25E0	0x2100    MOVS	R1, #0
0x25E2	0x2020    MOVS	R0, #32
0x25E4	0xF7FFFACE  BL	_Expander_Write_Byte+0
;pca9956.h, 76 :: 		Expander_Write_Byte(EXPAND_ADDR, GPIOA_BANK0,0x00); // reset
0x25E8	0x2200    MOVS	R2, #0
0x25EA	0x2112    MOVS	R1, #18
0x25EC	0x2020    MOVS	R0, #32
0x25EE	0xF7FFFAC9  BL	_Expander_Write_Byte+0
;pca9956.h, 77 :: 		Expander_Write_Byte(EXPAND_ADDR, GPIOA_BANK0,MCP_OE[ModuleAddress - 10]);
0x25F2	0xF1AB050A  SUB	R5, R11, #10
0x25F6	0xB22D    SXTH	R5, R5
0x25F8	0x4C96    LDR	R4, [PC, #600]
0x25FA	0x1964    ADDS	R4, R4, R5
0x25FC	0x7824    LDRB	R4, [R4, #0]
0x25FE	0xB2E2    UXTB	R2, R4
0x2600	0x2112    MOVS	R1, #18
0x2602	0x2020    MOVS	R0, #32
0x2604	0xF7FFFABE  BL	_Expander_Write_Byte+0
;pca9956.h, 78 :: 		}
L_MCP26:
;pca9956.h, 79 :: 		if (ModuleAddress>=0x0E)
0x2608	0xF1BB0F0E  CMP	R11, #14
0x260C	0xD31D    BCC	L_MCP27
;pca9956.h, 81 :: 		PrintString ("condition _2");
0x260E	0x4C92    LDR	R4, [PC, #584]
0x2610	0x4620    MOV	R0, R4
0x2612	0xF000F9F5  BL	_PrintString+0
;pca9956.h, 82 :: 		Expander_Write_Byte(EXPAND_ADDR, GPIOA_BANK0,0x00);
0x2616	0x2200    MOVS	R2, #0
0x2618	0x2112    MOVS	R1, #18
0x261A	0x2020    MOVS	R0, #32
0x261C	0xF7FFFAB2  BL	_Expander_Write_Byte+0
;pca9956.h, 84 :: 		Expander_Write_Byte(EXPAND_ADDR, IODIRB_BANK0, 0x00);       // Set Expander's PORTB to be output
0x2620	0x2200    MOVS	R2, #0
0x2622	0x2101    MOVS	R1, #1
0x2624	0x2020    MOVS	R0, #32
0x2626	0xF7FFFAAD  BL	_Expander_Write_Byte+0
;pca9956.h, 85 :: 		Expander_Write_Byte(EXPAND_ADDR, GPIOB_BANK0,0x00); // reset
0x262A	0x2200    MOVS	R2, #0
0x262C	0x2113    MOVS	R1, #19
0x262E	0x2020    MOVS	R0, #32
0x2630	0xF7FFFAA8  BL	_Expander_Write_Byte+0
;pca9956.h, 86 :: 		Expander_Write_Byte(EXPAND_ADDR, GPIOB_BANK0,MCP_OE[ModuleAddress - 14]);
0x2634	0xF1AB050E  SUB	R5, R11, #14
0x2638	0xB22D    SXTH	R5, R5
0x263A	0x4C86    LDR	R4, [PC, #536]
0x263C	0x1964    ADDS	R4, R4, R5
0x263E	0x7824    LDRB	R4, [R4, #0]
0x2640	0xB2E2    UXTB	R2, R4
0x2642	0x2113    MOVS	R1, #19
0x2644	0x2020    MOVS	R0, #32
0x2646	0xF7FFFA9D  BL	_Expander_Write_Byte+0
;pca9956.h, 87 :: 		}
L_MCP27:
;pca9956.h, 93 :: 		PCA9956_Write_Byte(ModuleAddress, IREFALL, OutputGain_LED);
0x264A	0x2296    MOVS	R2, #150
0x264C	0x2140    MOVS	R1, #64
0x264E	0xFA5FF08B  UXTB	R0, R11
0x2652	0xF7FFFAAF  BL	_PCA9956_Write_Byte+0
;pca9956.h, 95 :: 		PCA9956_Write_Byte(ModuleAddress, LEDOUT0, Outputmode_LED); //V
0x2656	0x22AA    MOVS	R2, #170
0x2658	0x2102    MOVS	R1, #2
0x265A	0xFA5FF08B  UXTB	R0, R11
0x265E	0xF7FFFAA9  BL	_PCA9956_Write_Byte+0
;pca9956.h, 96 :: 		PCA9956_Write_Byte(ModuleAddress, LEDOUT1, Outputmode_LED); //V
0x2662	0x22AA    MOVS	R2, #170
0x2664	0x2103    MOVS	R1, #3
0x2666	0xFA5FF08B  UXTB	R0, R11
0x266A	0xF7FFFAA3  BL	_PCA9956_Write_Byte+0
;pca9956.h, 97 :: 		PCA9956_Write_Byte(ModuleAddress, LEDOUT2, Outputmode_LED); //V
0x266E	0x22AA    MOVS	R2, #170
0x2670	0x2104    MOVS	R1, #4
0x2672	0xFA5FF08B  UXTB	R0, R11
0x2676	0xF7FFFA9D  BL	_PCA9956_Write_Byte+0
;pca9956.h, 98 :: 		PCA9956_Write_Byte(ModuleAddress, LEDOUT3, Outputmode_LED); //V
0x267A	0x22AA    MOVS	R2, #170
0x267C	0x2105    MOVS	R1, #5
0x267E	0xFA5FF08B  UXTB	R0, R11
0x2682	0xF7FFFA97  BL	_PCA9956_Write_Byte+0
;pca9956.h, 99 :: 		PCA9956_Write_Byte(ModuleAddress, LEDOUT4, Outputmode_LED); //V
0x2686	0x22AA    MOVS	R2, #170
0x2688	0x2106    MOVS	R1, #6
0x268A	0xFA5FF08B  UXTB	R0, R11
0x268E	0xF7FFFA91  BL	_PCA9956_Write_Byte+0
;pca9956.h, 100 :: 		PCA9956_Write_Byte(ModuleAddress, LEDOUT5, Outputmode_LED); //V
0x2692	0x22AA    MOVS	R2, #170
0x2694	0x2107    MOVS	R1, #7
0x2696	0xFA5FF08B  UXTB	R0, R11
0x269A	0xF7FFFA8B  BL	_PCA9956_Write_Byte+0
;pca9956.h, 106 :: 		switch (N_LED)
0x269E	0xE0C0    B	L_MCP28
;pca9956.h, 108 :: 		case 0:
L_MCP30:
;pca9956.h, 109 :: 		PrintString ("case_0");
0x26A0	0x4C6E    LDR	R4, [PC, #440]
0x26A2	0x4620    MOV	R0, R4
0x26A4	0xF000F9AC  BL	_PrintString+0
;pca9956.h, 110 :: 		PCA9956_Write_Byte(ModuleAddress, PWM0, blue);
0x26A8	0xF9BD2008  LDRSH	R2, [SP, #8]
0x26AC	0x210A    MOVS	R1, #10
0x26AE	0xFA5FF08B  UXTB	R0, R11
0x26B2	0xF7FFFA7F  BL	_PCA9956_Write_Byte+0
;pca9956.h, 111 :: 		PCA9956_Write_Byte(ModuleAddress, PWM1, green);
0x26B6	0xF9BD2004  LDRSH	R2, [SP, #4]
0x26BA	0x210B    MOVS	R1, #11
0x26BC	0xFA5FF08B  UXTB	R0, R11
0x26C0	0xF7FFFA78  BL	_PCA9956_Write_Byte+0
;pca9956.h, 112 :: 		PCA9956_Write_Byte(ModuleAddress, PWM2, red);
0x26C4	0xFA5FF28C  UXTB	R2, R12
0x26C8	0x210C    MOVS	R1, #12
0x26CA	0xFA5FF08B  UXTB	R0, R11
0x26CE	0xF7FFFA71  BL	_PCA9956_Write_Byte+0
;pca9956.h, 113 :: 		PCA9956_Write_Byte(ModuleAddress, PWM3, blue);
0x26D2	0xF9BD2008  LDRSH	R2, [SP, #8]
0x26D6	0x210D    MOVS	R1, #13
0x26D8	0xFA5FF08B  UXTB	R0, R11
0x26DC	0xF7FFFA6A  BL	_PCA9956_Write_Byte+0
;pca9956.h, 114 :: 		PCA9956_Write_Byte(ModuleAddress, PWM4, green);
0x26E0	0xF9BD2004  LDRSH	R2, [SP, #4]
0x26E4	0x210E    MOVS	R1, #14
0x26E6	0xFA5FF08B  UXTB	R0, R11
0x26EA	0xF7FFFA63  BL	_PCA9956_Write_Byte+0
;pca9956.h, 115 :: 		PCA9956_Write_Byte(ModuleAddress, PWM5, red);
0x26EE	0xFA5FF28C  UXTB	R2, R12
; red end address is: 48 (R12)
0x26F2	0x210F    MOVS	R1, #15
0x26F4	0xFA5FF08B  UXTB	R0, R11
; ModuleAddress end address is: 44 (R11)
0x26F8	0xF7FFFA5C  BL	_PCA9956_Write_Byte+0
;pca9956.h, 117 :: 		break;
0x26FC	0xE0A4    B	L_MCP29
;pca9956.h, 118 :: 		case 1:
L_MCP31:
;pca9956.h, 119 :: 		PrintString ("case_1");
; red start address is: 48 (R12)
; ModuleAddress start address is: 44 (R11)
0x26FE	0x4C58    LDR	R4, [PC, #352]
0x2700	0x4620    MOV	R0, R4
0x2702	0xF000F97D  BL	_PrintString+0
;pca9956.h, 120 :: 		PCA9956_Write_Byte(ModuleAddress, PWM6, blue);
0x2706	0xF9BD2008  LDRSH	R2, [SP, #8]
0x270A	0x2110    MOVS	R1, #16
0x270C	0xFA5FF08B  UXTB	R0, R11
0x2710	0xF7FFFA50  BL	_PCA9956_Write_Byte+0
;pca9956.h, 121 :: 		PCA9956_Write_Byte(ModuleAddress, PWM7, green);
0x2714	0xF9BD2004  LDRSH	R2, [SP, #4]
0x2718	0x2111    MOVS	R1, #17
0x271A	0xFA5FF08B  UXTB	R0, R11
0x271E	0xF7FFFA49  BL	_PCA9956_Write_Byte+0
;pca9956.h, 122 :: 		PCA9956_Write_Byte(ModuleAddress, PWM8, red);
0x2722	0xFA5FF28C  UXTB	R2, R12
0x2726	0x2112    MOVS	R1, #18
0x2728	0xFA5FF08B  UXTB	R0, R11
0x272C	0xF7FFFA42  BL	_PCA9956_Write_Byte+0
;pca9956.h, 123 :: 		PCA9956_Write_Byte(ModuleAddress, PWM9, blue);
0x2730	0xF9BD2008  LDRSH	R2, [SP, #8]
0x2734	0x2113    MOVS	R1, #19
0x2736	0xFA5FF08B  UXTB	R0, R11
0x273A	0xF7FFFA3B  BL	_PCA9956_Write_Byte+0
;pca9956.h, 124 :: 		PCA9956_Write_Byte(ModuleAddress, PWM10, green);
0x273E	0xF9BD2004  LDRSH	R2, [SP, #4]
0x2742	0x2114    MOVS	R1, #20
0x2744	0xFA5FF08B  UXTB	R0, R11
0x2748	0xF7FFFA34  BL	_PCA9956_Write_Byte+0
;pca9956.h, 125 :: 		PCA9956_Write_Byte(ModuleAddress, PWM11, red);
0x274C	0xFA5FF28C  UXTB	R2, R12
; red end address is: 48 (R12)
0x2750	0x2115    MOVS	R1, #21
0x2752	0xFA5FF08B  UXTB	R0, R11
; ModuleAddress end address is: 44 (R11)
0x2756	0xF7FFFA2D  BL	_PCA9956_Write_Byte+0
;pca9956.h, 127 :: 		break;
0x275A	0xE075    B	L_MCP29
;pca9956.h, 128 :: 		case 2:
L_MCP32:
;pca9956.h, 129 :: 		PrintString ("case_2");
; red start address is: 48 (R12)
; ModuleAddress start address is: 44 (R11)
0x275C	0x4C41    LDR	R4, [PC, #260]
0x275E	0x4620    MOV	R0, R4
0x2760	0xF000F94E  BL	_PrintString+0
;pca9956.h, 130 :: 		PCA9956_Write_Byte(ModuleAddress, PWM12, blue);
0x2764	0xF9BD2008  LDRSH	R2, [SP, #8]
0x2768	0x2116    MOVS	R1, #22
0x276A	0xFA5FF08B  UXTB	R0, R11
0x276E	0xF7FFFA21  BL	_PCA9956_Write_Byte+0
;pca9956.h, 131 :: 		PCA9956_Write_Byte(ModuleAddress, PWM13, green);
0x2772	0xF9BD2004  LDRSH	R2, [SP, #4]
0x2776	0x2117    MOVS	R1, #23
0x2778	0xFA5FF08B  UXTB	R0, R11
0x277C	0xF7FFFA1A  BL	_PCA9956_Write_Byte+0
;pca9956.h, 132 :: 		PCA9956_Write_Byte(ModuleAddress, PWM14, red);
0x2780	0xFA5FF28C  UXTB	R2, R12
0x2784	0x2118    MOVS	R1, #24
0x2786	0xFA5FF08B  UXTB	R0, R11
0x278A	0xF7FFFA13  BL	_PCA9956_Write_Byte+0
;pca9956.h, 133 :: 		PCA9956_Write_Byte(ModuleAddress, PWM15, blue);
0x278E	0xF9BD2008  LDRSH	R2, [SP, #8]
0x2792	0x2119    MOVS	R1, #25
0x2794	0xFA5FF08B  UXTB	R0, R11
0x2798	0xF7FFFA0C  BL	_PCA9956_Write_Byte+0
;pca9956.h, 134 :: 		PCA9956_Write_Byte(ModuleAddress, PWM16, green);
0x279C	0xF9BD2004  LDRSH	R2, [SP, #4]
0x27A0	0x211A    MOVS	R1, #26
0x27A2	0xFA5FF08B  UXTB	R0, R11
0x27A6	0xF7FFFA05  BL	_PCA9956_Write_Byte+0
;pca9956.h, 135 :: 		PCA9956_Write_Byte(ModuleAddress, PWM17, red);
0x27AA	0xFA5FF28C  UXTB	R2, R12
; red end address is: 48 (R12)
0x27AE	0x211B    MOVS	R1, #27
0x27B0	0xFA5FF08B  UXTB	R0, R11
; ModuleAddress end address is: 44 (R11)
0x27B4	0xF7FFF9FE  BL	_PCA9956_Write_Byte+0
;pca9956.h, 137 :: 		break;
0x27B8	0xE046    B	L_MCP29
;pca9956.h, 138 :: 		case 3:
L_MCP33:
;pca9956.h, 139 :: 		PrintString ("case_3");
; red start address is: 48 (R12)
; ModuleAddress start address is: 44 (R11)
0x27BA	0x4C2B    LDR	R4, [PC, #172]
0x27BC	0x4620    MOV	R0, R4
0x27BE	0xF000F91F  BL	_PrintString+0
;pca9956.h, 140 :: 		PCA9956_Write_Byte(ModuleAddress, PWM18, blue);
0x27C2	0xF9BD2008  LDRSH	R2, [SP, #8]
0x27C6	0x211C    MOVS	R1, #28
0x27C8	0xFA5FF08B  UXTB	R0, R11
0x27CC	0xF7FFF9F2  BL	_PCA9956_Write_Byte+0
;pca9956.h, 141 :: 		PCA9956_Write_Byte(ModuleAddress, PWM19, green);
0x27D0	0xF9BD2004  LDRSH	R2, [SP, #4]
0x27D4	0x211D    MOVS	R1, #29
0x27D6	0xFA5FF08B  UXTB	R0, R11
0x27DA	0xF7FFF9EB  BL	_PCA9956_Write_Byte+0
;pca9956.h, 142 :: 		PCA9956_Write_Byte(ModuleAddress, PWM20, red);
0x27DE	0xFA5FF28C  UXTB	R2, R12
0x27E2	0x211E    MOVS	R1, #30
0x27E4	0xFA5FF08B  UXTB	R0, R11
0x27E8	0xF7FFF9E4  BL	_PCA9956_Write_Byte+0
;pca9956.h, 143 :: 		PCA9956_Write_Byte(ModuleAddress, PWM21, blue);
0x27EC	0xF9BD2008  LDRSH	R2, [SP, #8]
0x27F0	0x211F    MOVS	R1, #31
0x27F2	0xFA5FF08B  UXTB	R0, R11
0x27F6	0xF7FFF9DD  BL	_PCA9956_Write_Byte+0
;pca9956.h, 144 :: 		PCA9956_Write_Byte(ModuleAddress, PWM22, green);
0x27FA	0xF9BD2004  LDRSH	R2, [SP, #4]
0x27FE	0x2120    MOVS	R1, #32
0x2800	0xFA5FF08B  UXTB	R0, R11
0x2804	0xF7FFF9D6  BL	_PCA9956_Write_Byte+0
;pca9956.h, 145 :: 		PCA9956_Write_Byte(ModuleAddress, PWM23, red);
0x2808	0xFA5FF28C  UXTB	R2, R12
; red end address is: 48 (R12)
0x280C	0x2121    MOVS	R1, #33
0x280E	0xFA5FF08B  UXTB	R0, R11
; ModuleAddress end address is: 44 (R11)
0x2812	0xF7FFF9CF  BL	_PCA9956_Write_Byte+0
;pca9956.h, 147 :: 		break;
0x2816	0xE017    B	L_MCP29
;pca9956.h, 148 :: 		default:
L_MCP34:
;pca9956.h, 149 :: 		printString ("Error 1.1");
0x2818	0x4C14    LDR	R4, [PC, #80]
0x281A	0x4620    MOV	R0, R4
0x281C	0xF000F8F0  BL	_PrintString+0
;pca9956.h, 150 :: 		break;
0x2820	0xE012    B	L_MCP29
;pca9956.h, 151 :: 		}
L_MCP28:
; red start address is: 48 (R12)
; ModuleAddress start address is: 44 (R11)
0x2822	0xF89D400C  LDRB	R4, [SP, #12]
0x2826	0x2C00    CMP	R4, #0
0x2828	0xF43FAF3A  BEQ	L_MCP30
0x282C	0xF89D400C  LDRB	R4, [SP, #12]
0x2830	0x2C01    CMP	R4, #1
0x2832	0xF43FAF64  BEQ	L_MCP31
0x2836	0xF89D400C  LDRB	R4, [SP, #12]
0x283A	0x2C02    CMP	R4, #2
0x283C	0xD08E    BEQ	L_MCP32
0x283E	0xF89D400C  LDRB	R4, [SP, #12]
0x2842	0x2C03    CMP	R4, #3
0x2844	0xD0B9    BEQ	L_MCP33
; ModuleAddress end address is: 44 (R11)
; red end address is: 48 (R12)
0x2846	0xE7E7    B	L_MCP34
L_MCP29:
;pca9956.h, 155 :: 		}
L_end_MCP:
0x2848	0xF8DDE000  LDR	LR, [SP, #0]
0x284C	0xB003    ADD	SP, SP, #12
0x284E	0x4770    BX	LR
0x2850	0x00882000  	?lstr4_Optique+0
0x2854	0x00952000  	_MCP_OE+0
0x2858	0x009A2000  	?lstr5_Optique+0
0x285C	0x00A72000  	?lstr6_Optique+0
0x2860	0x00AE2000  	?lstr7_Optique+0
0x2864	0x00B52000  	?lstr8_Optique+0
0x2868	0x00BC2000  	?lstr9_Optique+0
0x286C	0x00C32000  	?lstr10_Optique+0
; end of _MCP
_Expander_Write_Byte:
;expand2click.h, 297 :: 		void Expander_Write_Byte(char ModuleAddress,char RegAddress, char Data_) {
; Data_ start address is: 8 (R2)
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1B84	0xB082    SUB	SP, SP, #8
0x1B86	0xF8CDE000  STR	LR, [SP, #0]
0x1B8A	0xB2C5    UXTB	R5, R0
; Data_ end address is: 8 (R2)
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 20 (R5)
; RegAddress start address is: 4 (R1)
; Data_ start address is: 8 (R2)
;expand2click.h, 300 :: 		reg_data[0]=RegAddress;
0x1B8C	0xAB01    ADD	R3, SP, #4
0x1B8E	0x7019    STRB	R1, [R3, #0]
; RegAddress end address is: 4 (R1)
;expand2click.h, 301 :: 		reg_data[1]=Data_;
0x1B90	0x1C5B    ADDS	R3, R3, #1
0x1B92	0x701A    STRB	R2, [R3, #0]
; Data_ end address is: 8 (R2)
;expand2click.h, 303 :: 		I2C2_Start();
0x1B94	0xF7FFFC60  BL	_I2C2_Start+0
;expand2click.h, 304 :: 		I2C2_Write(AddressCode|ModuleAddress,reg_data,2,END_MODE_STOP);
0x1B98	0xAC01    ADD	R4, SP, #4
0x1B9A	0xF0450320  ORR	R3, R5, #32
; ModuleAddress end address is: 20 (R5)
0x1B9E	0x2202    MOVS	R2, #2
0x1BA0	0x4621    MOV	R1, R4
0x1BA2	0xB2D8    UXTB	R0, R3
0x1BA4	0xF2400301  MOVW	R3, #1
0x1BA8	0xF7FFFC44  BL	_I2C2_Write+0
;expand2click.h, 305 :: 		}
L_end_Expander_Write_Byte:
0x1BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1BB0	0xB002    ADD	SP, SP, #8
0x1BB2	0x4770    BX	LR
; end of _Expander_Write_Byte
_PCA9956_Write_Byte:
;pca9956.h, 52 :: 		void PCA9956_Write_Byte(char ModuleAddress,char RegAddress, char Data_) {
; Data_ start address is: 8 (R2)
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1BB4	0xB082    SUB	SP, SP, #8
0x1BB6	0xF8CDE000  STR	LR, [SP, #0]
0x1BBA	0xB2C5    UXTB	R5, R0
; Data_ end address is: 8 (R2)
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 20 (R5)
; RegAddress start address is: 4 (R1)
; Data_ start address is: 8 (R2)
;pca9956.h, 55 :: 		reg_data[0]=RegAddress;
0x1BBC	0xAB01    ADD	R3, SP, #4
0x1BBE	0x7019    STRB	R1, [R3, #0]
; RegAddress end address is: 4 (R1)
;pca9956.h, 56 :: 		reg_data[1]=Data_;
0x1BC0	0x1C5B    ADDS	R3, R3, #1
0x1BC2	0x701A    STRB	R2, [R3, #0]
; Data_ end address is: 8 (R2)
;pca9956.h, 58 :: 		I2C2_Start();
0x1BC4	0xF7FFFC48  BL	_I2C2_Start+0
;pca9956.h, 59 :: 		I2C2_Write(ModuleAddress,reg_data,2,END_MODE_STOP);
0x1BC8	0xAB01    ADD	R3, SP, #4
0x1BCA	0x2202    MOVS	R2, #2
0x1BCC	0x4619    MOV	R1, R3
0x1BCE	0xF2400301  MOVW	R3, #1
0x1BD2	0xB2E8    UXTB	R0, R5
; ModuleAddress end address is: 20 (R5)
0x1BD4	0xF7FFFC2E  BL	_I2C2_Write+0
;pca9956.h, 60 :: 		}
L_end_PCA9956_Write_Byte:
0x1BD8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BDC	0xB002    ADD	SP, SP, #8
0x1BDE	0x4770    BX	LR
; end of _PCA9956_Write_Byte
_TEST_CAN:
;can.h, 85 :: 		void TEST_CAN()
0x2550	0xB081    SUB	SP, SP, #4
0x2552	0xF8CDE000  STR	LR, [SP, #0]
;can.h, 87 :: 		PrintString ("---------init can---------");
0x2556	0x4807    LDR	R0, [PC, #28]
0x2558	0xF000FA52  BL	_PrintString+0
;can.h, 88 :: 		initCAN ();  // init can PB8,9 (125Kb/S uc 8Mhz)
0x255C	0xF7FEFFEA  BL	_initCAN+0
;can.h, 89 :: 		Delay_100ms();
0x2560	0xF000FA42  BL	_Delay_100ms+0
;can.h, 90 :: 		Trame_Test ();
0x2564	0xF7FFF9E4  BL	_Trame_Test+0
;can.h, 91 :: 		Send_Can ();
0x2568	0xF7FFF860  BL	_Send_Can+0
;can.h, 92 :: 		}
L_end_TEST_CAN:
0x256C	0xF8DDE000  LDR	LR, [SP, #0]
0x2570	0xB001    ADD	SP, SP, #4
0x2572	0x4770    BX	LR
0x2574	0x00CD2000  	?lstr3_Optique+0
; end of _TEST_CAN
_initCAN:
;can.h, 52 :: 		void initCAN (void)
0x1534	0xB081    SUB	SP, SP, #4
0x1536	0xF8CDE000  STR	LR, [SP, #0]
;can.h, 61 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_8);
0x153A	0xF2401100  MOVW	R1, #256
0x153E	0x481D    LDR	R0, [PC, #116]
0x1540	0xF7FFFE9C  BL	_GPIO_Digital_Input+0
;can.h, 62 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_9);
0x1544	0xF2402100  MOVW	R1, #512
0x1548	0x481A    LDR	R0, [PC, #104]
0x154A	0xF7FFFEB5  BL	_GPIO_Digital_Output+0
;can.h, 63 :: 		GPIOE_ODR  = 0;
0x154E	0x2100    MOVS	R1, #0
0x1550	0x4819    LDR	R0, [PC, #100]
0x1552	0x6001    STR	R1, [R0, #0]
;can.h, 65 :: 		Can_Init_Flags = 0;                                       //
0x1554	0x2000    MOVS	R0, #0
0x1556	0x4B19    LDR	R3, [PC, #100]
0x1558	0x6018    STR	R0, [R3, #0]
;can.h, 66 :: 		Can_Send_Flags = 0;                                       // clear flags
0x155A	0x2000    MOVS	R0, #0
0x155C	0x4A18    LDR	R2, [PC, #96]
0x155E	0x7010    STRB	R0, [R2, #0]
;can.h, 67 :: 		Can_Rcv_Flags  = 0;                                       //
0x1560	0x2100    MOVS	R1, #0
0x1562	0x4818    LDR	R0, [PC, #96]
0x1564	0x7001    STRB	R1, [R0, #0]
;can.h, 70 :: 		_CAN_TX_NO_RTR_FRAME;
0x1566	0x20FF    MOVS	R0, #255
0x1568	0x7010    STRB	R0, [R2, #0]
;can.h, 76 :: 		_CAN_CONFIG_WAKE_UP;
0x156A	0xF04F30FF  MOV	R0, #-1
0x156E	0x6018    STR	R0, [R3, #0]
;can.h, 78 :: 		CAN1InitializeAdvanced(SJW, BRP, PHSEG1, PHSEG2, PROPSEG,Can_Init_Flags, &_GPIO_MODULE_CAN1_PB89); // Initialize CAN module   (125Kb/s uc 8Mhz)
0x1570	0x4A15    LDR	R2, [PC, #84]
0x1572	0xF04F31FF  MOV	R1, #-1
0x1576	0xF2400008  MOVW	R0, #8
0x157A	0xB404    PUSH	(R2)
0x157C	0xB402    PUSH	(R1)
0x157E	0xB401    PUSH	(R0)
0x1580	0xF2400302  MOVW	R3, #2
0x1584	0xF2400205  MOVW	R2, #5
0x1588	0xF2400104  MOVW	R1, #4
0x158C	0xF2400001  MOVW	R0, #1
0x1590	0xF7FFFE58  BL	_CAN1InitializeAdvanced+0
0x1594	0xB003    ADD	SP, SP, #12
;can.h, 80 :: 		CANSetFilterScale32(0, _CAN_FILTER_ENABLED & _CAN_FILTER_ID_MASK_MODE & _CAN_FILTER_STD_MSG, ID_2nd, -1);
0x1596	0xF04F33FF  MOV	R3, #-1
0x159A	0xF04F0225  MOV	R2, #37
0x159E	0x21F7    MOVS	R1, #247
0x15A0	0x2000    MOVS	R0, #0
0x15A2	0xF7FFFD4F  BL	_CANSetFilterScale32+0
;can.h, 82 :: 		CAN1SetOperationMode(_CAN_OperatingMode_Normal); // set NORMAL mode
0x15A6	0x2001    MOVS	R0, #1
0x15A8	0xF7FFFD3E  BL	_CAN1SetOperationMode+0
;can.h, 83 :: 		}
L_end_initCAN:
0x15AC	0xF8DDE000  LDR	LR, [SP, #0]
0x15B0	0xB001    ADD	SP, SP, #4
0x15B2	0x4770    BX	LR
0x15B4	0x0C004001  	GPIOB_BASE+0
0x15B8	0x180C4001  	GPIOE_ODR+0
0x15BC	0x05942000  	_Can_Init_Flags+0
0x15C0	0x05832000  	_Can_Send_Flags+0
0x15C4	0x05872000  	_Can_Rcv_Flags+0
0x15C8	0x33100000  	__GPIO_MODULE_CAN1_PB89+0
; end of _initCAN
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x127C	0xB081    SUB	SP, SP, #4
0x127E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x1282	0xF04F0242  MOV	R2, #66
0x1286	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1288	0xF7FEFFC2  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x128C	0xF8DDE000  LDR	LR, [SP, #0]
0x1290	0xB001    ADD	SP, SP, #4
0x1292	0x4770    BX	LR
; end of _GPIO_Digital_Input
_CAN1InitializeAdvanced:
;__Lib_CAN_12.c, 604 :: 		
; PHSEG2 start address is: 12 (R3)
; PHSEG1 start address is: 8 (R2)
; BRP start address is: 4 (R1)
; SJW start address is: 0 (R0)
0x1244	0xB081    SUB	SP, SP, #4
0x1246	0xF8CDE000  STR	LR, [SP, #0]
; PHSEG2 end address is: 12 (R3)
; PHSEG1 end address is: 8 (R2)
; BRP end address is: 4 (R1)
; SJW end address is: 0 (R0)
; SJW start address is: 0 (R0)
; BRP start address is: 4 (R1)
; PHSEG1 start address is: 8 (R2)
; PHSEG2 start address is: 12 (R3)
; PROPSEG start address is: 28 (R7)
0x124A	0xF8BD7004  LDRH	R7, [SP, #4]
; flags start address is: 16 (R4)
0x124E	0x9C02    LDR	R4, [SP, #8]
; module start address is: 20 (R5)
0x1250	0x9D03    LDR	R5, [SP, #12]
;__Lib_CAN_12.c, 606 :: 		
0x1252	0x462E    MOV	R6, R5
; module end address is: 20 (R5)
0x1254	0x4625    MOV	R5, R4
; flags end address is: 16 (R4)
0x1256	0xB2BC    UXTH	R4, R7
; PROPSEG end address is: 28 (R7)
0x1258	0xB440    PUSH	(R6)
; PHSEG1 end address is: 8 (R2)
0x125A	0xB420    PUSH	(R5)
0x125C	0xB410    PUSH	(R4)
0x125E	0xB408    PUSH	(R3)
0x1260	0xB293    UXTH	R3, R2
0x1262	0xB28A    UXTH	R2, R1
; BRP end address is: 4 (R1)
0x1264	0xB281    UXTH	R1, R0
; SJW end address is: 0 (R0)
0x1266	0x4804    LDR	R0, [PC, #16]
; PHSEG2 end address is: 12 (R3)
0x1268	0xF7FFF912  BL	_CANxInitializeAdvanced+0
0x126C	0xB004    ADD	SP, SP, #16
;__Lib_CAN_12.c, 608 :: 		
L_end_CAN1InitializeAdvanced:
0x126E	0xF8DDE000  LDR	LR, [SP, #0]
0x1272	0xB001    ADD	SP, SP, #4
0x1274	0x4770    BX	LR
0x1276	0xBF00    NOP
0x1278	0x64004000  	CAN1_MCR+0
; end of _CAN1InitializeAdvanced
_CANxInitializeAdvanced:
;__Lib_CAN_12.c, 100 :: 		
; CAN_Base start address is: 0 (R0)
0x0490	0xB087    SUB	SP, SP, #28
0x0492	0xF8CDE000  STR	LR, [SP, #0]
0x0496	0xF8AD1010  STRH	R1, [SP, #16]
0x049A	0xF8AD2014  STRH	R2, [SP, #20]
0x049E	0xF8AD3018  STRH	R3, [SP, #24]
; CAN_Base end address is: 0 (R0)
; CAN_Base start address is: 0 (R0)
0x04A2	0xF8BD401C  LDRH	R4, [SP, #28]
0x04A6	0xF8AD401C  STRH	R4, [SP, #28]
0x04AA	0xF8BD4020  LDRH	R4, [SP, #32]
0x04AE	0xF8AD4020  STRH	R4, [SP, #32]
; flags start address is: 4 (R1)
0x04B2	0x9909    LDR	R1, [SP, #36]
; module start address is: 12 (R3)
0x04B4	0x9B0A    LDR	R3, [SP, #40]
;__Lib_CAN_12.c, 102 :: 		
; wait_ack start address is: 8 (R2)
0x04B6	0xF04F0200  MOV	R2, #0
;__Lib_CAN_12.c, 104 :: 		
0x04BA	0x43C9    MVN	R1, R1
;__Lib_CAN_12.c, 107 :: 		
0x04BC	0x2501    MOVS	R5, #1
0x04BE	0xB26D    SXTB	R5, R5
0x04C0	0x4C4A    LDR	R4, [PC, #296]
0x04C2	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 108 :: 		
0x04C4	0x4C4A    LDR	R4, [PC, #296]
0x04C6	0x42A0    CMP	R0, R4
0x04C8	0xD103    BNE	L_CANxInitializeAdvanced0
;__Lib_CAN_12.c, 109 :: 		
0x04CA	0x2501    MOVS	R5, #1
0x04CC	0xB26D    SXTB	R5, R5
0x04CE	0x4C49    LDR	R4, [PC, #292]
0x04D0	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 110 :: 		
L_CANxInitializeAdvanced0:
;__Lib_CAN_12.c, 112 :: 		
0x04D2	0x9101    STR	R1, [SP, #4]
; module end address is: 12 (R3)
0x04D4	0x9202    STR	R2, [SP, #8]
0x04D6	0x9003    STR	R0, [SP, #12]
0x04D8	0x4618    MOV	R0, R3
0x04DA	0xF000FEFB  BL	_GPIO_Alternate_Function_Enable+0
0x04DE	0x9803    LDR	R0, [SP, #12]
0x04E0	0x9A02    LDR	R2, [SP, #8]
0x04E2	0x9901    LDR	R1, [SP, #4]
;__Lib_CAN_12.c, 117 :: 		
0x04E4	0x2500    MOVS	R5, #0
0x04E6	0x6804    LDR	R4, [R0, #0]
0x04E8	0xF3650441  BFI	R4, R5, #1, #1
0x04EC	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 120 :: 		
0x04EE	0x2501    MOVS	R5, #1
0x04F0	0x6804    LDR	R4, [R0, #0]
0x04F2	0xF3650400  BFI	R4, R5, #0, #1
0x04F6	0x6004    STR	R4, [R0, #0]
; flags end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
; wait_ack end address is: 8 (R2)
;__Lib_CAN_12.c, 123 :: 		
L_CANxInitializeAdvanced1:
; flags start address is: 4 (R1)
; wait_ack start address is: 8 (R2)
; CAN_Base start address is: 0 (R0)
0x04F8	0x1D04    ADDS	R4, R0, #4
0x04FA	0x6825    LDR	R5, [R4, #0]
0x04FC	0xF3C50400  UBFX	R4, R5, #0, #1
0x0500	0xB93C    CBNZ	R4, L__CANxInitializeAdvanced78
0x0502	0x4C3D    LDR	R4, [PC, #244]
0x0504	0x6824    LDR	R4, [R4, #0]
0x0506	0x42A2    CMP	R2, R4
0x0508	0xD003    BEQ	L__CANxInitializeAdvanced77
L__CANxInitializeAdvanced76:
;__Lib_CAN_12.c, 125 :: 		
0x050A	0x1C54    ADDS	R4, R2, #1
; wait_ack end address is: 8 (R2)
; wait_ack start address is: 24 (R6)
0x050C	0x4626    MOV	R6, R4
;__Lib_CAN_12.c, 126 :: 		
; wait_ack end address is: 24 (R6)
0x050E	0x4632    MOV	R2, R6
0x0510	0xE7F2    B	L_CANxInitializeAdvanced1
;__Lib_CAN_12.c, 123 :: 		
L__CANxInitializeAdvanced78:
L__CANxInitializeAdvanced77:
;__Lib_CAN_12.c, 129 :: 		
0x0512	0x1D04    ADDS	R4, R0, #4
0x0514	0x6825    LDR	R5, [R4, #0]
0x0516	0xF3C50400  UBFX	R4, R5, #0, #1
0x051A	0xB90C    CBNZ	R4, L_CANxInitializeAdvanced5
; flags end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
;__Lib_CAN_12.c, 131 :: 		
0x051C	0x2001    MOVS	R0, #1
0x051E	0xE060    B	L_end_CANxInitializeAdvanced
;__Lib_CAN_12.c, 132 :: 		
L_CANxInitializeAdvanced5:
;__Lib_CAN_12.c, 136 :: 		
; CAN_Base start address is: 0 (R0)
; flags start address is: 4 (R1)
0x0520	0xF3C115C0  UBFX	R5, R1, #7, #1
0x0524	0x6804    LDR	R4, [R0, #0]
0x0526	0xF36514C7  BFI	R4, R5, #7, #1
0x052A	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 139 :: 		
0x052C	0xF3C11580  UBFX	R5, R1, #6, #1
0x0530	0x6804    LDR	R4, [R0, #0]
0x0532	0xF3651486  BFI	R4, R5, #6, #1
0x0536	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 142 :: 		
0x0538	0xF3C11540  UBFX	R5, R1, #5, #1
0x053C	0x6804    LDR	R4, [R0, #0]
0x053E	0xF3651445  BFI	R4, R5, #5, #1
0x0542	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 145 :: 		
0x0544	0xF3C11500  UBFX	R5, R1, #4, #1
0x0548	0x6804    LDR	R4, [R0, #0]
0x054A	0xF3651404  BFI	R4, R5, #4, #1
0x054E	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 149 :: 		
0x0550	0xF3C105C0  UBFX	R5, R1, #3, #1
0x0554	0x6804    LDR	R4, [R0, #0]
0x0556	0xF36504C3  BFI	R4, R5, #3, #1
0x055A	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 152 :: 		
0x055C	0xF3C10580  UBFX	R5, R1, #2, #1
0x0560	0x6804    LDR	R4, [R0, #0]
0x0562	0xF3650482  BFI	R4, R5, #2, #1
0x0566	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 156 :: 		
0x0568	0xF200071C  ADDW	R7, R0, #28
0x056C	0xF0014540  AND	R5, R1, #-1073741824
; flags end address is: 4 (R1)
;__Lib_CAN_12.c, 157 :: 		
0x0570	0xF8BD4010  LDRH	R4, [SP, #16]
0x0574	0x1E64    SUBS	R4, R4, #1
0x0576	0xB2A4    UXTH	R4, R4
0x0578	0x0624    LSLS	R4, R4, #24
0x057A	0xEA450604  ORR	R6, R5, R4, LSL #0
;__Lib_CAN_12.c, 158 :: 		
0x057E	0xF8BD5020  LDRH	R5, [SP, #32]
0x0582	0xF8BD4018  LDRH	R4, [SP, #24]
0x0586	0x1964    ADDS	R4, R4, R5
0x0588	0xB2A4    UXTH	R4, R4
0x058A	0x1E64    SUBS	R4, R4, #1
0x058C	0xB2A4    UXTH	R4, R4
0x058E	0x0424    LSLS	R4, R4, #16
0x0590	0xEA460504  ORR	R5, R6, R4, LSL #0
;__Lib_CAN_12.c, 159 :: 		
0x0594	0xF8BD401C  LDRH	R4, [SP, #28]
0x0598	0x1E64    SUBS	R4, R4, #1
0x059A	0xB2A4    UXTH	R4, R4
0x059C	0x0524    LSLS	R4, R4, #20
0x059E	0x4325    ORRS	R5, R4
;__Lib_CAN_12.c, 160 :: 		
0x05A0	0xF8BD4014  LDRH	R4, [SP, #20]
0x05A4	0x1E64    SUBS	R4, R4, #1
0x05A6	0xEA450404  ORR	R4, R5, R4, LSL #0
0x05AA	0x603C    STR	R4, [R7, #0]
;__Lib_CAN_12.c, 163 :: 		
0x05AC	0x2500    MOVS	R5, #0
0x05AE	0x6804    LDR	R4, [R0, #0]
0x05B0	0xF3650400  BFI	R4, R5, #0, #1
0x05B4	0x6004    STR	R4, [R0, #0]
;__Lib_CAN_12.c, 166 :: 		
; wait_ack start address is: 4 (R1)
0x05B6	0x2100    MOVS	R1, #0
; wait_ack end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
;__Lib_CAN_12.c, 168 :: 		
L_CANxInitializeAdvanced7:
; wait_ack start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x05B8	0x1D04    ADDS	R4, R0, #4
0x05BA	0x6825    LDR	R5, [R4, #0]
0x05BC	0xF3C50400  UBFX	R4, R5, #0, #1
0x05C0	0xB13C    CBZ	R4, L__CANxInitializeAdvanced80
0x05C2	0x4C0D    LDR	R4, [PC, #52]
0x05C4	0x6824    LDR	R4, [R4, #0]
0x05C6	0x42A1    CMP	R1, R4
0x05C8	0xD003    BEQ	L__CANxInitializeAdvanced79
L__CANxInitializeAdvanced75:
;__Lib_CAN_12.c, 169 :: 		
0x05CA	0x1C4C    ADDS	R4, R1, #1
; wait_ack end address is: 4 (R1)
; wait_ack start address is: 8 (R2)
0x05CC	0x4622    MOV	R2, R4
;__Lib_CAN_12.c, 170 :: 		
; wait_ack end address is: 8 (R2)
0x05CE	0x4611    MOV	R1, R2
0x05D0	0xE7F2    B	L_CANxInitializeAdvanced7
;__Lib_CAN_12.c, 168 :: 		
L__CANxInitializeAdvanced80:
L__CANxInitializeAdvanced79:
;__Lib_CAN_12.c, 173 :: 		
0x05D2	0x1D04    ADDS	R4, R0, #4
; CAN_Base end address is: 0 (R0)
0x05D4	0x6825    LDR	R5, [R4, #0]
0x05D6	0xF3C50400  UBFX	R4, R5, #0, #1
0x05DA	0xB10C    CBZ	R4, L_CANxInitializeAdvanced11
;__Lib_CAN_12.c, 174 :: 		
0x05DC	0x2001    MOVS	R0, #1
0x05DE	0xE000    B	L_end_CANxInitializeAdvanced
L_CANxInitializeAdvanced11:
;__Lib_CAN_12.c, 176 :: 		
0x05E0	0x2000    MOVS	R0, #0
;__Lib_CAN_12.c, 178 :: 		
L_end_CANxInitializeAdvanced:
0x05E2	0xF8DDE000  LDR	LR, [SP, #0]
0x05E6	0xB007    ADD	SP, SP, #28
0x05E8	0x4770    BX	LR
0x05EA	0xBF00    NOP
0x05EC	0x03E44242  	RCC_APB1ENR+0
0x05F0	0x68004000  	CAN2_MCR+0
0x05F4	0x03E84242  	RCC_APB1ENR+0
0x05F8	0x056C2000  	_INAK_TIMEOUT+0
; end of _CANxInitializeAdvanced
_CANSetFilterScale32:
;__Lib_CAN_12.c, 282 :: 		
; mask_or_ID start address is: 12 (R3)
; ID start address is: 8 (R2)
; CAN_FILTAR_FLAGS start address is: 4 (R1)
; Filter_Number start address is: 0 (R0)
0x1044	0xB081    SUB	SP, SP, #4
; mask_or_ID end address is: 12 (R3)
; ID end address is: 8 (R2)
; CAN_FILTAR_FLAGS end address is: 4 (R1)
; Filter_Number end address is: 0 (R0)
; Filter_Number start address is: 0 (R0)
; CAN_FILTAR_FLAGS start address is: 4 (R1)
; ID start address is: 8 (R2)
; mask_or_ID start address is: 12 (R3)
;__Lib_CAN_12.c, 283 :: 		
;__Lib_CAN_12.c, 285 :: 		
0x1046	0x43CF    MVN	R7, R1
0x1048	0xB2FF    UXTB	R7, R7
0x104A	0xB2F9    UXTB	R1, R7
;__Lib_CAN_12.c, 288 :: 		
0x104C	0x2501    MOVS	R5, #1
0x104E	0xB26D    SXTB	R5, R5
0x1050	0x4C3F    LDR	R4, [PC, #252]
0x1052	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 291 :: 		
0x1054	0xF04F0401  MOV	R4, #1
0x1058	0xFA04F600  LSL	R6, R4, R0
0x105C	0x43F5    MVN	R5, R6
0x105E	0x4C3D    LDR	R4, [PC, #244]
0x1060	0x6824    LDR	R4, [R4, #0]
0x1062	0xEA040505  AND	R5, R4, R5, LSL #0
0x1066	0x4C3B    LDR	R4, [PC, #236]
0x1068	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 294 :: 		
0x106A	0x4C3B    LDR	R4, [PC, #236]
0x106C	0x6824    LDR	R4, [R4, #0]
0x106E	0xEA440506  ORR	R5, R4, R6, LSL #0
0x1072	0x4C39    LDR	R4, [PC, #228]
0x1074	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 297 :: 		
0x1076	0xF06F4460  MVN	R4, #-536870912
0x107A	0x4022    ANDS	R2, R4
;__Lib_CAN_12.c, 300 :: 		
0x107C	0xF0070404  AND	R4, R7, #4
0x1080	0xB2E4    UXTB	R4, R4
0x1082	0xB11C    CBZ	R4, L_CANSetFilterScale3237
;__Lib_CAN_12.c, 301 :: 		
0x1084	0x00D2    LSLS	R2, R2, #3
; ID end address is: 8 (R2)
0x1086	0xF0420204  ORR	R2, R2, #4
; value start address is: 8 (R2)
; value end address is: 8 (R2)
0x108A	0xE000    B	L_CANSetFilterScale3238
L_CANSetFilterScale3237:
;__Lib_CAN_12.c, 303 :: 		
; ID start address is: 8 (R2)
0x108C	0x0552    LSLS	R2, R2, #21
; ID end address is: 8 (R2)
; value start address is: 8 (R2)
; value end address is: 8 (R2)
L_CANSetFilterScale3238:
;__Lib_CAN_12.c, 305 :: 		
; value start address is: 8 (R2)
0x108E	0x0044    LSLS	R4, R0, #1
0x1090	0xB224    SXTH	R4, R4
0x1092	0x00A5    LSLS	R5, R4, #2
0x1094	0x4C31    LDR	R4, [PC, #196]
0x1096	0x1964    ADDS	R4, R4, R5
0x1098	0x6022    STR	R2, [R4, #0]
; value end address is: 8 (R2)
;__Lib_CAN_12.c, 308 :: 		
0x109A	0xF06F4460  MVN	R4, #-536870912
0x109E	0xEA030404  AND	R4, R3, R4, LSL #0
; mask_or_ID end address is: 12 (R3)
; mask_or_ID start address is: 8 (R2)
0x10A2	0x4622    MOV	R2, R4
;__Lib_CAN_12.c, 310 :: 		
0x10A4	0xF0010404  AND	R4, R1, #4
0x10A8	0xB2E4    UXTB	R4, R4
0x10AA	0xB11C    CBZ	R4, L_CANSetFilterScale3239
;__Lib_CAN_12.c, 311 :: 		
0x10AC	0x00D2    LSLS	R2, R2, #3
; mask_or_ID end address is: 8 (R2)
0x10AE	0xF0420204  ORR	R2, R2, #4
; value start address is: 8 (R2)
; value end address is: 8 (R2)
0x10B2	0xE000    B	L_CANSetFilterScale3240
L_CANSetFilterScale3239:
;__Lib_CAN_12.c, 313 :: 		
; mask_or_ID start address is: 8 (R2)
0x10B4	0x0552    LSLS	R2, R2, #21
; mask_or_ID end address is: 8 (R2)
; value start address is: 8 (R2)
; value end address is: 8 (R2)
L_CANSetFilterScale3240:
;__Lib_CAN_12.c, 315 :: 		
; value start address is: 8 (R2)
0x10B6	0x0044    LSLS	R4, R0, #1
0x10B8	0xB224    SXTH	R4, R4
0x10BA	0x00A5    LSLS	R5, R4, #2
0x10BC	0x4C28    LDR	R4, [PC, #160]
0x10BE	0x1964    ADDS	R4, R4, R5
0x10C0	0x6022    STR	R2, [R4, #0]
; value end address is: 8 (R2)
;__Lib_CAN_12.c, 318 :: 		
0x10C2	0xF0010401  AND	R4, R1, #1
0x10C6	0xB2E4    UXTB	R4, R4
0x10C8	0xB954    CBNZ	R4, L_CANSetFilterScale3241
;__Lib_CAN_12.c, 321 :: 		
0x10CA	0xF04F0401  MOV	R4, #1
0x10CE	0x4084    LSLS	R4, R0
0x10D0	0x43E5    MVN	R5, R4
0x10D2	0x4C24    LDR	R4, [PC, #144]
0x10D4	0x6824    LDR	R4, [R4, #0]
0x10D6	0xEA040505  AND	R5, R4, R5, LSL #0
0x10DA	0x4C22    LDR	R4, [PC, #136]
0x10DC	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 322 :: 		
0x10DE	0xE009    B	L_CANSetFilterScale3242
L_CANSetFilterScale3241:
;__Lib_CAN_12.c, 326 :: 		
0x10E0	0xF04F0401  MOV	R4, #1
0x10E4	0xFA04F500  LSL	R5, R4, R0
0x10E8	0x4C1E    LDR	R4, [PC, #120]
0x10EA	0x6824    LDR	R4, [R4, #0]
0x10EC	0xEA440505  ORR	R5, R4, R5, LSL #0
0x10F0	0x4C1C    LDR	R4, [PC, #112]
0x10F2	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 327 :: 		
L_CANSetFilterScale3242:
;__Lib_CAN_12.c, 330 :: 		
0x10F4	0xF0010402  AND	R4, R1, #2
0x10F8	0xB2E4    UXTB	R4, R4
0x10FA	0xB954    CBNZ	R4, L_CANSetFilterScale3243
;__Lib_CAN_12.c, 332 :: 		
0x10FC	0xF04F0401  MOV	R4, #1
0x1100	0x4084    LSLS	R4, R0
0x1102	0x43E5    MVN	R5, R4
0x1104	0x4C18    LDR	R4, [PC, #96]
0x1106	0x6824    LDR	R4, [R4, #0]
0x1108	0xEA040505  AND	R5, R4, R5, LSL #0
0x110C	0x4C16    LDR	R4, [PC, #88]
0x110E	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 333 :: 		
0x1110	0xE009    B	L_CANSetFilterScale3244
L_CANSetFilterScale3243:
;__Lib_CAN_12.c, 336 :: 		
0x1112	0xF04F0401  MOV	R4, #1
0x1116	0xFA04F500  LSL	R5, R4, R0
0x111A	0x4C13    LDR	R4, [PC, #76]
0x111C	0x6824    LDR	R4, [R4, #0]
0x111E	0xEA440505  ORR	R5, R4, R5, LSL #0
0x1122	0x4C11    LDR	R4, [PC, #68]
0x1124	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 337 :: 		
L_CANSetFilterScale3244:
;__Lib_CAN_12.c, 340 :: 		
0x1126	0xF0010408  AND	R4, R1, #8
0x112A	0xB2E4    UXTB	R4, R4
; CAN_FILTAR_FLAGS end address is: 4 (R1)
0x112C	0xB14C    CBZ	R4, L_CANSetFilterScale3245
;__Lib_CAN_12.c, 341 :: 		
0x112E	0xF04F0401  MOV	R4, #1
0x1132	0xFA04F500  LSL	R5, R4, R0
; Filter_Number end address is: 0 (R0)
0x1136	0x4C07    LDR	R4, [PC, #28]
0x1138	0x6824    LDR	R4, [R4, #0]
0x113A	0xEA440505  ORR	R5, R4, R5, LSL #0
0x113E	0x4C05    LDR	R4, [PC, #20]
0x1140	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 342 :: 		
L_CANSetFilterScale3245:
;__Lib_CAN_12.c, 344 :: 		
0x1142	0x2500    MOVS	R5, #0
0x1144	0xB26D    SXTB	R5, R5
0x1146	0x4C02    LDR	R4, [PC, #8]
0x1148	0x6025    STR	R5, [R4, #0]
;__Lib_CAN_12.c, 345 :: 		
L_end_CANSetFilterScale32:
0x114A	0xB001    ADD	SP, SP, #4
0x114C	0x4770    BX	LR
0x114E	0xBF00    NOP
0x1150	0xC000420C  	CAN1_FMR+0
0x1154	0x661C4000  	CAN1_FA1R+0
0x1158	0x660C4000  	CAN1_FS1R+0
0x115C	0x66404000  	CAN1_F0R1+0
0x1160	0x66444000  	CAN1_F0R2+0
0x1164	0x66044000  	CAN1_FM1R+0
0x1168	0x66144000  	CAN1_FFA1R+0
; end of _CANSetFilterScale32
_CAN1SetOperationMode:
;__Lib_CAN_12.c, 610 :: 		
; CAN_OperatingMode start address is: 0 (R0)
0x1028	0xB081    SUB	SP, SP, #4
0x102A	0xF8CDE000  STR	LR, [SP, #0]
; CAN_OperatingMode end address is: 0 (R0)
; CAN_OperatingMode start address is: 0 (R0)
;__Lib_CAN_12.c, 612 :: 		
0x102E	0xB2C1    UXTB	R1, R0
; CAN_OperatingMode end address is: 0 (R0)
0x1030	0x4803    LDR	R0, [PC, #12]
0x1032	0xF7FFFC7F  BL	_CANxSetOperationMode+0
;__Lib_CAN_12.c, 614 :: 		
L_end_CAN1SetOperationMode:
0x1036	0xF8DDE000  LDR	LR, [SP, #0]
0x103A	0xB001    ADD	SP, SP, #4
0x103C	0x4770    BX	LR
0x103E	0xBF00    NOP
0x1040	0x64004000  	CAN1_MCR+0
; end of _CAN1SetOperationMode
_CANxSetOperationMode:
;__Lib_CAN_12.c, 180 :: 		
; CAN_OperatingMode start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0934	0xB081    SUB	SP, SP, #4
0x0936	0xB2CA    UXTB	R2, R1
; CAN_OperatingMode end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
; CAN_Base start address is: 0 (R0)
; CAN_OperatingMode start address is: 8 (R2)
;__Lib_CAN_12.c, 184 :: 		
; timeout start address is: 4 (R1)
0x0938	0xF04F0100  MOV	R1, #0
;__Lib_CAN_12.c, 187 :: 		
0x093C	0xB9EA    CBNZ	R2, L_CANxSetOperationMode13
; CAN_OperatingMode end address is: 8 (R2)
;__Lib_CAN_12.c, 190 :: 		
0x093E	0x2300    MOVS	R3, #0
0x0940	0x6802    LDR	R2, [R0, #0]
0x0942	0xF3630241  BFI	R2, R3, #1, #1
0x0946	0x6002    STR	R2, [R0, #0]
;__Lib_CAN_12.c, 192 :: 		
0x0948	0x2301    MOVS	R3, #1
0x094A	0x6802    LDR	R2, [R0, #0]
0x094C	0xF3630200  BFI	R2, R3, #0, #1
0x0950	0x6002    STR	R2, [R0, #0]
; CAN_Base end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_CAN_12.c, 197 :: 		
L_CANxSetOperationMode14:
; timeout start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0952	0x1D02    ADDS	R2, R0, #4
0x0954	0x6813    LDR	R3, [R2, #0]
0x0956	0xF3C30200  UBFX	R2, R3, #0, #1
0x095A	0xB92A    CBNZ	R2, L__CANxSetOperationMode85
0x095C	0x4A27    LDR	R2, [PC, #156]
0x095E	0x6812    LDR	R2, [R2, #0]
0x0960	0x4291    CMP	R1, R2
0x0962	0xD001    BEQ	L__CANxSetOperationMode84
L__CANxSetOperationMode83:
;__Lib_CAN_12.c, 199 :: 		
0x0964	0x1C49    ADDS	R1, R1, #1
;__Lib_CAN_12.c, 200 :: 		
; timeout end address is: 4 (R1)
0x0966	0xE7F4    B	L_CANxSetOperationMode14
;__Lib_CAN_12.c, 197 :: 		
L__CANxSetOperationMode85:
L__CANxSetOperationMode84:
;__Lib_CAN_12.c, 202 :: 		
0x0968	0x1D02    ADDS	R2, R0, #4
; CAN_Base end address is: 0 (R0)
0x096A	0x6813    LDR	R3, [R2, #0]
0x096C	0xF3C30200  UBFX	R2, R3, #0, #1
0x0970	0xB90A    CBNZ	R2, L_CANxSetOperationMode18
;__Lib_CAN_12.c, 203 :: 		
0x0972	0x2001    MOVS	R0, #1
0x0974	0xE040    B	L_end_CANxSetOperationMode
L_CANxSetOperationMode18:
;__Lib_CAN_12.c, 205 :: 		
0x0976	0x2000    MOVS	R0, #0
0x0978	0xE03E    B	L_end_CANxSetOperationMode
;__Lib_CAN_12.c, 206 :: 		
L_CANxSetOperationMode13:
;__Lib_CAN_12.c, 207 :: 		
; timeout start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
; CAN_OperatingMode start address is: 8 (R2)
0x097A	0x2A01    CMP	R2, #1
0x097C	0xD11B    BNE	L_CANxSetOperationMode21
; CAN_OperatingMode end address is: 8 (R2)
;__Lib_CAN_12.c, 210 :: 		
0x097E	0x2300    MOVS	R3, #0
0x0980	0x6802    LDR	R2, [R0, #0]
0x0982	0xF3630241  BFI	R2, R3, #1, #1
0x0986	0x6002    STR	R2, [R0, #0]
;__Lib_CAN_12.c, 211 :: 		
0x0988	0x2300    MOVS	R3, #0
0x098A	0x6802    LDR	R2, [R0, #0]
0x098C	0xF3630200  BFI	R2, R3, #0, #1
0x0990	0x6002    STR	R2, [R0, #0]
; CAN_Base end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_CAN_12.c, 215 :: 		
L_CANxSetOperationMode22:
; timeout start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0992	0x6802    LDR	R2, [R0, #0]
0x0994	0xF0020203  AND	R2, R2, #3
0x0998	0xB12A    CBZ	R2, L__CANxSetOperationMode87
0x099A	0x4A18    LDR	R2, [PC, #96]
0x099C	0x6812    LDR	R2, [R2, #0]
0x099E	0x4291    CMP	R1, R2
0x09A0	0xD001    BEQ	L__CANxSetOperationMode86
L__CANxSetOperationMode82:
;__Lib_CAN_12.c, 217 :: 		
0x09A2	0x1C49    ADDS	R1, R1, #1
;__Lib_CAN_12.c, 218 :: 		
; timeout end address is: 4 (R1)
0x09A4	0xE7F5    B	L_CANxSetOperationMode22
;__Lib_CAN_12.c, 215 :: 		
L__CANxSetOperationMode87:
L__CANxSetOperationMode86:
;__Lib_CAN_12.c, 219 :: 		
0x09A6	0x6802    LDR	R2, [R0, #0]
; CAN_Base end address is: 0 (R0)
0x09A8	0xF0020203  AND	R2, R2, #3
0x09AC	0xB10A    CBZ	R2, L_CANxSetOperationMode26
;__Lib_CAN_12.c, 221 :: 		
0x09AE	0x2001    MOVS	R0, #1
0x09B0	0xE022    B	L_end_CANxSetOperationMode
;__Lib_CAN_12.c, 222 :: 		
L_CANxSetOperationMode26:
;__Lib_CAN_12.c, 225 :: 		
0x09B2	0x2000    MOVS	R0, #0
0x09B4	0xE020    B	L_end_CANxSetOperationMode
;__Lib_CAN_12.c, 227 :: 		
L_CANxSetOperationMode21:
;__Lib_CAN_12.c, 228 :: 		
; timeout start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
; CAN_OperatingMode start address is: 8 (R2)
0x09B6	0x2A02    CMP	R2, #2
0x09B8	0xD11D    BNE	L_CANxSetOperationMode29
; CAN_OperatingMode end address is: 8 (R2)
;__Lib_CAN_12.c, 231 :: 		
0x09BA	0x2300    MOVS	R3, #0
0x09BC	0x6802    LDR	R2, [R0, #0]
0x09BE	0xF3630200  BFI	R2, R3, #0, #1
0x09C2	0x6002    STR	R2, [R0, #0]
;__Lib_CAN_12.c, 232 :: 		
0x09C4	0x2301    MOVS	R3, #1
0x09C6	0x6802    LDR	R2, [R0, #0]
0x09C8	0xF3630241  BFI	R2, R3, #1, #1
0x09CC	0x6002    STR	R2, [R0, #0]
; CAN_Base end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_CAN_12.c, 235 :: 		
L_CANxSetOperationMode30:
; timeout start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x09CE	0x1D02    ADDS	R2, R0, #4
0x09D0	0x6813    LDR	R3, [R2, #0]
0x09D2	0xF3C30240  UBFX	R2, R3, #1, #1
0x09D6	0xB92A    CBNZ	R2, L__CANxSetOperationMode89
0x09D8	0x4A08    LDR	R2, [PC, #32]
0x09DA	0x6812    LDR	R2, [R2, #0]
0x09DC	0x4291    CMP	R1, R2
0x09DE	0xD001    BEQ	L__CANxSetOperationMode88
L__CANxSetOperationMode81:
;__Lib_CAN_12.c, 237 :: 		
0x09E0	0x1C49    ADDS	R1, R1, #1
;__Lib_CAN_12.c, 238 :: 		
; timeout end address is: 4 (R1)
0x09E2	0xE7F4    B	L_CANxSetOperationMode30
;__Lib_CAN_12.c, 235 :: 		
L__CANxSetOperationMode89:
L__CANxSetOperationMode88:
;__Lib_CAN_12.c, 240 :: 		
0x09E4	0x1D02    ADDS	R2, R0, #4
; CAN_Base end address is: 0 (R0)
0x09E6	0x6813    LDR	R3, [R2, #0]
0x09E8	0xF3C30240  UBFX	R2, R3, #1, #1
0x09EC	0xB90A    CBNZ	R2, L_CANxSetOperationMode34
;__Lib_CAN_12.c, 241 :: 		
0x09EE	0x2001    MOVS	R0, #1
0x09F0	0xE002    B	L_end_CANxSetOperationMode
L_CANxSetOperationMode34:
;__Lib_CAN_12.c, 243 :: 		
0x09F2	0x2000    MOVS	R0, #0
0x09F4	0xE000    B	L_end_CANxSetOperationMode
;__Lib_CAN_12.c, 244 :: 		
L_CANxSetOperationMode29:
;__Lib_CAN_12.c, 247 :: 		
0x09F6	0x2001    MOVS	R0, #1
;__Lib_CAN_12.c, 249 :: 		
L_end_CANxSetOperationMode:
0x09F8	0xB001    ADD	SP, SP, #4
0x09FA	0x4770    BX	LR
0x09FC	0x056C2000  	_INAK_TIMEOUT+0
; end of _CANxSetOperationMode
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x29E8	0xF24117A9  MOVW	R7, #4521
0x29EC	0xF2C00704  MOVT	R7, #4
0x29F0	0xBF00    NOP
0x29F2	0xBF00    NOP
L_Delay_100ms20:
0x29F4	0x1E7F    SUBS	R7, R7, #1
0x29F6	0xD1FD    BNE	L_Delay_100ms20
0x29F8	0xBF00    NOP
0x29FA	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x29FC	0x4770    BX	LR
; end of _Delay_100ms
_Trame_Test:
;can.h, 20 :: 		void Trame_Test (void)
;can.h, 22 :: 		RxTx_Data[0] =1;      // set initial data to be sent
0x1930	0x2101    MOVS	R1, #1
0x1932	0x480A    LDR	R0, [PC, #40]
0x1934	0x7001    STRB	R1, [R0, #0]
;can.h, 23 :: 		RxTx_Data[1] =2;
0x1936	0x2102    MOVS	R1, #2
0x1938	0x4809    LDR	R0, [PC, #36]
0x193A	0x7001    STRB	R1, [R0, #0]
;can.h, 24 :: 		RxTx_Data[2] =3;
0x193C	0x2103    MOVS	R1, #3
0x193E	0x4809    LDR	R0, [PC, #36]
0x1940	0x7001    STRB	R1, [R0, #0]
;can.h, 25 :: 		RxTx_Data[3] =4;
0x1942	0x2104    MOVS	R1, #4
0x1944	0x4808    LDR	R0, [PC, #32]
0x1946	0x7001    STRB	R1, [R0, #0]
;can.h, 26 :: 		RxTx_Data[4] =5;
0x1948	0x2105    MOVS	R1, #5
0x194A	0x4808    LDR	R0, [PC, #32]
0x194C	0x7001    STRB	R1, [R0, #0]
;can.h, 27 :: 		RxTx_Data[5] =6;
0x194E	0x2106    MOVS	R1, #6
0x1950	0x4807    LDR	R0, [PC, #28]
0x1952	0x7001    STRB	R1, [R0, #0]
;can.h, 28 :: 		RxTx_Data[6] =7;
0x1954	0x2107    MOVS	R1, #7
0x1956	0x4807    LDR	R0, [PC, #28]
0x1958	0x7001    STRB	R1, [R0, #0]
;can.h, 30 :: 		}
L_end_Trame_Test:
0x195A	0x4770    BX	LR
0x195C	0x057B2000  	_RxTx_Data+0
0x1960	0x057C2000  	_RxTx_Data+1
0x1964	0x057D2000  	_RxTx_Data+2
0x1968	0x057E2000  	_RxTx_Data+3
0x196C	0x057F2000  	_RxTx_Data+4
0x1970	0x05802000  	_RxTx_Data+5
0x1974	0x05812000  	_RxTx_Data+6
; end of _Trame_Test
_Send_Can:
;can.h, 33 :: 		void Send_Can ( void )
0x162C	0xB081    SUB	SP, SP, #4
0x162E	0xF8CDE000  STR	LR, [SP, #0]
;can.h, 35 :: 		CAN1Write(ID_1st, RxTx_Data, 7, Can_Send_Flags); // send initial message
0x1632	0x4825    LDR	R0, [PC, #148]
0x1634	0x7800    LDRB	R0, [R0, #0]
0x1636	0xB2C3    UXTB	R3, R0
0x1638	0x2207    MOVS	R2, #7
0x163A	0x4924    LDR	R1, [PC, #144]
0x163C	0xF04F0008  MOV	R0, #8
0x1640	0xF7FFFD94  BL	_CAN1Write+0
;can.h, 37 :: 		for (compt=0;compt<=30;compt++) {  // endless loop
0x1644	0x2100    MOVS	R1, #0
0x1646	0x4822    LDR	R0, [PC, #136]
0x1648	0x7001    STRB	R1, [R0, #0]
L_Send_Can9:
0x164A	0x4821    LDR	R0, [PC, #132]
0x164C	0x7800    LDRB	R0, [R0, #0]
0x164E	0x281E    CMP	R0, #30
0x1650	0xD836    BHI	L_Send_Can10
;can.h, 38 :: 		Msg_Rcvd = CAN1Read(0, &Rx_ID , Rx_Data , &Rx_Data_Len, &Can_Rcv_Flags);  // receive message
0x1652	0x4820    LDR	R0, [PC, #128]
0x1654	0xB401    PUSH	(R0)
0x1656	0x4B20    LDR	R3, [PC, #128]
0x1658	0x4A20    LDR	R2, [PC, #128]
0x165A	0x4921    LDR	R1, [PC, #132]
0x165C	0x2000    MOVS	R0, #0
0x165E	0xF7FFFDAD  BL	_CAN1Read+0
0x1662	0xB001    ADD	SP, SP, #4
0x1664	0x491F    LDR	R1, [PC, #124]
0x1666	0x7008    STRB	R0, [R1, #0]
;can.h, 39 :: 		if (((Rx_ID == ID_2nd)||Rx_ID == ID_1st) && Msg_Rcvd) {                                        // if message received check id
0x1668	0x481D    LDR	R0, [PC, #116]
0x166A	0x6800    LDR	R0, [R0, #0]
0x166C	0x2825    CMP	R0, #37
0x166E	0xD004    BEQ	L__Send_Can127
0x1670	0x481B    LDR	R0, [PC, #108]
0x1672	0x6800    LDR	R0, [R0, #0]
0x1674	0x2808    CMP	R0, #8
0x1676	0xD000    BEQ	L__Send_Can126
0x1678	0xE016    B	L_Send_Can16
L__Send_Can127:
L__Send_Can126:
0x167A	0x481A    LDR	R0, [PC, #104]
0x167C	0x7800    LDRB	R0, [R0, #0]
0x167E	0xB198    CBZ	R0, L__Send_Can128
L__Send_Can124:
;can.h, 42 :: 		Delay_ms(10);
0x1680	0xF6460729  MOVW	R7, #26665
0x1684	0xF2C00700  MOVT	R7, #0
0x1688	0xBF00    NOP
0x168A	0xBF00    NOP
L_Send_Can17:
0x168C	0x1E7F    SUBS	R7, R7, #1
0x168E	0xD1FD    BNE	L_Send_Can17
0x1690	0xBF00    NOP
0x1692	0xBF00    NOP
;can.h, 43 :: 		CAN1Write(ID_1st,RxTx_Data, 1, Can_Send_Flags);
0x1694	0x480C    LDR	R0, [PC, #48]
0x1696	0x7800    LDRB	R0, [R0, #0]
0x1698	0xB2C3    UXTB	R3, R0
0x169A	0x2201    MOVS	R2, #1
0x169C	0x490B    LDR	R1, [PC, #44]
0x169E	0xF04F0008  MOV	R0, #8
0x16A2	0xF7FFFD63  BL	_CAN1Write+0
;can.h, 44 :: 		break ;
0x16A6	0xE00B    B	L_Send_Can10
;can.h, 45 :: 		}
L_Send_Can16:
;can.h, 39 :: 		if (((Rx_ID == ID_2nd)||Rx_ID == ID_1st) && Msg_Rcvd) {                                        // if message received check id
L__Send_Can128:
;can.h, 46 :: 		if (compt >= 30){PrintString ("!!!!!!! time-out !!!!!!!!");}
0x16A8	0x4809    LDR	R0, [PC, #36]
0x16AA	0x7800    LDRB	R0, [R0, #0]
0x16AC	0x281E    CMP	R0, #30
0x16AE	0xD302    BCC	L_Send_Can19
0x16B0	0x480D    LDR	R0, [PC, #52]
0x16B2	0xF001F9A5  BL	_PrintString+0
L_Send_Can19:
;can.h, 37 :: 		for (compt=0;compt<=30;compt++) {  // endless loop
0x16B6	0x4906    LDR	R1, [PC, #24]
0x16B8	0x7808    LDRB	R0, [R1, #0]
0x16BA	0x1C40    ADDS	R0, R0, #1
0x16BC	0x7008    STRB	R0, [R1, #0]
;can.h, 47 :: 		}
0x16BE	0xE7C4    B	L_Send_Can9
L_Send_Can10:
;can.h, 49 :: 		}
L_end_Send_Can:
0x16C0	0xF8DDE000  LDR	LR, [SP, #0]
0x16C4	0xB001    ADD	SP, SP, #4
0x16C6	0x4770    BX	LR
0x16C8	0x05832000  	_Can_Send_Flags+0
0x16CC	0x057B2000  	_RxTx_Data+0
0x16D0	0x05842000  	_compt+0
0x16D4	0x05872000  	_Can_Rcv_Flags+0
0x16D8	0x05862000  	_Rx_Data_Len+0
0x16DC	0x058C2000  	_Rx_Data+0
0x16E0	0x05882000  	_Rx_ID+0
0x16E4	0x05852000  	_Msg_Rcvd+0
0x16E8	0x00002000  	?lstr2_Optique+0
; end of _Send_Can
_CAN1Write:
;__Lib_CAN_12.c, 616 :: 		
; CAN_TX_MSG_FLAGS start address is: 12 (R3)
; datalen start address is: 8 (R2)
; data_ start address is: 4 (R1)
; id start address is: 0 (R0)
0x116C	0xB081    SUB	SP, SP, #4
0x116E	0xF8CDE000  STR	LR, [SP, #0]
; CAN_TX_MSG_FLAGS end address is: 12 (R3)
; datalen end address is: 8 (R2)
; data_ end address is: 4 (R1)
; id end address is: 0 (R0)
; id start address is: 0 (R0)
; data_ start address is: 4 (R1)
; datalen start address is: 8 (R2)
; CAN_TX_MSG_FLAGS start address is: 12 (R3)
;__Lib_CAN_12.c, 617 :: 		
0x1172	0xB408    PUSH	(R3)
; datalen end address is: 8 (R2)
0x1174	0xB2D3    UXTB	R3, R2
0x1176	0x460A    MOV	R2, R1
; data_ end address is: 4 (R1)
0x1178	0x4601    MOV	R1, R0
; id end address is: 0 (R0)
0x117A	0x4804    LDR	R0, [PC, #16]
; CAN_TX_MSG_FLAGS end address is: 12 (R3)
0x117C	0xF7FFFC40  BL	_CANxWrite+0
0x1180	0xB001    ADD	SP, SP, #4
;__Lib_CAN_12.c, 618 :: 		
L_end_CAN1Write:
0x1182	0xF8DDE000  LDR	LR, [SP, #0]
0x1186	0xB001    ADD	SP, SP, #4
0x1188	0x4770    BX	LR
0x118A	0xBF00    NOP
0x118C	0x64004000  	CAN1_MCR+0
; end of _CAN1Write
_CANxWrite:
;__Lib_CAN_12.c, 460 :: 		
; datalen start address is: 12 (R3)
; data_ start address is: 8 (R2)
; id start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0A00	0xB081    SUB	SP, SP, #4
; datalen end address is: 12 (R3)
; data_ end address is: 8 (R2)
; id end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
; CAN_Base start address is: 0 (R0)
; id start address is: 4 (R1)
; data_ start address is: 8 (R2)
; datalen start address is: 12 (R3)
; CAN_TX_MSG_FLAGS start address is: 20 (R5)
0x0A02	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CAN_12.c, 461 :: 		
;__Lib_CAN_12.c, 463 :: 		
0x0A06	0x43EC    MVN	R4, R5
; CAN_TX_MSG_FLAGS end address is: 20 (R5)
; CAN_TX_MSG_FLAGS start address is: 28 (R7)
0x0A08	0xB2E7    UXTB	R7, R4
;__Lib_CAN_12.c, 466 :: 		
0x0A0A	0xF2000408  ADDW	R4, R0, #8
0x0A0E	0x6825    LDR	R5, [R4, #0]
0x0A10	0xF3C56480  UBFX	R4, R5, #26, #1
0x0A14	0xB114    CBZ	R4, L_CANxWrite57
;__Lib_CAN_12.c, 468 :: 		
; transmit_mailbox start address is: 32 (R8)
0x0A16	0xF2400800  MOVW	R8, #0
;__Lib_CAN_12.c, 469 :: 		
; transmit_mailbox end address is: 32 (R8)
0x0A1A	0xE014    B	L_CANxWrite58
L_CANxWrite57:
;__Lib_CAN_12.c, 470 :: 		
0x0A1C	0xF2000408  ADDW	R4, R0, #8
0x0A20	0x6825    LDR	R5, [R4, #0]
0x0A22	0xF3C564C0  UBFX	R4, R5, #27, #1
0x0A26	0xB11C    CBZ	R4, L_CANxWrite59
;__Lib_CAN_12.c, 472 :: 		
; transmit_mailbox start address is: 16 (R4)
0x0A28	0x2401    MOVS	R4, #1
;__Lib_CAN_12.c, 473 :: 		
0x0A2A	0xFA5FF884  UXTB	R8, R4
; transmit_mailbox end address is: 16 (R4)
0x0A2E	0xE00A    B	L_CANxWrite60
L_CANxWrite59:
;__Lib_CAN_12.c, 474 :: 		
0x0A30	0xF2000408  ADDW	R4, R0, #8
0x0A34	0x6825    LDR	R5, [R4, #0]
0x0A36	0xF3C57400  UBFX	R4, R5, #28, #1
0x0A3A	0xB10C    CBZ	R4, L_CANxWrite61
;__Lib_CAN_12.c, 476 :: 		
; transmit_mailbox start address is: 16 (R4)
0x0A3C	0x2402    MOVS	R4, #2
;__Lib_CAN_12.c, 477 :: 		
; transmit_mailbox end address is: 16 (R4)
0x0A3E	0xE000    B	L_CANxWrite62
L_CANxWrite61:
;__Lib_CAN_12.c, 480 :: 		
; transmit_mailbox start address is: 16 (R4)
0x0A40	0x24FF    MOVS	R4, #255
; transmit_mailbox end address is: 16 (R4)
;__Lib_CAN_12.c, 481 :: 		
L_CANxWrite62:
; transmit_mailbox start address is: 16 (R4)
0x0A42	0xFA5FF884  UXTB	R8, R4
; transmit_mailbox end address is: 16 (R4)
L_CANxWrite60:
; transmit_mailbox start address is: 32 (R8)
; transmit_mailbox end address is: 32 (R8)
L_CANxWrite58:
;__Lib_CAN_12.c, 483 :: 		
; transmit_mailbox start address is: 32 (R8)
0x0A46	0xF1B80FFF  CMP	R8, #255
0x0A4A	0xF0008083  BEQ	L_CANxWrite63
;__Lib_CAN_12.c, 488 :: 		
0x0A4E	0xEA4F0488  LSL	R4, R8, #2
0x0A52	0xB224    SXTH	R4, R4
0x0A54	0x00A4    LSLS	R4, R4, #2
0x0A56	0x1904    ADDS	R4, R0, R4
0x0A58	0xF50475C0  ADD	R5, R4, #384
0x0A5C	0x682C    LDR	R4, [R5, #0]
0x0A5E	0xF0040401  AND	R4, R4, #1
0x0A62	0x602C    STR	R4, [R5, #0]
;__Lib_CAN_12.c, 489 :: 		
0x0A64	0xF0070404  AND	R4, R7, #4
0x0A68	0xB2E4    UXTB	R4, R4
0x0A6A	0xB97C    CBNZ	R4, L_CANxWrite64
;__Lib_CAN_12.c, 491 :: 		
0x0A6C	0xEA4F0488  LSL	R4, R8, #2
0x0A70	0xB224    SXTH	R4, R4
0x0A72	0x00A4    LSLS	R4, R4, #2
0x0A74	0x1904    ADDS	R4, R0, R4
0x0A76	0xF50476C0  ADD	R6, R4, #384
0x0A7A	0x054D    LSLS	R5, R1, #21
; id end address is: 4 (R1)
0x0A7C	0xF0070402  AND	R4, R7, #2
0x0A80	0xB2E4    UXTB	R4, R4
; CAN_TX_MSG_FLAGS end address is: 28 (R7)
0x0A82	0x4325    ORRS	R5, R4
0x0A84	0x6834    LDR	R4, [R6, #0]
0x0A86	0x432C    ORRS	R4, R5
0x0A88	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 492 :: 		
0x0A8A	0xE010    B	L_CANxWrite65
L_CANxWrite64:
;__Lib_CAN_12.c, 495 :: 		
; CAN_TX_MSG_FLAGS start address is: 28 (R7)
; id start address is: 4 (R1)
0x0A8C	0xEA4F0488  LSL	R4, R8, #2
0x0A90	0xB224    SXTH	R4, R4
0x0A92	0x00A4    LSLS	R4, R4, #2
0x0A94	0x1904    ADDS	R4, R0, R4
0x0A96	0xF50476C0  ADD	R6, R4, #384
0x0A9A	0x00CC    LSLS	R4, R1, #3
; id end address is: 4 (R1)
0x0A9C	0xF0440504  ORR	R5, R4, #4
0x0AA0	0xF0070402  AND	R4, R7, #2
0x0AA4	0xB2E4    UXTB	R4, R4
; CAN_TX_MSG_FLAGS end address is: 28 (R7)
0x0AA6	0x4325    ORRS	R5, R4
0x0AA8	0x6834    LDR	R4, [R6, #0]
0x0AAA	0x432C    ORRS	R4, R5
0x0AAC	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 496 :: 		
L_CANxWrite65:
;__Lib_CAN_12.c, 499 :: 		
0x0AAE	0xF003040F  AND	R4, R3, #15
; datalen end address is: 12 (R3)
; datalen start address is: 4 (R1)
0x0AB2	0xB2E1    UXTB	R1, R4
;__Lib_CAN_12.c, 501 :: 		
0x0AB4	0xEA4F0488  LSL	R4, R8, #2
0x0AB8	0xB224    SXTH	R4, R4
0x0ABA	0x00A4    LSLS	R4, R4, #2
0x0ABC	0x1904    ADDS	R4, R0, R4
0x0ABE	0xF50476C2  ADD	R6, R4, #388
0x0AC2	0x6835    LDR	R5, [R6, #0]
0x0AC4	0xF06F040F  MVN	R4, #15
0x0AC8	0xEA050404  AND	R4, R5, R4, LSL #0
0x0ACC	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 503 :: 		
0x0ACE	0xEA4F0488  LSL	R4, R8, #2
0x0AD2	0xB224    SXTH	R4, R4
0x0AD4	0x00A4    LSLS	R4, R4, #2
0x0AD6	0x1904    ADDS	R4, R0, R4
0x0AD8	0xF50475C2  ADD	R5, R4, #388
0x0ADC	0x682C    LDR	R4, [R5, #0]
0x0ADE	0x430C    ORRS	R4, R1
; datalen end address is: 4 (R1)
0x0AE0	0x602C    STR	R4, [R5, #0]
;__Lib_CAN_12.c, 506 :: 		
0x0AE2	0xEA4F0488  LSL	R4, R8, #2
0x0AE6	0xB224    SXTH	R4, R4
0x0AE8	0x00A4    LSLS	R4, R4, #2
0x0AEA	0x1904    ADDS	R4, R0, R4
0x0AEC	0xF50476C4  ADD	R6, R4, #392
0x0AF0	0x1CD4    ADDS	R4, R2, #3
0x0AF2	0x7824    LDRB	R4, [R4, #0]
0x0AF4	0x0625    LSLS	R5, R4, #24
;__Lib_CAN_12.c, 507 :: 		
0x0AF6	0x1C94    ADDS	R4, R2, #2
0x0AF8	0x7824    LDRB	R4, [R4, #0]
0x0AFA	0x0424    LSLS	R4, R4, #16
0x0AFC	0x4325    ORRS	R5, R4
;__Lib_CAN_12.c, 508 :: 		
0x0AFE	0x1C54    ADDS	R4, R2, #1
0x0B00	0x7824    LDRB	R4, [R4, #0]
0x0B02	0x0224    LSLS	R4, R4, #8
0x0B04	0x4325    ORRS	R5, R4
;__Lib_CAN_12.c, 509 :: 		
0x0B06	0x7814    LDRB	R4, [R2, #0]
0x0B08	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0B0C	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 511 :: 		
0x0B0E	0xEA4F0488  LSL	R4, R8, #2
0x0B12	0xB224    SXTH	R4, R4
0x0B14	0x00A4    LSLS	R4, R4, #2
0x0B16	0x1904    ADDS	R4, R0, R4
0x0B18	0xF50476C6  ADD	R6, R4, #396
0x0B1C	0x1DD4    ADDS	R4, R2, #7
0x0B1E	0x7824    LDRB	R4, [R4, #0]
0x0B20	0x0625    LSLS	R5, R4, #24
;__Lib_CAN_12.c, 512 :: 		
0x0B22	0x1D94    ADDS	R4, R2, #6
0x0B24	0x7824    LDRB	R4, [R4, #0]
0x0B26	0x0424    LSLS	R4, R4, #16
0x0B28	0x4325    ORRS	R5, R4
;__Lib_CAN_12.c, 513 :: 		
0x0B2A	0x1D54    ADDS	R4, R2, #5
0x0B2C	0x7824    LDRB	R4, [R4, #0]
0x0B2E	0x0224    LSLS	R4, R4, #8
0x0B30	0x4325    ORRS	R5, R4
;__Lib_CAN_12.c, 514 :: 		
0x0B32	0x1D14    ADDS	R4, R2, #4
; data_ end address is: 8 (R2)
0x0B34	0x7824    LDRB	R4, [R4, #0]
0x0B36	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0B3A	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 516 :: 		
0x0B3C	0xEA4F0488  LSL	R4, R8, #2
0x0B40	0xB224    SXTH	R4, R4
0x0B42	0x00A4    LSLS	R4, R4, #2
0x0B44	0x1904    ADDS	R4, R0, R4
; CAN_Base end address is: 0 (R0)
0x0B46	0xF50476C0  ADD	R6, R4, #384
0x0B4A	0x2501    MOVS	R5, #1
0x0B4C	0x6834    LDR	R4, [R6, #0]
0x0B4E	0xF3650400  BFI	R4, R5, #0, #1
0x0B52	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 517 :: 		
L_CANxWrite63:
;__Lib_CAN_12.c, 518 :: 		
0x0B54	0xFA5FF088  UXTB	R0, R8
; transmit_mailbox end address is: 32 (R8)
;__Lib_CAN_12.c, 519 :: 		
L_end_CANxWrite:
0x0B58	0xB001    ADD	SP, SP, #4
0x0B5A	0x4770    BX	LR
; end of _CANxWrite
_CAN1Read:
;__Lib_CAN_12.c, 620 :: 		
; datalen start address is: 12 (R3)
; data_ start address is: 8 (R2)
; id start address is: 4 (R1)
; FIFONumber start address is: 0 (R0)
0x11BC	0xB081    SUB	SP, SP, #4
0x11BE	0xF8CDE000  STR	LR, [SP, #0]
; datalen end address is: 12 (R3)
; data_ end address is: 8 (R2)
; id end address is: 4 (R1)
; FIFONumber end address is: 0 (R0)
; FIFONumber start address is: 0 (R0)
; id start address is: 4 (R1)
; data_ start address is: 8 (R2)
; datalen start address is: 12 (R3)
; CAN_RX_MSG_FLAGS start address is: 20 (R5)
0x11C2	0x9D01    LDR	R5, [SP, #4]
;__Lib_CAN_12.c, 621 :: 		
0x11C4	0x462C    MOV	R4, R5
; CAN_RX_MSG_FLAGS end address is: 20 (R5)
0x11C6	0xB410    PUSH	(R4)
; data_ end address is: 8 (R2)
0x11C8	0xB408    PUSH	(R3)
0x11CA	0x4613    MOV	R3, R2
0x11CC	0x460A    MOV	R2, R1
; id end address is: 4 (R1)
0x11CE	0xB2C1    UXTB	R1, R0
; FIFONumber end address is: 0 (R0)
0x11D0	0x4803    LDR	R0, [PC, #12]
; datalen end address is: 12 (R3)
0x11D2	0xF7FFFCC3  BL	_CANxRead+0
0x11D6	0xB002    ADD	SP, SP, #8
;__Lib_CAN_12.c, 622 :: 		
L_end_CAN1Read:
0x11D8	0xF8DDE000  LDR	LR, [SP, #0]
0x11DC	0xB001    ADD	SP, SP, #4
0x11DE	0x4770    BX	LR
0x11E0	0x64004000  	CAN1_MCR+0
; end of _CAN1Read
_CANxRead:
;__Lib_CAN_12.c, 544 :: 		
; data_ start address is: 12 (R3)
; id start address is: 8 (R2)
; FIFONumber start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0B5C	0xB081    SUB	SP, SP, #4
0x0B5E	0xF8CDE000  STR	LR, [SP, #0]
0x0B62	0x4698    MOV	R8, R3
0x0B64	0x4603    MOV	R3, R0
0x0B66	0xB2CF    UXTB	R7, R1
0x0B68	0x4616    MOV	R6, R2
; data_ end address is: 12 (R3)
; id end address is: 8 (R2)
; FIFONumber end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
; CAN_Base start address is: 12 (R3)
; FIFONumber start address is: 28 (R7)
; id start address is: 24 (R6)
; data_ start address is: 32 (R8)
; datalen start address is: 36 (R9)
0x0B6A	0xF8DD9004  LDR	R9, [SP, #4]
; CAN_RX_MSG_FLAGS start address is: 40 (R10)
0x0B6E	0xF8DDA008  LDR	R10, [SP, #8]
;__Lib_CAN_12.c, 546 :: 		
0x0B72	0xB2F9    UXTB	R1, R7
0x0B74	0x4618    MOV	R0, R3
0x0B76	0xF7FFFC65  BL	_CANx_MessagePending+0
0x0B7A	0xB908    CBNZ	R0, L_CANxRead70
; CAN_Base end address is: 12 (R3)
; FIFONumber end address is: 28 (R7)
; id end address is: 24 (R6)
; data_ end address is: 32 (R8)
; datalen end address is: 36 (R9)
; CAN_RX_MSG_FLAGS end address is: 40 (R10)
;__Lib_CAN_12.c, 547 :: 		
0x0B7C	0x2000    MOVS	R0, #0
0x0B7E	0xE0BE    B	L_end_CANxRead
L_CANxRead70:
;__Lib_CAN_12.c, 550 :: 		
; CAN_RX_MSG_FLAGS start address is: 40 (R10)
; datalen start address is: 36 (R9)
; data_ start address is: 32 (R8)
; id start address is: 24 (R6)
; FIFONumber start address is: 28 (R7)
; CAN_Base start address is: 12 (R3)
0x0B80	0x00BC    LSLS	R4, R7, #2
0x0B82	0xB224    SXTH	R4, R4
0x0B84	0x00A4    LSLS	R4, R4, #2
0x0B86	0x191C    ADDS	R4, R3, R4
0x0B88	0xF50474D8  ADD	R4, R4, #432
0x0B8C	0x6824    LDR	R4, [R4, #0]
0x0B8E	0xF0040404  AND	R4, R4, #4
0x0B92	0xF88A4000  STRB	R4, [R10, #0]
;__Lib_CAN_12.c, 552 :: 		
0x0B96	0xF89A4000  LDRB	R4, [R10, #0]
0x0B9A	0xF0040404  AND	R4, R4, #4
0x0B9E	0xB95C    CBNZ	R4, L_CANxRead71
;__Lib_CAN_12.c, 554 :: 		
0x0BA0	0x00BC    LSLS	R4, R7, #2
0x0BA2	0xB224    SXTH	R4, R4
0x0BA4	0x00A4    LSLS	R4, R4, #2
0x0BA6	0x191C    ADDS	R4, R3, R4
0x0BA8	0xF50474D8  ADD	R4, R4, #432
0x0BAC	0x6824    LDR	R4, [R4, #0]
0x0BAE	0x0D65    LSRS	R5, R4, #21
0x0BB0	0x4C55    LDR	R4, [PC, #340]
0x0BB2	0x402C    ANDS	R4, R5
0x0BB4	0x6034    STR	R4, [R6, #0]
; id end address is: 24 (R6)
;__Lib_CAN_12.c, 555 :: 		
0x0BB6	0xE00B    B	L_CANxRead72
L_CANxRead71:
;__Lib_CAN_12.c, 558 :: 		
; id start address is: 24 (R6)
0x0BB8	0x00BC    LSLS	R4, R7, #2
0x0BBA	0xB224    SXTH	R4, R4
0x0BBC	0x00A4    LSLS	R4, R4, #2
0x0BBE	0x191C    ADDS	R4, R3, R4
0x0BC0	0xF50474D8  ADD	R4, R4, #432
0x0BC4	0x6824    LDR	R4, [R4, #0]
0x0BC6	0x08E5    LSRS	R5, R4, #3
0x0BC8	0xF06F4460  MVN	R4, #-536870912
0x0BCC	0x402C    ANDS	R4, R5
0x0BCE	0x6034    STR	R4, [R6, #0]
; id end address is: 24 (R6)
;__Lib_CAN_12.c, 559 :: 		
L_CANxRead72:
;__Lib_CAN_12.c, 561 :: 		
0x0BD0	0x00BC    LSLS	R4, R7, #2
0x0BD2	0xB224    SXTH	R4, R4
0x0BD4	0x00A4    LSLS	R4, R4, #2
0x0BD6	0x191C    ADDS	R4, R3, R4
0x0BD8	0xF50474D8  ADD	R4, R4, #432
0x0BDC	0x6824    LDR	R4, [R4, #0]
0x0BDE	0xF0040502  AND	R5, R4, #2
0x0BE2	0xF89A4000  LDRB	R4, [R10, #0]
0x0BE6	0x432C    ORRS	R4, R5
0x0BE8	0xF88A4000  STRB	R4, [R10, #0]
; CAN_RX_MSG_FLAGS end address is: 40 (R10)
;__Lib_CAN_12.c, 563 :: 		
0x0BEC	0x00BC    LSLS	R4, R7, #2
0x0BEE	0xB224    SXTH	R4, R4
0x0BF0	0x00A4    LSLS	R4, R4, #2
0x0BF2	0x191C    ADDS	R4, R3, R4
0x0BF4	0xF50474DA  ADD	R4, R4, #436
0x0BF8	0x6824    LDR	R4, [R4, #0]
0x0BFA	0xF004040F  AND	R4, R4, #15
0x0BFE	0xF8894000  STRB	R4, [R9, #0]
; datalen end address is: 36 (R9)
;__Lib_CAN_12.c, 567 :: 		
0x0C02	0x00BC    LSLS	R4, R7, #2
0x0C04	0xB224    SXTH	R4, R4
0x0C06	0x00A4    LSLS	R4, R4, #2
0x0C08	0x191E    ADDS	R6, R3, R4
0x0C0A	0xF50674DA  ADD	R4, R6, #436
0x0C0E	0x6824    LDR	R4, [R4, #0]
0x0C10	0x0A24    LSRS	R4, R4, #8
0x0C12	0xF00405FF  AND	R5, R4, #255
0x0C16	0x4C3D    LDR	R4, [PC, #244]
0x0C18	0x7025    STRB	R5, [R4, #0]
;__Lib_CAN_12.c, 571 :: 		
0x0C1A	0xF50674DC  ADD	R4, R6, #440
0x0C1E	0x6824    LDR	R4, [R4, #0]
0x0C20	0xF00404FF  AND	R4, R4, #255
0x0C24	0xF8884000  STRB	R4, [R8, #0]
;__Lib_CAN_12.c, 572 :: 		
0x0C28	0xF1080501  ADD	R5, R8, #1
0x0C2C	0x00BC    LSLS	R4, R7, #2
0x0C2E	0xB224    SXTH	R4, R4
0x0C30	0x00A4    LSLS	R4, R4, #2
0x0C32	0x191C    ADDS	R4, R3, R4
0x0C34	0xF50474DC  ADD	R4, R4, #440
0x0C38	0x6824    LDR	R4, [R4, #0]
0x0C3A	0x0A24    LSRS	R4, R4, #8
0x0C3C	0xF00404FF  AND	R4, R4, #255
0x0C40	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 573 :: 		
0x0C42	0xF1080502  ADD	R5, R8, #2
0x0C46	0x00BC    LSLS	R4, R7, #2
0x0C48	0xB224    SXTH	R4, R4
0x0C4A	0x00A4    LSLS	R4, R4, #2
0x0C4C	0x191C    ADDS	R4, R3, R4
0x0C4E	0xF50474DC  ADD	R4, R4, #440
0x0C52	0x6824    LDR	R4, [R4, #0]
0x0C54	0x0C24    LSRS	R4, R4, #16
0x0C56	0xF00404FF  AND	R4, R4, #255
0x0C5A	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 574 :: 		
0x0C5C	0xF1080503  ADD	R5, R8, #3
0x0C60	0x00BC    LSLS	R4, R7, #2
0x0C62	0xB224    SXTH	R4, R4
0x0C64	0x00A4    LSLS	R4, R4, #2
0x0C66	0x191C    ADDS	R4, R3, R4
0x0C68	0xF50474DC  ADD	R4, R4, #440
0x0C6C	0x6824    LDR	R4, [R4, #0]
0x0C6E	0x0E24    LSRS	R4, R4, #24
0x0C70	0xF00404FF  AND	R4, R4, #255
0x0C74	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 575 :: 		
0x0C76	0xF1080504  ADD	R5, R8, #4
0x0C7A	0x00BC    LSLS	R4, R7, #2
0x0C7C	0xB224    SXTH	R4, R4
0x0C7E	0x00A4    LSLS	R4, R4, #2
0x0C80	0x191C    ADDS	R4, R3, R4
0x0C82	0xF50474DE  ADD	R4, R4, #444
0x0C86	0x6824    LDR	R4, [R4, #0]
0x0C88	0xF00404FF  AND	R4, R4, #255
0x0C8C	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 576 :: 		
0x0C8E	0xF1080505  ADD	R5, R8, #5
0x0C92	0x00BC    LSLS	R4, R7, #2
0x0C94	0xB224    SXTH	R4, R4
0x0C96	0x00A4    LSLS	R4, R4, #2
0x0C98	0x191C    ADDS	R4, R3, R4
0x0C9A	0xF50474DE  ADD	R4, R4, #444
0x0C9E	0x6824    LDR	R4, [R4, #0]
0x0CA0	0x0A24    LSRS	R4, R4, #8
0x0CA2	0xF00404FF  AND	R4, R4, #255
0x0CA6	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 577 :: 		
0x0CA8	0xF1080506  ADD	R5, R8, #6
0x0CAC	0x00BC    LSLS	R4, R7, #2
0x0CAE	0xB224    SXTH	R4, R4
0x0CB0	0x00A4    LSLS	R4, R4, #2
0x0CB2	0x191C    ADDS	R4, R3, R4
0x0CB4	0xF50474DE  ADD	R4, R4, #444
0x0CB8	0x6824    LDR	R4, [R4, #0]
0x0CBA	0x0C24    LSRS	R4, R4, #16
0x0CBC	0xF00404FF  AND	R4, R4, #255
0x0CC0	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 578 :: 		
0x0CC2	0xF1080507  ADD	R5, R8, #7
; data_ end address is: 32 (R8)
0x0CC6	0x00BC    LSLS	R4, R7, #2
0x0CC8	0xB224    SXTH	R4, R4
0x0CCA	0x00A4    LSLS	R4, R4, #2
0x0CCC	0x191C    ADDS	R4, R3, R4
0x0CCE	0xF50474DE  ADD	R4, R4, #444
0x0CD2	0x6824    LDR	R4, [R4, #0]
0x0CD4	0x0E24    LSRS	R4, R4, #24
0x0CD6	0xF00404FF  AND	R4, R4, #255
0x0CDA	0x702C    STRB	R4, [R5, #0]
;__Lib_CAN_12.c, 581 :: 		
0x0CDC	0xB93F    CBNZ	R7, L_CANxRead73
; FIFONumber end address is: 28 (R7)
;__Lib_CAN_12.c, 583 :: 		
0x0CDE	0xF203060C  ADDW	R6, R3, #12
; CAN_Base end address is: 12 (R3)
0x0CE2	0x2501    MOVS	R5, #1
0x0CE4	0x6834    LDR	R4, [R6, #0]
0x0CE6	0xF3651445  BFI	R4, R5, #5, #1
0x0CEA	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 584 :: 		
0x0CEC	0xE006    B	L_CANxRead74
L_CANxRead73:
;__Lib_CAN_12.c, 588 :: 		
; CAN_Base start address is: 12 (R3)
0x0CEE	0xF2030610  ADDW	R6, R3, #16
; CAN_Base end address is: 12 (R3)
0x0CF2	0x2501    MOVS	R5, #1
0x0CF4	0x6834    LDR	R4, [R6, #0]
0x0CF6	0xF3651445  BFI	R4, R5, #5, #1
0x0CFA	0x6034    STR	R4, [R6, #0]
;__Lib_CAN_12.c, 589 :: 		
L_CANxRead74:
;__Lib_CAN_12.c, 591 :: 		
0x0CFC	0x2001    MOVS	R0, #1
;__Lib_CAN_12.c, 592 :: 		
L_end_CANxRead:
0x0CFE	0xF8DDE000  LDR	LR, [SP, #0]
0x0D02	0xB001    ADD	SP, SP, #4
0x0D04	0x4770    BX	LR
0x0D06	0xBF00    NOP
0x0D08	0x07FF0000  	#2047
0x0D0C	0x056B2000  	__can_read_fmi+0
; end of _CANxRead
_CANx_MessagePending:
;__Lib_CAN_12.c, 521 :: 		
; FIFONumber start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0444	0xB081    SUB	SP, SP, #4
; FIFONumber end address is: 4 (R1)
; CAN_Base end address is: 0 (R0)
; CAN_Base start address is: 0 (R0)
; FIFONumber start address is: 4 (R1)
;__Lib_CAN_12.c, 523 :: 		
;__Lib_CAN_12.c, 525 :: 		
0x0446	0xB931    CBNZ	R1, L_CANx_MessagePending66
; FIFONumber end address is: 4 (R1)
;__Lib_CAN_12.c, 527 :: 		
0x0448	0xF200020C  ADDW	R2, R0, #12
; CAN_Base end address is: 0 (R0)
0x044C	0x6812    LDR	R2, [R2, #0]
0x044E	0xF0020203  AND	R2, R2, #3
; message_pending start address is: 0 (R0)
0x0452	0xB2D0    UXTB	R0, R2
;__Lib_CAN_12.c, 528 :: 		
; message_pending end address is: 0 (R0)
0x0454	0xE009    B	L_CANx_MessagePending67
L_CANx_MessagePending66:
;__Lib_CAN_12.c, 529 :: 		
; FIFONumber start address is: 4 (R1)
; CAN_Base start address is: 0 (R0)
0x0456	0x2901    CMP	R1, #1
0x0458	0xD106    BNE	L_CANx_MessagePending68
; FIFONumber end address is: 4 (R1)
;__Lib_CAN_12.c, 531 :: 		
0x045A	0xF2000210  ADDW	R2, R0, #16
; CAN_Base end address is: 0 (R0)
0x045E	0x6812    LDR	R2, [R2, #0]
0x0460	0xF0020203  AND	R2, R2, #3
; message_pending start address is: 0 (R0)
0x0464	0xB2D0    UXTB	R0, R2
;__Lib_CAN_12.c, 532 :: 		
; message_pending end address is: 0 (R0)
0x0466	0xE000    B	L_CANx_MessagePending69
L_CANx_MessagePending68:
;__Lib_CAN_12.c, 535 :: 		
; message_pending start address is: 0 (R0)
0x0468	0x2000    MOVS	R0, #0
; message_pending end address is: 0 (R0)
;__Lib_CAN_12.c, 536 :: 		
L_CANx_MessagePending69:
; message_pending start address is: 0 (R0)
; message_pending end address is: 0 (R0)
L_CANx_MessagePending67:
;__Lib_CAN_12.c, 537 :: 		
; message_pending start address is: 0 (R0)
; message_pending end address is: 0 (R0)
;__Lib_CAN_12.c, 538 :: 		
L_end_CANx_MessagePending:
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
; end of _CANx_MessagePending
_InitVCNL4020_Periodic3:
;vcnl4020.h, 266 :: 		void InitVCNL4020_Periodic3(char N_Sensor, char band)// sensor 0 to 3 & band 0 to 7
0x1EDC	0xB086    SUB	SP, SP, #24
0x1EDE	0xF8CDE000  STR	LR, [SP, #0]
0x1EE2	0xF88D0008  STRB	R0, [SP, #8]
0x1EE6	0xF88D100C  STRB	R1, [SP, #12]
;vcnl4020.h, 271 :: 		int i = 1;
;vcnl4020.h, 273 :: 		char adress_PCA9544 = (PCA9544A_Address_1 + band);
0x1EEA	0xF89D200C  LDRB	R2, [SP, #12]
0x1EEE	0x3270    ADDS	R2, #112
0x1EF0	0xF88D2004  STRB	R2, [SP, #4]
;vcnl4020.h, 274 :: 		char PCA9544A_channel = (PCA9544A_channel_0+N_Sensor);
0x1EF4	0xF89D2008  LDRB	R2, [SP, #8]
0x1EF8	0x1D12    ADDS	R2, R2, #4
0x1EFA	0xF88D2005  STRB	R2, [SP, #5]
;vcnl4020.h, 276 :: 		unsigned char ID=0;
;vcnl4020.h, 277 :: 		unsigned char Command=0;
;vcnl4020.h, 278 :: 		unsigned char Current=0;
;vcnl4020.h, 279 :: 		unsigned int ProxiValue_H=0;
;vcnl4020.h, 280 :: 		unsigned int ProxiValue_L=0;
;vcnl4020.h, 281 :: 		unsigned int SummeProxiValue_H=0;
;vcnl4020.h, 282 :: 		unsigned int SummeProxiValue_L=0;
;vcnl4020.h, 283 :: 		unsigned int AverageProxiValue_H=0;
;vcnl4020.h, 284 :: 		unsigned int AverageProxiValue_L=0;
;vcnl4020.h, 285 :: 		unsigned int AmbiValue=0;
;vcnl4020.h, 286 :: 		unsigned char InterruptStatus=0;
;vcnl4020.h, 287 :: 		unsigned char InterruptControl=0;
;vcnl4020.h, 291 :: 		InitI2C1();
0x1EFE	0xF7FFFDEF  BL	_InitI2C1+0
;vcnl4020.h, 292 :: 		PrintString ("adress : ");
0x1F02	0x4A8F    LDR	R2, [PC, #572]
0x1F04	0x4610    MOV	R0, R2
0x1F06	0xF000FD7B  BL	_PrintString+0
;vcnl4020.h, 293 :: 		PrintDecimal(adress_PCA9544);
0x1F0A	0xF89D0004  LDRB	R0, [SP, #4]
0x1F0E	0xF7FFFDD7  BL	_PrintDecimal+0
;vcnl4020.h, 294 :: 		printString ("PCA9544A_channel : ");
0x1F12	0x4A8C    LDR	R2, [PC, #560]
0x1F14	0x4610    MOV	R0, R2
0x1F16	0xF000FD73  BL	_PrintString+0
;vcnl4020.h, 295 :: 		PrintString ("\n ");
0x1F1A	0x4A8B    LDR	R2, [PC, #556]
0x1F1C	0x4610    MOV	R0, R2
0x1F1E	0xF000FD6F  BL	_PrintString+0
;vcnl4020.h, 296 :: 		PrintDecimal(PCA9544A_channel);
0x1F22	0xF89D0005  LDRB	R0, [SP, #5]
0x1F26	0xF7FFFDCB  BL	_PrintDecimal+0
;vcnl4020.h, 297 :: 		PrintString ("\n ");
0x1F2A	0x4A88    LDR	R2, [PC, #544]
0x1F2C	0x4610    MOV	R0, R2
0x1F2E	0xF000FD67  BL	_PrintString+0
;vcnl4020.h, 298 :: 		close_PCA9544 (); // stop all activities
0x1F32	0xF7FFFD37  BL	_close_PCA9544+0
;vcnl4020.h, 300 :: 		PCA9544A_Write_Byte(adress_PCA9544,PCA9544A_register,PCA9544A_channel);// Opening the i2C port
0x1F36	0xF89D2005  LDRB	R2, [SP, #5]
0x1F3A	0x2100    MOVS	R1, #0
0x1F3C	0xF89D0004  LDRB	R0, [SP, #4]
0x1F40	0xF7FFF926  BL	_PCA9544A_Write_Byte+0
;vcnl4020.h, 302 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_COMMAND,COMMAND_ALL_DISABLE);
0x1F44	0x2200    MOVS	R2, #0
0x1F46	0x2180    MOVS	R1, #128
0x1F48	0x2013    MOVS	R0, #19
0x1F4A	0xF7FFFD15  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 304 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_PROX_RATE,PROX_MEASUREMENT_RATE_31);
0x1F4E	0x2204    MOVS	R2, #4
0x1F50	0x2182    MOVS	R1, #130
0x1F52	0x2013    MOVS	R0, #19
0x1F54	0xF7FFFD10  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 306 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_COMMAND,COMMAND_PROX_ENABLE | COMMAND_SELFTIMED_MODE_ENABLE);
0x1F58	0x2203    MOVS	R2, #3
0x1F5A	0x2180    MOVS	R1, #128
0x1F5C	0x2013    MOVS	R0, #19
0x1F5E	0xF7FFFD0B  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 309 :: 		INTERRUPT_THRES_ENABLE | INTERRUPT_COUNT_EXCEED_1);
0x1F62	0x2202    MOVS	R2, #2
;vcnl4020.h, 308 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_INTERRUPT,INTERRUPT_THRES_SEL_PROX |
0x1F64	0x2189    MOVS	R1, #137
0x1F66	0x2013    MOVS	R0, #19
;vcnl4020.h, 309 :: 		INTERRUPT_THRES_ENABLE | INTERRUPT_COUNT_EXCEED_1);
0x1F68	0xF7FFFD06  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 312 :: 		SummeProxiValue_H = 0;
0x1F6C	0x2200    MOVS	R2, #0
0x1F6E	0xF8AD2010  STRH	R2, [SP, #16]
;vcnl4020.h, 313 :: 		SummeProxiValue_L = 0;
0x1F72	0x2200    MOVS	R2, #0
0x1F74	0xF8AD2012  STRH	R2, [SP, #18]
;vcnl4020.h, 314 :: 		for (i=0; i<10; i++) {
0x1F78	0x2200    MOVS	R2, #0
0x1F7A	0xB212    SXTH	R2, R2
0x1F7C	0xF8AD200E  STRH	R2, [SP, #14]
L_InitVCNL4020_Periodic365:
0x1F80	0xF9BD200E  LDRSH	R2, [SP, #14]
0x1F84	0x2A0A    CMP	R2, #10
0x1F86	0xDA20    BGE	L_InitVCNL4020_Periodic366
;vcnl4020.h, 315 :: 		do { // wait on prox data ready bit
L_InitVCNL4020_Periodic368:
;vcnl4020.h, 316 :: 		Command = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_COMMAND) ;// read command register
0x1F88	0x2180    MOVS	R1, #128
0x1F8A	0x2013    MOVS	R0, #19
0x1F8C	0xF7FFFB1E  BL	_VCNL4020_Read_Byte+0
;vcnl4020.h, 318 :: 		} while (!(Command & COMMAND_MASK_PROX_DATA_READY)); // prox data ready ?
0x1F90	0xF0000220  AND	R2, R0, #32
0x1F94	0xB2D2    UXTB	R2, R2
0x1F96	0x2A00    CMP	R2, #0
0x1F98	0xD0F6    BEQ	L_InitVCNL4020_Periodic368
;vcnl4020.h, 320 :: 		ProxiValue_H = (VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_HIGH));// read prox value
0x1F9A	0x2187    MOVS	R1, #135
0x1F9C	0x2013    MOVS	R0, #19
0x1F9E	0xF7FFFB15  BL	_VCNL4020_Read_Byte+0
; ProxiValue_H start address is: 0 (R0)
;vcnl4020.h, 321 :: 		SummeProxiValue_H += ProxiValue_H; // Summary of all measured prox values
0x1FA2	0xF8BD2010  LDRH	R2, [SP, #16]
0x1FA6	0x1812    ADDS	R2, R2, R0
; ProxiValue_H end address is: 0 (R0)
0x1FA8	0xF8AD2010  STRH	R2, [SP, #16]
;vcnl4020.h, 323 :: 		ProxiValue_L = (VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_LOW));// read prox value
0x1FAC	0x2188    MOVS	R1, #136
0x1FAE	0x2013    MOVS	R0, #19
0x1FB0	0xF7FFFB0C  BL	_VCNL4020_Read_Byte+0
; ProxiValue_L start address is: 0 (R0)
;vcnl4020.h, 324 :: 		SummeProxiValue_L += ProxiValue_L; // Summary of all measured prox values
0x1FB4	0xF8BD2012  LDRH	R2, [SP, #18]
0x1FB8	0x1812    ADDS	R2, R2, R0
; ProxiValue_L end address is: 0 (R0)
0x1FBA	0xF8AD2012  STRH	R2, [SP, #18]
;vcnl4020.h, 314 :: 		for (i=0; i<10; i++) {
0x1FBE	0xF9BD200E  LDRSH	R2, [SP, #14]
0x1FC2	0x1C52    ADDS	R2, R2, #1
0x1FC4	0xF8AD200E  STRH	R2, [SP, #14]
;vcnl4020.h, 325 :: 		}
0x1FC8	0xE7DA    B	L_InitVCNL4020_Periodic365
L_InitVCNL4020_Periodic366:
;vcnl4020.h, 326 :: 		AverageProxiValue_H = SummeProxiValue_H/10; // calculate average
0x1FCA	0xF8BD3010  LDRH	R3, [SP, #16]
0x1FCE	0x220A    MOVS	R2, #10
0x1FD0	0xFBB3F4F2  UDIV	R4, R3, R2
0x1FD4	0xB2A4    UXTH	R4, R4
; AverageProxiValue_H start address is: 40 (R10)
0x1FD6	0xFA1FFA84  UXTH	R10, R4
;vcnl4020.h, 327 :: 		AverageProxiValue_L = SummeProxiValue_L/10; // calculate average
0x1FDA	0xF8BD3012  LDRH	R3, [SP, #18]
0x1FDE	0x220A    MOVS	R2, #10
0x1FE0	0xFBB3F2F2  UDIV	R2, R3, R2
0x1FE4	0xF8AD2014  STRH	R2, [SP, #20]
;vcnl4020.h, 329 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_HIGH_THERSHOLD_H,AverageProxiValue_H+1);
0x1FE8	0x1C62    ADDS	R2, R4, #1
0x1FEA	0xB2D2    UXTB	R2, R2
0x1FEC	0x218C    MOVS	R1, #140
0x1FEE	0x2013    MOVS	R0, #19
0x1FF0	0xF7FFFCC2  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 330 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_HIGH_THERSHOLD_L,(AverageProxiValue_L ));
0x1FF4	0xF8BD2014  LDRH	R2, [SP, #20]
0x1FF8	0x218D    MOVS	R1, #141
0x1FFA	0x2013    MOVS	R0, #19
0x1FFC	0xF7FFFCBC  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 332 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_LOW_THERSHOLD_H,AverageProxiValue_H-1);
0x2000	0xF1AA0201  SUB	R2, R10, #1
0x2004	0xB2D2    UXTB	R2, R2
0x2006	0x218A    MOVS	R1, #138
0x2008	0x2013    MOVS	R0, #19
0x200A	0xF7FFFCB5  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 333 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_LOW_THERSHOLD_L,(AverageProxiValue_L));
0x200E	0xF8BD2014  LDRH	R2, [SP, #20]
0x2012	0x218B    MOVS	R1, #139
0x2014	0x2013    MOVS	R0, #19
0x2016	0xF7FFFCAF  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 340 :: 		PrintString ("\n-----------------HIGH_THRES--------------------- : ");
0x201A	0x4A4D    LDR	R2, [PC, #308]
0x201C	0x4610    MOV	R0, R2
0x201E	0xF000FCEF  BL	_PrintString+0
;vcnl4020.h, 341 :: 		PrintDecimal(AverageProxiValue_H ) ;
0x2022	0xFA0FF08A  SXTH	R0, R10
; AverageProxiValue_H end address is: 40 (R10)
0x2026	0xF7FFFD4B  BL	_PrintDecimal+0
;vcnl4020.h, 342 :: 		PrintString ("\n\n");
0x202A	0x4A4A    LDR	R2, [PC, #296]
0x202C	0x4610    MOV	R0, R2
0x202E	0xF000FCE7  BL	_PrintString+0
;vcnl4020.h, 343 :: 		PrintString ("\n-----------------LOW_THRES--------------------- : ");
0x2032	0x4A49    LDR	R2, [PC, #292]
0x2034	0x4610    MOV	R0, R2
0x2036	0xF000FCE3  BL	_PrintString+0
;vcnl4020.h, 344 :: 		PrintDecimal(AverageProxiValue_L ) ;
0x203A	0xF8BD0014  LDRH	R0, [SP, #20]
0x203E	0xF7FFFD3F  BL	_PrintDecimal+0
;vcnl4020.h, 345 :: 		PrintString ("\n\n");
0x2042	0x4A46    LDR	R2, [PC, #280]
0x2044	0x4610    MOV	R0, R2
0x2046	0xF000FCDB  BL	_PrintString+0
;vcnl4020.h, 348 :: 		do {
L_InitVCNL4020_Periodic371:
;vcnl4020.h, 349 :: 		Command = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_COMMAND) ;// read command register
0x204A	0x2180    MOVS	R1, #128
0x204C	0x2013    MOVS	R0, #19
0x204E	0xF7FFFABD  BL	_VCNL4020_Read_Byte+0
; Command start address is: 44 (R11)
0x2052	0xFA5FFB80  UXTB	R11, R0
;vcnl4020.h, 350 :: 		} while (!(Command & (COMMAND_MASK_PROX_DATA_READY | COMMAND_MASK_AMBI_DATA_READY))); // data ready ?
0x2056	0xF0000260  AND	R2, R0, #96
0x205A	0xB2D2    UXTB	R2, R2
0x205C	0x2A00    CMP	R2, #0
0x205E	0xD0F4    BEQ	L_InitVCNL4020_Periodic371
;vcnl4020.h, 353 :: 		InterruptStatus = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS) ;
0x2060	0x218E    MOVS	R1, #142
0x2062	0x2013    MOVS	R0, #19
0x2064	0xF7FFFAB2  BL	_VCNL4020_Read_Byte+0
;vcnl4020.h, 355 :: 		if (InterruptStatus & INTERRUPT_STATUS_THRES_HI) {
0x2068	0xF0000201  AND	R2, R0, #1
0x206C	0xB2D2    UXTB	R2, R2
0x206E	0xB142    CBZ	R2, L_InitVCNL4020_Periodic374
;vcnl4020.h, 357 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS,0x01); // clear Interrupt Status
0x2070	0x2201    MOVS	R2, #1
0x2072	0x218E    MOVS	R1, #142
0x2074	0x2013    MOVS	R0, #19
0x2076	0xF7FFFC7F  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 360 :: 		PrintString ("\nclear Interrupt Status\n");
0x207A	0x4A39    LDR	R2, [PC, #228]
0x207C	0x4610    MOV	R0, R2
0x207E	0xF000FCBF  BL	_PrintString+0
;vcnl4020.h, 361 :: 		}
L_InitVCNL4020_Periodic374:
;vcnl4020.h, 363 :: 		if (Command & COMMAND_MASK_PROX_DATA_READY) {
0x2082	0xF00B0220  AND	R2, R11, #32
0x2086	0xB2D2    UXTB	R2, R2
; Command end address is: 44 (R11)
0x2088	0x2A00    CMP	R2, #0
0x208A	0xD054    BEQ	L_InitVCNL4020_Periodic375
;vcnl4020.h, 364 :: 		PrintString ("\n");
0x208C	0x4A35    LDR	R2, [PC, #212]
0x208E	0x4610    MOV	R0, R2
0x2090	0xF000FCB6  BL	_PrintString+0
;vcnl4020.h, 365 :: 		PrintString ("RESULT : ");
0x2094	0x4A34    LDR	R2, [PC, #208]
0x2096	0x4610    MOV	R0, R2
0x2098	0xF000FCB2  BL	_PrintString+0
;vcnl4020.h, 367 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_HIGH)) ;
0x209C	0x2187    MOVS	R1, #135
0x209E	0x2013    MOVS	R0, #19
0x20A0	0xF7FFFA94  BL	_VCNL4020_Read_Byte+0
0x20A4	0xF7FFFD0C  BL	_PrintDecimal+0
;vcnl4020.h, 368 :: 		PrintString (" ");
0x20A8	0x4A30    LDR	R2, [PC, #192]
0x20AA	0x4610    MOV	R0, R2
0x20AC	0xF000FCA8  BL	_PrintString+0
;vcnl4020.h, 369 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_LOW)) ;
0x20B0	0x2188    MOVS	R1, #136
0x20B2	0x2013    MOVS	R0, #19
0x20B4	0xF7FFFA8A  BL	_VCNL4020_Read_Byte+0
0x20B8	0xF7FFFD02  BL	_PrintDecimal+0
;vcnl4020.h, 370 :: 		PrintString ("\n\n");
0x20BC	0x4A2C    LDR	R2, [PC, #176]
0x20BE	0x4610    MOV	R0, R2
0x20C0	0xF000FC9E  BL	_PrintString+0
;vcnl4020.h, 371 :: 		PrintString ("\n\nStatus : ");
0x20C4	0x4A2B    LDR	R2, [PC, #172]
0x20C6	0x4610    MOV	R0, R2
0x20C8	0xF000FC9A  BL	_PrintString+0
;vcnl4020.h, 372 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS)) ;
0x20CC	0x218E    MOVS	R1, #142
0x20CE	0x2013    MOVS	R0, #19
0x20D0	0xF7FFFA7C  BL	_VCNL4020_Read_Byte+0
0x20D4	0xF7FFFCF4  BL	_PrintDecimal+0
;vcnl4020.h, 373 :: 		PrintString ("\n\n");
0x20D8	0x4A27    LDR	R2, [PC, #156]
0x20DA	0x4610    MOV	R0, R2
0x20DC	0xF000FC90  BL	_PrintString+0
;vcnl4020.h, 374 :: 		MCP((0x0A+band),80, 256, 256, N_Sensor); //(char ModuleAddress,int red, int green, int blue, char N_LED)
0x20E0	0xF89D200C  LDRB	R2, [SP, #12]
0x20E4	0xF202030A  ADDW	R3, R2, #10
0x20E8	0xF89D2008  LDRB	R2, [SP, #8]
0x20EC	0xB404    PUSH	(R2)
0x20EE	0xF2401200  MOVW	R2, #256
0x20F2	0xB212    SXTH	R2, R2
0x20F4	0x2150    MOVS	R1, #80
0x20F6	0xB209    SXTH	R1, R1
0x20F8	0xB2D8    UXTB	R0, R3
0x20FA	0xF2401300  MOVW	R3, #256
0x20FE	0xB21B    SXTH	R3, R3
0x2100	0xF000FA50  BL	_MCP+0
0x2104	0xB001    ADD	SP, SP, #4
;vcnl4020.h, 375 :: 		PrintString ("\n-----------------CHANNEL_1--------------------- : ");
0x2106	0x4A1D    LDR	R2, [PC, #116]
0x2108	0x4610    MOV	R0, R2
0x210A	0xF000FC79  BL	_PrintString+0
;vcnl4020.h, 376 :: 		PrintDecimal(N_Sensor) ;
0x210E	0xF89D0008  LDRB	R0, [SP, #8]
0x2112	0xF7FFFCD5  BL	_PrintDecimal+0
;vcnl4020.h, 377 :: 		PrintString ("\n\n");
0x2116	0x4A1A    LDR	R2, [PC, #104]
0x2118	0x4610    MOV	R0, R2
0x211A	0xF000FC71  BL	_PrintString+0
;vcnl4020.h, 378 :: 		PrintString ("\n-----------------BAND_1--------------------- : ");
0x211E	0x4A19    LDR	R2, [PC, #100]
0x2120	0x4610    MOV	R0, R2
0x2122	0xF000FC6D  BL	_PrintString+0
;vcnl4020.h, 379 :: 		PrintDecimal(band) ;
0x2126	0xF89D000C  LDRB	R0, [SP, #12]
0x212A	0xF7FFFCC9  BL	_PrintDecimal+0
;vcnl4020.h, 380 :: 		PrintString ("\n\n");
0x212E	0x4A16    LDR	R2, [PC, #88]
0x2130	0x4610    MOV	R0, R2
0x2132	0xF000FC65  BL	_PrintString+0
;vcnl4020.h, 382 :: 		}
L_InitVCNL4020_Periodic375:
;vcnl4020.h, 383 :: 		}
L_end_InitVCNL4020_Periodic3:
0x2136	0xF8DDE000  LDR	LR, [SP, #0]
0x213A	0xB006    ADD	SP, SP, #24
0x213C	0x4770    BX	LR
0x213E	0xBF00    NOP
0x2140	0x02C12000  	?lstr39_Optique+0
0x2144	0x02CB2000  	?lstr40_Optique+0
0x2148	0x02DF2000  	?lstr41_Optique+0
0x214C	0x02E22000  	?lstr42_Optique+0
0x2150	0x02E52000  	?lstr43_Optique+0
0x2154	0x031A2000  	?lstr44_Optique+0
0x2158	0x031D2000  	?lstr45_Optique+0
0x215C	0x03512000  	?lstr46_Optique+0
0x2160	0x03542000  	?lstr47_Optique+0
0x2164	0x036D2000  	?lstr48_Optique+0
0x2168	0x036F2000  	?lstr49_Optique+0
0x216C	0x03792000  	?lstr50_Optique+0
0x2170	0x037B2000  	?lstr51_Optique+0
0x2174	0x037E2000  	?lstr52_Optique+0
0x2178	0x038A2000  	?lstr53_Optique+0
0x217C	0x038D2000  	?lstr54_Optique+0
0x2180	0x03C12000  	?lstr55_Optique+0
0x2184	0x03C42000  	?lstr56_Optique+0
0x2188	0x03F52000  	?lstr57_Optique+0
; end of _InitVCNL4020_Periodic3
_close_PCA9544:
;pca9544a.h, 42 :: 		void close_PCA9544 ()
0x19A4	0xB081    SUB	SP, SP, #4
0x19A6	0xF8CDE000  STR	LR, [SP, #0]
;pca9544a.h, 45 :: 		PCA9544A_Write_Byte(PCA9544A_Address_1 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19AA	0x2200    MOVS	R2, #0
0x19AC	0x2100    MOVS	R1, #0
0x19AE	0x2070    MOVS	R0, #112
0x19B0	0xF7FFFBEE  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 46 :: 		PCA9544A_Write_Byte(PCA9544A_Address_2 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19B4	0x2200    MOVS	R2, #0
0x19B6	0x2100    MOVS	R1, #0
0x19B8	0x2071    MOVS	R0, #113
0x19BA	0xF7FFFBE9  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 47 :: 		PCA9544A_Write_Byte(PCA9544A_Address_3 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19BE	0x2200    MOVS	R2, #0
0x19C0	0x2100    MOVS	R1, #0
0x19C2	0x2072    MOVS	R0, #114
0x19C4	0xF7FFFBE4  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 48 :: 		PCA9544A_Write_Byte(PCA9544A_Address_4 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19C8	0x2200    MOVS	R2, #0
0x19CA	0x2100    MOVS	R1, #0
0x19CC	0x2073    MOVS	R0, #115
0x19CE	0xF7FFFBDF  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 49 :: 		PCA9544A_Write_Byte(PCA9544A_Address_5 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19D2	0x2200    MOVS	R2, #0
0x19D4	0x2100    MOVS	R1, #0
0x19D6	0x2074    MOVS	R0, #116
0x19D8	0xF7FFFBDA  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 50 :: 		PCA9544A_Write_Byte(PCA9544A_Address_6 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19DC	0x2200    MOVS	R2, #0
0x19DE	0x2100    MOVS	R1, #0
0x19E0	0x2075    MOVS	R0, #117
0x19E2	0xF7FFFBD5  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 51 :: 		PCA9544A_Write_Byte(PCA9544A_Address_7 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19E6	0x2200    MOVS	R2, #0
0x19E8	0x2100    MOVS	R1, #0
0x19EA	0x2076    MOVS	R0, #118
0x19EC	0xF7FFFBD0  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 52 :: 		PCA9544A_Write_Byte(PCA9544A_Address_8 ,PCA9544A_register,PCA9544A_no_channel_selected);
0x19F0	0x2200    MOVS	R2, #0
0x19F2	0x2100    MOVS	R1, #0
0x19F4	0x2077    MOVS	R0, #119
0x19F6	0xF7FFFBCB  BL	_PCA9544A_Write_Byte+0
;pca9544a.h, 54 :: 		}
L_end_close_PCA9544:
0x19FA	0xF8DDE000  LDR	LR, [SP, #0]
0x19FE	0xB001    ADD	SP, SP, #4
0x1A00	0x4770    BX	LR
; end of _close_PCA9544
_PCA9544A_Write_Byte:
;pca9544a.h, 19 :: 		void PCA9544A_Write_Byte(char ModuleAddress,char RegAddress, char Data_) {
; Data_ start address is: 8 (R2)
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1190	0xB082    SUB	SP, SP, #8
0x1192	0xF8CDE000  STR	LR, [SP, #0]
0x1196	0xB2C5    UXTB	R5, R0
; Data_ end address is: 8 (R2)
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 20 (R5)
; RegAddress start address is: 4 (R1)
; Data_ start address is: 8 (R2)
;pca9544a.h, 22 :: 		reg_data[0]=RegAddress;
0x1198	0xAB01    ADD	R3, SP, #4
0x119A	0x7019    STRB	R1, [R3, #0]
; RegAddress end address is: 4 (R1)
;pca9544a.h, 23 :: 		reg_data[1]=Data_;
0x119C	0x1C5B    ADDS	R3, R3, #1
0x119E	0x701A    STRB	R2, [R3, #0]
; Data_ end address is: 8 (R2)
;pca9544a.h, 25 :: 		I2C1_Start();
0x11A0	0xF000F832  BL	_I2C1_Start+0
;pca9544a.h, 26 :: 		I2C1_Write(ModuleAddress,reg_data,2,END_MODE_STOP);
0x11A4	0xAB01    ADD	R3, SP, #4
0x11A6	0x2202    MOVS	R2, #2
0x11A8	0x4619    MOV	R1, R3
0x11AA	0xF2400301  MOVW	R3, #1
0x11AE	0xB2E8    UXTB	R0, R5
; ModuleAddress end address is: 20 (R5)
0x11B0	0xF000F818  BL	_I2C1_Write+0
;pca9544a.h, 27 :: 		}
L_end_PCA9544A_Write_Byte:
0x11B4	0xF8DDE000  LDR	LR, [SP, #0]
0x11B8	0xB002    ADD	SP, SP, #8
0x11BA	0x4770    BX	LR
; end of _PCA9544A_Write_Byte
_VCNL4020_Write_Byte:
;vcnl4020.h, 107 :: 		void VCNL4020_Write_Byte(char ModuleAddress,char RegAddress, char Data_) {
; Data_ start address is: 8 (R2)
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1978	0xB082    SUB	SP, SP, #8
0x197A	0xF8CDE000  STR	LR, [SP, #0]
0x197E	0xB2C5    UXTB	R5, R0
; Data_ end address is: 8 (R2)
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 20 (R5)
; RegAddress start address is: 4 (R1)
; Data_ start address is: 8 (R2)
;vcnl4020.h, 110 :: 		reg_data[0]=RegAddress;
0x1980	0xAB01    ADD	R3, SP, #4
0x1982	0x7019    STRB	R1, [R3, #0]
; RegAddress end address is: 4 (R1)
;vcnl4020.h, 111 :: 		reg_data[1]=Data_;
0x1984	0x1C5B    ADDS	R3, R3, #1
0x1986	0x701A    STRB	R2, [R3, #0]
; Data_ end address is: 8 (R2)
;vcnl4020.h, 113 :: 		I2C1_Start();
0x1988	0xF7FFFC3E  BL	_I2C1_Start+0
;vcnl4020.h, 114 :: 		I2C1_Write(ModuleAddress,reg_data,2,END_MODE_STOP);
0x198C	0xAB01    ADD	R3, SP, #4
0x198E	0x2202    MOVS	R2, #2
0x1990	0x4619    MOV	R1, R3
0x1992	0xF2400301  MOVW	R3, #1
0x1996	0xB2E8    UXTB	R0, R5
; ModuleAddress end address is: 20 (R5)
0x1998	0xF7FFFC24  BL	_I2C1_Write+0
;vcnl4020.h, 115 :: 		}
L_end_VCNL4020_Write_Byte:
0x199C	0xF8DDE000  LDR	LR, [SP, #0]
0x19A0	0xB002    ADD	SP, SP, #8
0x19A2	0x4770    BX	LR
; end of _VCNL4020_Write_Byte
_VCNL4020_Read_Byte:
;vcnl4020.h, 117 :: 		char VCNL4020_Read_Byte(char ModuleAddress, char RegAddress){
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x15CC	0xB082    SUB	SP, SP, #8
0x15CE	0xF8CDE000  STR	LR, [SP, #0]
0x15D2	0xFA5FFA80  UXTB	R10, R0
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 40 (R10)
; RegAddress start address is: 4 (R1)
;vcnl4020.h, 121 :: 		reg_data[0]=RegAddress;
0x15D6	0xAA01    ADD	R2, SP, #4
0x15D8	0x7011    STRB	R1, [R2, #0]
; RegAddress end address is: 4 (R1)
;vcnl4020.h, 123 :: 		I2C1_Start();
0x15DA	0xF7FFFE15  BL	_I2C1_Start+0
;vcnl4020.h, 124 :: 		I2C1_Write(ModuleAddress,reg_data,1,END_MODE_RESTART);
0x15DE	0xAA01    ADD	R2, SP, #4
0x15E0	0xF2400300  MOVW	R3, #0
0x15E4	0x4611    MOV	R1, R2
0x15E6	0x2201    MOVS	R2, #1
0x15E8	0xFA5FF08A  UXTB	R0, R10
0x15EC	0xF7FFFDFA  BL	_I2C1_Write+0
;vcnl4020.h, 125 :: 		I2C1_Read(ModuleAddress,reg_data,1,END_MODE_STOP);
0x15F0	0xAA01    ADD	R2, SP, #4
0x15F2	0xF2400301  MOVW	R3, #1
0x15F6	0x4611    MOV	R1, R2
0x15F8	0x2201    MOVS	R2, #1
0x15FA	0xFA5FF08A  UXTB	R0, R10
; ModuleAddress end address is: 40 (R10)
0x15FE	0xF7FFFE0F  BL	_I2C1_Read+0
;vcnl4020.h, 127 :: 		temp=reg_data[0];
0x1602	0xAA01    ADD	R2, SP, #4
0x1604	0x7812    LDRB	R2, [R2, #0]
;vcnl4020.h, 128 :: 		return temp;
0x1606	0xB2D0    UXTB	R0, R2
;vcnl4020.h, 129 :: 		}
L_end_VCNL4020_Read_Byte:
0x1608	0xF8DDE000  LDR	LR, [SP, #0]
0x160C	0xB002    ADD	SP, SP, #8
0x160E	0x4770    BX	LR
; end of _VCNL4020_Read_Byte
_interrupt:
;Optique.c, 108 :: 		void interrupt ()
0x220C	0xB082    SUB	SP, SP, #8
0x220E	0xF8CDE000  STR	LR, [SP, #0]
;Optique.c, 110 :: 		unsigned char Command = 0;
;Optique.c, 111 :: 		unsigned char InterruptStatus=0;
;Optique.c, 112 :: 		unsigned char channel =0;
0x2212	0x2000    MOVS	R0, #0
0x2214	0xF88D0004  STRB	R0, [SP, #4]
0x2218	0x2000    MOVS	R0, #0
0x221A	0xF88D0005  STRB	R0, [SP, #5]
;Optique.c, 113 :: 		unsigned char N_LED =0;
;Optique.c, 114 :: 		unsigned char band =0;
;Optique.c, 115 :: 		unsigned char compt=0;
; compt start address is: 48 (R12)
0x221E	0xF2400C00  MOVW	R12, #0
;Optique.c, 118 :: 		setupGPIO();
0x2222	0xF000F9A9  BL	_setupGPIO+0
;Optique.c, 120 :: 		if(GPIOA_IDRbits.IDR1 == 0||GPIOA_IDRbits.IDR2 == 0||GPIOA_IDRbits.IDR3 == 0||GPIOA_IDRbits.IDR4 == 0||GPIOA_IDRbits.IDR5 == 0||GPIOA_IDRbits.IDR6 == 0||GPIOA_IDRbits.IDR7 == 0||GPIOA_IDRbits.IDR8 == 0)
0x2226	0x49B2    LDR	R1, [PC, #712]
0x2228	0x6808    LDR	R0, [R1, #0]
0x222A	0x2800    CMP	R0, #0
0x222C	0xD015    BEQ	L__interrupt137
0x222E	0x49B1    LDR	R1, [PC, #708]
0x2230	0x6808    LDR	R0, [R1, #0]
0x2232	0xB190    CBZ	R0, L__interrupt136
0x2234	0x49B0    LDR	R1, [PC, #704]
0x2236	0x6808    LDR	R0, [R1, #0]
0x2238	0xB178    CBZ	R0, L__interrupt135
0x223A	0x49B0    LDR	R1, [PC, #704]
0x223C	0x6808    LDR	R0, [R1, #0]
0x223E	0xB160    CBZ	R0, L__interrupt134
0x2240	0x49AF    LDR	R1, [PC, #700]
0x2242	0x6808    LDR	R0, [R1, #0]
0x2244	0xB148    CBZ	R0, L__interrupt133
0x2246	0x49AF    LDR	R1, [PC, #700]
0x2248	0x6808    LDR	R0, [R1, #0]
0x224A	0xB130    CBZ	R0, L__interrupt132
0x224C	0x49AE    LDR	R1, [PC, #696]
0x224E	0x6808    LDR	R0, [R1, #0]
0x2250	0xB118    CBZ	R0, L__interrupt131
0x2252	0x49AE    LDR	R1, [PC, #696]
0x2254	0x6808    LDR	R0, [R1, #0]
0x2256	0xB100    CBZ	R0, L__interrupt130
; compt end address is: 48 (R12)
0x2258	0xE133    B	L_interrupt86
L__interrupt137:
; compt start address is: 48 (R12)
L__interrupt136:
L__interrupt135:
L__interrupt134:
L__interrupt133:
L__interrupt132:
L__interrupt131:
L__interrupt130:
;Optique.c, 122 :: 		close_PCA9544 (); // stop all activities
0x225A	0xF7FFFBA3  BL	_close_PCA9544+0
;Optique.c, 124 :: 		if (GPIOA_IDRbits.IDR1 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_1, PCA9544A_register);band=0;}
0x225E	0x49A4    LDR	R1, [PC, #656]
0x2260	0x6808    LDR	R0, [R1, #0]
0x2262	0xB940    CBNZ	R0, L_interrupt87
0x2264	0x2100    MOVS	R1, #0
0x2266	0x2070    MOVS	R0, #112
0x2268	0xF7FFFE16  BL	_PCA9544A_Read_Byte+0
0x226C	0xF88D0004  STRB	R0, [SP, #4]
0x2270	0x2000    MOVS	R0, #0
0x2272	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt87:
;Optique.c, 125 :: 		if (GPIOA_IDRbits.IDR2 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_2, PCA9544A_register);band=1;}
0x2276	0x499F    LDR	R1, [PC, #636]
0x2278	0x6808    LDR	R0, [R1, #0]
0x227A	0xB940    CBNZ	R0, L_interrupt88
0x227C	0x2100    MOVS	R1, #0
0x227E	0x2071    MOVS	R0, #113
0x2280	0xF7FFFE0A  BL	_PCA9544A_Read_Byte+0
0x2284	0xF88D0004  STRB	R0, [SP, #4]
0x2288	0x2001    MOVS	R0, #1
0x228A	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt88:
;Optique.c, 126 :: 		if (GPIOA_IDRbits.IDR3 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_3, PCA9544A_register);band=2;}
0x228E	0x499A    LDR	R1, [PC, #616]
0x2290	0x6808    LDR	R0, [R1, #0]
0x2292	0xB940    CBNZ	R0, L_interrupt89
0x2294	0x2100    MOVS	R1, #0
0x2296	0x2072    MOVS	R0, #114
0x2298	0xF7FFFDFE  BL	_PCA9544A_Read_Byte+0
0x229C	0xF88D0004  STRB	R0, [SP, #4]
0x22A0	0x2002    MOVS	R0, #2
0x22A2	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt89:
;Optique.c, 127 :: 		if (GPIOA_IDRbits.IDR4 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_4, PCA9544A_register);band=3;}
0x22A6	0x4995    LDR	R1, [PC, #596]
0x22A8	0x6808    LDR	R0, [R1, #0]
0x22AA	0xB940    CBNZ	R0, L_interrupt90
0x22AC	0x2100    MOVS	R1, #0
0x22AE	0x2073    MOVS	R0, #115
0x22B0	0xF7FFFDF2  BL	_PCA9544A_Read_Byte+0
0x22B4	0xF88D0004  STRB	R0, [SP, #4]
0x22B8	0x2003    MOVS	R0, #3
0x22BA	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt90:
;Optique.c, 128 :: 		if (GPIOA_IDRbits.IDR5 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_5, PCA9544A_register);band=4;}
0x22BE	0x4990    LDR	R1, [PC, #576]
0x22C0	0x6808    LDR	R0, [R1, #0]
0x22C2	0xB940    CBNZ	R0, L_interrupt91
0x22C4	0x2100    MOVS	R1, #0
0x22C6	0x2074    MOVS	R0, #116
0x22C8	0xF7FFFDE6  BL	_PCA9544A_Read_Byte+0
0x22CC	0xF88D0004  STRB	R0, [SP, #4]
0x22D0	0x2004    MOVS	R0, #4
0x22D2	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt91:
;Optique.c, 129 :: 		if (GPIOA_IDRbits.IDR6 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_6, PCA9544A_register);band=5;}
0x22D6	0x498B    LDR	R1, [PC, #556]
0x22D8	0x6808    LDR	R0, [R1, #0]
0x22DA	0xB940    CBNZ	R0, L_interrupt92
0x22DC	0x2100    MOVS	R1, #0
0x22DE	0x2075    MOVS	R0, #117
0x22E0	0xF7FFFDDA  BL	_PCA9544A_Read_Byte+0
0x22E4	0xF88D0004  STRB	R0, [SP, #4]
0x22E8	0x2005    MOVS	R0, #5
0x22EA	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt92:
;Optique.c, 130 :: 		if (GPIOA_IDRbits.IDR7 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_7, PCA9544A_register);band=6;}
0x22EE	0x4986    LDR	R1, [PC, #536]
0x22F0	0x6808    LDR	R0, [R1, #0]
0x22F2	0xB940    CBNZ	R0, L_interrupt93
0x22F4	0x2100    MOVS	R1, #0
0x22F6	0x2076    MOVS	R0, #118
0x22F8	0xF7FFFDCE  BL	_PCA9544A_Read_Byte+0
0x22FC	0xF88D0004  STRB	R0, [SP, #4]
0x2300	0x2006    MOVS	R0, #6
0x2302	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt93:
;Optique.c, 131 :: 		if (GPIOA_IDRbits.IDR8 == 0){channel=PCA9544A_Read_Byte(PCA9544A_Address_8, PCA9544A_register);band=7;}
0x2306	0x4981    LDR	R1, [PC, #516]
0x2308	0x6808    LDR	R0, [R1, #0]
0x230A	0xB940    CBNZ	R0, L_interrupt94
0x230C	0x2100    MOVS	R1, #0
0x230E	0x2077    MOVS	R0, #119
0x2310	0xF7FFFDC2  BL	_PCA9544A_Read_Byte+0
0x2314	0xF88D0004  STRB	R0, [SP, #4]
0x2318	0x2007    MOVS	R0, #7
0x231A	0xF88D0005  STRB	R0, [SP, #5]
L_interrupt94:
;Optique.c, 133 :: 		channel = (channel&0xF0);
0x231E	0xF89D0004  LDRB	R0, [SP, #4]
0x2322	0xF00000F0  AND	R0, R0, #240
0x2326	0xB2C0    UXTB	R0, R0
;Optique.c, 134 :: 		channel = (channel>>4);
0x2328	0x0900    LSRS	R0, R0, #4
0x232A	0xF88D0004  STRB	R0, [SP, #4]
; compt end address is: 48 (R12)
0x232E	0xFA5FFA8C  UXTB	R10, R12
;Optique.c, 135 :: 		while (channel != 1)
L_interrupt95:
; compt start address is: 40 (R10)
0x2332	0xF89D0004  LDRB	R0, [SP, #4]
0x2336	0x2801    CMP	R0, #1
0x2338	0xD00C    BEQ	L_interrupt96
;Optique.c, 137 :: 		channel = channel>>1;
0x233A	0xF89D0004  LDRB	R0, [SP, #4]
0x233E	0x0840    LSRS	R0, R0, #1
0x2340	0xF88D0004  STRB	R0, [SP, #4]
;Optique.c, 138 :: 		compt = compt++;
; compt start address is: 4 (R1)
0x2344	0xFA5FF18A  UXTB	R1, R10
; compt end address is: 40 (R10)
0x2348	0x1C48    ADDS	R0, R1, #1
; compt end address is: 4 (R1)
; compt start address is: 48 (R12)
0x234A	0xFA5FFC80  UXTB	R12, R0
;Optique.c, 139 :: 		}
0x234E	0xFA5FFA8C  UXTB	R10, R12
; compt end address is: 48 (R12)
0x2352	0xE7EE    B	L_interrupt95
L_interrupt96:
;Optique.c, 140 :: 		channel=compt;
; compt start address is: 40 (R10)
0x2354	0xF88DA004  STRB	R10, [SP, #4]
; compt end address is: 40 (R10)
;Optique.c, 142 :: 		PrintString ("\n-----------------CHANNEL--------------------- : ");
0x2358	0x486D    LDR	R0, [PC, #436]
0x235A	0xF000FB51  BL	_PrintString+0
;Optique.c, 143 :: 		PrintDecimal(channel) ;
0x235E	0xF89D0004  LDRB	R0, [SP, #4]
0x2362	0xF7FFFBAD  BL	_PrintDecimal+0
;Optique.c, 144 :: 		PrintString ("\n\n");
0x2366	0x486B    LDR	R0, [PC, #428]
0x2368	0xF000FB4A  BL	_PrintString+0
;Optique.c, 145 :: 		PrintString ("\n-----------------BAND--------------------- : ");
0x236C	0x486A    LDR	R0, [PC, #424]
0x236E	0xF000FB47  BL	_PrintString+0
;Optique.c, 146 :: 		PrintDecimal(band) ;
0x2372	0xF89D0005  LDRB	R0, [SP, #5]
0x2376	0xF7FFFBA3  BL	_PrintDecimal+0
;Optique.c, 147 :: 		PrintString ("\n\n");
0x237A	0x4868    LDR	R0, [PC, #416]
0x237C	0xF000FB40  BL	_PrintString+0
;Optique.c, 149 :: 		PCA9544A_Write_Byte((PCA9544A_Address_1+band),PCA9544A_register,(PCA9544A_channel_0+channel));
0x2380	0xF89D0004  LDRB	R0, [SP, #4]
0x2384	0x1D01    ADDS	R1, R0, #4
0x2386	0xF89D0005  LDRB	R0, [SP, #5]
0x238A	0x3070    ADDS	R0, #112
0x238C	0xB2CA    UXTB	R2, R1
0x238E	0x2100    MOVS	R1, #0
0x2390	0xB2C0    UXTB	R0, R0
0x2392	0xF7FEFEFD  BL	_PCA9544A_Write_Byte+0
;Optique.c, 150 :: 		PrintString ("\n-----------------ACK 1.1.1--------------------- : ");
0x2396	0x4862    LDR	R0, [PC, #392]
0x2398	0xF000FB32  BL	_PrintString+0
;Optique.c, 152 :: 		do  {
L_interrupt97:
;Optique.c, 153 :: 		Command = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_COMMAND) ;// read command register
0x239C	0x2180    MOVS	R1, #128
0x239E	0x2013    MOVS	R0, #19
0x23A0	0xF7FFF914  BL	_VCNL4020_Read_Byte+0
0x23A4	0xF88D0006  STRB	R0, [SP, #6]
;Optique.c, 154 :: 		} while (!(Command & (COMMAND_MASK_PROX_DATA_READY | COMMAND_MASK_AMBI_DATA_READY))); // data ready ?
0x23A8	0xF0000060  AND	R0, R0, #96
0x23AC	0xB2C0    UXTB	R0, R0
0x23AE	0x2800    CMP	R0, #0
0x23B0	0xD0F4    BEQ	L_interrupt97
;Optique.c, 156 :: 		InterruptStatus = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS) ;
0x23B2	0x218E    MOVS	R1, #142
0x23B4	0x2013    MOVS	R0, #19
0x23B6	0xF7FFF909  BL	_VCNL4020_Read_Byte+0
0x23BA	0xF88D0007  STRB	R0, [SP, #7]
;Optique.c, 158 :: 		if (InterruptStatus & INTERRUPT_STATUS_THRES_HI)
0x23BE	0xF0000001  AND	R0, R0, #1
0x23C2	0xB2C0    UXTB	R0, R0
0x23C4	0xB320    CBZ	R0, L_interrupt100
;Optique.c, 160 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS,0x01); // clear Interrupt Status
0x23C6	0x2201    MOVS	R2, #1
0x23C8	0x218E    MOVS	R1, #142
0x23CA	0x2013    MOVS	R0, #19
0x23CC	0xF7FFFAD4  BL	_VCNL4020_Write_Byte+0
;Optique.c, 161 :: 		PrintString ("\n-----------------clear Interrupt Status--------------------- : ");
0x23D0	0x4854    LDR	R0, [PC, #336]
0x23D2	0xF000FB15  BL	_PrintString+0
;Optique.c, 162 :: 		MCP((PCA9956_ADDR_1+band),256, 80, 256, channel); //(char ModuleAddress,int red, int green, int blue, char N_LED)
0x23D6	0xF89D1004  LDRB	R1, [SP, #4]
0x23DA	0xF89D0005  LDRB	R0, [SP, #5]
0x23DE	0x300A    ADDS	R0, #10
0x23E0	0xB402    PUSH	(R1)
0x23E2	0xF2401300  MOVW	R3, #256
0x23E6	0xB21B    SXTH	R3, R3
0x23E8	0x2250    MOVS	R2, #80
0x23EA	0xB212    SXTH	R2, R2
0x23EC	0xF2401100  MOVW	R1, #256
0x23F0	0xB209    SXTH	R1, R1
0x23F2	0xB2C0    UXTB	R0, R0
0x23F4	0xF000F8D6  BL	_MCP+0
0x23F8	0xB001    ADD	SP, SP, #4
;Optique.c, 163 :: 		Delay_100ms();
0x23FA	0xF000FAF5  BL	_Delay_100ms+0
;Optique.c, 164 :: 		PrintString ("\n-----------------ACK 1.1.2--------------------- : ");
0x23FE	0x484A    LDR	R0, [PC, #296]
0x2400	0xF000FAFE  BL	_PrintString+0
;Optique.c, 165 :: 		InitVCNL4020_Periodic2(channel,band);
0x2404	0xF89D1005  LDRB	R1, [SP, #5]
0x2408	0xF89D0004  LDRB	R0, [SP, #4]
0x240C	0xF7FFFBE8  BL	_InitVCNL4020_Periodic2+0
;Optique.c, 166 :: 		}
L_interrupt100:
;Optique.c, 167 :: 		if (InterruptStatus & INTERRUPT_STATUS_THRES_LO)
0x2410	0xF89D0007  LDRB	R0, [SP, #7]
0x2414	0xF0000002  AND	R0, R0, #2
0x2418	0xB2C0    UXTB	R0, R0
0x241A	0xB320    CBZ	R0, L_interrupt101
;Optique.c, 169 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS,0x02); // clear Interrupt Status
0x241C	0x2202    MOVS	R2, #2
0x241E	0x218E    MOVS	R1, #142
0x2420	0x2013    MOVS	R0, #19
0x2422	0xF7FFFAA9  BL	_VCNL4020_Write_Byte+0
;Optique.c, 170 :: 		PrintString ("\n-----------------clear Interrupt Status--------------------- : ");
0x2426	0x4841    LDR	R0, [PC, #260]
0x2428	0xF000FAEA  BL	_PrintString+0
;Optique.c, 171 :: 		MCP((PCA9956_ADDR_1+band),256, 256, 80, channel); //(char ModuleAddress,int red, int green, int blue, char N_LED)
0x242C	0xF89D1004  LDRB	R1, [SP, #4]
0x2430	0xF89D0005  LDRB	R0, [SP, #5]
0x2434	0x300A    ADDS	R0, #10
0x2436	0xB402    PUSH	(R1)
0x2438	0x2350    MOVS	R3, #80
0x243A	0xB21B    SXTH	R3, R3
0x243C	0xF2401200  MOVW	R2, #256
0x2440	0xB212    SXTH	R2, R2
0x2442	0xF2401100  MOVW	R1, #256
0x2446	0xB209    SXTH	R1, R1
0x2448	0xB2C0    UXTB	R0, R0
0x244A	0xF000F8AB  BL	_MCP+0
0x244E	0xB001    ADD	SP, SP, #4
;Optique.c, 172 :: 		Delay_100ms();
0x2450	0xF000FACA  BL	_Delay_100ms+0
;Optique.c, 173 :: 		PrintString ("\n-----------------ACK 1.1.3--------------------- : ");
0x2454	0x4836    LDR	R0, [PC, #216]
0x2456	0xF000FAD3  BL	_PrintString+0
;Optique.c, 174 :: 		InitVCNL4020_Periodic2(channel,band);
0x245A	0xF89D1005  LDRB	R1, [SP, #5]
0x245E	0xF89D0004  LDRB	R0, [SP, #4]
0x2462	0xF7FFFBBD  BL	_InitVCNL4020_Periodic2+0
;Optique.c, 175 :: 		}
L_interrupt101:
;Optique.c, 177 :: 		if (Command & COMMAND_MASK_PROX_DATA_READY)
0x2466	0xF89D0006  LDRB	R0, [SP, #6]
0x246A	0xF0000020  AND	R0, R0, #32
0x246E	0xB2C0    UXTB	R0, R0
0x2470	0xB330    CBZ	R0, L_interrupt102
;Optique.c, 179 :: 		PrintString ("\n");
0x2472	0x4830    LDR	R0, [PC, #192]
0x2474	0xF000FAC4  BL	_PrintString+0
;Optique.c, 180 :: 		PrintString ("RESULT : ");
0x2478	0x482F    LDR	R0, [PC, #188]
0x247A	0xF000FAC1  BL	_PrintString+0
;Optique.c, 182 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_HIGH)) ;
0x247E	0x2187    MOVS	R1, #135
0x2480	0x2013    MOVS	R0, #19
0x2482	0xF7FFF8A3  BL	_VCNL4020_Read_Byte+0
0x2486	0xF7FFFB1B  BL	_PrintDecimal+0
;Optique.c, 183 :: 		PrintString (" ");
0x248A	0x482C    LDR	R0, [PC, #176]
0x248C	0xF000FAB8  BL	_PrintString+0
;Optique.c, 184 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_LOW)) ;
0x2490	0x2188    MOVS	R1, #136
0x2492	0x2013    MOVS	R0, #19
0x2494	0xF7FFF89A  BL	_VCNL4020_Read_Byte+0
0x2498	0xF7FFFB12  BL	_PrintDecimal+0
;Optique.c, 185 :: 		PrintString ("\n\n");
0x249C	0x4828    LDR	R0, [PC, #160]
0x249E	0xF000FAAF  BL	_PrintString+0
;Optique.c, 186 :: 		PrintString ("\n\nStatus : ");
0x24A2	0x4828    LDR	R0, [PC, #160]
0x24A4	0xF000FAAC  BL	_PrintString+0
;Optique.c, 187 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS)) ;
0x24A8	0x218E    MOVS	R1, #142
0x24AA	0x2013    MOVS	R0, #19
0x24AC	0xF7FFF88E  BL	_VCNL4020_Read_Byte+0
0x24B0	0xF7FFFB06  BL	_PrintDecimal+0
;Optique.c, 188 :: 		PrintString ("\n\n");
0x24B4	0x4824    LDR	R0, [PC, #144]
0x24B6	0xF000FAA3  BL	_PrintString+0
;Optique.c, 190 :: 		PrintString ("\n-----------------ACK 1.1.2--------------------- : ");
0x24BA	0x4824    LDR	R0, [PC, #144]
0x24BC	0xF000FAA0  BL	_PrintString+0
;Optique.c, 191 :: 		}
L_interrupt102:
;Optique.c, 192 :: 		}
0x24C0	0xE012    B	L_interrupt103
L_interrupt86:
;Optique.c, 195 :: 		MCP((PCA9956_ADDR_1+band),256, 256, 256, channel); //(char ModuleAddress,int red, int green, int blue, char N_LED)
0x24C2	0xF89D1004  LDRB	R1, [SP, #4]
0x24C6	0xF89D0005  LDRB	R0, [SP, #5]
0x24CA	0x300A    ADDS	R0, #10
0x24CC	0xB402    PUSH	(R1)
0x24CE	0xF2401300  MOVW	R3, #256
0x24D2	0xB21B    SXTH	R3, R3
0x24D4	0xF2401200  MOVW	R2, #256
0x24D8	0xB212    SXTH	R2, R2
0x24DA	0xF2401100  MOVW	R1, #256
0x24DE	0xB209    SXTH	R1, R1
0x24E0	0xB2C0    UXTB	R0, R0
0x24E2	0xF000F85F  BL	_MCP+0
0x24E6	0xB001    ADD	SP, SP, #4
;Optique.c, 197 :: 		}
L_interrupt103:
;Optique.c, 201 :: 		}
L_end_interrupt:
0x24E8	0xF8DDE000  LDR	LR, [SP, #0]
0x24EC	0xB002    ADD	SP, SP, #8
0x24EE	0x4770    BX	LR
0x24F0	0x01044221  	GPIOA_IDRbits+0
0x24F4	0x01084221  	GPIOA_IDRbits+0
0x24F8	0x010C4221  	GPIOA_IDRbits+0
0x24FC	0x01104221  	GPIOA_IDRbits+0
0x2500	0x01144221  	GPIOA_IDRbits+0
0x2504	0x01184221  	GPIOA_IDRbits+0
0x2508	0x011C4221  	GPIOA_IDRbits+0
0x250C	0x01204221  	GPIOA_IDRbits+0
0x2510	0x00E82000  	?lstr71_Optique+0
0x2514	0x011A2000  	?lstr72_Optique+0
0x2518	0x011D2000  	?lstr73_Optique+0
0x251C	0x014C2000  	?lstr74_Optique+0
0x2520	0x014F2000  	?lstr75_Optique+0
0x2524	0x01832000  	?lstr76_Optique+0
0x2528	0x01C42000  	?lstr77_Optique+0
0x252C	0x01F82000  	?lstr78_Optique+0
0x2530	0x02392000  	?lstr79_Optique+0
0x2534	0x026D2000  	?lstr80_Optique+0
0x2538	0x026F2000  	?lstr81_Optique+0
0x253C	0x02792000  	?lstr82_Optique+0
0x2540	0x027B2000  	?lstr83_Optique+0
0x2544	0x027E2000  	?lstr84_Optique+0
0x2548	0x028A2000  	?lstr85_Optique+0
0x254C	0x028D2000  	?lstr86_Optique+0
; end of _interrupt
_PCA9544A_Read_Byte:
;pca9544a.h, 29 :: 		char PCA9544A_Read_Byte(char ModuleAddress, char RegAddress){
; RegAddress start address is: 4 (R1)
; ModuleAddress start address is: 0 (R0)
0x1E98	0xB082    SUB	SP, SP, #8
0x1E9A	0xF8CDE000  STR	LR, [SP, #0]
0x1E9E	0xFA5FFA80  UXTB	R10, R0
; RegAddress end address is: 4 (R1)
; ModuleAddress end address is: 0 (R0)
; ModuleAddress start address is: 40 (R10)
; RegAddress start address is: 4 (R1)
;pca9544a.h, 33 :: 		reg_data[0]=RegAddress;
0x1EA2	0xAA01    ADD	R2, SP, #4
0x1EA4	0x7011    STRB	R1, [R2, #0]
; RegAddress end address is: 4 (R1)
;pca9544a.h, 35 :: 		I2C1_Start();
0x1EA6	0xF7FFF9AF  BL	_I2C1_Start+0
;pca9544a.h, 36 :: 		I2C1_Write(ModuleAddress,reg_data,1,END_MODE_RESTART);
0x1EAA	0xAA01    ADD	R2, SP, #4
0x1EAC	0xF2400300  MOVW	R3, #0
0x1EB0	0x4611    MOV	R1, R2
0x1EB2	0x2201    MOVS	R2, #1
0x1EB4	0xFA5FF08A  UXTB	R0, R10
0x1EB8	0xF7FFF994  BL	_I2C1_Write+0
;pca9544a.h, 37 :: 		I2C1_Read(ModuleAddress,reg_data,1,END_MODE_STOP);
0x1EBC	0xAA01    ADD	R2, SP, #4
0x1EBE	0xF2400301  MOVW	R3, #1
0x1EC2	0x4611    MOV	R1, R2
0x1EC4	0x2201    MOVS	R2, #1
0x1EC6	0xFA5FF08A  UXTB	R0, R10
; ModuleAddress end address is: 40 (R10)
0x1ECA	0xF7FFF9A9  BL	_I2C1_Read+0
;pca9544a.h, 39 :: 		temp=reg_data[0];
0x1ECE	0xAA01    ADD	R2, SP, #4
0x1ED0	0x7812    LDRB	R2, [R2, #0]
;pca9544a.h, 40 :: 		return temp;
0x1ED2	0xB2D0    UXTB	R0, R2
;pca9544a.h, 41 :: 		}
L_end_PCA9544A_Read_Byte:
0x1ED4	0xF8DDE000  LDR	LR, [SP, #0]
0x1ED8	0xB002    ADD	SP, SP, #8
0x1EDA	0x4770    BX	LR
; end of _PCA9544A_Read_Byte
_InitVCNL4020_Periodic2:
;vcnl4020.h, 131 :: 		void InitVCNL4020_Periodic2(char N_Sensor, char band)// sensor 0 to 3 & band 0 to 7
0x1BE0	0xB086    SUB	SP, SP, #24
0x1BE2	0xF8CDE000  STR	LR, [SP, #0]
0x1BE6	0xF88D0008  STRB	R0, [SP, #8]
0x1BEA	0xF88D100C  STRB	R1, [SP, #12]
;vcnl4020.h, 136 :: 		int i = 1;
;vcnl4020.h, 138 :: 		char adress_PCA9544 = (PCA9544A_Address_1 + band);
0x1BEE	0xF89D200C  LDRB	R2, [SP, #12]
0x1BF2	0x3270    ADDS	R2, #112
0x1BF4	0xF88D2004  STRB	R2, [SP, #4]
;vcnl4020.h, 139 :: 		char PCA9544A_channel = (PCA9544A_channel_0+N_Sensor);
0x1BF8	0xF89D2008  LDRB	R2, [SP, #8]
0x1BFC	0x1D12    ADDS	R2, R2, #4
0x1BFE	0xF88D2005  STRB	R2, [SP, #5]
;vcnl4020.h, 141 :: 		unsigned char ID=0;
;vcnl4020.h, 142 :: 		unsigned char Command=0;
;vcnl4020.h, 143 :: 		unsigned char Current=0;
;vcnl4020.h, 144 :: 		unsigned int ProxiValue_H=0;
;vcnl4020.h, 145 :: 		unsigned int ProxiValue_L=0;
;vcnl4020.h, 146 :: 		unsigned int SummeProxiValue_H=0;
;vcnl4020.h, 147 :: 		unsigned int SummeProxiValue_L=0;
;vcnl4020.h, 148 :: 		unsigned int AverageProxiValue_H=0;
;vcnl4020.h, 149 :: 		unsigned int AverageProxiValue_L=0;
;vcnl4020.h, 150 :: 		unsigned int AmbiValue=0;
;vcnl4020.h, 151 :: 		unsigned char InterruptStatus=0;
;vcnl4020.h, 152 :: 		unsigned char InterruptControl=0;
;vcnl4020.h, 156 :: 		InitI2C1();
0x1C02	0xF7FFFF6D  BL	_InitI2C1+0
;vcnl4020.h, 157 :: 		PrintString ("adress : ");
0x1C06	0x4A91    LDR	R2, [PC, #580]
0x1C08	0x4610    MOV	R0, R2
0x1C0A	0xF000FEF9  BL	_PrintString+0
;vcnl4020.h, 158 :: 		PrintDecimal(adress_PCA9544);
0x1C0E	0xF89D0004  LDRB	R0, [SP, #4]
0x1C12	0xF7FFFF55  BL	_PrintDecimal+0
;vcnl4020.h, 159 :: 		printString ("PCA9544A_channel : ");
0x1C16	0x4A8E    LDR	R2, [PC, #568]
0x1C18	0x4610    MOV	R0, R2
0x1C1A	0xF000FEF1  BL	_PrintString+0
;vcnl4020.h, 160 :: 		PrintString ("\n ");
0x1C1E	0x4A8D    LDR	R2, [PC, #564]
0x1C20	0x4610    MOV	R0, R2
0x1C22	0xF000FEED  BL	_PrintString+0
;vcnl4020.h, 161 :: 		PrintDecimal(PCA9544A_channel);
0x1C26	0xF89D0005  LDRB	R0, [SP, #5]
0x1C2A	0xF7FFFF49  BL	_PrintDecimal+0
;vcnl4020.h, 162 :: 		PrintString ("\n ");
0x1C2E	0x4A8A    LDR	R2, [PC, #552]
0x1C30	0x4610    MOV	R0, R2
0x1C32	0xF000FEE5  BL	_PrintString+0
;vcnl4020.h, 163 :: 		close_PCA9544 (); // stop all activities
0x1C36	0xF7FFFEB5  BL	_close_PCA9544+0
;vcnl4020.h, 165 :: 		PCA9544A_Write_Byte(adress_PCA9544,PCA9544A_register,PCA9544A_channel);// Opening the i2C port
0x1C3A	0xF89D2005  LDRB	R2, [SP, #5]
0x1C3E	0x2100    MOVS	R1, #0
0x1C40	0xF89D0004  LDRB	R0, [SP, #4]
0x1C44	0xF7FFFAA4  BL	_PCA9544A_Write_Byte+0
;vcnl4020.h, 167 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_COMMAND,COMMAND_ALL_DISABLE);
0x1C48	0x2200    MOVS	R2, #0
0x1C4A	0x2180    MOVS	R1, #128
0x1C4C	0x2013    MOVS	R0, #19
0x1C4E	0xF7FFFE93  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 169 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_PROX_RATE,PROX_MEASUREMENT_RATE_31);
0x1C52	0x2204    MOVS	R2, #4
0x1C54	0x2182    MOVS	R1, #130
0x1C56	0x2013    MOVS	R0, #19
0x1C58	0xF7FFFE8E  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 171 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_COMMAND,COMMAND_PROX_ENABLE | COMMAND_SELFTIMED_MODE_ENABLE);
0x1C5C	0x2203    MOVS	R2, #3
0x1C5E	0x2180    MOVS	R1, #128
0x1C60	0x2013    MOVS	R0, #19
0x1C62	0xF7FFFE89  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 174 :: 		INTERRUPT_THRES_ENABLE | INTERRUPT_COUNT_EXCEED_1);
0x1C66	0x2202    MOVS	R2, #2
;vcnl4020.h, 173 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_INTERRUPT,INTERRUPT_THRES_SEL_PROX |
0x1C68	0x2189    MOVS	R1, #137
0x1C6A	0x2013    MOVS	R0, #19
;vcnl4020.h, 174 :: 		INTERRUPT_THRES_ENABLE | INTERRUPT_COUNT_EXCEED_1);
0x1C6C	0xF7FFFE84  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 177 :: 		SummeProxiValue_H = 0;
0x1C70	0x2200    MOVS	R2, #0
0x1C72	0xF8AD2010  STRH	R2, [SP, #16]
;vcnl4020.h, 178 :: 		SummeProxiValue_L = 0;
0x1C76	0x2200    MOVS	R2, #0
0x1C78	0xF8AD2012  STRH	R2, [SP, #18]
;vcnl4020.h, 179 :: 		for (i=0; i<30; i++) {
0x1C7C	0x2200    MOVS	R2, #0
0x1C7E	0xB212    SXTH	R2, R2
0x1C80	0xF8AD200E  STRH	R2, [SP, #14]
L_InitVCNL4020_Periodic254:
0x1C84	0xF9BD200E  LDRSH	R2, [SP, #14]
0x1C88	0x2A1E    CMP	R2, #30
0x1C8A	0xDA20    BGE	L_InitVCNL4020_Periodic255
;vcnl4020.h, 180 :: 		do { // wait on prox data ready bit
L_InitVCNL4020_Periodic257:
;vcnl4020.h, 181 :: 		Command = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_COMMAND) ;// read command register
0x1C8C	0x2180    MOVS	R1, #128
0x1C8E	0x2013    MOVS	R0, #19
0x1C90	0xF7FFFC9C  BL	_VCNL4020_Read_Byte+0
;vcnl4020.h, 183 :: 		} while (!(Command & COMMAND_MASK_PROX_DATA_READY)); // prox data ready ?
0x1C94	0xF0000220  AND	R2, R0, #32
0x1C98	0xB2D2    UXTB	R2, R2
0x1C9A	0x2A00    CMP	R2, #0
0x1C9C	0xD0F6    BEQ	L_InitVCNL4020_Periodic257
;vcnl4020.h, 185 :: 		ProxiValue_H = (VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_HIGH));// read prox value
0x1C9E	0x2187    MOVS	R1, #135
0x1CA0	0x2013    MOVS	R0, #19
0x1CA2	0xF7FFFC93  BL	_VCNL4020_Read_Byte+0
; ProxiValue_H start address is: 0 (R0)
;vcnl4020.h, 186 :: 		SummeProxiValue_H += ProxiValue_H; // Summary of all measured prox values
0x1CA6	0xF8BD2010  LDRH	R2, [SP, #16]
0x1CAA	0x1812    ADDS	R2, R2, R0
; ProxiValue_H end address is: 0 (R0)
0x1CAC	0xF8AD2010  STRH	R2, [SP, #16]
;vcnl4020.h, 188 :: 		ProxiValue_L = (VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_LOW));// read prox value
0x1CB0	0x2188    MOVS	R1, #136
0x1CB2	0x2013    MOVS	R0, #19
0x1CB4	0xF7FFFC8A  BL	_VCNL4020_Read_Byte+0
; ProxiValue_L start address is: 0 (R0)
;vcnl4020.h, 189 :: 		SummeProxiValue_L += ProxiValue_L; // Summary of all measured prox values
0x1CB8	0xF8BD2012  LDRH	R2, [SP, #18]
0x1CBC	0x1812    ADDS	R2, R2, R0
; ProxiValue_L end address is: 0 (R0)
0x1CBE	0xF8AD2012  STRH	R2, [SP, #18]
;vcnl4020.h, 179 :: 		for (i=0; i<30; i++) {
0x1CC2	0xF9BD200E  LDRSH	R2, [SP, #14]
0x1CC6	0x1C52    ADDS	R2, R2, #1
0x1CC8	0xF8AD200E  STRH	R2, [SP, #14]
;vcnl4020.h, 190 :: 		}
0x1CCC	0xE7DA    B	L_InitVCNL4020_Periodic254
L_InitVCNL4020_Periodic255:
;vcnl4020.h, 191 :: 		AverageProxiValue_H = SummeProxiValue_H/30; // calculate average
0x1CCE	0xF8BD3010  LDRH	R3, [SP, #16]
0x1CD2	0x221E    MOVS	R2, #30
0x1CD4	0xFBB3F4F2  UDIV	R4, R3, R2
0x1CD8	0xB2A4    UXTH	R4, R4
; AverageProxiValue_H start address is: 40 (R10)
0x1CDA	0xFA1FFA84  UXTH	R10, R4
;vcnl4020.h, 192 :: 		AverageProxiValue_L = SummeProxiValue_L/30; // calculate average
0x1CDE	0xF8BD3012  LDRH	R3, [SP, #18]
0x1CE2	0x221E    MOVS	R2, #30
0x1CE4	0xFBB3F2F2  UDIV	R2, R3, R2
0x1CE8	0xF8AD2014  STRH	R2, [SP, #20]
;vcnl4020.h, 194 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_HIGH_THERSHOLD_H,AverageProxiValue_H+1);
0x1CEC	0x1C62    ADDS	R2, R4, #1
0x1CEE	0xB2D2    UXTB	R2, R2
0x1CF0	0x218C    MOVS	R1, #140
0x1CF2	0x2013    MOVS	R0, #19
0x1CF4	0xF7FFFE40  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 195 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_HIGH_THERSHOLD_L,(AverageProxiValue_L + 10));
0x1CF8	0xF8BD2014  LDRH	R2, [SP, #20]
0x1CFC	0x320A    ADDS	R2, #10
0x1CFE	0xB2D2    UXTB	R2, R2
0x1D00	0x218D    MOVS	R1, #141
0x1D02	0x2013    MOVS	R0, #19
0x1D04	0xF7FFFE38  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 197 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_LOW_THERSHOLD_H,AverageProxiValue_H-1);
0x1D08	0xF1AA0201  SUB	R2, R10, #1
0x1D0C	0xB2D2    UXTB	R2, R2
0x1D0E	0x218A    MOVS	R1, #138
0x1D10	0x2013    MOVS	R0, #19
0x1D12	0xF7FFFE31  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 198 :: 		VCNL4020_Write_Byte(VCNL4020_Address,registerADDR_LOW_THERSHOLD_L,(AverageProxiValue_L - 10));
0x1D16	0xF8BD2014  LDRH	R2, [SP, #20]
0x1D1A	0x3A0A    SUBS	R2, #10
0x1D1C	0xB2D2    UXTB	R2, R2
0x1D1E	0x218B    MOVS	R1, #139
0x1D20	0x2013    MOVS	R0, #19
0x1D22	0xF7FFFE29  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 205 :: 		PrintString ("\n-----------------HIGH_THRES--------------------- : ");
0x1D26	0x4A4D    LDR	R2, [PC, #308]
0x1D28	0x4610    MOV	R0, R2
0x1D2A	0xF000FE69  BL	_PrintString+0
;vcnl4020.h, 206 :: 		PrintDecimal(AverageProxiValue_H ) ;
0x1D2E	0xFA0FF08A  SXTH	R0, R10
; AverageProxiValue_H end address is: 40 (R10)
0x1D32	0xF7FFFEC5  BL	_PrintDecimal+0
;vcnl4020.h, 207 :: 		PrintString ("\n\n");
0x1D36	0x4A4A    LDR	R2, [PC, #296]
0x1D38	0x4610    MOV	R0, R2
0x1D3A	0xF000FE61  BL	_PrintString+0
;vcnl4020.h, 208 :: 		PrintString ("\n-----------------LOW_THRES--------------------- : ");
0x1D3E	0x4A49    LDR	R2, [PC, #292]
0x1D40	0x4610    MOV	R0, R2
0x1D42	0xF000FE5D  BL	_PrintString+0
;vcnl4020.h, 209 :: 		PrintDecimal(AverageProxiValue_L ) ;
0x1D46	0xF8BD0014  LDRH	R0, [SP, #20]
0x1D4A	0xF7FFFEB9  BL	_PrintDecimal+0
;vcnl4020.h, 210 :: 		PrintString ("\n\n");
0x1D4E	0x4A46    LDR	R2, [PC, #280]
0x1D50	0x4610    MOV	R0, R2
0x1D52	0xF000FE55  BL	_PrintString+0
;vcnl4020.h, 213 :: 		do {
L_InitVCNL4020_Periodic260:
;vcnl4020.h, 214 :: 		Command = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_COMMAND) ;// read command register
0x1D56	0x2180    MOVS	R1, #128
0x1D58	0x2013    MOVS	R0, #19
0x1D5A	0xF7FFFC37  BL	_VCNL4020_Read_Byte+0
; Command start address is: 44 (R11)
0x1D5E	0xFA5FFB80  UXTB	R11, R0
;vcnl4020.h, 215 :: 		} while (!(Command & (COMMAND_MASK_PROX_DATA_READY | COMMAND_MASK_AMBI_DATA_READY))); // data ready ?
0x1D62	0xF0000260  AND	R2, R0, #96
0x1D66	0xB2D2    UXTB	R2, R2
0x1D68	0x2A00    CMP	R2, #0
0x1D6A	0xD0F4    BEQ	L_InitVCNL4020_Periodic260
;vcnl4020.h, 218 :: 		InterruptStatus = VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS) ;
0x1D6C	0x218E    MOVS	R1, #142
0x1D6E	0x2013    MOVS	R0, #19
0x1D70	0xF7FFFC2C  BL	_VCNL4020_Read_Byte+0
;vcnl4020.h, 220 :: 		if (InterruptStatus & INTERRUPT_STATUS_THRES_HI) {
0x1D74	0xF0000201  AND	R2, R0, #1
0x1D78	0xB2D2    UXTB	R2, R2
0x1D7A	0xB142    CBZ	R2, L_InitVCNL4020_Periodic263
;vcnl4020.h, 222 :: 		VCNL4020_Write_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS,0x01); // clear Interrupt Status
0x1D7C	0x2201    MOVS	R2, #1
0x1D7E	0x218E    MOVS	R1, #142
0x1D80	0x2013    MOVS	R0, #19
0x1D82	0xF7FFFDF9  BL	_VCNL4020_Write_Byte+0
;vcnl4020.h, 225 :: 		PrintString ("\nclear Interrupt Status\n");
0x1D86	0x4A39    LDR	R2, [PC, #228]
0x1D88	0x4610    MOV	R0, R2
0x1D8A	0xF000FE39  BL	_PrintString+0
;vcnl4020.h, 226 :: 		}
L_InitVCNL4020_Periodic263:
;vcnl4020.h, 228 :: 		if (Command & COMMAND_MASK_PROX_DATA_READY) {
0x1D8E	0xF00B0220  AND	R2, R11, #32
0x1D92	0xB2D2    UXTB	R2, R2
; Command end address is: 44 (R11)
0x1D94	0x2A00    CMP	R2, #0
0x1D96	0xD054    BEQ	L_InitVCNL4020_Periodic264
;vcnl4020.h, 229 :: 		PrintString ("\n");
0x1D98	0x4A35    LDR	R2, [PC, #212]
0x1D9A	0x4610    MOV	R0, R2
0x1D9C	0xF000FE30  BL	_PrintString+0
;vcnl4020.h, 230 :: 		PrintString ("RESULT : ");
0x1DA0	0x4A34    LDR	R2, [PC, #208]
0x1DA2	0x4610    MOV	R0, R2
0x1DA4	0xF000FE2C  BL	_PrintString+0
;vcnl4020.h, 232 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_HIGH)) ;
0x1DA8	0x2187    MOVS	R1, #135
0x1DAA	0x2013    MOVS	R0, #19
0x1DAC	0xF7FFFC0E  BL	_VCNL4020_Read_Byte+0
0x1DB0	0xF7FFFE86  BL	_PrintDecimal+0
;vcnl4020.h, 233 :: 		PrintString (" ");
0x1DB4	0x4A30    LDR	R2, [PC, #192]
0x1DB6	0x4610    MOV	R0, R2
0x1DB8	0xF000FE22  BL	_PrintString+0
;vcnl4020.h, 234 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,registerADDR_RESULT_LOW)) ;
0x1DBC	0x2188    MOVS	R1, #136
0x1DBE	0x2013    MOVS	R0, #19
0x1DC0	0xF7FFFC04  BL	_VCNL4020_Read_Byte+0
0x1DC4	0xF7FFFE7C  BL	_PrintDecimal+0
;vcnl4020.h, 235 :: 		PrintString ("\n\n");
0x1DC8	0x4A2C    LDR	R2, [PC, #176]
0x1DCA	0x4610    MOV	R0, R2
0x1DCC	0xF000FE18  BL	_PrintString+0
;vcnl4020.h, 236 :: 		PrintString ("\n\nStatus : ");
0x1DD0	0x4A2B    LDR	R2, [PC, #172]
0x1DD2	0x4610    MOV	R0, R2
0x1DD4	0xF000FE14  BL	_PrintString+0
;vcnl4020.h, 237 :: 		PrintDecimal(VCNL4020_Read_Byte(VCNL4020_Address,REGISTER_INTERRUPT_STATUS)) ;
0x1DD8	0x218E    MOVS	R1, #142
0x1DDA	0x2013    MOVS	R0, #19
0x1DDC	0xF7FFFBF6  BL	_VCNL4020_Read_Byte+0
0x1DE0	0xF7FFFE6E  BL	_PrintDecimal+0
;vcnl4020.h, 238 :: 		PrintString ("\n\n");
0x1DE4	0x4A27    LDR	R2, [PC, #156]
0x1DE6	0x4610    MOV	R0, R2
0x1DE8	0xF000FE0A  BL	_PrintString+0
;vcnl4020.h, 239 :: 		MCP((0x0A+band),80, 256, 256, N_Sensor); //(char ModuleAddress,int red, int green, int blue, char N_LED)
0x1DEC	0xF89D200C  LDRB	R2, [SP, #12]
0x1DF0	0xF202030A  ADDW	R3, R2, #10
0x1DF4	0xF89D2008  LDRB	R2, [SP, #8]
0x1DF8	0xB404    PUSH	(R2)
0x1DFA	0xF2401200  MOVW	R2, #256
0x1DFE	0xB212    SXTH	R2, R2
0x1E00	0x2150    MOVS	R1, #80
0x1E02	0xB209    SXTH	R1, R1
0x1E04	0xB2D8    UXTB	R0, R3
0x1E06	0xF2401300  MOVW	R3, #256
0x1E0A	0xB21B    SXTH	R3, R3
0x1E0C	0xF000FBCA  BL	_MCP+0
0x1E10	0xB001    ADD	SP, SP, #4
;vcnl4020.h, 240 :: 		PrintString ("\n-----------------CHANNEL_1--------------------- : ");
0x1E12	0x4A1D    LDR	R2, [PC, #116]
0x1E14	0x4610    MOV	R0, R2
0x1E16	0xF000FDF3  BL	_PrintString+0
;vcnl4020.h, 241 :: 		PrintDecimal(N_Sensor) ;
0x1E1A	0xF89D0008  LDRB	R0, [SP, #8]
0x1E1E	0xF7FFFE4F  BL	_PrintDecimal+0
;vcnl4020.h, 242 :: 		PrintString ("\n\n");
0x1E22	0x4A1A    LDR	R2, [PC, #104]
0x1E24	0x4610    MOV	R0, R2
0x1E26	0xF000FDEB  BL	_PrintString+0
;vcnl4020.h, 243 :: 		PrintString ("\n-----------------BAND_1--------------------- : ");
0x1E2A	0x4A19    LDR	R2, [PC, #100]
0x1E2C	0x4610    MOV	R0, R2
0x1E2E	0xF000FDE7  BL	_PrintString+0
;vcnl4020.h, 244 :: 		PrintDecimal(band) ;
0x1E32	0xF89D000C  LDRB	R0, [SP, #12]
0x1E36	0xF7FFFE43  BL	_PrintDecimal+0
;vcnl4020.h, 245 :: 		PrintString ("\n\n");
0x1E3A	0x4A16    LDR	R2, [PC, #88]
0x1E3C	0x4610    MOV	R0, R2
0x1E3E	0xF000FDDF  BL	_PrintString+0
;vcnl4020.h, 247 :: 		}
L_InitVCNL4020_Periodic264:
;vcnl4020.h, 248 :: 		}
L_end_InitVCNL4020_Periodic2:
0x1E42	0xF8DDE000  LDR	LR, [SP, #0]
0x1E46	0xB006    ADD	SP, SP, #24
0x1E48	0x4770    BX	LR
0x1E4A	0xBF00    NOP
0x1E4C	0x04342000  	?lstr16_Optique+0
0x1E50	0x043E2000  	?lstr17_Optique+0
0x1E54	0x04522000  	?lstr18_Optique+0
0x1E58	0x04552000  	?lstr19_Optique+0
0x1E5C	0x04582000  	?lstr20_Optique+0
0x1E60	0x048D2000  	?lstr21_Optique+0
0x1E64	0x04902000  	?lstr22_Optique+0
0x1E68	0x04C42000  	?lstr23_Optique+0
0x1E6C	0x04C72000  	?lstr24_Optique+0
0x1E70	0x04E02000  	?lstr25_Optique+0
0x1E74	0x04E22000  	?lstr26_Optique+0
0x1E78	0x04EC2000  	?lstr27_Optique+0
0x1E7C	0x04EE2000  	?lstr28_Optique+0
0x1E80	0x04F12000  	?lstr29_Optique+0
0x1E84	0x04FD2000  	?lstr30_Optique+0
0x1E88	0x05002000  	?lstr31_Optique+0
0x1E8C	0x05342000  	?lstr32_Optique+0
0x1E90	0x05372000  	?lstr33_Optique+0
0x1E94	0x05682000  	?lstr34_Optique+0
; end of _InitVCNL4020_Periodic2
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x2B0C	0xB081    SUB	SP, SP, #4
0x2B0E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2B12	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2B14	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2B16	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B18	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x2B1A	0xF64B3080  MOVW	R0, #48000
0x2B1E	0x4281    CMP	R1, R0
0x2B20	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x2B22	0x4846    LDR	R0, [PC, #280]
0x2B24	0x6800    LDR	R0, [R0, #0]
0x2B26	0xF0400102  ORR	R1, R0, #2
0x2B2A	0x4844    LDR	R0, [PC, #272]
0x2B2C	0x6001    STR	R1, [R0, #0]
0x2B2E	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B30	0xF64550C0  MOVW	R0, #24000
0x2B34	0x4281    CMP	R1, R0
0x2B36	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x2B38	0x4840    LDR	R0, [PC, #256]
0x2B3A	0x6800    LDR	R0, [R0, #0]
0x2B3C	0xF0400101  ORR	R1, R0, #1
0x2B40	0x483E    LDR	R0, [PC, #248]
0x2B42	0x6001    STR	R1, [R0, #0]
0x2B44	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x2B46	0x483D    LDR	R0, [PC, #244]
0x2B48	0x6801    LDR	R1, [R0, #0]
0x2B4A	0xF06F0007  MVN	R0, #7
0x2B4E	0x4001    ANDS	R1, R0
0x2B50	0x483A    LDR	R0, [PC, #232]
0x2B52	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x2B54	0xF7FFFB24  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x2B58	0x4839    LDR	R0, [PC, #228]
0x2B5A	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x2B5C	0x4839    LDR	R0, [PC, #228]
0x2B5E	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x2B60	0x4839    LDR	R0, [PC, #228]
0x2B62	0xEA020100  AND	R1, R2, R0, LSL #0
0x2B66	0x4839    LDR	R0, [PC, #228]
0x2B68	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x2B6A	0xF0020001  AND	R0, R2, #1
0x2B6E	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2B70	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2B72	0x4836    LDR	R0, [PC, #216]
0x2B74	0x6800    LDR	R0, [R0, #0]
0x2B76	0xF0000002  AND	R0, R0, #2
0x2B7A	0x2800    CMP	R0, #0
0x2B7C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x2B7E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2B80	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x2B82	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2B84	0xF4023080  AND	R0, R2, #65536
0x2B88	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2B8A	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2B8C	0x482F    LDR	R0, [PC, #188]
0x2B8E	0x6800    LDR	R0, [R0, #0]
0x2B90	0xF4003000  AND	R0, R0, #131072
0x2B94	0x2800    CMP	R0, #0
0x2B96	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x2B98	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2B9A	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x2B9C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2B9E	0xF0025080  AND	R0, R2, #268435456
0x2BA2	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x2BA4	0x4829    LDR	R0, [PC, #164]
0x2BA6	0x6800    LDR	R0, [R0, #0]
0x2BA8	0xF0405180  ORR	R1, R0, #268435456
0x2BAC	0x4827    LDR	R0, [PC, #156]
0x2BAE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2BB0	0x4826    LDR	R0, [PC, #152]
0x2BB2	0x6800    LDR	R0, [R0, #0]
0x2BB4	0xF0005000  AND	R0, R0, #536870912
0x2BB8	0x2800    CMP	R0, #0
0x2BBA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x2BBC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2BBE	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2BC0	0xF0026080  AND	R0, R2, #67108864
0x2BC4	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x2BC6	0x4821    LDR	R0, [PC, #132]
0x2BC8	0x6800    LDR	R0, [R0, #0]
0x2BCA	0xF0406180  ORR	R1, R0, #67108864
0x2BCE	0x481F    LDR	R0, [PC, #124]
0x2BD0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2BD2	0x4611    MOV	R1, R2
0x2BD4	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2BD6	0x481D    LDR	R0, [PC, #116]
0x2BD8	0x6800    LDR	R0, [R0, #0]
0x2BDA	0xF0006000  AND	R0, R0, #134217728
0x2BDE	0x2800    CMP	R0, #0
0x2BE0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x2BE2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2BE4	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x2BE6	0x4611    MOV	R1, R2
0x2BE8	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2BEA	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2BEE	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x2BF0	0x4816    LDR	R0, [PC, #88]
0x2BF2	0x6800    LDR	R0, [R0, #0]
0x2BF4	0xF0407180  ORR	R1, R0, #16777216
0x2BF8	0x4814    LDR	R0, [PC, #80]
0x2BFA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2BFC	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x2BFE	0x4813    LDR	R0, [PC, #76]
0x2C00	0x6800    LDR	R0, [R0, #0]
0x2C02	0xF0007000  AND	R0, R0, #33554432
0x2C06	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x2C08	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x2C0A	0x460A    MOV	R2, R1
0x2C0C	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x2C0E	0x480C    LDR	R0, [PC, #48]
0x2C10	0x6800    LDR	R0, [R0, #0]
0x2C12	0xF000010C  AND	R1, R0, #12
0x2C16	0x0090    LSLS	R0, R2, #2
0x2C18	0xF000000C  AND	R0, R0, #12
0x2C1C	0x4281    CMP	R1, R0
0x2C1E	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2C20	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x2C22	0xF8DDE000  LDR	LR, [SP, #0]
0x2C26	0xB001    ADD	SP, SP, #4
0x2C28	0x4770    BX	LR
0x2C2A	0xBF00    NOP
0x2C2C	0x00810000  	#129
0x2C30	0x00000000  	#0
0x2C34	0x00000000  	#0
0x2C38	0x1F400000  	#8000
0x2C3C	0x20004002  	FLASH_ACR+0
0x2C40	0x10044002  	RCC_CFGR+0
0x2C44	0x102C4002  	RCC_CFGR2+0
0x2C48	0xFFFF000F  	#1048575
0x2C4C	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x21A0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x21A2	0x4815    LDR	R0, [PC, #84]
0x21A4	0x6800    LDR	R0, [R0, #0]
0x21A6	0xF0400101  ORR	R1, R0, #1
0x21AA	0x4813    LDR	R0, [PC, #76]
0x21AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x21AE	0x4913    LDR	R1, [PC, #76]
0x21B0	0x4813    LDR	R0, [PC, #76]
0x21B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x21B4	0x4810    LDR	R0, [PC, #64]
0x21B6	0x6801    LDR	R1, [R0, #0]
0x21B8	0x4812    LDR	R0, [PC, #72]
0x21BA	0x4001    ANDS	R1, R0
0x21BC	0x480E    LDR	R0, [PC, #56]
0x21BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x21C0	0x480D    LDR	R0, [PC, #52]
0x21C2	0x6801    LDR	R1, [R0, #0]
0x21C4	0xF46F2080  MVN	R0, #262144
0x21C8	0x4001    ANDS	R1, R0
0x21CA	0x480B    LDR	R0, [PC, #44]
0x21CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x21CE	0x480C    LDR	R0, [PC, #48]
0x21D0	0x6801    LDR	R1, [R0, #0]
0x21D2	0xF46F00FE  MVN	R0, #8323072
0x21D6	0x4001    ANDS	R1, R0
0x21D8	0x4809    LDR	R0, [PC, #36]
0x21DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x21DC	0x4806    LDR	R0, [PC, #24]
0x21DE	0x6801    LDR	R1, [R0, #0]
0x21E0	0xF06F50A0  MVN	R0, #335544320
0x21E4	0x4001    ANDS	R1, R0
0x21E6	0x4804    LDR	R0, [PC, #16]
0x21E8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x21EA	0xF04F0100  MOV	R1, #0
0x21EE	0x4806    LDR	R0, [PC, #24]
0x21F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x21F2	0xB001    ADD	SP, SP, #4
0x21F4	0x4770    BX	LR
0x21F6	0xBF00    NOP
0x21F8	0x10004002  	RCC_CR+0
0x21FC	0x0000F0FF  	#-251723776
0x2200	0x10044002  	RCC_CFGR+0
0x2204	0xFFFFFEF6  	#-17367041
0x2208	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x2A4C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x2A4E	0x4902    LDR	R1, [PC, #8]
0x2A50	0x4802    LDR	R0, [PC, #8]
0x2A52	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x2A54	0xB001    ADD	SP, SP, #4
0x2A56	0x4770    BX	LR
0x2A58	0x1F400000  	#8000
0x2A5C	0x05982000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x2A20	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x2A22	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x2A24	0xB001    ADD	SP, SP, #4
0x2A26	0x4770    BX	LR
; end of ___GenExcept
0x3390	0xB500    PUSH	(R14)
0x3392	0xF8DFB014  LDR	R11, [PC, #20]
0x3396	0xF8DFA014  LDR	R10, [PC, #20]
0x339A	0xF8DFC014  LDR	R12, [PC, #20]
0x339E	0xF7FEFEF5  BL	8588
0x33A2	0xBD00    POP	(R15)
0x33A4	0x4770    BX	LR
0x33A6	0xBF00    NOP
0x33A8	0x00002000  	#536870912
0x33AC	0x057B2000  	#536872315
0x33B0	0x2C500000  	#11344
0x3410	0xB500    PUSH	(R14)
0x3412	0xF8DFB010  LDR	R11, [PC, #16]
0x3416	0xF8DFA010  LDR	R10, [PC, #16]
0x341A	0xF7FFFAC7  BL	10668
0x341E	0xBD00    POP	(R15)
0x3420	0x4770    BX	LR
0x3422	0xBF00    NOP
0x3424	0x00002000  	#536870912
0x3428	0x05B82000  	#536872376
_EXTI1_IRQHandler:
;Optique.c, 42 :: 		void EXTI1_IRQHandler() iv IVT_INT_EXTI1 ics ICS_AUTO
0x2A28	0xB4F0    PUSH	(R4, R5, R6, R7)
0x2A2A	0xB081    SUB	SP, SP, #4
0x2A2C	0xF8CDE000  STR	LR, [SP, #0]
;Optique.c, 44 :: 		while (1)
L_EXTI1_IRQHandler0:
;Optique.c, 46 :: 		PrintString ("interrupt ");
0x2A30	0x4805    LDR	R0, [PC, #20]
0x2A32	0xF7FFFFE5  BL	_PrintString+0
;Optique.c, 47 :: 		Delay_100ms();
0x2A36	0xF7FFFFD7  BL	_Delay_100ms+0
;Optique.c, 48 :: 		}
0x2A3A	0xE7F9    B	L_EXTI1_IRQHandler0
;Optique.c, 49 :: 		}
L_end_EXTI1_IRQHandler:
0x2A3C	0xF8DDE000  LDR	LR, [SP, #0]
0x2A40	0xB001    ADD	SP, SP, #4
0x2A42	0xBCF0    POP	(R4, R5, R6, R7)
0x2A44	0x4770    BX	LR
0x2A46	0xBF00    NOP
0x2A48	0x05702000  	?lstr1_Optique+0
; end of _EXTI1_IRQHandler
;Optique.c,0 :: ?ICS?lstr2_Optique [26]
0x2C50	0x21212121 ;?ICS?lstr2_Optique+0
0x2C54	0x20212121 ;?ICS?lstr2_Optique+4
0x2C58	0x656D6974 ;?ICS?lstr2_Optique+8
0x2C5C	0x74756F2D ;?ICS?lstr2_Optique+12
0x2C60	0x21212120 ;?ICS?lstr2_Optique+16
0x2C64	0x21212121 ;?ICS?lstr2_Optique+20
0x2C68	0x0021 ;?ICS?lstr2_Optique+24
; end of ?ICS?lstr2_Optique
;Optique.c,0 :: ?ICS?lstr66_Optique [30]
0x2C6A	0x2D2D2D2D ;?ICS?lstr66_Optique+0
0x2C6E	0x2D2D2D2D ;?ICS?lstr66_Optique+4
0x2C72	0x5345542D ;?ICS?lstr66_Optique+8
0x2C76	0x45455F54 ;?ICS?lstr66_Optique+12
0x2C7A	0x4D4F5250 ;?ICS?lstr66_Optique+16
0x2C7E	0x2D2D2D2D ;?ICS?lstr66_Optique+20
0x2C82	0x2D2D2D2D ;?ICS?lstr66_Optique+24
0x2C86	0x002D ;?ICS?lstr66_Optique+28
; end of ?ICS?lstr66_Optique
;Optique.c,0 :: ?ICS?lstr67_Optique [2]
0x2C88	0x0020 ;?ICS?lstr67_Optique+0
; end of ?ICS?lstr67_Optique
;Optique.c,0 :: ?ICS?lstr68_Optique [2]
0x2C8A	0x0020 ;?ICS?lstr68_Optique+0
; end of ?ICS?lstr68_Optique
;Optique.c,0 :: ?ICS?lstr69_Optique [30]
0x2C8C	0x2D2D2D2D ;?ICS?lstr69_Optique+0
0x2C90	0x2D2D2D2D ;?ICS?lstr69_Optique+4
0x2C94	0x2D2D2D2D ;?ICS?lstr69_Optique+8
0x2C98	0x2D2D2D2D ;?ICS?lstr69_Optique+12
0x2C9C	0x2D2D2D2D ;?ICS?lstr69_Optique+16
0x2CA0	0x2D2D2D2D ;?ICS?lstr69_Optique+20
0x2CA4	0x2D2D2D2D ;?ICS?lstr69_Optique+24
0x2CA8	0x002D ;?ICS?lstr69_Optique+28
; end of ?ICS?lstr69_Optique
;Optique.c,0 :: ?ICS?lstr58_Optique [32]
0x2CAA	0x2D2D2D2D ;?ICS?lstr58_Optique+0
0x2CAE	0x2D2D2D2D ;?ICS?lstr58_Optique+4
0x2CB2	0x7265732D ;?ICS?lstr58_Optique+8
0x2CB6	0x5F6C6169 ;?ICS?lstr58_Optique+12
0x2CBA	0x626D756E ;?ICS?lstr58_Optique+16
0x2CBE	0x2D2D7265 ;?ICS?lstr58_Optique+20
0x2CC2	0x2D2D2D2D ;?ICS?lstr58_Optique+24
0x2CC6	0x002D2D2D ;?ICS?lstr58_Optique+28
; end of ?ICS?lstr58_Optique
;Optique.c,0 :: ?ICS?lstr59_Optique [2]
0x2CCA	0x0020 ;?ICS?lstr59_Optique+0
; end of ?ICS?lstr59_Optique
;Optique.c,0 :: ?ICS?lstr60_Optique [2]
0x2CCC	0x0020 ;?ICS?lstr60_Optique+0
; end of ?ICS?lstr60_Optique
;Optique.c,0 :: ?ICS?lstr61_Optique [2]
0x2CCE	0x0020 ;?ICS?lstr61_Optique+0
; end of ?ICS?lstr61_Optique
;Optique.c,0 :: ?ICS?lstr62_Optique [2]
0x2CD0	0x0020 ;?ICS?lstr62_Optique+0
; end of ?ICS?lstr62_Optique
;Optique.c,0 :: ?ICS?lstr63_Optique [2]
0x2CD2	0x0020 ;?ICS?lstr63_Optique+0
; end of ?ICS?lstr63_Optique
;Optique.c,0 :: ?ICS?lstr64_Optique [2]
0x2CD4	0x0020 ;?ICS?lstr64_Optique+0
; end of ?ICS?lstr64_Optique
;Optique.c,0 :: ?ICS?lstr65_Optique [2]
0x2CD6	0x000A ;?ICS?lstr65_Optique+0
; end of ?ICS?lstr65_Optique
;,0 :: _initBlock_13 [18]
; Containing: ?ICS?lstr4_Optique [13]
;             ?ICS_MCP_OE [5]
0x2CD8	0x646E6F63 ;_initBlock_13+0 : ?ICS?lstr4_Optique at 0x2CD8
0x2CDC	0x6F697469 ;_initBlock_13+4
0x2CE0	0x315F206E ;_initBlock_13+8
0x2CE4	0xDFF7FD00 ;_initBlock_13+12 : ?ICS_MCP_OE at 0x2CE5
0x2CE8	0x007F ;_initBlock_13+16
; end of _initBlock_13
;,0 :: _initBlock_14 [20]
; Containing: ?ICS?lstr5_Optique [13]
;             ?ICS?lstr6_Optique [7]
0x2CEA	0x646E6F63 ;_initBlock_14+0 : ?ICS?lstr5_Optique at 0x2CEA
0x2CEE	0x6F697469 ;_initBlock_14+4
0x2CF2	0x325F206E ;_initBlock_14+8
0x2CF6	0x73616300 ;_initBlock_14+12 : ?ICS?lstr6_Optique at 0x2CF7
0x2CFA	0x00305F65 ;_initBlock_14+16
; end of _initBlock_14
;,0 :: _initBlock_15 [14]
; Containing: ?ICS?lstr7_Optique [7]
;             ?ICS?lstr8_Optique [7]
0x2CFE	0x65736163 ;_initBlock_15+0 : ?ICS?lstr7_Optique at 0x2CFE
0x2D02	0x6300315F ;_initBlock_15+4 : ?ICS?lstr8_Optique at 0x2D05
0x2D06	0x5F657361 ;_initBlock_15+8
0x2D0A	0x0032 ;_initBlock_15+12
; end of _initBlock_15
;,0 :: _initBlock_16 [44]
; Containing: ?ICS?lstr9_Optique [7]
;             ?ICS?lstr10_Optique [10]
;             ?ICS?lstr3_Optique [27]
0x2D0C	0x65736163 ;_initBlock_16+0 : ?ICS?lstr9_Optique at 0x2D0C
0x2D10	0x4500335F ;_initBlock_16+4 : ?ICS?lstr10_Optique at 0x2D13
0x2D14	0x726F7272 ;_initBlock_16+8
0x2D18	0x312E3120 ;_initBlock_16+12
0x2D1C	0x2D2D2D00 ;_initBlock_16+16 : ?ICS?lstr3_Optique at 0x2D1D
0x2D20	0x2D2D2D2D ;_initBlock_16+20
0x2D24	0x6E692D2D ;_initBlock_16+24
0x2D28	0x63207469 ;_initBlock_16+28
0x2D2C	0x2D2D6E61 ;_initBlock_16+32
0x2D30	0x2D2D2D2D ;_initBlock_16+36
0x2D34	0x002D2D2D ;_initBlock_16+40
; end of _initBlock_16
;Optique.c,0 :: ?ICS?lstr71_Optique [50]
0x2D38	0x2D2D2D0A ;?ICS?lstr71_Optique+0
0x2D3C	0x2D2D2D2D ;?ICS?lstr71_Optique+4
0x2D40	0x2D2D2D2D ;?ICS?lstr71_Optique+8
0x2D44	0x2D2D2D2D ;?ICS?lstr71_Optique+12
0x2D48	0x48432D2D ;?ICS?lstr71_Optique+16
0x2D4C	0x454E4E41 ;?ICS?lstr71_Optique+20
0x2D50	0x2D2D2D4C ;?ICS?lstr71_Optique+24
0x2D54	0x2D2D2D2D ;?ICS?lstr71_Optique+28
0x2D58	0x2D2D2D2D ;?ICS?lstr71_Optique+32
0x2D5C	0x2D2D2D2D ;?ICS?lstr71_Optique+36
0x2D60	0x2D2D2D2D ;?ICS?lstr71_Optique+40
0x2D64	0x3A202D2D ;?ICS?lstr71_Optique+44
0x2D68	0x0020 ;?ICS?lstr71_Optique+48
; end of ?ICS?lstr71_Optique
;,0 :: _initBlock_18 [50]
; Containing: ?ICS?lstr72_Optique [3]
;             ?ICS?lstr73_Optique [47]
0x2D6A	0x0A000A0A ;_initBlock_18+0 : ?ICS?lstr72_Optique at 0x2D6A : ?ICS?lstr73_Optique at 0x2D6D
0x2D6E	0x2D2D2D2D ;_initBlock_18+4
0x2D72	0x2D2D2D2D ;_initBlock_18+8
0x2D76	0x2D2D2D2D ;_initBlock_18+12
0x2D7A	0x2D2D2D2D ;_initBlock_18+16
0x2D7E	0x4E41422D ;_initBlock_18+20
0x2D82	0x2D2D2D44 ;_initBlock_18+24
0x2D86	0x2D2D2D2D ;_initBlock_18+28
0x2D8A	0x2D2D2D2D ;_initBlock_18+32
0x2D8E	0x2D2D2D2D ;_initBlock_18+36
0x2D92	0x2D2D2D2D ;_initBlock_18+40
0x2D96	0x3A202D2D ;_initBlock_18+44
0x2D9A	0x0020 ;_initBlock_18+48
; end of _initBlock_18
;,0 :: _initBlock_19 [120]
; Containing: ?ICS?lstr74_Optique [3]
;             ?ICS?lstr75_Optique [52]
;             ?ICS?lstr76_Optique [65]
0x2D9C	0x0A000A0A ;_initBlock_19+0 : ?ICS?lstr74_Optique at 0x2D9C : ?ICS?lstr75_Optique at 0x2D9F
0x2DA0	0x2D2D2D2D ;_initBlock_19+4
0x2DA4	0x2D2D2D2D ;_initBlock_19+8
0x2DA8	0x2D2D2D2D ;_initBlock_19+12
0x2DAC	0x2D2D2D2D ;_initBlock_19+16
0x2DB0	0x4B43412D ;_initBlock_19+20
0x2DB4	0x312E3120 ;_initBlock_19+24
0x2DB8	0x2D2D312E ;_initBlock_19+28
0x2DBC	0x2D2D2D2D ;_initBlock_19+32
0x2DC0	0x2D2D2D2D ;_initBlock_19+36
0x2DC4	0x2D2D2D2D ;_initBlock_19+40
0x2DC8	0x2D2D2D2D ;_initBlock_19+44
0x2DCC	0x202D2D2D ;_initBlock_19+48
0x2DD0	0x0A00203A ;_initBlock_19+52 : ?ICS?lstr76_Optique at 0x2DD3
0x2DD4	0x2D2D2D2D ;_initBlock_19+56
0x2DD8	0x2D2D2D2D ;_initBlock_19+60
0x2DDC	0x2D2D2D2D ;_initBlock_19+64
0x2DE0	0x2D2D2D2D ;_initBlock_19+68
0x2DE4	0x656C632D ;_initBlock_19+72
0x2DE8	0x49207261 ;_initBlock_19+76
0x2DEC	0x7265746E ;_initBlock_19+80
0x2DF0	0x74707572 ;_initBlock_19+84
0x2DF4	0x61745320 ;_initBlock_19+88
0x2DF8	0x2D737574 ;_initBlock_19+92
0x2DFC	0x2D2D2D2D ;_initBlock_19+96
0x2E00	0x2D2D2D2D ;_initBlock_19+100
0x2E04	0x2D2D2D2D ;_initBlock_19+104
0x2E08	0x2D2D2D2D ;_initBlock_19+108
0x2E0C	0x2D2D2D2D ;_initBlock_19+112
0x2E10	0x00203A20 ;_initBlock_19+116
; end of _initBlock_19
;Optique.c,0 :: ?ICS?lstr77_Optique [52]
0x2E14	0x2D2D2D0A ;?ICS?lstr77_Optique+0
0x2E18	0x2D2D2D2D ;?ICS?lstr77_Optique+4
0x2E1C	0x2D2D2D2D ;?ICS?lstr77_Optique+8
0x2E20	0x2D2D2D2D ;?ICS?lstr77_Optique+12
0x2E24	0x43412D2D ;?ICS?lstr77_Optique+16
0x2E28	0x2E31204B ;?ICS?lstr77_Optique+20
0x2E2C	0x2D322E31 ;?ICS?lstr77_Optique+24
0x2E30	0x2D2D2D2D ;?ICS?lstr77_Optique+28
0x2E34	0x2D2D2D2D ;?ICS?lstr77_Optique+32
0x2E38	0x2D2D2D2D ;?ICS?lstr77_Optique+36
0x2E3C	0x2D2D2D2D ;?ICS?lstr77_Optique+40
0x2E40	0x2D2D2D2D ;?ICS?lstr77_Optique+44
0x2E44	0x00203A20 ;?ICS?lstr77_Optique+48
; end of ?ICS?lstr77_Optique
;,0 :: _initBlock_21 [134]
; Containing: ?ICS?lstr78_Optique [65]
;             ?ICS?lstr79_Optique [52]
;             ?ICS?lstr80_Optique [2]
;             ?ICS?lstr81_Optique [10]
;             ?ICS?lstr82_Optique [2]
;             ?ICS?lstr83_Optique [3]
0x2E48	0x2D2D2D0A ;_initBlock_21+0 : ?ICS?lstr78_Optique at 0x2E48
0x2E4C	0x2D2D2D2D ;_initBlock_21+4
0x2E50	0x2D2D2D2D ;_initBlock_21+8
0x2E54	0x2D2D2D2D ;_initBlock_21+12
0x2E58	0x6C632D2D ;_initBlock_21+16
0x2E5C	0x20726165 ;_initBlock_21+20
0x2E60	0x65746E49 ;_initBlock_21+24
0x2E64	0x70757272 ;_initBlock_21+28
0x2E68	0x74532074 ;_initBlock_21+32
0x2E6C	0x73757461 ;_initBlock_21+36
0x2E70	0x2D2D2D2D ;_initBlock_21+40
0x2E74	0x2D2D2D2D ;_initBlock_21+44
0x2E78	0x2D2D2D2D ;_initBlock_21+48
0x2E7C	0x2D2D2D2D ;_initBlock_21+52
0x2E80	0x2D2D2D2D ;_initBlock_21+56
0x2E84	0x203A202D ;_initBlock_21+60
0x2E88	0x2D2D0A00 ;_initBlock_21+64 : ?ICS?lstr79_Optique at 0x2E89
0x2E8C	0x2D2D2D2D ;_initBlock_21+68
0x2E90	0x2D2D2D2D ;_initBlock_21+72
0x2E94	0x2D2D2D2D ;_initBlock_21+76
0x2E98	0x412D2D2D ;_initBlock_21+80
0x2E9C	0x31204B43 ;_initBlock_21+84
0x2EA0	0x332E312E ;_initBlock_21+88
0x2EA4	0x2D2D2D2D ;_initBlock_21+92
0x2EA8	0x2D2D2D2D ;_initBlock_21+96
0x2EAC	0x2D2D2D2D ;_initBlock_21+100
0x2EB0	0x2D2D2D2D ;_initBlock_21+104
0x2EB4	0x2D2D2D2D ;_initBlock_21+108
0x2EB8	0x203A202D ;_initBlock_21+112
0x2EBC	0x52000A00 ;_initBlock_21+116 : ?ICS?lstr80_Optique at 0x2EBD : ?ICS?lstr81_Optique at 0x2EBF
0x2EC0	0x4C555345 ;_initBlock_21+120
0x2EC4	0x203A2054 ;_initBlock_21+124
0x2EC8	0x0A002000 ;_initBlock_21+128 : ?ICS?lstr82_Optique at 0x2EC9 : ?ICS?lstr83_Optique at 0x2ECB
0x2ECC	0x000A ;_initBlock_21+132
; end of _initBlock_21
;Optique.c,0 :: ?ICS?lstr84_Optique [12]
0x2ECE	0x74530A0A ;?ICS?lstr84_Optique+0
0x2ED2	0x73757461 ;?ICS?lstr84_Optique+4
0x2ED6	0x00203A20 ;?ICS?lstr84_Optique+8
; end of ?ICS?lstr84_Optique
;,0 :: _initBlock_23 [88]
; Containing: ?ICS?lstr85_Optique [3]
;             ?ICS?lstr86_Optique [52]
;             ?ICS?lstr39_Optique [10]
;             ?ICS?lstr40_Optique [20]
;             ?ICS?lstr41_Optique [3]
0x2EDA	0x0A000A0A ;_initBlock_23+0 : ?ICS?lstr85_Optique at 0x2EDA : ?ICS?lstr86_Optique at 0x2EDD
0x2EDE	0x2D2D2D2D ;_initBlock_23+4
0x2EE2	0x2D2D2D2D ;_initBlock_23+8
0x2EE6	0x2D2D2D2D ;_initBlock_23+12
0x2EEA	0x2D2D2D2D ;_initBlock_23+16
0x2EEE	0x4B43412D ;_initBlock_23+20
0x2EF2	0x312E3120 ;_initBlock_23+24
0x2EF6	0x2D2D322E ;_initBlock_23+28
0x2EFA	0x2D2D2D2D ;_initBlock_23+32
0x2EFE	0x2D2D2D2D ;_initBlock_23+36
0x2F02	0x2D2D2D2D ;_initBlock_23+40
0x2F06	0x2D2D2D2D ;_initBlock_23+44
0x2F0A	0x202D2D2D ;_initBlock_23+48
0x2F0E	0x6100203A ;_initBlock_23+52 : ?ICS?lstr39_Optique at 0x2F11
0x2F12	0x73657264 ;_initBlock_23+56
0x2F16	0x203A2073 ;_initBlock_23+60
0x2F1A	0x41435000 ;_initBlock_23+64 : ?ICS?lstr40_Optique at 0x2F1B
0x2F1E	0x34343539 ;_initBlock_23+68
0x2F22	0x68635F41 ;_initBlock_23+72
0x2F26	0x656E6E61 ;_initBlock_23+76
0x2F2A	0x203A206C ;_initBlock_23+80
0x2F2E	0x00200A00 ;_initBlock_23+84 : ?ICS?lstr41_Optique at 0x2F2F
; end of _initBlock_23
;,0 :: _initBlock_24 [56]
; Containing: ?ICS?lstr42_Optique [3]
;             ?ICS?lstr43_Optique [53]
0x2F32	0x0A00200A ;_initBlock_24+0 : ?ICS?lstr42_Optique at 0x2F32 : ?ICS?lstr43_Optique at 0x2F35
0x2F36	0x2D2D2D2D ;_initBlock_24+4
0x2F3A	0x2D2D2D2D ;_initBlock_24+8
0x2F3E	0x2D2D2D2D ;_initBlock_24+12
0x2F42	0x2D2D2D2D ;_initBlock_24+16
0x2F46	0x4749482D ;_initBlock_24+20
0x2F4A	0x48545F48 ;_initBlock_24+24
0x2F4E	0x2D534552 ;_initBlock_24+28
0x2F52	0x2D2D2D2D ;_initBlock_24+32
0x2F56	0x2D2D2D2D ;_initBlock_24+36
0x2F5A	0x2D2D2D2D ;_initBlock_24+40
0x2F5E	0x2D2D2D2D ;_initBlock_24+44
0x2F62	0x2D2D2D2D ;_initBlock_24+48
0x2F66	0x00203A20 ;_initBlock_24+52
; end of _initBlock_24
;,0 :: _initBlock_25 [58]
; Containing: ?ICS?lstr44_Optique [3]
;             ?ICS?lstr45_Optique [52]
;             ?ICS?lstr46_Optique [3]
0x2F6A	0x0A000A0A ;_initBlock_25+0 : ?ICS?lstr44_Optique at 0x2F6A : ?ICS?lstr45_Optique at 0x2F6D
0x2F6E	0x2D2D2D2D ;_initBlock_25+4
0x2F72	0x2D2D2D2D ;_initBlock_25+8
0x2F76	0x2D2D2D2D ;_initBlock_25+12
0x2F7A	0x2D2D2D2D ;_initBlock_25+16
0x2F7E	0x574F4C2D ;_initBlock_25+20
0x2F82	0x5248545F ;_initBlock_25+24
0x2F86	0x2D2D5345 ;_initBlock_25+28
0x2F8A	0x2D2D2D2D ;_initBlock_25+32
0x2F8E	0x2D2D2D2D ;_initBlock_25+36
0x2F92	0x2D2D2D2D ;_initBlock_25+40
0x2F96	0x2D2D2D2D ;_initBlock_25+44
0x2F9A	0x202D2D2D ;_initBlock_25+48
0x2F9E	0x0A00203A ;_initBlock_25+52 : ?ICS?lstr46_Optique at 0x2FA1
0x2FA2	0x000A ;_initBlock_25+56
; end of _initBlock_25
;,0 :: _initBlock_26 [42]
; Containing: ?ICS?lstr47_Optique [25]
;             ?ICS?lstr48_Optique [2]
;             ?ICS?lstr49_Optique [10]
;             ?ICS?lstr50_Optique [2]
;             ?ICS?lstr51_Optique [3]
0x2FA4	0x656C630A ;_initBlock_26+0 : ?ICS?lstr47_Optique at 0x2FA4
0x2FA8	0x49207261 ;_initBlock_26+4
0x2FAC	0x7265746E ;_initBlock_26+8
0x2FB0	0x74707572 ;_initBlock_26+12
0x2FB4	0x61745320 ;_initBlock_26+16
0x2FB8	0x0A737574 ;_initBlock_26+20
0x2FBC	0x52000A00 ;_initBlock_26+24 : ?ICS?lstr48_Optique at 0x2FBD : ?ICS?lstr49_Optique at 0x2FBF
0x2FC0	0x4C555345 ;_initBlock_26+28
0x2FC4	0x203A2054 ;_initBlock_26+32
0x2FC8	0x0A002000 ;_initBlock_26+36 : ?ICS?lstr50_Optique at 0x2FC9 : ?ICS?lstr51_Optique at 0x2FCB
0x2FCC	0x000A ;_initBlock_26+40
; end of _initBlock_26
;Optique.c,0 :: ?ICS?lstr52_Optique [12]
0x2FCE	0x74530A0A ;?ICS?lstr52_Optique+0
0x2FD2	0x73757461 ;?ICS?lstr52_Optique+4
0x2FD6	0x00203A20 ;?ICS?lstr52_Optique+8
; end of ?ICS?lstr52_Optique
;,0 :: _initBlock_28 [58]
; Containing: ?ICS?lstr53_Optique [3]
;             ?ICS?lstr54_Optique [52]
;             ?ICS?lstr55_Optique [3]
0x2FDA	0x0A000A0A ;_initBlock_28+0 : ?ICS?lstr53_Optique at 0x2FDA : ?ICS?lstr54_Optique at 0x2FDD
0x2FDE	0x2D2D2D2D ;_initBlock_28+4
0x2FE2	0x2D2D2D2D ;_initBlock_28+8
0x2FE6	0x2D2D2D2D ;_initBlock_28+12
0x2FEA	0x2D2D2D2D ;_initBlock_28+16
0x2FEE	0x4148432D ;_initBlock_28+20
0x2FF2	0x4C454E4E ;_initBlock_28+24
0x2FF6	0x2D2D315F ;_initBlock_28+28
0x2FFA	0x2D2D2D2D ;_initBlock_28+32
0x2FFE	0x2D2D2D2D ;_initBlock_28+36
0x3002	0x2D2D2D2D ;_initBlock_28+40
0x3006	0x2D2D2D2D ;_initBlock_28+44
0x300A	0x202D2D2D ;_initBlock_28+48
0x300E	0x0A00203A ;_initBlock_28+52 : ?ICS?lstr55_Optique at 0x3011
0x3012	0x000A ;_initBlock_28+56
; end of _initBlock_28
;,0 :: _initBlock_29 [52]
; Containing: ?ICS?lstr56_Optique [49]
;             ?ICS?lstr57_Optique [3]
0x3014	0x2D2D2D0A ;_initBlock_29+0 : ?ICS?lstr56_Optique at 0x3014
0x3018	0x2D2D2D2D ;_initBlock_29+4
0x301C	0x2D2D2D2D ;_initBlock_29+8
0x3020	0x2D2D2D2D ;_initBlock_29+12
0x3024	0x41422D2D ;_initBlock_29+16
0x3028	0x315F444E ;_initBlock_29+20
0x302C	0x2D2D2D2D ;_initBlock_29+24
0x3030	0x2D2D2D2D ;_initBlock_29+28
0x3034	0x2D2D2D2D ;_initBlock_29+32
0x3038	0x2D2D2D2D ;_initBlock_29+36
0x303C	0x2D2D2D2D ;_initBlock_29+40
0x3040	0x203A202D ;_initBlock_29+44
0x3044	0x000A0A00 ;_initBlock_29+48 : ?ICS?lstr57_Optique at 0x3045
; end of _initBlock_29
;Optique.c,0 :: ?ICS?lstr70_Optique [56]
0x3048	0x676F7250 ;?ICS?lstr70_Optique+0
0x304C	0x6D6D6172 ;?ICS?lstr70_Optique+4
0x3050	0x2E332065 ;?ICS?lstr70_Optique+8
0x3054	0x2D322E31 ;?ICS?lstr70_Optique+12
0x3058	0x7465442D ;?ICS?lstr70_Optique+16
0x305C	0x69746365 ;?ICS?lstr70_Optique+20
0x3060	0x4F206E6F ;?ICS?lstr70_Optique+24
0x3064	0x71697470 ;?ICS?lstr70_Optique+28
0x3068	0x2D2D6575 ;?ICS?lstr70_Optique+32
0x306C	0x6963734F ;?ICS?lstr70_Optique+36
0x3070	0x74616C6C ;?ICS?lstr70_Optique+40
0x3074	0x20727565 ;?ICS?lstr70_Optique+44
0x3078	0x4D38203A ;?ICS?lstr70_Optique+48
0x307C	0x00207A68 ;?ICS?lstr70_Optique+52
; end of ?ICS?lstr70_Optique
;Optique.c,0 :: ?ICS_bands [2]
0x3080	0x0000 ;?ICS_bands+0
; end of ?ICS_bands
;Optique.c,0 :: ?ICS_compteur [2]
0x3082	0x0001 ;?ICS_compteur+0
; end of ?ICS_compteur
;Optique.c,0 :: ?ICS?lstr16_Optique [10]
0x3084	0x65726461 ;?ICS?lstr16_Optique+0
0x3088	0x3A207373 ;?ICS?lstr16_Optique+4
0x308C	0x0020 ;?ICS?lstr16_Optique+8
; end of ?ICS?lstr16_Optique
;Optique.c,0 :: ?ICS?lstr17_Optique [20]
0x308E	0x39414350 ;?ICS?lstr17_Optique+0
0x3092	0x41343435 ;?ICS?lstr17_Optique+4
0x3096	0x6168635F ;?ICS?lstr17_Optique+8
0x309A	0x6C656E6E ;?ICS?lstr17_Optique+12
0x309E	0x00203A20 ;?ICS?lstr17_Optique+16
; end of ?ICS?lstr17_Optique
;,0 :: _initBlock_35 [6]
; Containing: ?ICS?lstr18_Optique [3]
;             ?ICS?lstr19_Optique [3]
0x30A2	0x0A00200A ;_initBlock_35+0 : ?ICS?lstr18_Optique at 0x30A2 : ?ICS?lstr19_Optique at 0x30A5
0x30A6	0x0020 ;_initBlock_35+4
; end of _initBlock_35
;,0 :: _initBlock_36 [56]
; Containing: ?ICS?lstr20_Optique [53]
;             ?ICS?lstr21_Optique [3]
0x30A8	0x2D2D2D0A ;_initBlock_36+0 : ?ICS?lstr20_Optique at 0x30A8
0x30AC	0x2D2D2D2D ;_initBlock_36+4
0x30B0	0x2D2D2D2D ;_initBlock_36+8
0x30B4	0x2D2D2D2D ;_initBlock_36+12
0x30B8	0x49482D2D ;_initBlock_36+16
0x30BC	0x545F4847 ;_initBlock_36+20
0x30C0	0x53455248 ;_initBlock_36+24
0x30C4	0x2D2D2D2D ;_initBlock_36+28
0x30C8	0x2D2D2D2D ;_initBlock_36+32
0x30CC	0x2D2D2D2D ;_initBlock_36+36
0x30D0	0x2D2D2D2D ;_initBlock_36+40
0x30D4	0x2D2D2D2D ;_initBlock_36+44
0x30D8	0x203A202D ;_initBlock_36+48
0x30DC	0x000A0A00 ;_initBlock_36+52 : ?ICS?lstr21_Optique at 0x30DD
; end of _initBlock_36
;Optique.c,0 :: ?ICS?lstr22_Optique [52]
0x30E0	0x2D2D2D0A ;?ICS?lstr22_Optique+0
0x30E4	0x2D2D2D2D ;?ICS?lstr22_Optique+4
0x30E8	0x2D2D2D2D ;?ICS?lstr22_Optique+8
0x30EC	0x2D2D2D2D ;?ICS?lstr22_Optique+12
0x30F0	0x4F4C2D2D ;?ICS?lstr22_Optique+16
0x30F4	0x48545F57 ;?ICS?lstr22_Optique+20
0x30F8	0x2D534552 ;?ICS?lstr22_Optique+24
0x30FC	0x2D2D2D2D ;?ICS?lstr22_Optique+28
0x3100	0x2D2D2D2D ;?ICS?lstr22_Optique+32
0x3104	0x2D2D2D2D ;?ICS?lstr22_Optique+36
0x3108	0x2D2D2D2D ;?ICS?lstr22_Optique+40
0x310C	0x2D2D2D2D ;?ICS?lstr22_Optique+44
0x3110	0x00203A20 ;?ICS?lstr22_Optique+48
; end of ?ICS?lstr22_Optique
;,0 :: _initBlock_38 [28]
; Containing: ?ICS?lstr23_Optique [3]
;             ?ICS?lstr24_Optique [25]
0x3114	0x0A000A0A ;_initBlock_38+0 : ?ICS?lstr23_Optique at 0x3114 : ?ICS?lstr24_Optique at 0x3117
0x3118	0x61656C63 ;_initBlock_38+4
0x311C	0x6E492072 ;_initBlock_38+8
0x3120	0x72726574 ;_initBlock_38+12
0x3124	0x20747075 ;_initBlock_38+16
0x3128	0x74617453 ;_initBlock_38+20
0x312C	0x000A7375 ;_initBlock_38+24
; end of _initBlock_38
;Optique.c,0 :: ?ICS?lstr25_Optique [2]
0x3130	0x000A ;?ICS?lstr25_Optique+0
; end of ?ICS?lstr25_Optique
;Optique.c,0 :: ?ICS?lstr26_Optique [10]
0x3132	0x55534552 ;?ICS?lstr26_Optique+0
0x3136	0x3A20544C ;?ICS?lstr26_Optique+4
0x313A	0x0020 ;?ICS?lstr26_Optique+8
; end of ?ICS?lstr26_Optique
;Optique.c,0 :: ?ICS?lstr27_Optique [2]
0x313C	0x0020 ;?ICS?lstr27_Optique+0
; end of ?ICS?lstr27_Optique
;,0 :: _initBlock_42 [18]
; Containing: ?ICS?lstr28_Optique [3]
;             ?ICS?lstr29_Optique [12]
;             ?ICS?lstr30_Optique [3]
0x313E	0x0A000A0A ;_initBlock_42+0 : ?ICS?lstr28_Optique at 0x313E : ?ICS?lstr29_Optique at 0x3141
0x3142	0x6174530A ;_initBlock_42+4
0x3146	0x20737574 ;_initBlock_42+8
0x314A	0x0A00203A ;_initBlock_42+12 : ?ICS?lstr30_Optique at 0x314D
0x314E	0x000A ;_initBlock_42+16
; end of _initBlock_42
;Optique.c,0 :: ?ICS?lstr31_Optique [52]
0x3150	0x2D2D2D0A ;?ICS?lstr31_Optique+0
0x3154	0x2D2D2D2D ;?ICS?lstr31_Optique+4
0x3158	0x2D2D2D2D ;?ICS?lstr31_Optique+8
0x315C	0x2D2D2D2D ;?ICS?lstr31_Optique+12
0x3160	0x48432D2D ;?ICS?lstr31_Optique+16
0x3164	0x454E4E41 ;?ICS?lstr31_Optique+20
0x3168	0x2D315F4C ;?ICS?lstr31_Optique+24
0x316C	0x2D2D2D2D ;?ICS?lstr31_Optique+28
0x3170	0x2D2D2D2D ;?ICS?lstr31_Optique+32
0x3174	0x2D2D2D2D ;?ICS?lstr31_Optique+36
0x3178	0x2D2D2D2D ;?ICS?lstr31_Optique+40
0x317C	0x2D2D2D2D ;?ICS?lstr31_Optique+44
0x3180	0x00203A20 ;?ICS?lstr31_Optique+48
; end of ?ICS?lstr31_Optique
;,0 :: _initBlock_44 [52]
; Containing: ?ICS?lstr32_Optique [3]
;             ?ICS?lstr33_Optique [49]
0x3184	0x0A000A0A ;_initBlock_44+0 : ?ICS?lstr32_Optique at 0x3184 : ?ICS?lstr33_Optique at 0x3187
0x3188	0x2D2D2D2D ;_initBlock_44+4
0x318C	0x2D2D2D2D ;_initBlock_44+8
0x3190	0x2D2D2D2D ;_initBlock_44+12
0x3194	0x2D2D2D2D ;_initBlock_44+16
0x3198	0x4E41422D ;_initBlock_44+20
0x319C	0x2D315F44 ;_initBlock_44+24
0x31A0	0x2D2D2D2D ;_initBlock_44+28
0x31A4	0x2D2D2D2D ;_initBlock_44+32
0x31A8	0x2D2D2D2D ;_initBlock_44+36
0x31AC	0x2D2D2D2D ;_initBlock_44+40
0x31B0	0x2D2D2D2D ;_initBlock_44+44
0x31B4	0x00203A20 ;_initBlock_44+48
; end of _initBlock_44
;,0 :: _initBlock_45 [4]
; Containing: ?ICS?lstr34_Optique [3]
;             ?ICS__can_read_fmi [1]
0x31B8	0xFF000A0A ;_initBlock_45+0 : ?ICS?lstr34_Optique at 0x31B8 : ?ICS__can_read_fmi at 0x31BB
; end of _initBlock_45
;__Lib_CAN_12.c,0 :: ?ICS_INAK_TIMEOUT [4]
0x31BC	0x00002710 ;?ICS_INAK_TIMEOUT+0
; end of ?ICS_INAK_TIMEOUT
;Optique.c,0 :: ?ICS?lstr1_Optique [11]
0x31C0	0x65746E69 ;?ICS?lstr1_Optique+0
0x31C4	0x70757272 ;?ICS?lstr1_Optique+4
0x31C8	0x002074 ;?ICS?lstr1_Optique+8
; end of ?ICS?lstr1_Optique
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x31CC	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x31D0	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x31D4	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x31D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x31DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x31E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x31E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x31E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x31EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x31F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x31F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x31F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x31FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x3200	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x3204	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x3208	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x320C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x3210	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x3214	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x3218	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x321C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x3220	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x3224	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x3228	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x322C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x3230	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x3234	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x3238	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x323C	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x3240	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x3244	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x3248	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x324C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x3250	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x3254	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x3258	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x325C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x3260	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x3264	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x3268	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x326C	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x3270	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x3274	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x3278	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x327C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x3280	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x3284	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x3288	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x328C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x3290	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x3294	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x3298	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x329C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x32A0	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F10x_Defs.c,690 :: __GPIO_MODULE_I2C2_PB10_11 [108]
0x32A4	0x0000001A ;__GPIO_MODULE_I2C2_PB10_11+0
0x32A8	0x0000001B ;__GPIO_MODULE_I2C2_PB10_11+4
0x32AC	0xFFFFFFFF ;__GPIO_MODULE_I2C2_PB10_11+8
0x32B0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+12
0x32B4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+16
0x32B8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+20
0x32BC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+24
0x32C0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+28
0x32C4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+32
0x32C8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+36
0x32CC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+40
0x32D0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+44
0x32D4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+48
0x32D8	0x00000828 ;__GPIO_MODULE_I2C2_PB10_11+52
0x32DC	0x00000828 ;__GPIO_MODULE_I2C2_PB10_11+56
0x32E0	0x00000828 ;__GPIO_MODULE_I2C2_PB10_11+60
0x32E4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+64
0x32E8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+68
0x32EC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+72
0x32F0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+76
0x32F4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+80
0x32F8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+84
0x32FC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+88
0x3300	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+92
0x3304	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+96
0x3308	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+100
0x330C	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+104
; end of __GPIO_MODULE_I2C2_PB10_11
;__Lib_GPIO_32F10x_Defs.c,746 :: __GPIO_MODULE_CAN1_PB89 [108]
0x3310	0x00000018 ;__GPIO_MODULE_CAN1_PB89+0
0x3314	0x00000019 ;__GPIO_MODULE_CAN1_PB89+4
0x3318	0xFFFFFFFF ;__GPIO_MODULE_CAN1_PB89+8
0x331C	0x00000000 ;__GPIO_MODULE_CAN1_PB89+12
0x3320	0x00000000 ;__GPIO_MODULE_CAN1_PB89+16
0x3324	0x00000000 ;__GPIO_MODULE_CAN1_PB89+20
0x3328	0x00000000 ;__GPIO_MODULE_CAN1_PB89+24
0x332C	0x00000000 ;__GPIO_MODULE_CAN1_PB89+28
0x3330	0x00000000 ;__GPIO_MODULE_CAN1_PB89+32
0x3334	0x00000000 ;__GPIO_MODULE_CAN1_PB89+36
0x3338	0x00000000 ;__GPIO_MODULE_CAN1_PB89+40
0x333C	0x00000000 ;__GPIO_MODULE_CAN1_PB89+44
0x3340	0x00000000 ;__GPIO_MODULE_CAN1_PB89+48
0x3344	0x00000018 ;__GPIO_MODULE_CAN1_PB89+52
0x3348	0x00000818 ;__GPIO_MODULE_CAN1_PB89+56
0x334C	0x00000000 ;__GPIO_MODULE_CAN1_PB89+60
0x3350	0x00000000 ;__GPIO_MODULE_CAN1_PB89+64
0x3354	0x00000000 ;__GPIO_MODULE_CAN1_PB89+68
0x3358	0x00000000 ;__GPIO_MODULE_CAN1_PB89+72
0x335C	0x00000000 ;__GPIO_MODULE_CAN1_PB89+76
0x3360	0x00000000 ;__GPIO_MODULE_CAN1_PB89+80
0x3364	0x00000000 ;__GPIO_MODULE_CAN1_PB89+84
0x3368	0x00000000 ;__GPIO_MODULE_CAN1_PB89+88
0x336C	0x00000000 ;__GPIO_MODULE_CAN1_PB89+92
0x3370	0x00000000 ;__GPIO_MODULE_CAN1_PB89+96
0x3374	0x00000000 ;__GPIO_MODULE_CAN1_PB89+100
0x3378	0x081D4000 ;__GPIO_MODULE_CAN1_PB89+104
; end of __GPIO_MODULE_CAN1_PB89
;__Lib_System_105_107.c,438 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x337C	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x3380	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x3384	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x3388	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;__Lib_System_105_107.c,439 :: __Lib_System_105_107_ADCPrescTable [4]
0x338C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC      [24]    _I2Cx_Is_Idle
0x01F4      [26]    _I2Cx_Get_Status
0x0210     [500]    _GPIO_Config
0x0404      [26]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0420      [36]    _ChekXForEvent
0x0444      [42]    _CANx_MessagePending
0x0470      [30]    __Lib_UART_123_45_UARTx_Write
0x0490     [364]    _CANxInitializeAdvanced
0x05FC     [180]    _I2Cx_Write
0x06B0     [412]    _I2Cx_Init_Advanced
0x084C      [68]    _I2Cx_Start
0x0890      [12]    _Get_Fosc_kHz
0x089C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0934     [204]    _CANxSetOperationMode
0x0A00     [348]    _CANxWrite
0x0B5C     [436]    _CANxRead
0x0D10     [652]    _I2Cx_Read
0x0F9C      [28]    _I2C1_Init_Advanced
0x0FB8      [78]    _ByteToStr
0x1008      [32]    _I2C_Set_Active
0x1028      [28]    _CAN1SetOperationMode
0x1044     [296]    _CANSetFilterScale32
0x116C      [36]    _CAN1Write
0x1190      [44]    _PCA9544A_Write_Byte
0x11BC      [40]    _CAN1Read
0x11E4      [36]    _I2C1_Write
0x1208      [24]    _I2C1_Start
0x1220      [36]    _I2C1_Read
0x1244      [56]    _CAN1InitializeAdvanced
0x127C      [24]    _GPIO_Digital_Input
0x1294      [36]    _I2C2_Read
0x12B8      [28]    _GPIO_Digital_Output
0x12D4     [272]    _GPIO_Alternate_Function_Enable
0x13E4      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x1418      [28]    _I2C2_Init_Advanced
0x1434      [36]    _I2C2_Write
0x1458      [24]    _I2C2_Start
0x1470     [168]    _RCC_GetClocksFrequency
0x1518      [28]    _UART1_Write_Text
0x1534     [152]    _initCAN
0x15CC      [68]    _VCNL4020_Read_Byte
0x1610      [28]    _UART1_Write
0x162C     [192]    _Send_Can
0x16EC     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x1930      [72]    _Trame_Test
0x1978      [44]    _VCNL4020_Write_Byte
0x19A4      [94]    _close_PCA9544
0x1A04      [44]    _eeprom_Write_Byte
0x1A30      [76]    _InitI2C2
0x1A7C      [68]    _DS28CM00R_Read_Byte
0x1AC0      [30]    _PrintDecimal
0x1AE0      [96]    _InitI2C1
0x1B40      [68]    _eeprom_Read_Byte
0x1B84      [48]    _Expander_Write_Byte
0x1BB4      [44]    _PCA9956_Write_Byte
0x1BE0     [696]    _InitVCNL4020_Periodic2
0x1E98      [68]    _PCA9544A_Read_Byte
0x1EDC     [688]    _InitVCNL4020_Periodic3
0x218C      [20]    ___CC2DW
0x21A0     [108]    __Lib_System_105_107_SystemClockSetDefault
0x220C     [836]    _interrupt
0x2550      [40]    _TEST_CAN
0x2578      [44]    _setupGPIO
0x25A4     [716]    _MCP
0x2870      [80]    _TEST_EEPROM
0x28C0     [184]    _Read_serial_number
0x2978      [52]    _UART1_Init
0x29AC      [58]    ___FillZeros
0x29E8      [22]    _Delay_100ms
0x2A00      [30]    _PrintString
0x2A20       [8]    ___GenExcept
0x2A28      [36]    _EXTI1_IRQHandler
0x2A4C      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2A60     [172]    _main
0x2B0C     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [26]    ?lstr2_Optique
0x2000001A      [30]    ?lstr66_Optique
0x20000038       [2]    ?lstr67_Optique
0x2000003A       [2]    ?lstr68_Optique
0x2000003C      [30]    ?lstr69_Optique
0x2000005A      [32]    ?lstr58_Optique
0x2000007A       [2]    ?lstr59_Optique
0x2000007C       [2]    ?lstr60_Optique
0x2000007E       [2]    ?lstr61_Optique
0x20000080       [2]    ?lstr62_Optique
0x20000082       [2]    ?lstr63_Optique
0x20000084       [2]    ?lstr64_Optique
0x20000086       [2]    ?lstr65_Optique
0x20000088      [13]    ?lstr4_Optique
0x20000095       [5]    _MCP_OE
0x2000009A      [13]    ?lstr5_Optique
0x200000A7       [7]    ?lstr6_Optique
0x200000AE       [7]    ?lstr7_Optique
0x200000B5       [7]    ?lstr8_Optique
0x200000BC       [7]    ?lstr9_Optique
0x200000C3      [10]    ?lstr10_Optique
0x200000CD      [27]    ?lstr3_Optique
0x200000E8      [50]    ?lstr71_Optique
0x2000011A       [3]    ?lstr72_Optique
0x2000011D      [47]    ?lstr73_Optique
0x2000014C       [3]    ?lstr74_Optique
0x2000014F      [52]    ?lstr75_Optique
0x20000183      [65]    ?lstr76_Optique
0x200001C4      [52]    ?lstr77_Optique
0x200001F8      [65]    ?lstr78_Optique
0x20000239      [52]    ?lstr79_Optique
0x2000026D       [2]    ?lstr80_Optique
0x2000026F      [10]    ?lstr81_Optique
0x20000279       [2]    ?lstr82_Optique
0x2000027B       [3]    ?lstr83_Optique
0x2000027E      [12]    ?lstr84_Optique
0x2000028A       [3]    ?lstr85_Optique
0x2000028D      [52]    ?lstr86_Optique
0x200002C1      [10]    ?lstr39_Optique
0x200002CB      [20]    ?lstr40_Optique
0x200002DF       [3]    ?lstr41_Optique
0x200002E2       [3]    ?lstr42_Optique
0x200002E5      [53]    ?lstr43_Optique
0x2000031A       [3]    ?lstr44_Optique
0x2000031D      [52]    ?lstr45_Optique
0x20000351       [3]    ?lstr46_Optique
0x20000354      [25]    ?lstr47_Optique
0x2000036D       [2]    ?lstr48_Optique
0x2000036F      [10]    ?lstr49_Optique
0x20000379       [2]    ?lstr50_Optique
0x2000037B       [3]    ?lstr51_Optique
0x2000037E      [12]    ?lstr52_Optique
0x2000038A       [3]    ?lstr53_Optique
0x2000038D      [52]    ?lstr54_Optique
0x200003C1       [3]    ?lstr55_Optique
0x200003C4      [49]    ?lstr56_Optique
0x200003F5       [3]    ?lstr57_Optique
0x200003F8      [56]    ?lstr70_Optique
0x20000430       [2]    _bands
0x20000432       [2]    _compteur
0x20000434      [10]    ?lstr16_Optique
0x2000043E      [20]    ?lstr17_Optique
0x20000452       [3]    ?lstr18_Optique
0x20000455       [3]    ?lstr19_Optique
0x20000458      [53]    ?lstr20_Optique
0x2000048D       [3]    ?lstr21_Optique
0x20000490      [52]    ?lstr22_Optique
0x200004C4       [3]    ?lstr23_Optique
0x200004C7      [25]    ?lstr24_Optique
0x200004E0       [2]    ?lstr25_Optique
0x200004E2      [10]    ?lstr26_Optique
0x200004EC       [2]    ?lstr27_Optique
0x200004EE       [3]    ?lstr28_Optique
0x200004F1      [12]    ?lstr29_Optique
0x200004FD       [3]    ?lstr30_Optique
0x20000500      [52]    ?lstr31_Optique
0x20000534       [3]    ?lstr32_Optique
0x20000537      [49]    ?lstr33_Optique
0x20000568       [3]    ?lstr34_Optique
0x2000056B       [1]    __can_read_fmi
0x2000056C       [4]    _INAK_TIMEOUT
0x20000570      [11]    ?lstr1_Optique
0x2000057B       [8]    _RxTx_Data
0x20000583       [1]    _Can_Send_Flags
0x20000584       [1]    _compt
0x20000585       [1]    _Msg_Rcvd
0x20000586       [1]    _Rx_Data_Len
0x20000587       [1]    _Can_Rcv_Flags
0x20000588       [4]    _Rx_ID
0x2000058C       [8]    _Rx_Data
0x20000594       [4]    _Can_Init_Flags
0x20000598       [4]    ___System_CLOCK_IN_KHZ
0x2000059C       [4]    _I2C_Start_Ptr
0x200005A0       [4]    _I2C_Read_Ptr
0x200005A4       [4]    _I2C_Write_Ptr
0x200005A8       [4]    _UART_Wr_Ptr
0x200005AC       [4]    _UART_Rd_Ptr
0x200005B0       [4]    _UART_Rdy_Ptr
0x200005B4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2C50      [26]    ?ICS?lstr2_Optique
0x2C6A      [30]    ?ICS?lstr66_Optique
0x2C88       [2]    ?ICS?lstr67_Optique
0x2C8A       [2]    ?ICS?lstr68_Optique
0x2C8C      [30]    ?ICS?lstr69_Optique
0x2CAA      [32]    ?ICS?lstr58_Optique
0x2CCA       [2]    ?ICS?lstr59_Optique
0x2CCC       [2]    ?ICS?lstr60_Optique
0x2CCE       [2]    ?ICS?lstr61_Optique
0x2CD0       [2]    ?ICS?lstr62_Optique
0x2CD2       [2]    ?ICS?lstr63_Optique
0x2CD4       [2]    ?ICS?lstr64_Optique
0x2CD6       [2]    ?ICS?lstr65_Optique
0x2CD8      [13]    ?ICS?lstr4_Optique
0x2CE5       [5]    ?ICS_MCP_OE
0x2CEA      [13]    ?ICS?lstr5_Optique
0x2CF7       [7]    ?ICS?lstr6_Optique
0x2CFE       [7]    ?ICS?lstr7_Optique
0x2D05       [7]    ?ICS?lstr8_Optique
0x2D0C       [7]    ?ICS?lstr9_Optique
0x2D13      [10]    ?ICS?lstr10_Optique
0x2D1D      [27]    ?ICS?lstr3_Optique
0x2D38      [50]    ?ICS?lstr71_Optique
0x2D6A       [3]    ?ICS?lstr72_Optique
0x2D6D      [47]    ?ICS?lstr73_Optique
0x2D9C       [3]    ?ICS?lstr74_Optique
0x2D9F      [52]    ?ICS?lstr75_Optique
0x2DD3      [65]    ?ICS?lstr76_Optique
0x2E14      [52]    ?ICS?lstr77_Optique
0x2E48      [65]    ?ICS?lstr78_Optique
0x2E89      [52]    ?ICS?lstr79_Optique
0x2EBD       [2]    ?ICS?lstr80_Optique
0x2EBF      [10]    ?ICS?lstr81_Optique
0x2EC9       [2]    ?ICS?lstr82_Optique
0x2ECB       [3]    ?ICS?lstr83_Optique
0x2ECE      [12]    ?ICS?lstr84_Optique
0x2EDA       [3]    ?ICS?lstr85_Optique
0x2EDD      [52]    ?ICS?lstr86_Optique
0x2F11      [10]    ?ICS?lstr39_Optique
0x2F1B      [20]    ?ICS?lstr40_Optique
0x2F2F       [3]    ?ICS?lstr41_Optique
0x2F32       [3]    ?ICS?lstr42_Optique
0x2F35      [53]    ?ICS?lstr43_Optique
0x2F6A       [3]    ?ICS?lstr44_Optique
0x2F6D      [52]    ?ICS?lstr45_Optique
0x2FA1       [3]    ?ICS?lstr46_Optique
0x2FA4      [25]    ?ICS?lstr47_Optique
0x2FBD       [2]    ?ICS?lstr48_Optique
0x2FBF      [10]    ?ICS?lstr49_Optique
0x2FC9       [2]    ?ICS?lstr50_Optique
0x2FCB       [3]    ?ICS?lstr51_Optique
0x2FCE      [12]    ?ICS?lstr52_Optique
0x2FDA       [3]    ?ICS?lstr53_Optique
0x2FDD      [52]    ?ICS?lstr54_Optique
0x3011       [3]    ?ICS?lstr55_Optique
0x3014      [49]    ?ICS?lstr56_Optique
0x3045       [3]    ?ICS?lstr57_Optique
0x3048      [56]    ?ICS?lstr70_Optique
0x3080       [2]    ?ICS_bands
0x3082       [2]    ?ICS_compteur
0x3084      [10]    ?ICS?lstr16_Optique
0x308E      [20]    ?ICS?lstr17_Optique
0x30A2       [3]    ?ICS?lstr18_Optique
0x30A5       [3]    ?ICS?lstr19_Optique
0x30A8      [53]    ?ICS?lstr20_Optique
0x30DD       [3]    ?ICS?lstr21_Optique
0x30E0      [52]    ?ICS?lstr22_Optique
0x3114       [3]    ?ICS?lstr23_Optique
0x3117      [25]    ?ICS?lstr24_Optique
0x3130       [2]    ?ICS?lstr25_Optique
0x3132      [10]    ?ICS?lstr26_Optique
0x313C       [2]    ?ICS?lstr27_Optique
0x313E       [3]    ?ICS?lstr28_Optique
0x3141      [12]    ?ICS?lstr29_Optique
0x314D       [3]    ?ICS?lstr30_Optique
0x3150      [52]    ?ICS?lstr31_Optique
0x3184       [3]    ?ICS?lstr32_Optique
0x3187      [49]    ?ICS?lstr33_Optique
0x31B8       [3]    ?ICS?lstr34_Optique
0x31BB       [1]    ?ICS__can_read_fmi
0x31BC       [4]    ?ICS_INAK_TIMEOUT
0x31C0      [11]    ?ICS?lstr1_Optique
0x31CC     [108]    __GPIO_MODULE_USART1_PA9_10
0x3238     [108]    __GPIO_MODULE_I2C1_PB67
0x32A4     [108]    __GPIO_MODULE_I2C2_PB10_11
0x3310     [108]    __GPIO_MODULE_CAN1_PB89
0x337C      [16]    __Lib_System_105_107_APBAHBPrescTable
0x338C       [4]    __Lib_System_105_107_ADCPrescTable
