// Seed: 2765419093
module module_0 (
    output wor id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5
    , id_8,
    output wand id_6
);
  logic id_9;
  ;
  wire id_10;
  logic id_11, id_12, id_13;
  logic id_14;
  logic id_15;
  ;
  assign module_1.id_0 = 0;
  wire id_16;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wire id_7,
    output supply1 id_8,
    output logic id_9,
    input supply1 id_10
    , id_20,
    output wor id_11,
    input wor id_12,
    input wor id_13,
    input wand id_14,
    input tri0 id_15,
    input tri id_16,
    input tri0 id_17,
    output supply0 id_18
);
  initial begin : LABEL_0
    id_9 = -1;
  end
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6,
      id_13,
      id_4,
      id_6,
      id_18
  );
  wire id_21;
  wire id_22;
endmodule
