# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do FIFO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/FIFO_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:21 on Jan 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 17:15:21 on Jan 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/DE1_SoC_fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:21 on Jan 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/DE1_SoC_fifo.sv 
# -- Compiling module DE1_SoC_fifo
# -- Compiling module DE1_SoC_fifo_testbench
# 
# Top level modules:
# 	DE1_SoC_fifo_testbench
# End time: 17:15:22 on Jan 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/hexadecimal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:22 on Jan 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/hexadecimal.sv 
# -- Compiling module hexadecimal
# ** Warning: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/hexadecimal.sv(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module hexadecimal_testbench
# 
# Top level modules:
# 	hexadecimal_testbench
# End time: 17:15:22 on Jan 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/RAM_16x8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:22 on Jan 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/RAM_16x8.sv 
# -- Compiling module RAM_16x8
# -- Compiling module RAM_16x8_testbench
# ** Warning: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/RAM_16x8.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/RAM_16x8.sv(57): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/RAM_16x8.sv(59): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/RAM_16x8.sv(61): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	RAM_16x8_testbench
# End time: 17:15:22 on Jan 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/FIFO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:22 on Jan 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/FIFO.sv 
# -- Compiling module FIFO
# -- Compiling module FIFO_testbench
# 
# Top level modules:
# 	FIFO_testbench
# End time: 17:15:23 on Jan 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_fifo_testbench
# vsim work.DE1_SoC_fifo_testbench 
# Start time: 17:15:27 on Jan 25,2024
# Loading sv_std.std
# Loading work.DE1_SoC_fifo_testbench
# Loading work.DE1_SoC_fifo
# Loading work.FIFO
# Loading work.RAM_16x8
# Loading work.FIFO_Control
# Loading work.hexadecimal
vsim work.DE1_SoC_fifo_testbench
# End time: 17:15:34 on Jan 25,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.DE1_SoC_fifo_testbench 
# Start time: 17:15:34 on Jan 25,2024
# Loading sv_std.std
# Loading work.DE1_SoC_fifo_testbench
# Loading work.DE1_SoC_fifo
# Loading work.FIFO
# Loading work.RAM_16x8
# Loading work.FIFO_Control
# Loading work.hexadecimal
add wave -position end  sim:/DE1_SoC_fifo_testbench/LEDR[9]
add wave -position end  sim:/DE1_SoC_fifo_testbench/LEDR[8]
add wave -position end  sim:/DE1_SoC_fifo_testbench/KEY[3]
add wave -position end  sim:/DE1_SoC_fifo_testbench/KEY[2]
add wave -position end  sim:/DE1_SoC_fifo_testbench/KEY[0]
add wave -position end  sim:/DE1_SoC_fifo_testbench/HEX0
add wave -position end  sim:/DE1_SoC_fifo_testbench/HEX1
add wave -position end  sim:/DE1_SoC_fifo_testbench/HEX4
add wave -position end  sim:/DE1_SoC_fifo_testbench/HEX5
run -all
# ** Note: $stop    : C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/DE1_SoC_fifo.sv(140)
#    Time: 50 ps  Iteration: 0  Instance: /DE1_SoC_fifo_testbench
# Break in Module DE1_SoC_fifo_testbench at C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task3/Lab2_Task3_skeleton/Lab2_Task3_skeleton/DE1_SoC_fifo.sv line 140
# End time: 17:18:23 on Jan 25,2024, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
