INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
