
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
  **** SW Build 3869133 on Jun 15 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mjung76' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-477.15.1.el8_8.x86_64) on Sun Nov 05 18:19:30 EST 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/mjung76/resnet_rpn_fpn'
Sourcing Tcl script 'script_resnet1.tcl'
INFO: [HLS 200-1510] Running: source script_resnet1.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj 
INFO: [HLS 200-10] Opening and resetting project '/nethome/mjung76/resnet_rpn_fpn/proj'.
INFO: [HLS 200-1510] Running: set_top resnet_top_1 
INFO: [HLS 200-1510] Running: add_files ./resnet_batchnorm.cpp 
INFO: [HLS 200-10] Adding design file './resnet_batchnorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_1x1.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_1x1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_3x3.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_3x3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_7x7.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_7x7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_top1.cpp 
INFO: [HLS 200-10] Adding design file './resnet_top1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb_test_top_resnet1.cpp 
INFO: [HLS 200-10] Adding test bench file './tb_test_top_resnet1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./test_top_resnet1.cpp 
INFO: [HLS 200-10] Adding test bench file './test_top_resnet1.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/nethome/mjung76/resnet_rpn_fpn/proj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './resnet_top1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'f' (./resnet_conv_3x3.cpp:8:13)
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.61 seconds. CPU system time: 6.04 seconds. Elapsed time: 32.85 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,395 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,506 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
