INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:25:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 buffer20/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.470ns  (clk rise@5.470ns - clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.358ns (23.708%)  route 4.370ns (76.292%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.953 - 5.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2286, unset)         0.508     0.508    buffer20/clk
                         FDRE                                         r  buffer20/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer20/outs_reg[3]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer21/control/dataReg_reg[31][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.259 r  buffer21/control/Memory[3][0]_i_42/O
                         net (fo=1, unplaced)         0.377     1.636    cmpi2/buffer21_outs[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     1.679 r  cmpi2/Memory[3][0]_i_22/O
                         net (fo=1, unplaced)         0.000     1.679    cmpi2/Memory[3][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.925 r  cmpi2/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     1.932    cmpi2/Memory_reg[3][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.982 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.982    cmpi2/Memory_reg[3][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.104 f  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     2.386    buffer99/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     2.508 f  buffer99/fifo/i___5_i_11/O
                         net (fo=5, unplaced)         0.272     2.780    buffer96/fifo/buffer99_outs
                         LUT4 (Prop_lut4_I1_O)        0.043     2.823 r  buffer96/fifo/i___5_i_7/O
                         net (fo=5, unplaced)         0.405     3.228    load2/addr_tehb/control/fullReg_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     3.271 f  load2/addr_tehb/control/i___3_i_3/O
                         net (fo=2, unplaced)         0.345     3.616    fork28/control/generateBlocks[2].regblock/join_inputs//i___3
                         LUT6 (Prop_lut6_I0_O)        0.043     3.659 f  fork28/control/generateBlocks[2].regblock/i___3_i_2/O
                         net (fo=2, unplaced)         0.255     3.914    fork23/control/generateBlocks[3].regblock/addi16_result_ready
                         LUT6 (Prop_lut6_I5_O)        0.043     3.957 f  fork23/control/generateBlocks[3].regblock/join_inputs//i___3/O
                         net (fo=2, unplaced)         0.233     4.190    fork26/control/generateBlocks[1].regblock/fork26_outs_1_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     4.233 f  fork26/control/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=10, unplaced)        0.287     4.520    fork23/control/generateBlocks[2].regblock/transmitValue_i_9
                         LUT6 (Prop_lut6_I5_O)        0.043     4.563 f  fork23/control/generateBlocks[2].regblock/join_inputs//i___1/O
                         net (fo=1, unplaced)         0.244     4.807    fork19/control/generateBlocks[3].regblock/xori1_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.850 r  fork19/control/generateBlocks[3].regblock/transmitValue_i_9/O
                         net (fo=1, unplaced)         0.244     5.094    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_9
                         LUT6 (Prop_lut6_I3_O)        0.043     5.137 r  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__19/O
                         net (fo=2, unplaced)         0.388     5.525    buffer46/control/transmitValue_reg_29
                         LUT6 (Prop_lut6_I1_O)        0.043     5.568 f  buffer46/control/fullReg_i_2__21/O
                         net (fo=24, unplaced)        0.308     5.876    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.919 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     6.236    buffer32/E[0]
                         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.470     5.470 r  
                                                      0.000     5.470 r  clk (IN)
                         net (fo=2286, unset)         0.483     5.953    buffer32/clk
                         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000     5.953    
                         clock uncertainty           -0.035     5.917    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.725    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.725    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 -0.511    




