#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe44be046e0 .scope module, "mux4_test" "mux4_test" 2 1;
 .timescale 0 0;
v0x7fe44be16590_0 .var "A", 0 0;
v0x7fe44be16660_0 .var "B", 0 0;
v0x7fe44be16730_0 .var "C", 0 0;
v0x7fe44be16800_0 .var "D", 0 0;
v0x7fe44be168d0_0 .var "control", 1 0;
v0x7fe44be169a0_0 .net "out", 0 0, L_0x7fe44be174a0;  1 drivers
S_0x7fe44be04850 .scope module, "m4" "mux4" 2 27, 3 16 0, S_0x7fe44be046e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "D";
    .port_info 5 /INPUT 2 "control";
v0x7fe44be15f90_0 .net "A", 0 0, v0x7fe44be16590_0;  1 drivers
v0x7fe44be16030_0 .net "B", 0 0, v0x7fe44be16660_0;  1 drivers
v0x7fe44be160e0_0 .net "C", 0 0, v0x7fe44be16730_0;  1 drivers
v0x7fe44be161b0_0 .net "D", 0 0, v0x7fe44be16800_0;  1 drivers
v0x7fe44be16260_0 .net "control", 1 0, v0x7fe44be168d0_0;  1 drivers
v0x7fe44be16330_0 .net "out", 0 0, L_0x7fe44be174a0;  alias, 1 drivers
v0x7fe44be163c0_0 .net "w1", 0 0, L_0x7fe44be16c40;  1 drivers
v0x7fe44be16490_0 .net "w2", 0 0, L_0x7fe44be17040;  1 drivers
L_0x7fe44be16d50 .part v0x7fe44be168d0_0, 0, 1;
L_0x7fe44be17150 .part v0x7fe44be168d0_0, 0, 1;
L_0x7fe44be175b0 .part v0x7fe44be168d0_0, 1, 1;
S_0x7fe44be04a50 .scope module, "muxx1" "mux2" 3 23, 3 2 0, S_0x7fe44be04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "control";
L_0x7fe44be16a70 .functor NOT 1, L_0x7fe44be16d50, C4<0>, C4<0>, C4<0>;
L_0x7fe44be16ae0 .functor AND 1, v0x7fe44be16590_0, L_0x7fe44be16a70, C4<1>, C4<1>;
L_0x7fe44be16b90 .functor AND 1, v0x7fe44be16660_0, L_0x7fe44be16d50, C4<1>, C4<1>;
L_0x7fe44be16c40 .functor OR 1, L_0x7fe44be16ae0, L_0x7fe44be16b90, C4<0>, C4<0>;
v0x7fe44be04c70_0 .net "A", 0 0, v0x7fe44be16590_0;  alias, 1 drivers
v0x7fe44be14cf0_0 .net "B", 0 0, v0x7fe44be16660_0;  alias, 1 drivers
v0x7fe44be14d90_0 .net "control", 0 0, L_0x7fe44be16d50;  1 drivers
v0x7fe44be14e40_0 .net "not_control", 0 0, L_0x7fe44be16a70;  1 drivers
v0x7fe44be14ee0_0 .net "out", 0 0, L_0x7fe44be16c40;  alias, 1 drivers
v0x7fe44be14fc0_0 .net "wA", 0 0, L_0x7fe44be16ae0;  1 drivers
v0x7fe44be15060_0 .net "wB", 0 0, L_0x7fe44be16b90;  1 drivers
S_0x7fe44be15140 .scope module, "muxx2" "mux2" 3 24, 3 2 0, S_0x7fe44be04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "control";
L_0x7fe44be16e30 .functor NOT 1, L_0x7fe44be17150, C4<0>, C4<0>, C4<0>;
L_0x7fe44be16ea0 .functor AND 1, v0x7fe44be16730_0, L_0x7fe44be16e30, C4<1>, C4<1>;
L_0x7fe44be16f70 .functor AND 1, v0x7fe44be16800_0, L_0x7fe44be17150, C4<1>, C4<1>;
L_0x7fe44be17040 .functor OR 1, L_0x7fe44be16ea0, L_0x7fe44be16f70, C4<0>, C4<0>;
v0x7fe44be15370_0 .net "A", 0 0, v0x7fe44be16730_0;  alias, 1 drivers
v0x7fe44be15410_0 .net "B", 0 0, v0x7fe44be16800_0;  alias, 1 drivers
v0x7fe44be154b0_0 .net "control", 0 0, L_0x7fe44be17150;  1 drivers
v0x7fe44be15560_0 .net "not_control", 0 0, L_0x7fe44be16e30;  1 drivers
v0x7fe44be15600_0 .net "out", 0 0, L_0x7fe44be17040;  alias, 1 drivers
v0x7fe44be156e0_0 .net "wA", 0 0, L_0x7fe44be16ea0;  1 drivers
v0x7fe44be15780_0 .net "wB", 0 0, L_0x7fe44be16f70;  1 drivers
S_0x7fe44be15860 .scope module, "muxx3" "mux2" 3 26, 3 2 0, S_0x7fe44be04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "control";
L_0x7fe44be171f0 .functor NOT 1, L_0x7fe44be175b0, C4<0>, C4<0>, C4<0>;
L_0x7fe44be17260 .functor AND 1, L_0x7fe44be16c40, L_0x7fe44be171f0, C4<1>, C4<1>;
L_0x7fe44be17390 .functor AND 1, L_0x7fe44be17040, L_0x7fe44be175b0, C4<1>, C4<1>;
L_0x7fe44be174a0 .functor OR 1, L_0x7fe44be17260, L_0x7fe44be17390, C4<0>, C4<0>;
v0x7fe44be15aa0_0 .net "A", 0 0, L_0x7fe44be16c40;  alias, 1 drivers
v0x7fe44be15b50_0 .net "B", 0 0, L_0x7fe44be17040;  alias, 1 drivers
v0x7fe44be15c00_0 .net "control", 0 0, L_0x7fe44be175b0;  1 drivers
v0x7fe44be15cb0_0 .net "not_control", 0 0, L_0x7fe44be171f0;  1 drivers
v0x7fe44be15d40_0 .net "out", 0 0, L_0x7fe44be174a0;  alias, 1 drivers
v0x7fe44be15e10_0 .net "wA", 0 0, L_0x7fe44be17260;  1 drivers
v0x7fe44be15eb0_0 .net "wB", 0 0, L_0x7fe44be17390;  1 drivers
    .scope S_0x7fe44be046e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe44be16590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe44be16660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe44be16730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe44be16800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe44be168d0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fe44be046e0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7fe44be16590_0;
    %nor/r;
    %store/vec4 v0x7fe44be16590_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe44be046e0;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7fe44be16660_0;
    %nor/r;
    %store/vec4 v0x7fe44be16660_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe44be046e0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x7fe44be16730_0;
    %nor/r;
    %store/vec4 v0x7fe44be16730_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe44be046e0;
T_4 ;
    %delay 8, 0;
    %load/vec4 v0x7fe44be16800_0;
    %nor/r;
    %store/vec4 v0x7fe44be16800_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe44be046e0;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "mux4.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe44be046e0 {0 0 0};
    %delay 16, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe44be168d0_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe44be168d0_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe44be168d0_0, 0, 2;
    %delay 16, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fe44be046e0;
T_6 ;
    %vpi_call 2 30 "$display", "A B C D s o" {0 0 0};
    %vpi_call 2 31 "$monitor", "%d %d %d %d %d %d (at time %t)", v0x7fe44be16590_0, v0x7fe44be16660_0, v0x7fe44be16730_0, v0x7fe44be16800_0, v0x7fe44be168d0_0, v0x7fe44be169a0_0, $time {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mux4_tb.v";
    "mux.v";
