{"Source Block": ["hdl/projects/fmcomms6/zc706/system_top.v@160:186@HdlStmProcess", "  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin \n    adc_data_cnt <= adc_data_cnt + 1'b1;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[63:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[63:16]};\n      end\n      default: begin\n        adc_dma_wr <= adc_data_cnt[0];\n        adc_dma_wdata <= {adc_data_1, adc_data_0, adc_dma_wdata[63:32]};\n      end\n    endcase\n  end\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(16)) i_iobuf (\n    .dt (gpio_t[15:0]),\n"], "Clone Blocks": [["hdl/projects/fmcomms1/zc706/system_top.v@222:248", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin \n    adc_data_cnt <= adc_data_cnt + 1'b1;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[63:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[63:16]};\n      end\n      default: begin\n        adc_dma_wr <= adc_data_cnt[0];\n        adc_dma_wdata <= {adc_data_1, adc_data_0, adc_dma_wdata[63:32]};\n      end\n    endcase\n  end\n\n  system_wrapper i_system_wrapper (\n    .DDR_addr (DDR_addr),\n    .DDR_ba (DDR_ba),\n    .DDR_cas_n (DDR_cas_n),\n"]], "Diff Content": {"Delete": [[166, "    adc_data_cnt <= adc_data_cnt + 1'b1;\n"], [169, "        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];\n"], [170, "        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[63:16]};\n"], [173, "        adc_dma_wr <= adc_data_cnt[0] & adc_data_cnt[1];\n"], [174, "        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[63:16]};\n"], [177, "        adc_dma_wr <= adc_data_cnt[0];\n"], [178, "        adc_dma_wdata <= {adc_data_1, adc_data_0, adc_dma_wdata[63:32]};\n"]], "Add": [[170, "        adc_dma_wr <= ~adc_dma_wr;\n"], [170, "        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n"], [174, "        adc_dma_wr <= ~adc_dma_wr;\n"], [174, "        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n"], [178, "        adc_dma_wr <= 1'b1;\n"], [178, "        adc_dma_wdata <= {adc_data_1, adc_data_0};\n"]]}}