
Pokus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003df8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08003eb8  08003eb8  00013eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003fe4  08003fe4  00013fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003fec  08003fec  00013fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003ff0  08003ff0  00013ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08003ff4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002d8  20000004  08003ff8  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200002dc  08003ff8  000202dc  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f1cd  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000023dd  00000000  00000000  0002f1f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007f11  00000000  00000000  000315d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c40  00000000  00000000  000394e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ba8  00000000  00000000  0003a128  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001457f  00000000  00000000  0003acd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009398  00000000  00000000  0004f24f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0007e056  00000000  00000000  000585e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000d663d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001fb0  00000000  00000000  000d66bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003ea0 	.word	0x08003ea0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003ea0 	.word	0x08003ea0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	1c08      	adds	r0, r1, #0
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	b083      	sub	sp, #12
 8000444:	000d      	movs	r5, r1
 8000446:	4692      	mov	sl, r2
 8000448:	4699      	mov	r9, r3
 800044a:	428b      	cmp	r3, r1
 800044c:	d82f      	bhi.n	80004ae <__udivmoddi4+0x7a>
 800044e:	d02c      	beq.n	80004aa <__udivmoddi4+0x76>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 fed2 	bl	80011fc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 fecd 	bl	80011fc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	469b      	mov	fp, r3
 800046a:	d500      	bpl.n	800046e <__udivmoddi4+0x3a>
 800046c:	e074      	b.n	8000558 <__udivmoddi4+0x124>
 800046e:	4653      	mov	r3, sl
 8000470:	465a      	mov	r2, fp
 8000472:	4093      	lsls	r3, r2
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4642      	mov	r2, r8
 800047a:	4093      	lsls	r3, r2
 800047c:	001e      	movs	r6, r3
 800047e:	42af      	cmp	r7, r5
 8000480:	d829      	bhi.n	80004d6 <__udivmoddi4+0xa2>
 8000482:	d026      	beq.n	80004d2 <__udivmoddi4+0x9e>
 8000484:	465b      	mov	r3, fp
 8000486:	1ba4      	subs	r4, r4, r6
 8000488:	41bd      	sbcs	r5, r7
 800048a:	2b00      	cmp	r3, #0
 800048c:	da00      	bge.n	8000490 <__udivmoddi4+0x5c>
 800048e:	e079      	b.n	8000584 <__udivmoddi4+0x150>
 8000490:	2200      	movs	r2, #0
 8000492:	2300      	movs	r3, #0
 8000494:	9200      	str	r2, [sp, #0]
 8000496:	9301      	str	r3, [sp, #4]
 8000498:	2301      	movs	r3, #1
 800049a:	465a      	mov	r2, fp
 800049c:	4093      	lsls	r3, r2
 800049e:	9301      	str	r3, [sp, #4]
 80004a0:	2301      	movs	r3, #1
 80004a2:	4642      	mov	r2, r8
 80004a4:	4093      	lsls	r3, r2
 80004a6:	9300      	str	r3, [sp, #0]
 80004a8:	e019      	b.n	80004de <__udivmoddi4+0xaa>
 80004aa:	4282      	cmp	r2, r0
 80004ac:	d9d0      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004ae:	2200      	movs	r2, #0
 80004b0:	2300      	movs	r3, #0
 80004b2:	9200      	str	r2, [sp, #0]
 80004b4:	9301      	str	r3, [sp, #4]
 80004b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <__udivmoddi4+0x8c>
 80004bc:	601c      	str	r4, [r3, #0]
 80004be:	605d      	str	r5, [r3, #4]
 80004c0:	9800      	ldr	r0, [sp, #0]
 80004c2:	9901      	ldr	r1, [sp, #4]
 80004c4:	b003      	add	sp, #12
 80004c6:	bc3c      	pop	{r2, r3, r4, r5}
 80004c8:	4690      	mov	r8, r2
 80004ca:	4699      	mov	r9, r3
 80004cc:	46a2      	mov	sl, r4
 80004ce:	46ab      	mov	fp, r5
 80004d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d2:	42a3      	cmp	r3, r4
 80004d4:	d9d6      	bls.n	8000484 <__udivmoddi4+0x50>
 80004d6:	2200      	movs	r2, #0
 80004d8:	2300      	movs	r3, #0
 80004da:	9200      	str	r2, [sp, #0]
 80004dc:	9301      	str	r3, [sp, #4]
 80004de:	4643      	mov	r3, r8
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d0e8      	beq.n	80004b6 <__udivmoddi4+0x82>
 80004e4:	07fb      	lsls	r3, r7, #31
 80004e6:	0872      	lsrs	r2, r6, #1
 80004e8:	431a      	orrs	r2, r3
 80004ea:	4646      	mov	r6, r8
 80004ec:	087b      	lsrs	r3, r7, #1
 80004ee:	e00e      	b.n	800050e <__udivmoddi4+0xda>
 80004f0:	42ab      	cmp	r3, r5
 80004f2:	d101      	bne.n	80004f8 <__udivmoddi4+0xc4>
 80004f4:	42a2      	cmp	r2, r4
 80004f6:	d80c      	bhi.n	8000512 <__udivmoddi4+0xde>
 80004f8:	1aa4      	subs	r4, r4, r2
 80004fa:	419d      	sbcs	r5, r3
 80004fc:	2001      	movs	r0, #1
 80004fe:	1924      	adds	r4, r4, r4
 8000500:	416d      	adcs	r5, r5
 8000502:	2100      	movs	r1, #0
 8000504:	3e01      	subs	r6, #1
 8000506:	1824      	adds	r4, r4, r0
 8000508:	414d      	adcs	r5, r1
 800050a:	2e00      	cmp	r6, #0
 800050c:	d006      	beq.n	800051c <__udivmoddi4+0xe8>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d9ee      	bls.n	80004f0 <__udivmoddi4+0xbc>
 8000512:	3e01      	subs	r6, #1
 8000514:	1924      	adds	r4, r4, r4
 8000516:	416d      	adcs	r5, r5
 8000518:	2e00      	cmp	r6, #0
 800051a:	d1f8      	bne.n	800050e <__udivmoddi4+0xda>
 800051c:	465b      	mov	r3, fp
 800051e:	9800      	ldr	r0, [sp, #0]
 8000520:	9901      	ldr	r1, [sp, #4]
 8000522:	1900      	adds	r0, r0, r4
 8000524:	4169      	adcs	r1, r5
 8000526:	2b00      	cmp	r3, #0
 8000528:	db22      	blt.n	8000570 <__udivmoddi4+0x13c>
 800052a:	002b      	movs	r3, r5
 800052c:	465a      	mov	r2, fp
 800052e:	40d3      	lsrs	r3, r2
 8000530:	002a      	movs	r2, r5
 8000532:	4644      	mov	r4, r8
 8000534:	40e2      	lsrs	r2, r4
 8000536:	001c      	movs	r4, r3
 8000538:	465b      	mov	r3, fp
 800053a:	0015      	movs	r5, r2
 800053c:	2b00      	cmp	r3, #0
 800053e:	db2c      	blt.n	800059a <__udivmoddi4+0x166>
 8000540:	0026      	movs	r6, r4
 8000542:	409e      	lsls	r6, r3
 8000544:	0033      	movs	r3, r6
 8000546:	0026      	movs	r6, r4
 8000548:	4647      	mov	r7, r8
 800054a:	40be      	lsls	r6, r7
 800054c:	0032      	movs	r2, r6
 800054e:	1a80      	subs	r0, r0, r2
 8000550:	4199      	sbcs	r1, r3
 8000552:	9000      	str	r0, [sp, #0]
 8000554:	9101      	str	r1, [sp, #4]
 8000556:	e7ae      	b.n	80004b6 <__udivmoddi4+0x82>
 8000558:	4642      	mov	r2, r8
 800055a:	2320      	movs	r3, #32
 800055c:	1a9b      	subs	r3, r3, r2
 800055e:	4652      	mov	r2, sl
 8000560:	40da      	lsrs	r2, r3
 8000562:	4641      	mov	r1, r8
 8000564:	0013      	movs	r3, r2
 8000566:	464a      	mov	r2, r9
 8000568:	408a      	lsls	r2, r1
 800056a:	0017      	movs	r7, r2
 800056c:	431f      	orrs	r7, r3
 800056e:	e782      	b.n	8000476 <__udivmoddi4+0x42>
 8000570:	4642      	mov	r2, r8
 8000572:	2320      	movs	r3, #32
 8000574:	1a9b      	subs	r3, r3, r2
 8000576:	002a      	movs	r2, r5
 8000578:	4646      	mov	r6, r8
 800057a:	409a      	lsls	r2, r3
 800057c:	0023      	movs	r3, r4
 800057e:	40f3      	lsrs	r3, r6
 8000580:	4313      	orrs	r3, r2
 8000582:	e7d5      	b.n	8000530 <__udivmoddi4+0xfc>
 8000584:	4642      	mov	r2, r8
 8000586:	2320      	movs	r3, #32
 8000588:	2100      	movs	r1, #0
 800058a:	1a9b      	subs	r3, r3, r2
 800058c:	2200      	movs	r2, #0
 800058e:	9100      	str	r1, [sp, #0]
 8000590:	9201      	str	r2, [sp, #4]
 8000592:	2201      	movs	r2, #1
 8000594:	40da      	lsrs	r2, r3
 8000596:	9201      	str	r2, [sp, #4]
 8000598:	e782      	b.n	80004a0 <__udivmoddi4+0x6c>
 800059a:	4642      	mov	r2, r8
 800059c:	2320      	movs	r3, #32
 800059e:	0026      	movs	r6, r4
 80005a0:	1a9b      	subs	r3, r3, r2
 80005a2:	40de      	lsrs	r6, r3
 80005a4:	002f      	movs	r7, r5
 80005a6:	46b4      	mov	ip, r6
 80005a8:	4097      	lsls	r7, r2
 80005aa:	4666      	mov	r6, ip
 80005ac:	003b      	movs	r3, r7
 80005ae:	4333      	orrs	r3, r6
 80005b0:	e7c9      	b.n	8000546 <__udivmoddi4+0x112>
 80005b2:	46c0      	nop			; (mov r8, r8)

080005b4 <__aeabi_fadd>:
 80005b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005b6:	46c6      	mov	lr, r8
 80005b8:	024e      	lsls	r6, r1, #9
 80005ba:	0247      	lsls	r7, r0, #9
 80005bc:	0a76      	lsrs	r6, r6, #9
 80005be:	0a7b      	lsrs	r3, r7, #9
 80005c0:	0044      	lsls	r4, r0, #1
 80005c2:	0fc5      	lsrs	r5, r0, #31
 80005c4:	00f7      	lsls	r7, r6, #3
 80005c6:	0048      	lsls	r0, r1, #1
 80005c8:	4698      	mov	r8, r3
 80005ca:	b500      	push	{lr}
 80005cc:	0e24      	lsrs	r4, r4, #24
 80005ce:	002a      	movs	r2, r5
 80005d0:	00db      	lsls	r3, r3, #3
 80005d2:	0e00      	lsrs	r0, r0, #24
 80005d4:	0fc9      	lsrs	r1, r1, #31
 80005d6:	46bc      	mov	ip, r7
 80005d8:	428d      	cmp	r5, r1
 80005da:	d067      	beq.n	80006ac <__aeabi_fadd+0xf8>
 80005dc:	1a22      	subs	r2, r4, r0
 80005de:	2a00      	cmp	r2, #0
 80005e0:	dc00      	bgt.n	80005e4 <__aeabi_fadd+0x30>
 80005e2:	e0a5      	b.n	8000730 <__aeabi_fadd+0x17c>
 80005e4:	2800      	cmp	r0, #0
 80005e6:	d13a      	bne.n	800065e <__aeabi_fadd+0xaa>
 80005e8:	2f00      	cmp	r7, #0
 80005ea:	d100      	bne.n	80005ee <__aeabi_fadd+0x3a>
 80005ec:	e093      	b.n	8000716 <__aeabi_fadd+0x162>
 80005ee:	1e51      	subs	r1, r2, #1
 80005f0:	2900      	cmp	r1, #0
 80005f2:	d000      	beq.n	80005f6 <__aeabi_fadd+0x42>
 80005f4:	e0bc      	b.n	8000770 <__aeabi_fadd+0x1bc>
 80005f6:	2401      	movs	r4, #1
 80005f8:	1bdb      	subs	r3, r3, r7
 80005fa:	015a      	lsls	r2, r3, #5
 80005fc:	d546      	bpl.n	800068c <__aeabi_fadd+0xd8>
 80005fe:	019b      	lsls	r3, r3, #6
 8000600:	099e      	lsrs	r6, r3, #6
 8000602:	0030      	movs	r0, r6
 8000604:	f000 fddc 	bl	80011c0 <__clzsi2>
 8000608:	3805      	subs	r0, #5
 800060a:	4086      	lsls	r6, r0
 800060c:	4284      	cmp	r4, r0
 800060e:	dd00      	ble.n	8000612 <__aeabi_fadd+0x5e>
 8000610:	e09d      	b.n	800074e <__aeabi_fadd+0x19a>
 8000612:	1b04      	subs	r4, r0, r4
 8000614:	0032      	movs	r2, r6
 8000616:	2020      	movs	r0, #32
 8000618:	3401      	adds	r4, #1
 800061a:	40e2      	lsrs	r2, r4
 800061c:	1b04      	subs	r4, r0, r4
 800061e:	40a6      	lsls	r6, r4
 8000620:	0033      	movs	r3, r6
 8000622:	1e5e      	subs	r6, r3, #1
 8000624:	41b3      	sbcs	r3, r6
 8000626:	2400      	movs	r4, #0
 8000628:	4313      	orrs	r3, r2
 800062a:	075a      	lsls	r2, r3, #29
 800062c:	d004      	beq.n	8000638 <__aeabi_fadd+0x84>
 800062e:	220f      	movs	r2, #15
 8000630:	401a      	ands	r2, r3
 8000632:	2a04      	cmp	r2, #4
 8000634:	d000      	beq.n	8000638 <__aeabi_fadd+0x84>
 8000636:	3304      	adds	r3, #4
 8000638:	015a      	lsls	r2, r3, #5
 800063a:	d529      	bpl.n	8000690 <__aeabi_fadd+0xdc>
 800063c:	3401      	adds	r4, #1
 800063e:	2cff      	cmp	r4, #255	; 0xff
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x90>
 8000642:	e081      	b.n	8000748 <__aeabi_fadd+0x194>
 8000644:	002a      	movs	r2, r5
 8000646:	019b      	lsls	r3, r3, #6
 8000648:	0a5b      	lsrs	r3, r3, #9
 800064a:	b2e4      	uxtb	r4, r4
 800064c:	025b      	lsls	r3, r3, #9
 800064e:	05e4      	lsls	r4, r4, #23
 8000650:	0a58      	lsrs	r0, r3, #9
 8000652:	07d2      	lsls	r2, r2, #31
 8000654:	4320      	orrs	r0, r4
 8000656:	4310      	orrs	r0, r2
 8000658:	bc04      	pop	{r2}
 800065a:	4690      	mov	r8, r2
 800065c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800065e:	2cff      	cmp	r4, #255	; 0xff
 8000660:	d0e3      	beq.n	800062a <__aeabi_fadd+0x76>
 8000662:	2180      	movs	r1, #128	; 0x80
 8000664:	0038      	movs	r0, r7
 8000666:	04c9      	lsls	r1, r1, #19
 8000668:	4308      	orrs	r0, r1
 800066a:	4684      	mov	ip, r0
 800066c:	2a1b      	cmp	r2, #27
 800066e:	dd00      	ble.n	8000672 <__aeabi_fadd+0xbe>
 8000670:	e082      	b.n	8000778 <__aeabi_fadd+0x1c4>
 8000672:	2020      	movs	r0, #32
 8000674:	4661      	mov	r1, ip
 8000676:	40d1      	lsrs	r1, r2
 8000678:	1a82      	subs	r2, r0, r2
 800067a:	4660      	mov	r0, ip
 800067c:	4090      	lsls	r0, r2
 800067e:	0002      	movs	r2, r0
 8000680:	1e50      	subs	r0, r2, #1
 8000682:	4182      	sbcs	r2, r0
 8000684:	430a      	orrs	r2, r1
 8000686:	1a9b      	subs	r3, r3, r2
 8000688:	015a      	lsls	r2, r3, #5
 800068a:	d4b8      	bmi.n	80005fe <__aeabi_fadd+0x4a>
 800068c:	075a      	lsls	r2, r3, #29
 800068e:	d1ce      	bne.n	800062e <__aeabi_fadd+0x7a>
 8000690:	08de      	lsrs	r6, r3, #3
 8000692:	002a      	movs	r2, r5
 8000694:	2cff      	cmp	r4, #255	; 0xff
 8000696:	d13a      	bne.n	800070e <__aeabi_fadd+0x15a>
 8000698:	2e00      	cmp	r6, #0
 800069a:	d100      	bne.n	800069e <__aeabi_fadd+0xea>
 800069c:	e0ae      	b.n	80007fc <__aeabi_fadd+0x248>
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	03db      	lsls	r3, r3, #15
 80006a2:	4333      	orrs	r3, r6
 80006a4:	025b      	lsls	r3, r3, #9
 80006a6:	0a5b      	lsrs	r3, r3, #9
 80006a8:	24ff      	movs	r4, #255	; 0xff
 80006aa:	e7cf      	b.n	800064c <__aeabi_fadd+0x98>
 80006ac:	1a21      	subs	r1, r4, r0
 80006ae:	2900      	cmp	r1, #0
 80006b0:	dd52      	ble.n	8000758 <__aeabi_fadd+0x1a4>
 80006b2:	2800      	cmp	r0, #0
 80006b4:	d031      	beq.n	800071a <__aeabi_fadd+0x166>
 80006b6:	2cff      	cmp	r4, #255	; 0xff
 80006b8:	d0b7      	beq.n	800062a <__aeabi_fadd+0x76>
 80006ba:	2080      	movs	r0, #128	; 0x80
 80006bc:	003e      	movs	r6, r7
 80006be:	04c0      	lsls	r0, r0, #19
 80006c0:	4306      	orrs	r6, r0
 80006c2:	46b4      	mov	ip, r6
 80006c4:	291b      	cmp	r1, #27
 80006c6:	dd00      	ble.n	80006ca <__aeabi_fadd+0x116>
 80006c8:	e0aa      	b.n	8000820 <__aeabi_fadd+0x26c>
 80006ca:	2620      	movs	r6, #32
 80006cc:	4660      	mov	r0, ip
 80006ce:	40c8      	lsrs	r0, r1
 80006d0:	1a71      	subs	r1, r6, r1
 80006d2:	4666      	mov	r6, ip
 80006d4:	408e      	lsls	r6, r1
 80006d6:	0031      	movs	r1, r6
 80006d8:	1e4e      	subs	r6, r1, #1
 80006da:	41b1      	sbcs	r1, r6
 80006dc:	4301      	orrs	r1, r0
 80006de:	185b      	adds	r3, r3, r1
 80006e0:	0159      	lsls	r1, r3, #5
 80006e2:	d5d3      	bpl.n	800068c <__aeabi_fadd+0xd8>
 80006e4:	3401      	adds	r4, #1
 80006e6:	2cff      	cmp	r4, #255	; 0xff
 80006e8:	d100      	bne.n	80006ec <__aeabi_fadd+0x138>
 80006ea:	e087      	b.n	80007fc <__aeabi_fadd+0x248>
 80006ec:	2201      	movs	r2, #1
 80006ee:	4978      	ldr	r1, [pc, #480]	; (80008d0 <__aeabi_fadd+0x31c>)
 80006f0:	401a      	ands	r2, r3
 80006f2:	085b      	lsrs	r3, r3, #1
 80006f4:	400b      	ands	r3, r1
 80006f6:	4313      	orrs	r3, r2
 80006f8:	e797      	b.n	800062a <__aeabi_fadd+0x76>
 80006fa:	2c00      	cmp	r4, #0
 80006fc:	d000      	beq.n	8000700 <__aeabi_fadd+0x14c>
 80006fe:	e0a7      	b.n	8000850 <__aeabi_fadd+0x29c>
 8000700:	2b00      	cmp	r3, #0
 8000702:	d000      	beq.n	8000706 <__aeabi_fadd+0x152>
 8000704:	e0b6      	b.n	8000874 <__aeabi_fadd+0x2c0>
 8000706:	1e3b      	subs	r3, r7, #0
 8000708:	d162      	bne.n	80007d0 <__aeabi_fadd+0x21c>
 800070a:	2600      	movs	r6, #0
 800070c:	2200      	movs	r2, #0
 800070e:	0273      	lsls	r3, r6, #9
 8000710:	0a5b      	lsrs	r3, r3, #9
 8000712:	b2e4      	uxtb	r4, r4
 8000714:	e79a      	b.n	800064c <__aeabi_fadd+0x98>
 8000716:	0014      	movs	r4, r2
 8000718:	e787      	b.n	800062a <__aeabi_fadd+0x76>
 800071a:	2f00      	cmp	r7, #0
 800071c:	d04d      	beq.n	80007ba <__aeabi_fadd+0x206>
 800071e:	1e48      	subs	r0, r1, #1
 8000720:	2800      	cmp	r0, #0
 8000722:	d157      	bne.n	80007d4 <__aeabi_fadd+0x220>
 8000724:	4463      	add	r3, ip
 8000726:	2401      	movs	r4, #1
 8000728:	015a      	lsls	r2, r3, #5
 800072a:	d5af      	bpl.n	800068c <__aeabi_fadd+0xd8>
 800072c:	2402      	movs	r4, #2
 800072e:	e7dd      	b.n	80006ec <__aeabi_fadd+0x138>
 8000730:	2a00      	cmp	r2, #0
 8000732:	d124      	bne.n	800077e <__aeabi_fadd+0x1ca>
 8000734:	1c62      	adds	r2, r4, #1
 8000736:	b2d2      	uxtb	r2, r2
 8000738:	2a01      	cmp	r2, #1
 800073a:	ddde      	ble.n	80006fa <__aeabi_fadd+0x146>
 800073c:	1bde      	subs	r6, r3, r7
 800073e:	0172      	lsls	r2, r6, #5
 8000740:	d535      	bpl.n	80007ae <__aeabi_fadd+0x1fa>
 8000742:	1afe      	subs	r6, r7, r3
 8000744:	000d      	movs	r5, r1
 8000746:	e75c      	b.n	8000602 <__aeabi_fadd+0x4e>
 8000748:	002a      	movs	r2, r5
 800074a:	2300      	movs	r3, #0
 800074c:	e77e      	b.n	800064c <__aeabi_fadd+0x98>
 800074e:	0033      	movs	r3, r6
 8000750:	4a60      	ldr	r2, [pc, #384]	; (80008d4 <__aeabi_fadd+0x320>)
 8000752:	1a24      	subs	r4, r4, r0
 8000754:	4013      	ands	r3, r2
 8000756:	e768      	b.n	800062a <__aeabi_fadd+0x76>
 8000758:	2900      	cmp	r1, #0
 800075a:	d163      	bne.n	8000824 <__aeabi_fadd+0x270>
 800075c:	1c61      	adds	r1, r4, #1
 800075e:	b2c8      	uxtb	r0, r1
 8000760:	2801      	cmp	r0, #1
 8000762:	dd4e      	ble.n	8000802 <__aeabi_fadd+0x24e>
 8000764:	29ff      	cmp	r1, #255	; 0xff
 8000766:	d049      	beq.n	80007fc <__aeabi_fadd+0x248>
 8000768:	4463      	add	r3, ip
 800076a:	085b      	lsrs	r3, r3, #1
 800076c:	000c      	movs	r4, r1
 800076e:	e75c      	b.n	800062a <__aeabi_fadd+0x76>
 8000770:	2aff      	cmp	r2, #255	; 0xff
 8000772:	d041      	beq.n	80007f8 <__aeabi_fadd+0x244>
 8000774:	000a      	movs	r2, r1
 8000776:	e779      	b.n	800066c <__aeabi_fadd+0xb8>
 8000778:	2201      	movs	r2, #1
 800077a:	1a9b      	subs	r3, r3, r2
 800077c:	e784      	b.n	8000688 <__aeabi_fadd+0xd4>
 800077e:	2c00      	cmp	r4, #0
 8000780:	d01d      	beq.n	80007be <__aeabi_fadd+0x20a>
 8000782:	28ff      	cmp	r0, #255	; 0xff
 8000784:	d022      	beq.n	80007cc <__aeabi_fadd+0x218>
 8000786:	2480      	movs	r4, #128	; 0x80
 8000788:	04e4      	lsls	r4, r4, #19
 800078a:	4252      	negs	r2, r2
 800078c:	4323      	orrs	r3, r4
 800078e:	2a1b      	cmp	r2, #27
 8000790:	dd00      	ble.n	8000794 <__aeabi_fadd+0x1e0>
 8000792:	e08a      	b.n	80008aa <__aeabi_fadd+0x2f6>
 8000794:	001c      	movs	r4, r3
 8000796:	2520      	movs	r5, #32
 8000798:	40d4      	lsrs	r4, r2
 800079a:	1aaa      	subs	r2, r5, r2
 800079c:	4093      	lsls	r3, r2
 800079e:	1e5a      	subs	r2, r3, #1
 80007a0:	4193      	sbcs	r3, r2
 80007a2:	4323      	orrs	r3, r4
 80007a4:	4662      	mov	r2, ip
 80007a6:	0004      	movs	r4, r0
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	000d      	movs	r5, r1
 80007ac:	e725      	b.n	80005fa <__aeabi_fadd+0x46>
 80007ae:	2e00      	cmp	r6, #0
 80007b0:	d000      	beq.n	80007b4 <__aeabi_fadd+0x200>
 80007b2:	e726      	b.n	8000602 <__aeabi_fadd+0x4e>
 80007b4:	2200      	movs	r2, #0
 80007b6:	2400      	movs	r4, #0
 80007b8:	e7a9      	b.n	800070e <__aeabi_fadd+0x15a>
 80007ba:	000c      	movs	r4, r1
 80007bc:	e735      	b.n	800062a <__aeabi_fadd+0x76>
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d04d      	beq.n	800085e <__aeabi_fadd+0x2aa>
 80007c2:	43d2      	mvns	r2, r2
 80007c4:	2a00      	cmp	r2, #0
 80007c6:	d0ed      	beq.n	80007a4 <__aeabi_fadd+0x1f0>
 80007c8:	28ff      	cmp	r0, #255	; 0xff
 80007ca:	d1e0      	bne.n	800078e <__aeabi_fadd+0x1da>
 80007cc:	4663      	mov	r3, ip
 80007ce:	24ff      	movs	r4, #255	; 0xff
 80007d0:	000d      	movs	r5, r1
 80007d2:	e72a      	b.n	800062a <__aeabi_fadd+0x76>
 80007d4:	29ff      	cmp	r1, #255	; 0xff
 80007d6:	d00f      	beq.n	80007f8 <__aeabi_fadd+0x244>
 80007d8:	0001      	movs	r1, r0
 80007da:	e773      	b.n	80006c4 <__aeabi_fadd+0x110>
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d061      	beq.n	80008a4 <__aeabi_fadd+0x2f0>
 80007e0:	24ff      	movs	r4, #255	; 0xff
 80007e2:	2f00      	cmp	r7, #0
 80007e4:	d100      	bne.n	80007e8 <__aeabi_fadd+0x234>
 80007e6:	e720      	b.n	800062a <__aeabi_fadd+0x76>
 80007e8:	2280      	movs	r2, #128	; 0x80
 80007ea:	4641      	mov	r1, r8
 80007ec:	03d2      	lsls	r2, r2, #15
 80007ee:	4211      	tst	r1, r2
 80007f0:	d002      	beq.n	80007f8 <__aeabi_fadd+0x244>
 80007f2:	4216      	tst	r6, r2
 80007f4:	d100      	bne.n	80007f8 <__aeabi_fadd+0x244>
 80007f6:	003b      	movs	r3, r7
 80007f8:	24ff      	movs	r4, #255	; 0xff
 80007fa:	e716      	b.n	800062a <__aeabi_fadd+0x76>
 80007fc:	24ff      	movs	r4, #255	; 0xff
 80007fe:	2300      	movs	r3, #0
 8000800:	e724      	b.n	800064c <__aeabi_fadd+0x98>
 8000802:	2c00      	cmp	r4, #0
 8000804:	d1ea      	bne.n	80007dc <__aeabi_fadd+0x228>
 8000806:	2b00      	cmp	r3, #0
 8000808:	d058      	beq.n	80008bc <__aeabi_fadd+0x308>
 800080a:	2f00      	cmp	r7, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_fadd+0x25c>
 800080e:	e70c      	b.n	800062a <__aeabi_fadd+0x76>
 8000810:	4463      	add	r3, ip
 8000812:	015a      	lsls	r2, r3, #5
 8000814:	d400      	bmi.n	8000818 <__aeabi_fadd+0x264>
 8000816:	e739      	b.n	800068c <__aeabi_fadd+0xd8>
 8000818:	4a2e      	ldr	r2, [pc, #184]	; (80008d4 <__aeabi_fadd+0x320>)
 800081a:	000c      	movs	r4, r1
 800081c:	4013      	ands	r3, r2
 800081e:	e704      	b.n	800062a <__aeabi_fadd+0x76>
 8000820:	2101      	movs	r1, #1
 8000822:	e75c      	b.n	80006de <__aeabi_fadd+0x12a>
 8000824:	2c00      	cmp	r4, #0
 8000826:	d11e      	bne.n	8000866 <__aeabi_fadd+0x2b2>
 8000828:	2b00      	cmp	r3, #0
 800082a:	d040      	beq.n	80008ae <__aeabi_fadd+0x2fa>
 800082c:	43c9      	mvns	r1, r1
 800082e:	2900      	cmp	r1, #0
 8000830:	d00b      	beq.n	800084a <__aeabi_fadd+0x296>
 8000832:	28ff      	cmp	r0, #255	; 0xff
 8000834:	d036      	beq.n	80008a4 <__aeabi_fadd+0x2f0>
 8000836:	291b      	cmp	r1, #27
 8000838:	dc47      	bgt.n	80008ca <__aeabi_fadd+0x316>
 800083a:	001c      	movs	r4, r3
 800083c:	2620      	movs	r6, #32
 800083e:	40cc      	lsrs	r4, r1
 8000840:	1a71      	subs	r1, r6, r1
 8000842:	408b      	lsls	r3, r1
 8000844:	1e59      	subs	r1, r3, #1
 8000846:	418b      	sbcs	r3, r1
 8000848:	4323      	orrs	r3, r4
 800084a:	4463      	add	r3, ip
 800084c:	0004      	movs	r4, r0
 800084e:	e747      	b.n	80006e0 <__aeabi_fadd+0x12c>
 8000850:	2b00      	cmp	r3, #0
 8000852:	d118      	bne.n	8000886 <__aeabi_fadd+0x2d2>
 8000854:	1e3b      	subs	r3, r7, #0
 8000856:	d02d      	beq.n	80008b4 <__aeabi_fadd+0x300>
 8000858:	000d      	movs	r5, r1
 800085a:	24ff      	movs	r4, #255	; 0xff
 800085c:	e6e5      	b.n	800062a <__aeabi_fadd+0x76>
 800085e:	003b      	movs	r3, r7
 8000860:	0004      	movs	r4, r0
 8000862:	000d      	movs	r5, r1
 8000864:	e6e1      	b.n	800062a <__aeabi_fadd+0x76>
 8000866:	28ff      	cmp	r0, #255	; 0xff
 8000868:	d01c      	beq.n	80008a4 <__aeabi_fadd+0x2f0>
 800086a:	2480      	movs	r4, #128	; 0x80
 800086c:	04e4      	lsls	r4, r4, #19
 800086e:	4249      	negs	r1, r1
 8000870:	4323      	orrs	r3, r4
 8000872:	e7e0      	b.n	8000836 <__aeabi_fadd+0x282>
 8000874:	2f00      	cmp	r7, #0
 8000876:	d100      	bne.n	800087a <__aeabi_fadd+0x2c6>
 8000878:	e6d7      	b.n	800062a <__aeabi_fadd+0x76>
 800087a:	1bde      	subs	r6, r3, r7
 800087c:	0172      	lsls	r2, r6, #5
 800087e:	d51f      	bpl.n	80008c0 <__aeabi_fadd+0x30c>
 8000880:	1afb      	subs	r3, r7, r3
 8000882:	000d      	movs	r5, r1
 8000884:	e6d1      	b.n	800062a <__aeabi_fadd+0x76>
 8000886:	24ff      	movs	r4, #255	; 0xff
 8000888:	2f00      	cmp	r7, #0
 800088a:	d100      	bne.n	800088e <__aeabi_fadd+0x2da>
 800088c:	e6cd      	b.n	800062a <__aeabi_fadd+0x76>
 800088e:	2280      	movs	r2, #128	; 0x80
 8000890:	4640      	mov	r0, r8
 8000892:	03d2      	lsls	r2, r2, #15
 8000894:	4210      	tst	r0, r2
 8000896:	d0af      	beq.n	80007f8 <__aeabi_fadd+0x244>
 8000898:	4216      	tst	r6, r2
 800089a:	d1ad      	bne.n	80007f8 <__aeabi_fadd+0x244>
 800089c:	003b      	movs	r3, r7
 800089e:	000d      	movs	r5, r1
 80008a0:	24ff      	movs	r4, #255	; 0xff
 80008a2:	e6c2      	b.n	800062a <__aeabi_fadd+0x76>
 80008a4:	4663      	mov	r3, ip
 80008a6:	24ff      	movs	r4, #255	; 0xff
 80008a8:	e6bf      	b.n	800062a <__aeabi_fadd+0x76>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e77a      	b.n	80007a4 <__aeabi_fadd+0x1f0>
 80008ae:	003b      	movs	r3, r7
 80008b0:	0004      	movs	r4, r0
 80008b2:	e6ba      	b.n	800062a <__aeabi_fadd+0x76>
 80008b4:	2680      	movs	r6, #128	; 0x80
 80008b6:	2200      	movs	r2, #0
 80008b8:	03f6      	lsls	r6, r6, #15
 80008ba:	e6f0      	b.n	800069e <__aeabi_fadd+0xea>
 80008bc:	003b      	movs	r3, r7
 80008be:	e6b4      	b.n	800062a <__aeabi_fadd+0x76>
 80008c0:	1e33      	subs	r3, r6, #0
 80008c2:	d000      	beq.n	80008c6 <__aeabi_fadd+0x312>
 80008c4:	e6e2      	b.n	800068c <__aeabi_fadd+0xd8>
 80008c6:	2200      	movs	r2, #0
 80008c8:	e721      	b.n	800070e <__aeabi_fadd+0x15a>
 80008ca:	2301      	movs	r3, #1
 80008cc:	e7bd      	b.n	800084a <__aeabi_fadd+0x296>
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	7dffffff 	.word	0x7dffffff
 80008d4:	fbffffff 	.word	0xfbffffff

080008d8 <__aeabi_fdiv>:
 80008d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008da:	4657      	mov	r7, sl
 80008dc:	464e      	mov	r6, r9
 80008de:	46de      	mov	lr, fp
 80008e0:	4645      	mov	r5, r8
 80008e2:	b5e0      	push	{r5, r6, r7, lr}
 80008e4:	0244      	lsls	r4, r0, #9
 80008e6:	0043      	lsls	r3, r0, #1
 80008e8:	0fc6      	lsrs	r6, r0, #31
 80008ea:	b083      	sub	sp, #12
 80008ec:	1c0f      	adds	r7, r1, #0
 80008ee:	0a64      	lsrs	r4, r4, #9
 80008f0:	0e1b      	lsrs	r3, r3, #24
 80008f2:	46b2      	mov	sl, r6
 80008f4:	d053      	beq.n	800099e <__aeabi_fdiv+0xc6>
 80008f6:	2bff      	cmp	r3, #255	; 0xff
 80008f8:	d027      	beq.n	800094a <__aeabi_fdiv+0x72>
 80008fa:	2280      	movs	r2, #128	; 0x80
 80008fc:	00e4      	lsls	r4, r4, #3
 80008fe:	04d2      	lsls	r2, r2, #19
 8000900:	4314      	orrs	r4, r2
 8000902:	227f      	movs	r2, #127	; 0x7f
 8000904:	4252      	negs	r2, r2
 8000906:	4690      	mov	r8, r2
 8000908:	4498      	add	r8, r3
 800090a:	2300      	movs	r3, #0
 800090c:	4699      	mov	r9, r3
 800090e:	469b      	mov	fp, r3
 8000910:	027d      	lsls	r5, r7, #9
 8000912:	0078      	lsls	r0, r7, #1
 8000914:	0ffb      	lsrs	r3, r7, #31
 8000916:	0a6d      	lsrs	r5, r5, #9
 8000918:	0e00      	lsrs	r0, r0, #24
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	d024      	beq.n	8000968 <__aeabi_fdiv+0x90>
 800091e:	28ff      	cmp	r0, #255	; 0xff
 8000920:	d046      	beq.n	80009b0 <__aeabi_fdiv+0xd8>
 8000922:	2380      	movs	r3, #128	; 0x80
 8000924:	2100      	movs	r1, #0
 8000926:	00ed      	lsls	r5, r5, #3
 8000928:	04db      	lsls	r3, r3, #19
 800092a:	431d      	orrs	r5, r3
 800092c:	387f      	subs	r0, #127	; 0x7f
 800092e:	4647      	mov	r7, r8
 8000930:	1a38      	subs	r0, r7, r0
 8000932:	464f      	mov	r7, r9
 8000934:	430f      	orrs	r7, r1
 8000936:	00bf      	lsls	r7, r7, #2
 8000938:	46b9      	mov	r9, r7
 800093a:	0033      	movs	r3, r6
 800093c:	9a00      	ldr	r2, [sp, #0]
 800093e:	4f87      	ldr	r7, [pc, #540]	; (8000b5c <__aeabi_fdiv+0x284>)
 8000940:	4053      	eors	r3, r2
 8000942:	464a      	mov	r2, r9
 8000944:	58ba      	ldr	r2, [r7, r2]
 8000946:	9301      	str	r3, [sp, #4]
 8000948:	4697      	mov	pc, r2
 800094a:	2c00      	cmp	r4, #0
 800094c:	d14e      	bne.n	80009ec <__aeabi_fdiv+0x114>
 800094e:	2308      	movs	r3, #8
 8000950:	4699      	mov	r9, r3
 8000952:	33f7      	adds	r3, #247	; 0xf7
 8000954:	4698      	mov	r8, r3
 8000956:	3bfd      	subs	r3, #253	; 0xfd
 8000958:	469b      	mov	fp, r3
 800095a:	027d      	lsls	r5, r7, #9
 800095c:	0078      	lsls	r0, r7, #1
 800095e:	0ffb      	lsrs	r3, r7, #31
 8000960:	0a6d      	lsrs	r5, r5, #9
 8000962:	0e00      	lsrs	r0, r0, #24
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	d1da      	bne.n	800091e <__aeabi_fdiv+0x46>
 8000968:	2d00      	cmp	r5, #0
 800096a:	d126      	bne.n	80009ba <__aeabi_fdiv+0xe2>
 800096c:	2000      	movs	r0, #0
 800096e:	2101      	movs	r1, #1
 8000970:	0033      	movs	r3, r6
 8000972:	9a00      	ldr	r2, [sp, #0]
 8000974:	4f7a      	ldr	r7, [pc, #488]	; (8000b60 <__aeabi_fdiv+0x288>)
 8000976:	4053      	eors	r3, r2
 8000978:	4642      	mov	r2, r8
 800097a:	1a10      	subs	r0, r2, r0
 800097c:	464a      	mov	r2, r9
 800097e:	430a      	orrs	r2, r1
 8000980:	0092      	lsls	r2, r2, #2
 8000982:	58ba      	ldr	r2, [r7, r2]
 8000984:	001d      	movs	r5, r3
 8000986:	4697      	mov	pc, r2
 8000988:	9b00      	ldr	r3, [sp, #0]
 800098a:	002c      	movs	r4, r5
 800098c:	469a      	mov	sl, r3
 800098e:	468b      	mov	fp, r1
 8000990:	465b      	mov	r3, fp
 8000992:	2b02      	cmp	r3, #2
 8000994:	d131      	bne.n	80009fa <__aeabi_fdiv+0x122>
 8000996:	4653      	mov	r3, sl
 8000998:	21ff      	movs	r1, #255	; 0xff
 800099a:	2400      	movs	r4, #0
 800099c:	e038      	b.n	8000a10 <__aeabi_fdiv+0x138>
 800099e:	2c00      	cmp	r4, #0
 80009a0:	d117      	bne.n	80009d2 <__aeabi_fdiv+0xfa>
 80009a2:	2304      	movs	r3, #4
 80009a4:	4699      	mov	r9, r3
 80009a6:	2300      	movs	r3, #0
 80009a8:	4698      	mov	r8, r3
 80009aa:	3301      	adds	r3, #1
 80009ac:	469b      	mov	fp, r3
 80009ae:	e7af      	b.n	8000910 <__aeabi_fdiv+0x38>
 80009b0:	20ff      	movs	r0, #255	; 0xff
 80009b2:	2d00      	cmp	r5, #0
 80009b4:	d10b      	bne.n	80009ce <__aeabi_fdiv+0xf6>
 80009b6:	2102      	movs	r1, #2
 80009b8:	e7da      	b.n	8000970 <__aeabi_fdiv+0x98>
 80009ba:	0028      	movs	r0, r5
 80009bc:	f000 fc00 	bl	80011c0 <__clzsi2>
 80009c0:	1f43      	subs	r3, r0, #5
 80009c2:	409d      	lsls	r5, r3
 80009c4:	2376      	movs	r3, #118	; 0x76
 80009c6:	425b      	negs	r3, r3
 80009c8:	1a18      	subs	r0, r3, r0
 80009ca:	2100      	movs	r1, #0
 80009cc:	e7af      	b.n	800092e <__aeabi_fdiv+0x56>
 80009ce:	2103      	movs	r1, #3
 80009d0:	e7ad      	b.n	800092e <__aeabi_fdiv+0x56>
 80009d2:	0020      	movs	r0, r4
 80009d4:	f000 fbf4 	bl	80011c0 <__clzsi2>
 80009d8:	1f43      	subs	r3, r0, #5
 80009da:	409c      	lsls	r4, r3
 80009dc:	2376      	movs	r3, #118	; 0x76
 80009de:	425b      	negs	r3, r3
 80009e0:	1a1b      	subs	r3, r3, r0
 80009e2:	4698      	mov	r8, r3
 80009e4:	2300      	movs	r3, #0
 80009e6:	4699      	mov	r9, r3
 80009e8:	469b      	mov	fp, r3
 80009ea:	e791      	b.n	8000910 <__aeabi_fdiv+0x38>
 80009ec:	230c      	movs	r3, #12
 80009ee:	4699      	mov	r9, r3
 80009f0:	33f3      	adds	r3, #243	; 0xf3
 80009f2:	4698      	mov	r8, r3
 80009f4:	3bfc      	subs	r3, #252	; 0xfc
 80009f6:	469b      	mov	fp, r3
 80009f8:	e78a      	b.n	8000910 <__aeabi_fdiv+0x38>
 80009fa:	2b03      	cmp	r3, #3
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fdiv+0x128>
 80009fe:	e0a5      	b.n	8000b4c <__aeabi_fdiv+0x274>
 8000a00:	4655      	mov	r5, sl
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fdiv+0x130>
 8000a06:	e081      	b.n	8000b0c <__aeabi_fdiv+0x234>
 8000a08:	2301      	movs	r3, #1
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2400      	movs	r4, #0
 8000a0e:	402b      	ands	r3, r5
 8000a10:	0264      	lsls	r4, r4, #9
 8000a12:	05c9      	lsls	r1, r1, #23
 8000a14:	0a60      	lsrs	r0, r4, #9
 8000a16:	07db      	lsls	r3, r3, #31
 8000a18:	4308      	orrs	r0, r1
 8000a1a:	4318      	orrs	r0, r3
 8000a1c:	b003      	add	sp, #12
 8000a1e:	bc3c      	pop	{r2, r3, r4, r5}
 8000a20:	4690      	mov	r8, r2
 8000a22:	4699      	mov	r9, r3
 8000a24:	46a2      	mov	sl, r4
 8000a26:	46ab      	mov	fp, r5
 8000a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a2a:	2480      	movs	r4, #128	; 0x80
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	03e4      	lsls	r4, r4, #15
 8000a30:	21ff      	movs	r1, #255	; 0xff
 8000a32:	e7ed      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000a34:	21ff      	movs	r1, #255	; 0xff
 8000a36:	2400      	movs	r4, #0
 8000a38:	e7ea      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	1a59      	subs	r1, r3, r1
 8000a3e:	291b      	cmp	r1, #27
 8000a40:	dd66      	ble.n	8000b10 <__aeabi_fdiv+0x238>
 8000a42:	9a01      	ldr	r2, [sp, #4]
 8000a44:	4013      	ands	r3, r2
 8000a46:	2100      	movs	r1, #0
 8000a48:	2400      	movs	r4, #0
 8000a4a:	e7e1      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000a4c:	2380      	movs	r3, #128	; 0x80
 8000a4e:	03db      	lsls	r3, r3, #15
 8000a50:	421c      	tst	r4, r3
 8000a52:	d038      	beq.n	8000ac6 <__aeabi_fdiv+0x1ee>
 8000a54:	421d      	tst	r5, r3
 8000a56:	d051      	beq.n	8000afc <__aeabi_fdiv+0x224>
 8000a58:	431c      	orrs	r4, r3
 8000a5a:	0264      	lsls	r4, r4, #9
 8000a5c:	0a64      	lsrs	r4, r4, #9
 8000a5e:	0033      	movs	r3, r6
 8000a60:	21ff      	movs	r1, #255	; 0xff
 8000a62:	e7d5      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000a64:	0163      	lsls	r3, r4, #5
 8000a66:	016c      	lsls	r4, r5, #5
 8000a68:	42a3      	cmp	r3, r4
 8000a6a:	d23b      	bcs.n	8000ae4 <__aeabi_fdiv+0x20c>
 8000a6c:	261b      	movs	r6, #27
 8000a6e:	2100      	movs	r1, #0
 8000a70:	3801      	subs	r0, #1
 8000a72:	2501      	movs	r5, #1
 8000a74:	001f      	movs	r7, r3
 8000a76:	0049      	lsls	r1, r1, #1
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	2f00      	cmp	r7, #0
 8000a7c:	db01      	blt.n	8000a82 <__aeabi_fdiv+0x1aa>
 8000a7e:	429c      	cmp	r4, r3
 8000a80:	d801      	bhi.n	8000a86 <__aeabi_fdiv+0x1ae>
 8000a82:	1b1b      	subs	r3, r3, r4
 8000a84:	4329      	orrs	r1, r5
 8000a86:	3e01      	subs	r6, #1
 8000a88:	2e00      	cmp	r6, #0
 8000a8a:	d1f3      	bne.n	8000a74 <__aeabi_fdiv+0x19c>
 8000a8c:	001c      	movs	r4, r3
 8000a8e:	1e63      	subs	r3, r4, #1
 8000a90:	419c      	sbcs	r4, r3
 8000a92:	430c      	orrs	r4, r1
 8000a94:	0001      	movs	r1, r0
 8000a96:	317f      	adds	r1, #127	; 0x7f
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	ddce      	ble.n	8000a3a <__aeabi_fdiv+0x162>
 8000a9c:	0763      	lsls	r3, r4, #29
 8000a9e:	d004      	beq.n	8000aaa <__aeabi_fdiv+0x1d2>
 8000aa0:	230f      	movs	r3, #15
 8000aa2:	4023      	ands	r3, r4
 8000aa4:	2b04      	cmp	r3, #4
 8000aa6:	d000      	beq.n	8000aaa <__aeabi_fdiv+0x1d2>
 8000aa8:	3404      	adds	r4, #4
 8000aaa:	0123      	lsls	r3, r4, #4
 8000aac:	d503      	bpl.n	8000ab6 <__aeabi_fdiv+0x1de>
 8000aae:	0001      	movs	r1, r0
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <__aeabi_fdiv+0x28c>)
 8000ab2:	3180      	adds	r1, #128	; 0x80
 8000ab4:	401c      	ands	r4, r3
 8000ab6:	29fe      	cmp	r1, #254	; 0xfe
 8000ab8:	dd0d      	ble.n	8000ad6 <__aeabi_fdiv+0x1fe>
 8000aba:	2301      	movs	r3, #1
 8000abc:	9a01      	ldr	r2, [sp, #4]
 8000abe:	21ff      	movs	r1, #255	; 0xff
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	2400      	movs	r4, #0
 8000ac4:	e7a4      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000ac6:	2380      	movs	r3, #128	; 0x80
 8000ac8:	03db      	lsls	r3, r3, #15
 8000aca:	431c      	orrs	r4, r3
 8000acc:	0264      	lsls	r4, r4, #9
 8000ace:	0a64      	lsrs	r4, r4, #9
 8000ad0:	0033      	movs	r3, r6
 8000ad2:	21ff      	movs	r1, #255	; 0xff
 8000ad4:	e79c      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	9a01      	ldr	r2, [sp, #4]
 8000ada:	01a4      	lsls	r4, r4, #6
 8000adc:	0a64      	lsrs	r4, r4, #9
 8000ade:	b2c9      	uxtb	r1, r1
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	e795      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000ae4:	1b1b      	subs	r3, r3, r4
 8000ae6:	261a      	movs	r6, #26
 8000ae8:	2101      	movs	r1, #1
 8000aea:	e7c2      	b.n	8000a72 <__aeabi_fdiv+0x19a>
 8000aec:	9b00      	ldr	r3, [sp, #0]
 8000aee:	468b      	mov	fp, r1
 8000af0:	469a      	mov	sl, r3
 8000af2:	2400      	movs	r4, #0
 8000af4:	e74c      	b.n	8000990 <__aeabi_fdiv+0xb8>
 8000af6:	0263      	lsls	r3, r4, #9
 8000af8:	d5e5      	bpl.n	8000ac6 <__aeabi_fdiv+0x1ee>
 8000afa:	2500      	movs	r5, #0
 8000afc:	2480      	movs	r4, #128	; 0x80
 8000afe:	03e4      	lsls	r4, r4, #15
 8000b00:	432c      	orrs	r4, r5
 8000b02:	0264      	lsls	r4, r4, #9
 8000b04:	0a64      	lsrs	r4, r4, #9
 8000b06:	9b00      	ldr	r3, [sp, #0]
 8000b08:	21ff      	movs	r1, #255	; 0xff
 8000b0a:	e781      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000b0c:	9501      	str	r5, [sp, #4]
 8000b0e:	e7c1      	b.n	8000a94 <__aeabi_fdiv+0x1bc>
 8000b10:	0023      	movs	r3, r4
 8000b12:	2020      	movs	r0, #32
 8000b14:	40cb      	lsrs	r3, r1
 8000b16:	1a41      	subs	r1, r0, r1
 8000b18:	408c      	lsls	r4, r1
 8000b1a:	1e61      	subs	r1, r4, #1
 8000b1c:	418c      	sbcs	r4, r1
 8000b1e:	431c      	orrs	r4, r3
 8000b20:	0763      	lsls	r3, r4, #29
 8000b22:	d004      	beq.n	8000b2e <__aeabi_fdiv+0x256>
 8000b24:	230f      	movs	r3, #15
 8000b26:	4023      	ands	r3, r4
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d000      	beq.n	8000b2e <__aeabi_fdiv+0x256>
 8000b2c:	3404      	adds	r4, #4
 8000b2e:	0163      	lsls	r3, r4, #5
 8000b30:	d505      	bpl.n	8000b3e <__aeabi_fdiv+0x266>
 8000b32:	2301      	movs	r3, #1
 8000b34:	9a01      	ldr	r2, [sp, #4]
 8000b36:	2101      	movs	r1, #1
 8000b38:	4013      	ands	r3, r2
 8000b3a:	2400      	movs	r4, #0
 8000b3c:	e768      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000b3e:	2301      	movs	r3, #1
 8000b40:	9a01      	ldr	r2, [sp, #4]
 8000b42:	01a4      	lsls	r4, r4, #6
 8000b44:	0a64      	lsrs	r4, r4, #9
 8000b46:	4013      	ands	r3, r2
 8000b48:	2100      	movs	r1, #0
 8000b4a:	e761      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000b4c:	2380      	movs	r3, #128	; 0x80
 8000b4e:	03db      	lsls	r3, r3, #15
 8000b50:	431c      	orrs	r4, r3
 8000b52:	0264      	lsls	r4, r4, #9
 8000b54:	0a64      	lsrs	r4, r4, #9
 8000b56:	4653      	mov	r3, sl
 8000b58:	21ff      	movs	r1, #255	; 0xff
 8000b5a:	e759      	b.n	8000a10 <__aeabi_fdiv+0x138>
 8000b5c:	08003f24 	.word	0x08003f24
 8000b60:	08003f64 	.word	0x08003f64
 8000b64:	f7ffffff 	.word	0xf7ffffff

08000b68 <__aeabi_fmul>:
 8000b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b6a:	4657      	mov	r7, sl
 8000b6c:	464e      	mov	r6, r9
 8000b6e:	4645      	mov	r5, r8
 8000b70:	46de      	mov	lr, fp
 8000b72:	b5e0      	push	{r5, r6, r7, lr}
 8000b74:	0247      	lsls	r7, r0, #9
 8000b76:	0046      	lsls	r6, r0, #1
 8000b78:	4688      	mov	r8, r1
 8000b7a:	0a7f      	lsrs	r7, r7, #9
 8000b7c:	0e36      	lsrs	r6, r6, #24
 8000b7e:	0fc4      	lsrs	r4, r0, #31
 8000b80:	2e00      	cmp	r6, #0
 8000b82:	d047      	beq.n	8000c14 <__aeabi_fmul+0xac>
 8000b84:	2eff      	cmp	r6, #255	; 0xff
 8000b86:	d024      	beq.n	8000bd2 <__aeabi_fmul+0x6a>
 8000b88:	00fb      	lsls	r3, r7, #3
 8000b8a:	2780      	movs	r7, #128	; 0x80
 8000b8c:	04ff      	lsls	r7, r7, #19
 8000b8e:	431f      	orrs	r7, r3
 8000b90:	2300      	movs	r3, #0
 8000b92:	4699      	mov	r9, r3
 8000b94:	469a      	mov	sl, r3
 8000b96:	3e7f      	subs	r6, #127	; 0x7f
 8000b98:	4643      	mov	r3, r8
 8000b9a:	025d      	lsls	r5, r3, #9
 8000b9c:	0058      	lsls	r0, r3, #1
 8000b9e:	0fdb      	lsrs	r3, r3, #31
 8000ba0:	0a6d      	lsrs	r5, r5, #9
 8000ba2:	0e00      	lsrs	r0, r0, #24
 8000ba4:	4698      	mov	r8, r3
 8000ba6:	d043      	beq.n	8000c30 <__aeabi_fmul+0xc8>
 8000ba8:	28ff      	cmp	r0, #255	; 0xff
 8000baa:	d03b      	beq.n	8000c24 <__aeabi_fmul+0xbc>
 8000bac:	00eb      	lsls	r3, r5, #3
 8000bae:	2580      	movs	r5, #128	; 0x80
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	04ed      	lsls	r5, r5, #19
 8000bb4:	431d      	orrs	r5, r3
 8000bb6:	387f      	subs	r0, #127	; 0x7f
 8000bb8:	1836      	adds	r6, r6, r0
 8000bba:	1c73      	adds	r3, r6, #1
 8000bbc:	4641      	mov	r1, r8
 8000bbe:	469b      	mov	fp, r3
 8000bc0:	464b      	mov	r3, r9
 8000bc2:	4061      	eors	r1, r4
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	2b0f      	cmp	r3, #15
 8000bc8:	d864      	bhi.n	8000c94 <__aeabi_fmul+0x12c>
 8000bca:	4875      	ldr	r0, [pc, #468]	; (8000da0 <__aeabi_fmul+0x238>)
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	58c3      	ldr	r3, [r0, r3]
 8000bd0:	469f      	mov	pc, r3
 8000bd2:	2f00      	cmp	r7, #0
 8000bd4:	d142      	bne.n	8000c5c <__aeabi_fmul+0xf4>
 8000bd6:	2308      	movs	r3, #8
 8000bd8:	4699      	mov	r9, r3
 8000bda:	3b06      	subs	r3, #6
 8000bdc:	26ff      	movs	r6, #255	; 0xff
 8000bde:	469a      	mov	sl, r3
 8000be0:	e7da      	b.n	8000b98 <__aeabi_fmul+0x30>
 8000be2:	4641      	mov	r1, r8
 8000be4:	2a02      	cmp	r2, #2
 8000be6:	d028      	beq.n	8000c3a <__aeabi_fmul+0xd2>
 8000be8:	2a03      	cmp	r2, #3
 8000bea:	d100      	bne.n	8000bee <__aeabi_fmul+0x86>
 8000bec:	e0ce      	b.n	8000d8c <__aeabi_fmul+0x224>
 8000bee:	2a01      	cmp	r2, #1
 8000bf0:	d000      	beq.n	8000bf4 <__aeabi_fmul+0x8c>
 8000bf2:	e0ac      	b.n	8000d4e <__aeabi_fmul+0x1e6>
 8000bf4:	4011      	ands	r1, r2
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	b2cc      	uxtb	r4, r1
 8000bfc:	0240      	lsls	r0, r0, #9
 8000bfe:	05d2      	lsls	r2, r2, #23
 8000c00:	0a40      	lsrs	r0, r0, #9
 8000c02:	07e4      	lsls	r4, r4, #31
 8000c04:	4310      	orrs	r0, r2
 8000c06:	4320      	orrs	r0, r4
 8000c08:	bc3c      	pop	{r2, r3, r4, r5}
 8000c0a:	4690      	mov	r8, r2
 8000c0c:	4699      	mov	r9, r3
 8000c0e:	46a2      	mov	sl, r4
 8000c10:	46ab      	mov	fp, r5
 8000c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c14:	2f00      	cmp	r7, #0
 8000c16:	d115      	bne.n	8000c44 <__aeabi_fmul+0xdc>
 8000c18:	2304      	movs	r3, #4
 8000c1a:	4699      	mov	r9, r3
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	2600      	movs	r6, #0
 8000c20:	469a      	mov	sl, r3
 8000c22:	e7b9      	b.n	8000b98 <__aeabi_fmul+0x30>
 8000c24:	20ff      	movs	r0, #255	; 0xff
 8000c26:	2202      	movs	r2, #2
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d0c5      	beq.n	8000bb8 <__aeabi_fmul+0x50>
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	e7c3      	b.n	8000bb8 <__aeabi_fmul+0x50>
 8000c30:	2d00      	cmp	r5, #0
 8000c32:	d119      	bne.n	8000c68 <__aeabi_fmul+0x100>
 8000c34:	2000      	movs	r0, #0
 8000c36:	2201      	movs	r2, #1
 8000c38:	e7be      	b.n	8000bb8 <__aeabi_fmul+0x50>
 8000c3a:	2401      	movs	r4, #1
 8000c3c:	22ff      	movs	r2, #255	; 0xff
 8000c3e:	400c      	ands	r4, r1
 8000c40:	2000      	movs	r0, #0
 8000c42:	e7db      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000c44:	0038      	movs	r0, r7
 8000c46:	f000 fabb 	bl	80011c0 <__clzsi2>
 8000c4a:	2676      	movs	r6, #118	; 0x76
 8000c4c:	1f43      	subs	r3, r0, #5
 8000c4e:	409f      	lsls	r7, r3
 8000c50:	2300      	movs	r3, #0
 8000c52:	4276      	negs	r6, r6
 8000c54:	1a36      	subs	r6, r6, r0
 8000c56:	4699      	mov	r9, r3
 8000c58:	469a      	mov	sl, r3
 8000c5a:	e79d      	b.n	8000b98 <__aeabi_fmul+0x30>
 8000c5c:	230c      	movs	r3, #12
 8000c5e:	4699      	mov	r9, r3
 8000c60:	3b09      	subs	r3, #9
 8000c62:	26ff      	movs	r6, #255	; 0xff
 8000c64:	469a      	mov	sl, r3
 8000c66:	e797      	b.n	8000b98 <__aeabi_fmul+0x30>
 8000c68:	0028      	movs	r0, r5
 8000c6a:	f000 faa9 	bl	80011c0 <__clzsi2>
 8000c6e:	1f43      	subs	r3, r0, #5
 8000c70:	409d      	lsls	r5, r3
 8000c72:	2376      	movs	r3, #118	; 0x76
 8000c74:	425b      	negs	r3, r3
 8000c76:	1a18      	subs	r0, r3, r0
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e79d      	b.n	8000bb8 <__aeabi_fmul+0x50>
 8000c7c:	2080      	movs	r0, #128	; 0x80
 8000c7e:	2400      	movs	r4, #0
 8000c80:	03c0      	lsls	r0, r0, #15
 8000c82:	22ff      	movs	r2, #255	; 0xff
 8000c84:	e7ba      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000c86:	003d      	movs	r5, r7
 8000c88:	4652      	mov	r2, sl
 8000c8a:	e7ab      	b.n	8000be4 <__aeabi_fmul+0x7c>
 8000c8c:	003d      	movs	r5, r7
 8000c8e:	0021      	movs	r1, r4
 8000c90:	4652      	mov	r2, sl
 8000c92:	e7a7      	b.n	8000be4 <__aeabi_fmul+0x7c>
 8000c94:	0c3b      	lsrs	r3, r7, #16
 8000c96:	469c      	mov	ip, r3
 8000c98:	042a      	lsls	r2, r5, #16
 8000c9a:	0c12      	lsrs	r2, r2, #16
 8000c9c:	0c2b      	lsrs	r3, r5, #16
 8000c9e:	0014      	movs	r4, r2
 8000ca0:	4660      	mov	r0, ip
 8000ca2:	4665      	mov	r5, ip
 8000ca4:	043f      	lsls	r7, r7, #16
 8000ca6:	0c3f      	lsrs	r7, r7, #16
 8000ca8:	437c      	muls	r4, r7
 8000caa:	4342      	muls	r2, r0
 8000cac:	435d      	muls	r5, r3
 8000cae:	437b      	muls	r3, r7
 8000cb0:	0c27      	lsrs	r7, r4, #16
 8000cb2:	189b      	adds	r3, r3, r2
 8000cb4:	18ff      	adds	r7, r7, r3
 8000cb6:	42ba      	cmp	r2, r7
 8000cb8:	d903      	bls.n	8000cc2 <__aeabi_fmul+0x15a>
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	025b      	lsls	r3, r3, #9
 8000cbe:	469c      	mov	ip, r3
 8000cc0:	4465      	add	r5, ip
 8000cc2:	0424      	lsls	r4, r4, #16
 8000cc4:	043a      	lsls	r2, r7, #16
 8000cc6:	0c24      	lsrs	r4, r4, #16
 8000cc8:	1912      	adds	r2, r2, r4
 8000cca:	0193      	lsls	r3, r2, #6
 8000ccc:	1e5c      	subs	r4, r3, #1
 8000cce:	41a3      	sbcs	r3, r4
 8000cd0:	0c3f      	lsrs	r7, r7, #16
 8000cd2:	0e92      	lsrs	r2, r2, #26
 8000cd4:	197d      	adds	r5, r7, r5
 8000cd6:	431a      	orrs	r2, r3
 8000cd8:	01ad      	lsls	r5, r5, #6
 8000cda:	4315      	orrs	r5, r2
 8000cdc:	012b      	lsls	r3, r5, #4
 8000cde:	d504      	bpl.n	8000cea <__aeabi_fmul+0x182>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	465e      	mov	r6, fp
 8000ce4:	086a      	lsrs	r2, r5, #1
 8000ce6:	401d      	ands	r5, r3
 8000ce8:	4315      	orrs	r5, r2
 8000cea:	0032      	movs	r2, r6
 8000cec:	327f      	adds	r2, #127	; 0x7f
 8000cee:	2a00      	cmp	r2, #0
 8000cf0:	dd25      	ble.n	8000d3e <__aeabi_fmul+0x1d6>
 8000cf2:	076b      	lsls	r3, r5, #29
 8000cf4:	d004      	beq.n	8000d00 <__aeabi_fmul+0x198>
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	402b      	ands	r3, r5
 8000cfa:	2b04      	cmp	r3, #4
 8000cfc:	d000      	beq.n	8000d00 <__aeabi_fmul+0x198>
 8000cfe:	3504      	adds	r5, #4
 8000d00:	012b      	lsls	r3, r5, #4
 8000d02:	d503      	bpl.n	8000d0c <__aeabi_fmul+0x1a4>
 8000d04:	0032      	movs	r2, r6
 8000d06:	4b27      	ldr	r3, [pc, #156]	; (8000da4 <__aeabi_fmul+0x23c>)
 8000d08:	3280      	adds	r2, #128	; 0x80
 8000d0a:	401d      	ands	r5, r3
 8000d0c:	2afe      	cmp	r2, #254	; 0xfe
 8000d0e:	dc94      	bgt.n	8000c3a <__aeabi_fmul+0xd2>
 8000d10:	2401      	movs	r4, #1
 8000d12:	01a8      	lsls	r0, r5, #6
 8000d14:	0a40      	lsrs	r0, r0, #9
 8000d16:	b2d2      	uxtb	r2, r2
 8000d18:	400c      	ands	r4, r1
 8000d1a:	e76f      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d1c:	2080      	movs	r0, #128	; 0x80
 8000d1e:	03c0      	lsls	r0, r0, #15
 8000d20:	4207      	tst	r7, r0
 8000d22:	d007      	beq.n	8000d34 <__aeabi_fmul+0x1cc>
 8000d24:	4205      	tst	r5, r0
 8000d26:	d105      	bne.n	8000d34 <__aeabi_fmul+0x1cc>
 8000d28:	4328      	orrs	r0, r5
 8000d2a:	0240      	lsls	r0, r0, #9
 8000d2c:	0a40      	lsrs	r0, r0, #9
 8000d2e:	4644      	mov	r4, r8
 8000d30:	22ff      	movs	r2, #255	; 0xff
 8000d32:	e763      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d34:	4338      	orrs	r0, r7
 8000d36:	0240      	lsls	r0, r0, #9
 8000d38:	0a40      	lsrs	r0, r0, #9
 8000d3a:	22ff      	movs	r2, #255	; 0xff
 8000d3c:	e75e      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d3e:	2401      	movs	r4, #1
 8000d40:	1aa3      	subs	r3, r4, r2
 8000d42:	2b1b      	cmp	r3, #27
 8000d44:	dd05      	ble.n	8000d52 <__aeabi_fmul+0x1ea>
 8000d46:	400c      	ands	r4, r1
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	e756      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d4e:	465e      	mov	r6, fp
 8000d50:	e7cb      	b.n	8000cea <__aeabi_fmul+0x182>
 8000d52:	002a      	movs	r2, r5
 8000d54:	2020      	movs	r0, #32
 8000d56:	40da      	lsrs	r2, r3
 8000d58:	1ac3      	subs	r3, r0, r3
 8000d5a:	409d      	lsls	r5, r3
 8000d5c:	002b      	movs	r3, r5
 8000d5e:	1e5d      	subs	r5, r3, #1
 8000d60:	41ab      	sbcs	r3, r5
 8000d62:	4313      	orrs	r3, r2
 8000d64:	075a      	lsls	r2, r3, #29
 8000d66:	d004      	beq.n	8000d72 <__aeabi_fmul+0x20a>
 8000d68:	220f      	movs	r2, #15
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	2a04      	cmp	r2, #4
 8000d6e:	d000      	beq.n	8000d72 <__aeabi_fmul+0x20a>
 8000d70:	3304      	adds	r3, #4
 8000d72:	015a      	lsls	r2, r3, #5
 8000d74:	d504      	bpl.n	8000d80 <__aeabi_fmul+0x218>
 8000d76:	2401      	movs	r4, #1
 8000d78:	2201      	movs	r2, #1
 8000d7a:	400c      	ands	r4, r1
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	e73d      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d80:	2401      	movs	r4, #1
 8000d82:	019b      	lsls	r3, r3, #6
 8000d84:	0a58      	lsrs	r0, r3, #9
 8000d86:	400c      	ands	r4, r1
 8000d88:	2200      	movs	r2, #0
 8000d8a:	e737      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d8c:	2080      	movs	r0, #128	; 0x80
 8000d8e:	2401      	movs	r4, #1
 8000d90:	03c0      	lsls	r0, r0, #15
 8000d92:	4328      	orrs	r0, r5
 8000d94:	0240      	lsls	r0, r0, #9
 8000d96:	0a40      	lsrs	r0, r0, #9
 8000d98:	400c      	ands	r4, r1
 8000d9a:	22ff      	movs	r2, #255	; 0xff
 8000d9c:	e72e      	b.n	8000bfc <__aeabi_fmul+0x94>
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	08003fa4 	.word	0x08003fa4
 8000da4:	f7ffffff 	.word	0xf7ffffff

08000da8 <__aeabi_fsub>:
 8000da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000daa:	464f      	mov	r7, r9
 8000dac:	46d6      	mov	lr, sl
 8000dae:	4646      	mov	r6, r8
 8000db0:	0044      	lsls	r4, r0, #1
 8000db2:	b5c0      	push	{r6, r7, lr}
 8000db4:	0fc2      	lsrs	r2, r0, #31
 8000db6:	0247      	lsls	r7, r0, #9
 8000db8:	0248      	lsls	r0, r1, #9
 8000dba:	0a40      	lsrs	r0, r0, #9
 8000dbc:	4684      	mov	ip, r0
 8000dbe:	4666      	mov	r6, ip
 8000dc0:	0a7b      	lsrs	r3, r7, #9
 8000dc2:	0048      	lsls	r0, r1, #1
 8000dc4:	0fc9      	lsrs	r1, r1, #31
 8000dc6:	469a      	mov	sl, r3
 8000dc8:	0e24      	lsrs	r4, r4, #24
 8000dca:	0015      	movs	r5, r2
 8000dcc:	00db      	lsls	r3, r3, #3
 8000dce:	0e00      	lsrs	r0, r0, #24
 8000dd0:	4689      	mov	r9, r1
 8000dd2:	00f6      	lsls	r6, r6, #3
 8000dd4:	28ff      	cmp	r0, #255	; 0xff
 8000dd6:	d100      	bne.n	8000dda <__aeabi_fsub+0x32>
 8000dd8:	e08f      	b.n	8000efa <__aeabi_fsub+0x152>
 8000dda:	2101      	movs	r1, #1
 8000ddc:	464f      	mov	r7, r9
 8000dde:	404f      	eors	r7, r1
 8000de0:	0039      	movs	r1, r7
 8000de2:	4291      	cmp	r1, r2
 8000de4:	d066      	beq.n	8000eb4 <__aeabi_fsub+0x10c>
 8000de6:	1a22      	subs	r2, r4, r0
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	dc00      	bgt.n	8000dee <__aeabi_fsub+0x46>
 8000dec:	e09d      	b.n	8000f2a <__aeabi_fsub+0x182>
 8000dee:	2800      	cmp	r0, #0
 8000df0:	d13d      	bne.n	8000e6e <__aeabi_fsub+0xc6>
 8000df2:	2e00      	cmp	r6, #0
 8000df4:	d100      	bne.n	8000df8 <__aeabi_fsub+0x50>
 8000df6:	e08b      	b.n	8000f10 <__aeabi_fsub+0x168>
 8000df8:	1e51      	subs	r1, r2, #1
 8000dfa:	2900      	cmp	r1, #0
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_fsub+0x58>
 8000dfe:	e0b5      	b.n	8000f6c <__aeabi_fsub+0x1c4>
 8000e00:	2401      	movs	r4, #1
 8000e02:	1b9b      	subs	r3, r3, r6
 8000e04:	015a      	lsls	r2, r3, #5
 8000e06:	d544      	bpl.n	8000e92 <__aeabi_fsub+0xea>
 8000e08:	019b      	lsls	r3, r3, #6
 8000e0a:	099f      	lsrs	r7, r3, #6
 8000e0c:	0038      	movs	r0, r7
 8000e0e:	f000 f9d7 	bl	80011c0 <__clzsi2>
 8000e12:	3805      	subs	r0, #5
 8000e14:	4087      	lsls	r7, r0
 8000e16:	4284      	cmp	r4, r0
 8000e18:	dd00      	ble.n	8000e1c <__aeabi_fsub+0x74>
 8000e1a:	e096      	b.n	8000f4a <__aeabi_fsub+0x1a2>
 8000e1c:	1b04      	subs	r4, r0, r4
 8000e1e:	003a      	movs	r2, r7
 8000e20:	2020      	movs	r0, #32
 8000e22:	3401      	adds	r4, #1
 8000e24:	40e2      	lsrs	r2, r4
 8000e26:	1b04      	subs	r4, r0, r4
 8000e28:	40a7      	lsls	r7, r4
 8000e2a:	003b      	movs	r3, r7
 8000e2c:	1e5f      	subs	r7, r3, #1
 8000e2e:	41bb      	sbcs	r3, r7
 8000e30:	2400      	movs	r4, #0
 8000e32:	4313      	orrs	r3, r2
 8000e34:	075a      	lsls	r2, r3, #29
 8000e36:	d004      	beq.n	8000e42 <__aeabi_fsub+0x9a>
 8000e38:	220f      	movs	r2, #15
 8000e3a:	401a      	ands	r2, r3
 8000e3c:	2a04      	cmp	r2, #4
 8000e3e:	d000      	beq.n	8000e42 <__aeabi_fsub+0x9a>
 8000e40:	3304      	adds	r3, #4
 8000e42:	015a      	lsls	r2, r3, #5
 8000e44:	d527      	bpl.n	8000e96 <__aeabi_fsub+0xee>
 8000e46:	3401      	adds	r4, #1
 8000e48:	2cff      	cmp	r4, #255	; 0xff
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fsub+0xa6>
 8000e4c:	e079      	b.n	8000f42 <__aeabi_fsub+0x19a>
 8000e4e:	2201      	movs	r2, #1
 8000e50:	019b      	lsls	r3, r3, #6
 8000e52:	0a5b      	lsrs	r3, r3, #9
 8000e54:	b2e4      	uxtb	r4, r4
 8000e56:	402a      	ands	r2, r5
 8000e58:	025b      	lsls	r3, r3, #9
 8000e5a:	05e4      	lsls	r4, r4, #23
 8000e5c:	0a58      	lsrs	r0, r3, #9
 8000e5e:	07d2      	lsls	r2, r2, #31
 8000e60:	4320      	orrs	r0, r4
 8000e62:	4310      	orrs	r0, r2
 8000e64:	bc1c      	pop	{r2, r3, r4}
 8000e66:	4690      	mov	r8, r2
 8000e68:	4699      	mov	r9, r3
 8000e6a:	46a2      	mov	sl, r4
 8000e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e6e:	2cff      	cmp	r4, #255	; 0xff
 8000e70:	d0e0      	beq.n	8000e34 <__aeabi_fsub+0x8c>
 8000e72:	2180      	movs	r1, #128	; 0x80
 8000e74:	04c9      	lsls	r1, r1, #19
 8000e76:	430e      	orrs	r6, r1
 8000e78:	2a1b      	cmp	r2, #27
 8000e7a:	dc7b      	bgt.n	8000f74 <__aeabi_fsub+0x1cc>
 8000e7c:	0031      	movs	r1, r6
 8000e7e:	2020      	movs	r0, #32
 8000e80:	40d1      	lsrs	r1, r2
 8000e82:	1a82      	subs	r2, r0, r2
 8000e84:	4096      	lsls	r6, r2
 8000e86:	1e72      	subs	r2, r6, #1
 8000e88:	4196      	sbcs	r6, r2
 8000e8a:	430e      	orrs	r6, r1
 8000e8c:	1b9b      	subs	r3, r3, r6
 8000e8e:	015a      	lsls	r2, r3, #5
 8000e90:	d4ba      	bmi.n	8000e08 <__aeabi_fsub+0x60>
 8000e92:	075a      	lsls	r2, r3, #29
 8000e94:	d1d0      	bne.n	8000e38 <__aeabi_fsub+0x90>
 8000e96:	2201      	movs	r2, #1
 8000e98:	08df      	lsrs	r7, r3, #3
 8000e9a:	402a      	ands	r2, r5
 8000e9c:	2cff      	cmp	r4, #255	; 0xff
 8000e9e:	d133      	bne.n	8000f08 <__aeabi_fsub+0x160>
 8000ea0:	2f00      	cmp	r7, #0
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_fsub+0xfe>
 8000ea4:	e0a8      	b.n	8000ff8 <__aeabi_fsub+0x250>
 8000ea6:	2380      	movs	r3, #128	; 0x80
 8000ea8:	03db      	lsls	r3, r3, #15
 8000eaa:	433b      	orrs	r3, r7
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	0a5b      	lsrs	r3, r3, #9
 8000eb0:	24ff      	movs	r4, #255	; 0xff
 8000eb2:	e7d1      	b.n	8000e58 <__aeabi_fsub+0xb0>
 8000eb4:	1a21      	subs	r1, r4, r0
 8000eb6:	2900      	cmp	r1, #0
 8000eb8:	dd4c      	ble.n	8000f54 <__aeabi_fsub+0x1ac>
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d02a      	beq.n	8000f14 <__aeabi_fsub+0x16c>
 8000ebe:	2cff      	cmp	r4, #255	; 0xff
 8000ec0:	d0b8      	beq.n	8000e34 <__aeabi_fsub+0x8c>
 8000ec2:	2080      	movs	r0, #128	; 0x80
 8000ec4:	04c0      	lsls	r0, r0, #19
 8000ec6:	4306      	orrs	r6, r0
 8000ec8:	291b      	cmp	r1, #27
 8000eca:	dd00      	ble.n	8000ece <__aeabi_fsub+0x126>
 8000ecc:	e0af      	b.n	800102e <__aeabi_fsub+0x286>
 8000ece:	0030      	movs	r0, r6
 8000ed0:	2720      	movs	r7, #32
 8000ed2:	40c8      	lsrs	r0, r1
 8000ed4:	1a79      	subs	r1, r7, r1
 8000ed6:	408e      	lsls	r6, r1
 8000ed8:	1e71      	subs	r1, r6, #1
 8000eda:	418e      	sbcs	r6, r1
 8000edc:	4306      	orrs	r6, r0
 8000ede:	199b      	adds	r3, r3, r6
 8000ee0:	0159      	lsls	r1, r3, #5
 8000ee2:	d5d6      	bpl.n	8000e92 <__aeabi_fsub+0xea>
 8000ee4:	3401      	adds	r4, #1
 8000ee6:	2cff      	cmp	r4, #255	; 0xff
 8000ee8:	d100      	bne.n	8000eec <__aeabi_fsub+0x144>
 8000eea:	e085      	b.n	8000ff8 <__aeabi_fsub+0x250>
 8000eec:	2201      	movs	r2, #1
 8000eee:	497a      	ldr	r1, [pc, #488]	; (80010d8 <__aeabi_fsub+0x330>)
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	085b      	lsrs	r3, r3, #1
 8000ef4:	400b      	ands	r3, r1
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	e79c      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000efa:	2e00      	cmp	r6, #0
 8000efc:	d000      	beq.n	8000f00 <__aeabi_fsub+0x158>
 8000efe:	e770      	b.n	8000de2 <__aeabi_fsub+0x3a>
 8000f00:	e76b      	b.n	8000dda <__aeabi_fsub+0x32>
 8000f02:	1e3b      	subs	r3, r7, #0
 8000f04:	d1c5      	bne.n	8000e92 <__aeabi_fsub+0xea>
 8000f06:	2200      	movs	r2, #0
 8000f08:	027b      	lsls	r3, r7, #9
 8000f0a:	0a5b      	lsrs	r3, r3, #9
 8000f0c:	b2e4      	uxtb	r4, r4
 8000f0e:	e7a3      	b.n	8000e58 <__aeabi_fsub+0xb0>
 8000f10:	0014      	movs	r4, r2
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000f14:	2e00      	cmp	r6, #0
 8000f16:	d04d      	beq.n	8000fb4 <__aeabi_fsub+0x20c>
 8000f18:	1e48      	subs	r0, r1, #1
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	d157      	bne.n	8000fce <__aeabi_fsub+0x226>
 8000f1e:	199b      	adds	r3, r3, r6
 8000f20:	2401      	movs	r4, #1
 8000f22:	015a      	lsls	r2, r3, #5
 8000f24:	d5b5      	bpl.n	8000e92 <__aeabi_fsub+0xea>
 8000f26:	2402      	movs	r4, #2
 8000f28:	e7e0      	b.n	8000eec <__aeabi_fsub+0x144>
 8000f2a:	2a00      	cmp	r2, #0
 8000f2c:	d125      	bne.n	8000f7a <__aeabi_fsub+0x1d2>
 8000f2e:	1c62      	adds	r2, r4, #1
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	2a01      	cmp	r2, #1
 8000f34:	dd72      	ble.n	800101c <__aeabi_fsub+0x274>
 8000f36:	1b9f      	subs	r7, r3, r6
 8000f38:	017a      	lsls	r2, r7, #5
 8000f3a:	d535      	bpl.n	8000fa8 <__aeabi_fsub+0x200>
 8000f3c:	1af7      	subs	r7, r6, r3
 8000f3e:	000d      	movs	r5, r1
 8000f40:	e764      	b.n	8000e0c <__aeabi_fsub+0x64>
 8000f42:	2201      	movs	r2, #1
 8000f44:	2300      	movs	r3, #0
 8000f46:	402a      	ands	r2, r5
 8000f48:	e786      	b.n	8000e58 <__aeabi_fsub+0xb0>
 8000f4a:	003b      	movs	r3, r7
 8000f4c:	4a63      	ldr	r2, [pc, #396]	; (80010dc <__aeabi_fsub+0x334>)
 8000f4e:	1a24      	subs	r4, r4, r0
 8000f50:	4013      	ands	r3, r2
 8000f52:	e76f      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000f54:	2900      	cmp	r1, #0
 8000f56:	d16c      	bne.n	8001032 <__aeabi_fsub+0x28a>
 8000f58:	1c61      	adds	r1, r4, #1
 8000f5a:	b2c8      	uxtb	r0, r1
 8000f5c:	2801      	cmp	r0, #1
 8000f5e:	dd4e      	ble.n	8000ffe <__aeabi_fsub+0x256>
 8000f60:	29ff      	cmp	r1, #255	; 0xff
 8000f62:	d049      	beq.n	8000ff8 <__aeabi_fsub+0x250>
 8000f64:	199b      	adds	r3, r3, r6
 8000f66:	085b      	lsrs	r3, r3, #1
 8000f68:	000c      	movs	r4, r1
 8000f6a:	e763      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000f6c:	2aff      	cmp	r2, #255	; 0xff
 8000f6e:	d041      	beq.n	8000ff4 <__aeabi_fsub+0x24c>
 8000f70:	000a      	movs	r2, r1
 8000f72:	e781      	b.n	8000e78 <__aeabi_fsub+0xd0>
 8000f74:	2601      	movs	r6, #1
 8000f76:	1b9b      	subs	r3, r3, r6
 8000f78:	e789      	b.n	8000e8e <__aeabi_fsub+0xe6>
 8000f7a:	2c00      	cmp	r4, #0
 8000f7c:	d01c      	beq.n	8000fb8 <__aeabi_fsub+0x210>
 8000f7e:	28ff      	cmp	r0, #255	; 0xff
 8000f80:	d021      	beq.n	8000fc6 <__aeabi_fsub+0x21e>
 8000f82:	2480      	movs	r4, #128	; 0x80
 8000f84:	04e4      	lsls	r4, r4, #19
 8000f86:	4252      	negs	r2, r2
 8000f88:	4323      	orrs	r3, r4
 8000f8a:	2a1b      	cmp	r2, #27
 8000f8c:	dd00      	ble.n	8000f90 <__aeabi_fsub+0x1e8>
 8000f8e:	e096      	b.n	80010be <__aeabi_fsub+0x316>
 8000f90:	001c      	movs	r4, r3
 8000f92:	2520      	movs	r5, #32
 8000f94:	40d4      	lsrs	r4, r2
 8000f96:	1aaa      	subs	r2, r5, r2
 8000f98:	4093      	lsls	r3, r2
 8000f9a:	1e5a      	subs	r2, r3, #1
 8000f9c:	4193      	sbcs	r3, r2
 8000f9e:	4323      	orrs	r3, r4
 8000fa0:	1af3      	subs	r3, r6, r3
 8000fa2:	0004      	movs	r4, r0
 8000fa4:	000d      	movs	r5, r1
 8000fa6:	e72d      	b.n	8000e04 <__aeabi_fsub+0x5c>
 8000fa8:	2f00      	cmp	r7, #0
 8000faa:	d000      	beq.n	8000fae <__aeabi_fsub+0x206>
 8000fac:	e72e      	b.n	8000e0c <__aeabi_fsub+0x64>
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2400      	movs	r4, #0
 8000fb2:	e7a9      	b.n	8000f08 <__aeabi_fsub+0x160>
 8000fb4:	000c      	movs	r4, r1
 8000fb6:	e73d      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d058      	beq.n	800106e <__aeabi_fsub+0x2c6>
 8000fbc:	43d2      	mvns	r2, r2
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	d0ee      	beq.n	8000fa0 <__aeabi_fsub+0x1f8>
 8000fc2:	28ff      	cmp	r0, #255	; 0xff
 8000fc4:	d1e1      	bne.n	8000f8a <__aeabi_fsub+0x1e2>
 8000fc6:	0033      	movs	r3, r6
 8000fc8:	24ff      	movs	r4, #255	; 0xff
 8000fca:	000d      	movs	r5, r1
 8000fcc:	e732      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000fce:	29ff      	cmp	r1, #255	; 0xff
 8000fd0:	d010      	beq.n	8000ff4 <__aeabi_fsub+0x24c>
 8000fd2:	0001      	movs	r1, r0
 8000fd4:	e778      	b.n	8000ec8 <__aeabi_fsub+0x120>
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d06e      	beq.n	80010b8 <__aeabi_fsub+0x310>
 8000fda:	24ff      	movs	r4, #255	; 0xff
 8000fdc:	2e00      	cmp	r6, #0
 8000fde:	d100      	bne.n	8000fe2 <__aeabi_fsub+0x23a>
 8000fe0:	e728      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000fe2:	2280      	movs	r2, #128	; 0x80
 8000fe4:	4651      	mov	r1, sl
 8000fe6:	03d2      	lsls	r2, r2, #15
 8000fe8:	4211      	tst	r1, r2
 8000fea:	d003      	beq.n	8000ff4 <__aeabi_fsub+0x24c>
 8000fec:	4661      	mov	r1, ip
 8000fee:	4211      	tst	r1, r2
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_fsub+0x24c>
 8000ff2:	0033      	movs	r3, r6
 8000ff4:	24ff      	movs	r4, #255	; 0xff
 8000ff6:	e71d      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8000ff8:	24ff      	movs	r4, #255	; 0xff
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e72c      	b.n	8000e58 <__aeabi_fsub+0xb0>
 8000ffe:	2c00      	cmp	r4, #0
 8001000:	d1e9      	bne.n	8000fd6 <__aeabi_fsub+0x22e>
 8001002:	2b00      	cmp	r3, #0
 8001004:	d063      	beq.n	80010ce <__aeabi_fsub+0x326>
 8001006:	2e00      	cmp	r6, #0
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0x264>
 800100a:	e713      	b.n	8000e34 <__aeabi_fsub+0x8c>
 800100c:	199b      	adds	r3, r3, r6
 800100e:	015a      	lsls	r2, r3, #5
 8001010:	d400      	bmi.n	8001014 <__aeabi_fsub+0x26c>
 8001012:	e73e      	b.n	8000e92 <__aeabi_fsub+0xea>
 8001014:	4a31      	ldr	r2, [pc, #196]	; (80010dc <__aeabi_fsub+0x334>)
 8001016:	000c      	movs	r4, r1
 8001018:	4013      	ands	r3, r2
 800101a:	e70b      	b.n	8000e34 <__aeabi_fsub+0x8c>
 800101c:	2c00      	cmp	r4, #0
 800101e:	d11e      	bne.n	800105e <__aeabi_fsub+0x2b6>
 8001020:	2b00      	cmp	r3, #0
 8001022:	d12f      	bne.n	8001084 <__aeabi_fsub+0x2dc>
 8001024:	2e00      	cmp	r6, #0
 8001026:	d04f      	beq.n	80010c8 <__aeabi_fsub+0x320>
 8001028:	0033      	movs	r3, r6
 800102a:	000d      	movs	r5, r1
 800102c:	e702      	b.n	8000e34 <__aeabi_fsub+0x8c>
 800102e:	2601      	movs	r6, #1
 8001030:	e755      	b.n	8000ede <__aeabi_fsub+0x136>
 8001032:	2c00      	cmp	r4, #0
 8001034:	d11f      	bne.n	8001076 <__aeabi_fsub+0x2ce>
 8001036:	2b00      	cmp	r3, #0
 8001038:	d043      	beq.n	80010c2 <__aeabi_fsub+0x31a>
 800103a:	43c9      	mvns	r1, r1
 800103c:	2900      	cmp	r1, #0
 800103e:	d00b      	beq.n	8001058 <__aeabi_fsub+0x2b0>
 8001040:	28ff      	cmp	r0, #255	; 0xff
 8001042:	d039      	beq.n	80010b8 <__aeabi_fsub+0x310>
 8001044:	291b      	cmp	r1, #27
 8001046:	dc44      	bgt.n	80010d2 <__aeabi_fsub+0x32a>
 8001048:	001c      	movs	r4, r3
 800104a:	2720      	movs	r7, #32
 800104c:	40cc      	lsrs	r4, r1
 800104e:	1a79      	subs	r1, r7, r1
 8001050:	408b      	lsls	r3, r1
 8001052:	1e59      	subs	r1, r3, #1
 8001054:	418b      	sbcs	r3, r1
 8001056:	4323      	orrs	r3, r4
 8001058:	199b      	adds	r3, r3, r6
 800105a:	0004      	movs	r4, r0
 800105c:	e740      	b.n	8000ee0 <__aeabi_fsub+0x138>
 800105e:	2b00      	cmp	r3, #0
 8001060:	d11a      	bne.n	8001098 <__aeabi_fsub+0x2f0>
 8001062:	2e00      	cmp	r6, #0
 8001064:	d124      	bne.n	80010b0 <__aeabi_fsub+0x308>
 8001066:	2780      	movs	r7, #128	; 0x80
 8001068:	2200      	movs	r2, #0
 800106a:	03ff      	lsls	r7, r7, #15
 800106c:	e71b      	b.n	8000ea6 <__aeabi_fsub+0xfe>
 800106e:	0033      	movs	r3, r6
 8001070:	0004      	movs	r4, r0
 8001072:	000d      	movs	r5, r1
 8001074:	e6de      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8001076:	28ff      	cmp	r0, #255	; 0xff
 8001078:	d01e      	beq.n	80010b8 <__aeabi_fsub+0x310>
 800107a:	2480      	movs	r4, #128	; 0x80
 800107c:	04e4      	lsls	r4, r4, #19
 800107e:	4249      	negs	r1, r1
 8001080:	4323      	orrs	r3, r4
 8001082:	e7df      	b.n	8001044 <__aeabi_fsub+0x29c>
 8001084:	2e00      	cmp	r6, #0
 8001086:	d100      	bne.n	800108a <__aeabi_fsub+0x2e2>
 8001088:	e6d4      	b.n	8000e34 <__aeabi_fsub+0x8c>
 800108a:	1b9f      	subs	r7, r3, r6
 800108c:	017a      	lsls	r2, r7, #5
 800108e:	d400      	bmi.n	8001092 <__aeabi_fsub+0x2ea>
 8001090:	e737      	b.n	8000f02 <__aeabi_fsub+0x15a>
 8001092:	1af3      	subs	r3, r6, r3
 8001094:	000d      	movs	r5, r1
 8001096:	e6cd      	b.n	8000e34 <__aeabi_fsub+0x8c>
 8001098:	24ff      	movs	r4, #255	; 0xff
 800109a:	2e00      	cmp	r6, #0
 800109c:	d100      	bne.n	80010a0 <__aeabi_fsub+0x2f8>
 800109e:	e6c9      	b.n	8000e34 <__aeabi_fsub+0x8c>
 80010a0:	2280      	movs	r2, #128	; 0x80
 80010a2:	4650      	mov	r0, sl
 80010a4:	03d2      	lsls	r2, r2, #15
 80010a6:	4210      	tst	r0, r2
 80010a8:	d0a4      	beq.n	8000ff4 <__aeabi_fsub+0x24c>
 80010aa:	4660      	mov	r0, ip
 80010ac:	4210      	tst	r0, r2
 80010ae:	d1a1      	bne.n	8000ff4 <__aeabi_fsub+0x24c>
 80010b0:	0033      	movs	r3, r6
 80010b2:	000d      	movs	r5, r1
 80010b4:	24ff      	movs	r4, #255	; 0xff
 80010b6:	e6bd      	b.n	8000e34 <__aeabi_fsub+0x8c>
 80010b8:	0033      	movs	r3, r6
 80010ba:	24ff      	movs	r4, #255	; 0xff
 80010bc:	e6ba      	b.n	8000e34 <__aeabi_fsub+0x8c>
 80010be:	2301      	movs	r3, #1
 80010c0:	e76e      	b.n	8000fa0 <__aeabi_fsub+0x1f8>
 80010c2:	0033      	movs	r3, r6
 80010c4:	0004      	movs	r4, r0
 80010c6:	e6b5      	b.n	8000e34 <__aeabi_fsub+0x8c>
 80010c8:	2700      	movs	r7, #0
 80010ca:	2200      	movs	r2, #0
 80010cc:	e71c      	b.n	8000f08 <__aeabi_fsub+0x160>
 80010ce:	0033      	movs	r3, r6
 80010d0:	e6b0      	b.n	8000e34 <__aeabi_fsub+0x8c>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e7c0      	b.n	8001058 <__aeabi_fsub+0x2b0>
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	7dffffff 	.word	0x7dffffff
 80010dc:	fbffffff 	.word	0xfbffffff

080010e0 <__aeabi_f2iz>:
 80010e0:	0241      	lsls	r1, r0, #9
 80010e2:	0043      	lsls	r3, r0, #1
 80010e4:	0fc2      	lsrs	r2, r0, #31
 80010e6:	0a49      	lsrs	r1, r1, #9
 80010e8:	0e1b      	lsrs	r3, r3, #24
 80010ea:	2000      	movs	r0, #0
 80010ec:	2b7e      	cmp	r3, #126	; 0x7e
 80010ee:	dd0d      	ble.n	800110c <__aeabi_f2iz+0x2c>
 80010f0:	2b9d      	cmp	r3, #157	; 0x9d
 80010f2:	dc0c      	bgt.n	800110e <__aeabi_f2iz+0x2e>
 80010f4:	2080      	movs	r0, #128	; 0x80
 80010f6:	0400      	lsls	r0, r0, #16
 80010f8:	4301      	orrs	r1, r0
 80010fa:	2b95      	cmp	r3, #149	; 0x95
 80010fc:	dc0a      	bgt.n	8001114 <__aeabi_f2iz+0x34>
 80010fe:	2096      	movs	r0, #150	; 0x96
 8001100:	1ac3      	subs	r3, r0, r3
 8001102:	40d9      	lsrs	r1, r3
 8001104:	4248      	negs	r0, r1
 8001106:	2a00      	cmp	r2, #0
 8001108:	d100      	bne.n	800110c <__aeabi_f2iz+0x2c>
 800110a:	0008      	movs	r0, r1
 800110c:	4770      	bx	lr
 800110e:	4b03      	ldr	r3, [pc, #12]	; (800111c <__aeabi_f2iz+0x3c>)
 8001110:	18d0      	adds	r0, r2, r3
 8001112:	e7fb      	b.n	800110c <__aeabi_f2iz+0x2c>
 8001114:	3b96      	subs	r3, #150	; 0x96
 8001116:	4099      	lsls	r1, r3
 8001118:	e7f4      	b.n	8001104 <__aeabi_f2iz+0x24>
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	7fffffff 	.word	0x7fffffff

08001120 <__aeabi_i2f>:
 8001120:	b570      	push	{r4, r5, r6, lr}
 8001122:	2800      	cmp	r0, #0
 8001124:	d030      	beq.n	8001188 <__aeabi_i2f+0x68>
 8001126:	17c3      	asrs	r3, r0, #31
 8001128:	18c4      	adds	r4, r0, r3
 800112a:	405c      	eors	r4, r3
 800112c:	0fc5      	lsrs	r5, r0, #31
 800112e:	0020      	movs	r0, r4
 8001130:	f000 f846 	bl	80011c0 <__clzsi2>
 8001134:	239e      	movs	r3, #158	; 0x9e
 8001136:	1a1b      	subs	r3, r3, r0
 8001138:	2b96      	cmp	r3, #150	; 0x96
 800113a:	dc0d      	bgt.n	8001158 <__aeabi_i2f+0x38>
 800113c:	2296      	movs	r2, #150	; 0x96
 800113e:	1ad2      	subs	r2, r2, r3
 8001140:	4094      	lsls	r4, r2
 8001142:	002a      	movs	r2, r5
 8001144:	0264      	lsls	r4, r4, #9
 8001146:	0a64      	lsrs	r4, r4, #9
 8001148:	b2db      	uxtb	r3, r3
 800114a:	0264      	lsls	r4, r4, #9
 800114c:	05db      	lsls	r3, r3, #23
 800114e:	0a60      	lsrs	r0, r4, #9
 8001150:	07d2      	lsls	r2, r2, #31
 8001152:	4318      	orrs	r0, r3
 8001154:	4310      	orrs	r0, r2
 8001156:	bd70      	pop	{r4, r5, r6, pc}
 8001158:	2b99      	cmp	r3, #153	; 0x99
 800115a:	dc19      	bgt.n	8001190 <__aeabi_i2f+0x70>
 800115c:	2299      	movs	r2, #153	; 0x99
 800115e:	1ad2      	subs	r2, r2, r3
 8001160:	2a00      	cmp	r2, #0
 8001162:	dd29      	ble.n	80011b8 <__aeabi_i2f+0x98>
 8001164:	4094      	lsls	r4, r2
 8001166:	0022      	movs	r2, r4
 8001168:	4c14      	ldr	r4, [pc, #80]	; (80011bc <__aeabi_i2f+0x9c>)
 800116a:	4014      	ands	r4, r2
 800116c:	0751      	lsls	r1, r2, #29
 800116e:	d004      	beq.n	800117a <__aeabi_i2f+0x5a>
 8001170:	210f      	movs	r1, #15
 8001172:	400a      	ands	r2, r1
 8001174:	2a04      	cmp	r2, #4
 8001176:	d000      	beq.n	800117a <__aeabi_i2f+0x5a>
 8001178:	3404      	adds	r4, #4
 800117a:	0162      	lsls	r2, r4, #5
 800117c:	d413      	bmi.n	80011a6 <__aeabi_i2f+0x86>
 800117e:	01a4      	lsls	r4, r4, #6
 8001180:	0a64      	lsrs	r4, r4, #9
 8001182:	b2db      	uxtb	r3, r3
 8001184:	002a      	movs	r2, r5
 8001186:	e7e0      	b.n	800114a <__aeabi_i2f+0x2a>
 8001188:	2200      	movs	r2, #0
 800118a:	2300      	movs	r3, #0
 800118c:	2400      	movs	r4, #0
 800118e:	e7dc      	b.n	800114a <__aeabi_i2f+0x2a>
 8001190:	2205      	movs	r2, #5
 8001192:	0021      	movs	r1, r4
 8001194:	1a12      	subs	r2, r2, r0
 8001196:	40d1      	lsrs	r1, r2
 8001198:	22b9      	movs	r2, #185	; 0xb9
 800119a:	1ad2      	subs	r2, r2, r3
 800119c:	4094      	lsls	r4, r2
 800119e:	1e62      	subs	r2, r4, #1
 80011a0:	4194      	sbcs	r4, r2
 80011a2:	430c      	orrs	r4, r1
 80011a4:	e7da      	b.n	800115c <__aeabi_i2f+0x3c>
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <__aeabi_i2f+0x9c>)
 80011a8:	002a      	movs	r2, r5
 80011aa:	401c      	ands	r4, r3
 80011ac:	239f      	movs	r3, #159	; 0x9f
 80011ae:	01a4      	lsls	r4, r4, #6
 80011b0:	1a1b      	subs	r3, r3, r0
 80011b2:	0a64      	lsrs	r4, r4, #9
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	e7c8      	b.n	800114a <__aeabi_i2f+0x2a>
 80011b8:	0022      	movs	r2, r4
 80011ba:	e7d5      	b.n	8001168 <__aeabi_i2f+0x48>
 80011bc:	fbffffff 	.word	0xfbffffff

080011c0 <__clzsi2>:
 80011c0:	211c      	movs	r1, #28
 80011c2:	2301      	movs	r3, #1
 80011c4:	041b      	lsls	r3, r3, #16
 80011c6:	4298      	cmp	r0, r3
 80011c8:	d301      	bcc.n	80011ce <__clzsi2+0xe>
 80011ca:	0c00      	lsrs	r0, r0, #16
 80011cc:	3910      	subs	r1, #16
 80011ce:	0a1b      	lsrs	r3, r3, #8
 80011d0:	4298      	cmp	r0, r3
 80011d2:	d301      	bcc.n	80011d8 <__clzsi2+0x18>
 80011d4:	0a00      	lsrs	r0, r0, #8
 80011d6:	3908      	subs	r1, #8
 80011d8:	091b      	lsrs	r3, r3, #4
 80011da:	4298      	cmp	r0, r3
 80011dc:	d301      	bcc.n	80011e2 <__clzsi2+0x22>
 80011de:	0900      	lsrs	r0, r0, #4
 80011e0:	3904      	subs	r1, #4
 80011e2:	a202      	add	r2, pc, #8	; (adr r2, 80011ec <__clzsi2+0x2c>)
 80011e4:	5c10      	ldrb	r0, [r2, r0]
 80011e6:	1840      	adds	r0, r0, r1
 80011e8:	4770      	bx	lr
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	02020304 	.word	0x02020304
 80011f0:	01010101 	.word	0x01010101
	...

080011fc <__clzdi2>:
 80011fc:	b510      	push	{r4, lr}
 80011fe:	2900      	cmp	r1, #0
 8001200:	d103      	bne.n	800120a <__clzdi2+0xe>
 8001202:	f7ff ffdd 	bl	80011c0 <__clzsi2>
 8001206:	3020      	adds	r0, #32
 8001208:	e002      	b.n	8001210 <__clzdi2+0x14>
 800120a:	1c08      	adds	r0, r1, #0
 800120c:	f7ff ffd8 	bl	80011c0 <__clzsi2>
 8001210:	bd10      	pop	{r4, pc}
 8001212:	46c0      	nop			; (mov r8, r8)

08001214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001214:	b510      	push	{r4, lr}
 8001216:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001218:	4b09      	ldr	r3, [pc, #36]	; (8001240 <HAL_InitTick+0x2c>)
 800121a:	6818      	ldr	r0, [r3, #0]
 800121c:	21fa      	movs	r1, #250	; 0xfa
 800121e:	0089      	lsls	r1, r1, #2
 8001220:	f7fe ff72 	bl	8000108 <__udivsi3>
 8001224:	f000 f87a 	bl	800131c <HAL_SYSTICK_Config>
 8001228:	2800      	cmp	r0, #0
 800122a:	d001      	beq.n	8001230 <HAL_InitTick+0x1c>
  {
    status = HAL_ERROR;
 800122c:	2001      	movs	r0, #1
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
  }

  /* Return function status */
  return status;
}
 800122e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001230:	2200      	movs	r2, #0
 8001232:	0021      	movs	r1, r4
 8001234:	3801      	subs	r0, #1
 8001236:	f000 f835 	bl	80012a4 <HAL_NVIC_SetPriority>
  HAL_StatusTypeDef  status = HAL_OK;
 800123a:	2000      	movs	r0, #0
 800123c:	e7f7      	b.n	800122e <HAL_InitTick+0x1a>
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	20000000 	.word	0x20000000

08001244 <HAL_Init>:
{
 8001244:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001246:	4a08      	ldr	r2, [pc, #32]	; (8001268 <HAL_Init+0x24>)
 8001248:	6813      	ldr	r3, [r2, #0]
 800124a:	2140      	movs	r1, #64	; 0x40
 800124c:	430b      	orrs	r3, r1
 800124e:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001250:	2000      	movs	r0, #0
 8001252:	f7ff ffdf 	bl	8001214 <HAL_InitTick>
 8001256:	1e04      	subs	r4, r0, #0
 8001258:	d002      	beq.n	8001260 <HAL_Init+0x1c>
    status = HAL_ERROR;
 800125a:	2401      	movs	r4, #1
}
 800125c:	0020      	movs	r0, r4
 800125e:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8001260:	f002 fc20 	bl	8003aa4 <HAL_MspInit>
 8001264:	e7fa      	b.n	800125c <HAL_Init+0x18>
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	40022000 	.word	0x40022000

0800126c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800126c:	4a02      	ldr	r2, [pc, #8]	; (8001278 <HAL_IncTick+0xc>)
 800126e:	6813      	ldr	r3, [r2, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	6013      	str	r3, [r2, #0]
}
 8001274:	4770      	bx	lr
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	20000020 	.word	0x20000020

0800127c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800127c:	4b01      	ldr	r3, [pc, #4]	; (8001284 <HAL_GetTick+0x8>)
 800127e:	6818      	ldr	r0, [r3, #0]
}
 8001280:	4770      	bx	lr
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	20000020 	.word	0x20000020

08001288 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001288:	b570      	push	{r4, r5, r6, lr}
 800128a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800128c:	f7ff fff6 	bl	800127c <HAL_GetTick>
 8001290:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001292:	1c63      	adds	r3, r4, #1
 8001294:	d000      	beq.n	8001298 <HAL_Delay+0x10>
  {
    wait++;
 8001296:	3401      	adds	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001298:	f7ff fff0 	bl	800127c <HAL_GetTick>
 800129c:	1b40      	subs	r0, r0, r5
 800129e:	4284      	cmp	r4, r0
 80012a0:	d8fa      	bhi.n	8001298 <HAL_Delay+0x10>
  {
  }
}
 80012a2:	bd70      	pop	{r4, r5, r6, pc}

080012a4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a4:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80012a6:	2800      	cmp	r0, #0
 80012a8:	db11      	blt.n	80012ce <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012aa:	0883      	lsrs	r3, r0, #2
 80012ac:	4d14      	ldr	r5, [pc, #80]	; (8001300 <HAL_NVIC_SetPriority+0x5c>)
 80012ae:	33c0      	adds	r3, #192	; 0xc0
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	595c      	ldr	r4, [r3, r5]
 80012b4:	2203      	movs	r2, #3
 80012b6:	4010      	ands	r0, r2
 80012b8:	00c0      	lsls	r0, r0, #3
 80012ba:	32fc      	adds	r2, #252	; 0xfc
 80012bc:	0016      	movs	r6, r2
 80012be:	4086      	lsls	r6, r0
 80012c0:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012c2:	0189      	lsls	r1, r1, #6
 80012c4:	400a      	ands	r2, r1
 80012c6:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012c8:	4322      	orrs	r2, r4
 80012ca:	515a      	str	r2, [r3, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80012cc:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012ce:	b2c0      	uxtb	r0, r0
 80012d0:	230f      	movs	r3, #15
 80012d2:	4003      	ands	r3, r0
 80012d4:	3b08      	subs	r3, #8
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	3306      	adds	r3, #6
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4a09      	ldr	r2, [pc, #36]	; (8001304 <HAL_NVIC_SetPriority+0x60>)
 80012de:	4694      	mov	ip, r2
 80012e0:	4463      	add	r3, ip
 80012e2:	685d      	ldr	r5, [r3, #4]
 80012e4:	2203      	movs	r2, #3
 80012e6:	4010      	ands	r0, r2
 80012e8:	00c0      	lsls	r0, r0, #3
 80012ea:	24ff      	movs	r4, #255	; 0xff
 80012ec:	0022      	movs	r2, r4
 80012ee:	4082      	lsls	r2, r0
 80012f0:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012f2:	0189      	lsls	r1, r1, #6
 80012f4:	400c      	ands	r4, r1
 80012f6:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012f8:	432c      	orrs	r4, r5
 80012fa:	605c      	str	r4, [r3, #4]
 80012fc:	e7e6      	b.n	80012cc <HAL_NVIC_SetPriority+0x28>
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	e000e100 	.word	0xe000e100
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001308:	231f      	movs	r3, #31
 800130a:	4018      	ands	r0, r3
 800130c:	3b1e      	subs	r3, #30
 800130e:	4083      	lsls	r3, r0
 8001310:	4a01      	ldr	r2, [pc, #4]	; (8001318 <HAL_NVIC_EnableIRQ+0x10>)
 8001312:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001314:	4770      	bx	lr
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	e000e100 	.word	0xe000e100

0800131c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800131c:	3801      	subs	r0, #1
 800131e:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <HAL_SYSTICK_Config+0x2c>)
 8001320:	4298      	cmp	r0, r3
 8001322:	d80f      	bhi.n	8001344 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001324:	4a09      	ldr	r2, [pc, #36]	; (800134c <HAL_SYSTICK_Config+0x30>)
 8001326:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001328:	4809      	ldr	r0, [pc, #36]	; (8001350 <HAL_SYSTICK_Config+0x34>)
 800132a:	6a03      	ldr	r3, [r0, #32]
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	0a1b      	lsrs	r3, r3, #8
 8001330:	21c0      	movs	r1, #192	; 0xc0
 8001332:	0609      	lsls	r1, r1, #24
 8001334:	430b      	orrs	r3, r1
 8001336:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001338:	2300      	movs	r3, #0
 800133a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800133c:	3307      	adds	r3, #7
 800133e:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001340:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001342:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001344:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001346:	e7fc      	b.n	8001342 <HAL_SYSTICK_Config+0x26>
 8001348:	00ffffff 	.word	0x00ffffff
 800134c:	e000e010 	.word	0xe000e010
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001354:	b570      	push	{r4, r5, r6, lr}
 8001356:	1e04      	subs	r4, r0, #0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001358:	d03d      	beq.n	80013d6 <HAL_DMA_Init+0x82>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800135a:	6805      	ldr	r5, [r0, #0]
 800135c:	4b1f      	ldr	r3, [pc, #124]	; (80013dc <HAL_DMA_Init+0x88>)
 800135e:	18e8      	adds	r0, r5, r3
 8001360:	2114      	movs	r1, #20
 8001362:	f7fe fed1 	bl	8000108 <__udivsi3>
 8001366:	0080      	lsls	r0, r0, #2
 8001368:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800136a:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <HAL_DMA_Init+0x8c>)
 800136c:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800136e:	2202      	movs	r2, #2
 8001370:	2325      	movs	r3, #37	; 0x25
 8001372:	54e2      	strb	r2, [r4, r3]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001374:	682b      	ldr	r3, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001376:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <HAL_DMA_Init+0x90>)
 8001378:	401a      	ands	r2, r3
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800137a:	68a3      	ldr	r3, [r4, #8]
 800137c:	68e1      	ldr	r1, [r4, #12]
 800137e:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001380:	6921      	ldr	r1, [r4, #16]
 8001382:	430b      	orrs	r3, r1
 8001384:	6961      	ldr	r1, [r4, #20]
 8001386:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001388:	69a1      	ldr	r1, [r4, #24]
 800138a:	430b      	orrs	r3, r1
 800138c:	69e1      	ldr	r1, [r4, #28]
 800138e:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001390:	6a21      	ldr	r1, [r4, #32]
 8001392:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8001394:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001396:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001398:	2380      	movs	r3, #128	; 0x80
 800139a:	01db      	lsls	r3, r3, #7
 800139c:	68a2      	ldr	r2, [r4, #8]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d010      	beq.n	80013c4 <HAL_DMA_Init+0x70>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80013a2:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <HAL_DMA_Init+0x94>)
 80013a4:	6819      	ldr	r1, [r3, #0]
 80013a6:	221c      	movs	r2, #28
 80013a8:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80013aa:	4015      	ands	r5, r2
 80013ac:	200f      	movs	r0, #15
 80013ae:	40a8      	lsls	r0, r5
 80013b0:	4381      	bics	r1, r0
 80013b2:	6019      	str	r1, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013b4:	6819      	ldr	r1, [r3, #0]
 80013b6:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80013b8:	4002      	ands	r2, r0
 80013ba:	6860      	ldr	r0, [r4, #4]
 80013bc:	4090      	lsls	r0, r2
 80013be:	0002      	movs	r2, r0
 80013c0:	430a      	orrs	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013c4:	2300      	movs	r3, #0
 80013c6:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80013c8:	2101      	movs	r1, #1
 80013ca:	2225      	movs	r2, #37	; 0x25
 80013cc:	54a1      	strb	r1, [r4, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013ce:	3a01      	subs	r2, #1
 80013d0:	54a3      	strb	r3, [r4, r2]

  return HAL_OK;
 80013d2:	2000      	movs	r0, #0
}
 80013d4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80013d6:	2001      	movs	r0, #1
 80013d8:	e7fc      	b.n	80013d4 <HAL_DMA_Init+0x80>
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	bffdfff8 	.word	0xbffdfff8
 80013e0:	40020000 	.word	0x40020000
 80013e4:	ffff800f 	.word	0xffff800f
 80013e8:	400200a8 	.word	0x400200a8

080013ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013ec:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013ee:	2325      	movs	r3, #37	; 0x25
 80013f0:	5cc3      	ldrb	r3, [r0, r3]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d003      	beq.n	80013fe <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013f6:	2304      	movs	r3, #4
 80013f8:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 80013fa:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 80013fc:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013fe:	6802      	ldr	r2, [r0, #0]
 8001400:	6813      	ldr	r3, [r2, #0]
 8001402:	210e      	movs	r1, #14
 8001404:	438b      	bics	r3, r1
 8001406:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001408:	6801      	ldr	r1, [r0, #0]
 800140a:	680a      	ldr	r2, [r1, #0]
 800140c:	2301      	movs	r3, #1
 800140e:	439a      	bics	r2, r3
 8001410:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001412:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001414:	221c      	movs	r2, #28
 8001416:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001418:	4022      	ands	r2, r4
 800141a:	001c      	movs	r4, r3
 800141c:	4094      	lsls	r4, r2
 800141e:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001420:	2225      	movs	r2, #37	; 0x25
 8001422:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8001424:	2200      	movs	r2, #0
 8001426:	3323      	adds	r3, #35	; 0x23
 8001428:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 800142a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <HAL_DMA_Abort_IT+0x4a>
      hdma->XferAbortCallback(hdma);
 8001430:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001432:	2000      	movs	r0, #0
 8001434:	e7e2      	b.n	80013fc <HAL_DMA_Abort_IT+0x10>
 8001436:	2000      	movs	r0, #0
 8001438:	e7e0      	b.n	80013fc <HAL_DMA_Abort_IT+0x10>

0800143a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800143a:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800143c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800143e:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001440:	6804      	ldr	r4, [r0, #0]
 8001442:	6825      	ldr	r5, [r4, #0]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001444:	231c      	movs	r3, #28
 8001446:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001448:	4013      	ands	r3, r2
 800144a:	2204      	movs	r2, #4
 800144c:	409a      	lsls	r2, r3
 800144e:	420a      	tst	r2, r1
 8001450:	d014      	beq.n	800147c <HAL_DMA_IRQHandler+0x42>
 8001452:	076a      	lsls	r2, r5, #29
 8001454:	d512      	bpl.n	800147c <HAL_DMA_IRQHandler+0x42>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001456:	6823      	ldr	r3, [r4, #0]
 8001458:	069b      	lsls	r3, r3, #26
 800145a:	d403      	bmi.n	8001464 <HAL_DMA_IRQHandler+0x2a>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800145c:	6823      	ldr	r3, [r4, #0]
 800145e:	2204      	movs	r2, #4
 8001460:	4393      	bics	r3, r2
 8001462:	6023      	str	r3, [r4, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001464:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001466:	221c      	movs	r2, #28
 8001468:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800146a:	401a      	ands	r2, r3
 800146c:	2304      	movs	r3, #4
 800146e:	4093      	lsls	r3, r2
 8001470:	604b      	str	r3, [r1, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001472:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001474:	2b00      	cmp	r3, #0
 8001476:	d000      	beq.n	800147a <HAL_DMA_IRQHandler+0x40>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001478:	4798      	blx	r3
  else
  {
    /* Nothing To Do */
  }
  return;
}
 800147a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800147c:	2202      	movs	r2, #2
 800147e:	409a      	lsls	r2, r3
 8001480:	420a      	tst	r2, r1
 8001482:	d01a      	beq.n	80014ba <HAL_DMA_IRQHandler+0x80>
 8001484:	07aa      	lsls	r2, r5, #30
 8001486:	d518      	bpl.n	80014ba <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001488:	6823      	ldr	r3, [r4, #0]
 800148a:	069b      	lsls	r3, r3, #26
 800148c:	d406      	bmi.n	800149c <HAL_DMA_IRQHandler+0x62>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800148e:	6823      	ldr	r3, [r4, #0]
 8001490:	220a      	movs	r2, #10
 8001492:	4393      	bics	r3, r2
 8001494:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001496:	3a09      	subs	r2, #9
 8001498:	2325      	movs	r3, #37	; 0x25
 800149a:	54c2      	strb	r2, [r0, r3]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800149c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800149e:	221c      	movs	r2, #28
 80014a0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014a2:	401a      	ands	r2, r3
 80014a4:	2302      	movs	r3, #2
 80014a6:	4093      	lsls	r3, r2
 80014a8:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2324      	movs	r3, #36	; 0x24
 80014ae:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferCpltCallback != NULL)
 80014b0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0e1      	beq.n	800147a <HAL_DMA_IRQHandler+0x40>
      hdma->XferCpltCallback(hdma);
 80014b6:	4798      	blx	r3
 80014b8:	e7df      	b.n	800147a <HAL_DMA_IRQHandler+0x40>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80014ba:	2208      	movs	r2, #8
 80014bc:	409a      	lsls	r2, r3
 80014be:	420a      	tst	r2, r1
 80014c0:	d0db      	beq.n	800147a <HAL_DMA_IRQHandler+0x40>
 80014c2:	072b      	lsls	r3, r5, #28
 80014c4:	d5d9      	bpl.n	800147a <HAL_DMA_IRQHandler+0x40>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	220e      	movs	r2, #14
 80014ca:	4393      	bics	r3, r2
 80014cc:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80014ce:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80014d0:	320e      	adds	r2, #14
 80014d2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014d4:	401a      	ands	r2, r3
 80014d6:	2301      	movs	r3, #1
 80014d8:	001c      	movs	r4, r3
 80014da:	4094      	lsls	r4, r2
 80014dc:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014de:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80014e0:	2225      	movs	r2, #37	; 0x25
 80014e2:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80014e4:	2200      	movs	r2, #0
 80014e6:	3323      	adds	r3, #35	; 0x23
 80014e8:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80014ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0c4      	beq.n	800147a <HAL_DMA_IRQHandler+0x40>
      hdma->XferErrorCallback(hdma);
 80014f0:	4798      	blx	r3
  return;
 80014f2:	e7c2      	b.n	800147a <HAL_DMA_IRQHandler+0x40>

080014f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014f6:	46c6      	mov	lr, r8
 80014f8:	b500      	push	{lr}
  uint32_t position = 0x00U;
 80014fa:	2300      	movs	r3, #0
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80014fc:	e091      	b.n	8001622 <HAL_GPIO_Init+0x12e>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 80014fe:	08df      	lsrs	r7, r3, #3
 8001500:	3708      	adds	r7, #8
 8001502:	00bf      	lsls	r7, r7, #2
 8001504:	583e      	ldr	r6, [r7, r0]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001506:	2507      	movs	r5, #7
 8001508:	401d      	ands	r5, r3
 800150a:	00ad      	lsls	r5, r5, #2
 800150c:	220f      	movs	r2, #15
 800150e:	40aa      	lsls	r2, r5
 8001510:	4396      	bics	r6, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001512:	690a      	ldr	r2, [r1, #16]
 8001514:	40aa      	lsls	r2, r5
 8001516:	0015      	movs	r5, r2
 8001518:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 800151a:	503d      	str	r5, [r7, r0]
 800151c:	e091      	b.n	8001642 <HAL_GPIO_Init+0x14e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800151e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001520:	005f      	lsls	r7, r3, #1
 8001522:	2603      	movs	r6, #3
 8001524:	40be      	lsls	r6, r7
 8001526:	43b5      	bics	r5, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001528:	68ce      	ldr	r6, [r1, #12]
 800152a:	40be      	lsls	r6, r7
 800152c:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 800152e:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8001530:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001532:	43a5      	bics	r5, r4
 8001534:	002c      	movs	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001536:	684a      	ldr	r2, [r1, #4]
 8001538:	0916      	lsrs	r6, r2, #4
 800153a:	2501      	movs	r5, #1
 800153c:	4035      	ands	r5, r6
 800153e:	409d      	lsls	r5, r3
 8001540:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001542:	6044      	str	r4, [r0, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001544:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001546:	005e      	lsls	r6, r3, #1
 8001548:	2403      	movs	r4, #3
 800154a:	0027      	movs	r7, r4
 800154c:	40b7      	lsls	r7, r6
 800154e:	43ff      	mvns	r7, r7
 8001550:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001552:	684a      	ldr	r2, [r1, #4]
 8001554:	4014      	ands	r4, r2
 8001556:	40b4      	lsls	r4, r6
 8001558:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 800155a:	6004      	str	r4, [r0, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800155c:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800155e:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001560:	688d      	ldr	r5, [r1, #8]
 8001562:	40b5      	lsls	r5, r6
 8001564:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001566:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001568:	684a      	ldr	r2, [r1, #4]
 800156a:	00d2      	lsls	r2, r2, #3
 800156c:	d558      	bpl.n	8001620 <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156e:	4d42      	ldr	r5, [pc, #264]	; (8001678 <HAL_GPIO_Init+0x184>)
 8001570:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 8001572:	2601      	movs	r6, #1
 8001574:	4334      	orrs	r4, r6
 8001576:	636c      	str	r4, [r5, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001578:	089c      	lsrs	r4, r3, #2
 800157a:	1ca5      	adds	r5, r4, #2
 800157c:	00ad      	lsls	r5, r5, #2
 800157e:	4e3f      	ldr	r6, [pc, #252]	; (800167c <HAL_GPIO_Init+0x188>)
 8001580:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001582:	2703      	movs	r7, #3
 8001584:	401f      	ands	r7, r3
 8001586:	00bd      	lsls	r5, r7, #2
 8001588:	270f      	movs	r7, #15
 800158a:	40af      	lsls	r7, r5
 800158c:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800158e:	27a0      	movs	r7, #160	; 0xa0
 8001590:	05ff      	lsls	r7, r7, #23
 8001592:	42b8      	cmp	r0, r7
 8001594:	d063      	beq.n	800165e <HAL_GPIO_Init+0x16a>
 8001596:	4f3a      	ldr	r7, [pc, #232]	; (8001680 <HAL_GPIO_Init+0x18c>)
 8001598:	42b8      	cmp	r0, r7
 800159a:	d062      	beq.n	8001662 <HAL_GPIO_Init+0x16e>
 800159c:	4f39      	ldr	r7, [pc, #228]	; (8001684 <HAL_GPIO_Init+0x190>)
 800159e:	42b8      	cmp	r0, r7
 80015a0:	d061      	beq.n	8001666 <HAL_GPIO_Init+0x172>
 80015a2:	4f39      	ldr	r7, [pc, #228]	; (8001688 <HAL_GPIO_Init+0x194>)
 80015a4:	42b8      	cmp	r0, r7
 80015a6:	d060      	beq.n	800166a <HAL_GPIO_Init+0x176>
 80015a8:	4f38      	ldr	r7, [pc, #224]	; (800168c <HAL_GPIO_Init+0x198>)
 80015aa:	42b8      	cmp	r0, r7
 80015ac:	d05f      	beq.n	800166e <HAL_GPIO_Init+0x17a>
 80015ae:	4f38      	ldr	r7, [pc, #224]	; (8001690 <HAL_GPIO_Init+0x19c>)
 80015b0:	42b8      	cmp	r0, r7
 80015b2:	d052      	beq.n	800165a <HAL_GPIO_Init+0x166>
 80015b4:	2706      	movs	r7, #6
 80015b6:	40af      	lsls	r7, r5
 80015b8:	003d      	movs	r5, r7
 80015ba:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015bc:	3402      	adds	r4, #2
 80015be:	00a4      	lsls	r4, r4, #2
 80015c0:	4e2e      	ldr	r6, [pc, #184]	; (800167c <HAL_GPIO_Init+0x188>)
 80015c2:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015c4:	4c33      	ldr	r4, [pc, #204]	; (8001694 <HAL_GPIO_Init+0x1a0>)
 80015c6:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80015c8:	4642      	mov	r2, r8
 80015ca:	43d4      	mvns	r4, r2
 80015cc:	0026      	movs	r6, r4
 80015ce:	402e      	ands	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015d0:	684a      	ldr	r2, [r1, #4]
 80015d2:	03d2      	lsls	r2, r2, #15
 80015d4:	d502      	bpl.n	80015dc <HAL_GPIO_Init+0xe8>
        {
          temp |= iocurrent;
 80015d6:	4642      	mov	r2, r8
 80015d8:	4315      	orrs	r5, r2
 80015da:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 80015dc:	4d2d      	ldr	r5, [pc, #180]	; (8001694 <HAL_GPIO_Init+0x1a0>)
 80015de:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 80015e0:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 80015e2:	002e      	movs	r6, r5
 80015e4:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e6:	684a      	ldr	r2, [r1, #4]
 80015e8:	0392      	lsls	r2, r2, #14
 80015ea:	d502      	bpl.n	80015f2 <HAL_GPIO_Init+0xfe>
        {
          temp |= iocurrent;
 80015ec:	4642      	mov	r2, r8
 80015ee:	4315      	orrs	r5, r2
 80015f0:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 80015f2:	4d28      	ldr	r5, [pc, #160]	; (8001694 <HAL_GPIO_Init+0x1a0>)
 80015f4:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015f6:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80015f8:	002e      	movs	r6, r5
 80015fa:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015fc:	684a      	ldr	r2, [r1, #4]
 80015fe:	02d2      	lsls	r2, r2, #11
 8001600:	d502      	bpl.n	8001608 <HAL_GPIO_Init+0x114>
        {
          temp |= iocurrent;
 8001602:	4642      	mov	r2, r8
 8001604:	4315      	orrs	r5, r2
 8001606:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 8001608:	4d22      	ldr	r5, [pc, #136]	; (8001694 <HAL_GPIO_Init+0x1a0>)
 800160a:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 800160c:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 800160e:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001610:	684a      	ldr	r2, [r1, #4]
 8001612:	0292      	lsls	r2, r2, #10
 8001614:	d502      	bpl.n	800161c <HAL_GPIO_Init+0x128>
        {
          temp |= iocurrent;
 8001616:	4642      	mov	r2, r8
 8001618:	432a      	orrs	r2, r5
 800161a:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 800161c:	4a1d      	ldr	r2, [pc, #116]	; (8001694 <HAL_GPIO_Init+0x1a0>)
 800161e:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 8001620:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8001622:	680a      	ldr	r2, [r1, #0]
 8001624:	0014      	movs	r4, r2
 8001626:	40dc      	lsrs	r4, r3
 8001628:	d023      	beq.n	8001672 <HAL_GPIO_Init+0x17e>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800162a:	2401      	movs	r4, #1
 800162c:	409c      	lsls	r4, r3
 800162e:	4022      	ands	r2, r4
 8001630:	4690      	mov	r8, r2
    if(iocurrent)
 8001632:	d0f5      	beq.n	8001620 <HAL_GPIO_Init+0x12c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001634:	684d      	ldr	r5, [r1, #4]
 8001636:	2d02      	cmp	r5, #2
 8001638:	d100      	bne.n	800163c <HAL_GPIO_Init+0x148>
 800163a:	e760      	b.n	80014fe <HAL_GPIO_Init+0xa>
 800163c:	2d12      	cmp	r5, #18
 800163e:	d100      	bne.n	8001642 <HAL_GPIO_Init+0x14e>
 8001640:	e75d      	b.n	80014fe <HAL_GPIO_Init+0xa>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001642:	684d      	ldr	r5, [r1, #4]
 8001644:	1e6e      	subs	r6, r5, #1
 8001646:	2e01      	cmp	r6, #1
 8001648:	d800      	bhi.n	800164c <HAL_GPIO_Init+0x158>
 800164a:	e768      	b.n	800151e <HAL_GPIO_Init+0x2a>
 800164c:	2d11      	cmp	r5, #17
 800164e:	d100      	bne.n	8001652 <HAL_GPIO_Init+0x15e>
 8001650:	e765      	b.n	800151e <HAL_GPIO_Init+0x2a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001652:	2d12      	cmp	r5, #18
 8001654:	d000      	beq.n	8001658 <HAL_GPIO_Init+0x164>
 8001656:	e775      	b.n	8001544 <HAL_GPIO_Init+0x50>
 8001658:	e761      	b.n	800151e <HAL_GPIO_Init+0x2a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800165a:	2705      	movs	r7, #5
 800165c:	e7ab      	b.n	80015b6 <HAL_GPIO_Init+0xc2>
 800165e:	2700      	movs	r7, #0
 8001660:	e7a9      	b.n	80015b6 <HAL_GPIO_Init+0xc2>
 8001662:	2701      	movs	r7, #1
 8001664:	e7a7      	b.n	80015b6 <HAL_GPIO_Init+0xc2>
 8001666:	2702      	movs	r7, #2
 8001668:	e7a5      	b.n	80015b6 <HAL_GPIO_Init+0xc2>
 800166a:	2703      	movs	r7, #3
 800166c:	e7a3      	b.n	80015b6 <HAL_GPIO_Init+0xc2>
 800166e:	2704      	movs	r7, #4
 8001670:	e7a1      	b.n	80015b6 <HAL_GPIO_Init+0xc2>
  }
}
 8001672:	bc04      	pop	{r2}
 8001674:	4690      	mov	r8, r2
 8001676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001678:	40021000 	.word	0x40021000
 800167c:	40010000 	.word	0x40010000
 8001680:	50000400 	.word	0x50000400
 8001684:	50000800 	.word	0x50000800
 8001688:	50000c00 	.word	0x50000c00
 800168c:	50001000 	.word	0x50001000
 8001690:	50001c00 	.word	0x50001c00
 8001694:	40010400 	.word	0x40010400

08001698 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001698:	6903      	ldr	r3, [r0, #16]
 800169a:	420b      	tst	r3, r1
 800169c:	d101      	bne.n	80016a2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800169e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80016a0:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80016a2:	2001      	movs	r0, #1
 80016a4:	e7fc      	b.n	80016a0 <HAL_GPIO_ReadPin+0x8>

080016a6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80016a6:	2a00      	cmp	r2, #0
 80016a8:	d101      	bne.n	80016ae <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80016aa:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80016ac:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80016ae:	6181      	str	r1, [r0, #24]
 80016b0:	e7fc      	b.n	80016ac <HAL_GPIO_WritePin+0x6>
	...

080016b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016b4:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80016b6:	4b05      	ldr	r3, [pc, #20]	; (80016cc <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	4218      	tst	r0, r3
 80016bc:	d100      	bne.n	80016c0 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 80016be:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016c0:	4b02      	ldr	r3, [pc, #8]	; (80016cc <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80016c2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016c4:	f001 fc88 	bl	8002fd8 <HAL_GPIO_EXTI_Callback>
}
 80016c8:	e7f9      	b.n	80016be <HAL_GPIO_EXTI_IRQHandler+0xa>
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	40010400 	.word	0x40010400

080016d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016d0:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80016d2:	4b1f      	ldr	r3, [pc, #124]	; (8001750 <HAL_RCC_GetSysClockFreq+0x80>)
 80016d4:	68d9      	ldr	r1, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016d6:	230c      	movs	r3, #12
 80016d8:	400b      	ands	r3, r1
 80016da:	2b08      	cmp	r3, #8
 80016dc:	d033      	beq.n	8001746 <HAL_RCC_GetSysClockFreq+0x76>
 80016de:	2b0c      	cmp	r3, #12
 80016e0:	d011      	beq.n	8001706 <HAL_RCC_GetSysClockFreq+0x36>
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d009      	beq.n	80016fa <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	; (8001750 <HAL_RCC_GetSysClockFreq+0x80>)
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	0b52      	lsrs	r2, r2, #13
 80016ec:	2307      	movs	r3, #7
 80016ee:	4013      	ands	r3, r2
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80016f0:	3301      	adds	r3, #1
 80016f2:	2080      	movs	r0, #128	; 0x80
 80016f4:	0200      	lsls	r0, r0, #8
 80016f6:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 80016f8:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <HAL_RCC_GetSysClockFreq+0x80>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	06db      	lsls	r3, r3, #27
 8001700:	d523      	bpl.n	800174a <HAL_RCC_GetSysClockFreq+0x7a>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001702:	4814      	ldr	r0, [pc, #80]	; (8001754 <HAL_RCC_GetSysClockFreq+0x84>)
 8001704:	e7f8      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001706:	0c8a      	lsrs	r2, r1, #18
 8001708:	230f      	movs	r3, #15
 800170a:	4013      	ands	r3, r2
 800170c:	4a12      	ldr	r2, [pc, #72]	; (8001758 <HAL_RCC_GetSysClockFreq+0x88>)
 800170e:	5cd0      	ldrb	r0, [r2, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001710:	0d89      	lsrs	r1, r1, #22
 8001712:	2303      	movs	r3, #3
 8001714:	4019      	ands	r1, r3
 8001716:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <HAL_RCC_GetSysClockFreq+0x80>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	03db      	lsls	r3, r3, #15
 800171e:	d408      	bmi.n	8001732 <HAL_RCC_GetSysClockFreq+0x62>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001720:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <HAL_RCC_GetSysClockFreq+0x80>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	06db      	lsls	r3, r3, #27
 8001726:	d509      	bpl.n	800173c <HAL_RCC_GetSysClockFreq+0x6c>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001728:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <HAL_RCC_GetSysClockFreq+0x84>)
 800172a:	4358      	muls	r0, r3
 800172c:	f7fe fcec 	bl	8000108 <__udivsi3>
 8001730:	e7e2      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (HSE_VALUE * pllm) / plld;
 8001732:	4b0a      	ldr	r3, [pc, #40]	; (800175c <HAL_RCC_GetSysClockFreq+0x8c>)
 8001734:	4358      	muls	r0, r3
 8001736:	f7fe fce7 	bl	8000108 <__udivsi3>
 800173a:	e7dd      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (HSI_VALUE * pllm) / plld;
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_RCC_GetSysClockFreq+0x90>)
 800173e:	4358      	muls	r0, r3
 8001740:	f7fe fce2 	bl	8000108 <__udivsi3>
 8001744:	e7d8      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <HAL_RCC_GetSysClockFreq+0x8c>)
 8001748:	e7d6      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <HAL_RCC_GetSysClockFreq+0x90>)
  return sysclockfreq;
 800174c:	e7d4      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x28>
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	40021000 	.word	0x40021000
 8001754:	003d0900 	.word	0x003d0900
 8001758:	08003f00 	.word	0x08003f00
 800175c:	007a1200 	.word	0x007a1200
 8001760:	00f42400 	.word	0x00f42400

08001764 <HAL_RCC_OscConfig>:
{
 8001764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001766:	b083      	sub	sp, #12
 8001768:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 800176a:	d100      	bne.n	800176e <HAL_RCC_OscConfig+0xa>
 800176c:	e29a      	b.n	8001ca4 <HAL_RCC_OscConfig+0x540>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800176e:	4bb2      	ldr	r3, [pc, #712]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	250c      	movs	r5, #12
 8001774:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001776:	68de      	ldr	r6, [r3, #12]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	025b      	lsls	r3, r3, #9
 800177c:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177e:	6803      	ldr	r3, [r0, #0]
 8001780:	07db      	lsls	r3, r3, #31
 8001782:	d536      	bpl.n	80017f2 <HAL_RCC_OscConfig+0x8e>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001784:	2d08      	cmp	r5, #8
 8001786:	d02c      	beq.n	80017e2 <HAL_RCC_OscConfig+0x7e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001788:	2d0c      	cmp	r5, #12
 800178a:	d028      	beq.n	80017de <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800178c:	6863      	ldr	r3, [r4, #4]
 800178e:	2280      	movs	r2, #128	; 0x80
 8001790:	0252      	lsls	r2, r2, #9
 8001792:	4293      	cmp	r3, r2
 8001794:	d055      	beq.n	8001842 <HAL_RCC_OscConfig+0xde>
 8001796:	22a0      	movs	r2, #160	; 0xa0
 8001798:	02d2      	lsls	r2, r2, #11
 800179a:	4293      	cmp	r3, r2
 800179c:	d058      	beq.n	8001850 <HAL_RCC_OscConfig+0xec>
 800179e:	4ba6      	ldr	r3, [pc, #664]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	49a6      	ldr	r1, [pc, #664]	; (8001a3c <HAL_RCC_OscConfig+0x2d8>)
 80017a4:	400a      	ands	r2, r1
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	2180      	movs	r1, #128	; 0x80
 80017ac:	0249      	lsls	r1, r1, #9
 80017ae:	400a      	ands	r2, r1
 80017b0:	9201      	str	r2, [sp, #4]
 80017b2:	9a01      	ldr	r2, [sp, #4]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	49a2      	ldr	r1, [pc, #648]	; (8001a40 <HAL_RCC_OscConfig+0x2dc>)
 80017b8:	400a      	ands	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017bc:	6863      	ldr	r3, [r4, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d052      	beq.n	8001868 <HAL_RCC_OscConfig+0x104>
        tickstart = HAL_GetTick();
 80017c2:	f7ff fd5b 	bl	800127c <HAL_GetTick>
 80017c6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017c8:	4b9b      	ldr	r3, [pc, #620]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	039b      	lsls	r3, r3, #14
 80017ce:	d410      	bmi.n	80017f2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fd54 	bl	800127c <HAL_GetTick>
 80017d4:	1bc0      	subs	r0, r0, r7
 80017d6:	2864      	cmp	r0, #100	; 0x64
 80017d8:	d9f6      	bls.n	80017c8 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
 80017da:	2003      	movs	r0, #3
 80017dc:	e263      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017de:	2e00      	cmp	r6, #0
 80017e0:	d0d4      	beq.n	800178c <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e2:	4b95      	ldr	r3, [pc, #596]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	039b      	lsls	r3, r3, #14
 80017e8:	d503      	bpl.n	80017f2 <HAL_RCC_OscConfig+0x8e>
 80017ea:	6863      	ldr	r3, [r4, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d100      	bne.n	80017f2 <HAL_RCC_OscConfig+0x8e>
 80017f0:	e25b      	b.n	8001caa <HAL_RCC_OscConfig+0x546>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f2:	6823      	ldr	r3, [r4, #0]
 80017f4:	079b      	lsls	r3, r3, #30
 80017f6:	d56c      	bpl.n	80018d2 <HAL_RCC_OscConfig+0x16e>
    hsi_state = RCC_OscInitStruct->HSIState;
 80017f8:	68e3      	ldr	r3, [r4, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80017fa:	069a      	lsls	r2, r3, #26
 80017fc:	d505      	bpl.n	800180a <HAL_RCC_OscConfig+0xa6>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80017fe:	488e      	ldr	r0, [pc, #568]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001800:	6802      	ldr	r2, [r0, #0]
 8001802:	2120      	movs	r1, #32
 8001804:	430a      	orrs	r2, r1
 8001806:	6002      	str	r2, [r0, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001808:	438b      	bics	r3, r1
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800180a:	2d04      	cmp	r5, #4
 800180c:	d03c      	beq.n	8001888 <HAL_RCC_OscConfig+0x124>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800180e:	2d0c      	cmp	r5, #12
 8001810:	d038      	beq.n	8001884 <HAL_RCC_OscConfig+0x120>
      if(hsi_state != RCC_HSI_OFF)
 8001812:	2b00      	cmp	r3, #0
 8001814:	d100      	bne.n	8001818 <HAL_RCC_OscConfig+0xb4>
 8001816:	e0b0      	b.n	800197a <HAL_RCC_OscConfig+0x216>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001818:	4987      	ldr	r1, [pc, #540]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 800181a:	680a      	ldr	r2, [r1, #0]
 800181c:	2009      	movs	r0, #9
 800181e:	4382      	bics	r2, r0
 8001820:	4313      	orrs	r3, r2
 8001822:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001824:	f7ff fd2a 	bl	800127c <HAL_GetTick>
 8001828:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800182a:	4b83      	ldr	r3, [pc, #524]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	075b      	lsls	r3, r3, #29
 8001830:	d500      	bpl.n	8001834 <HAL_RCC_OscConfig+0xd0>
 8001832:	e099      	b.n	8001968 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001834:	f7ff fd22 	bl	800127c <HAL_GetTick>
 8001838:	1b80      	subs	r0, r0, r6
 800183a:	2802      	cmp	r0, #2
 800183c:	d9f5      	bls.n	800182a <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 800183e:	2003      	movs	r0, #3
 8001840:	e231      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001842:	4a7d      	ldr	r2, [pc, #500]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001844:	6811      	ldr	r1, [r2, #0]
 8001846:	2380      	movs	r3, #128	; 0x80
 8001848:	025b      	lsls	r3, r3, #9
 800184a:	430b      	orrs	r3, r1
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e7b5      	b.n	80017bc <HAL_RCC_OscConfig+0x58>
 8001850:	4b79      	ldr	r3, [pc, #484]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001852:	6819      	ldr	r1, [r3, #0]
 8001854:	2280      	movs	r2, #128	; 0x80
 8001856:	02d2      	lsls	r2, r2, #11
 8001858:	430a      	orrs	r2, r1
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	6819      	ldr	r1, [r3, #0]
 800185e:	2280      	movs	r2, #128	; 0x80
 8001860:	0252      	lsls	r2, r2, #9
 8001862:	430a      	orrs	r2, r1
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	e7a9      	b.n	80017bc <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8001868:	f7ff fd08 	bl	800127c <HAL_GetTick>
 800186c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800186e:	4b72      	ldr	r3, [pc, #456]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	039b      	lsls	r3, r3, #14
 8001874:	d5bd      	bpl.n	80017f2 <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001876:	f7ff fd01 	bl	800127c <HAL_GetTick>
 800187a:	1bc0      	subs	r0, r0, r7
 800187c:	2864      	cmp	r0, #100	; 0x64
 800187e:	d9f6      	bls.n	800186e <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8001880:	2003      	movs	r0, #3
 8001882:	e210      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001884:	2e00      	cmp	r6, #0
 8001886:	d1c4      	bne.n	8001812 <HAL_RCC_OscConfig+0xae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001888:	4a6b      	ldr	r2, [pc, #428]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	0752      	lsls	r2, r2, #29
 800188e:	d502      	bpl.n	8001896 <HAL_RCC_OscConfig+0x132>
 8001890:	2b00      	cmp	r3, #0
 8001892:	d100      	bne.n	8001896 <HAL_RCC_OscConfig+0x132>
 8001894:	e20b      	b.n	8001cae <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001896:	4e68      	ldr	r6, [pc, #416]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001898:	6872      	ldr	r2, [r6, #4]
 800189a:	496a      	ldr	r1, [pc, #424]	; (8001a44 <HAL_RCC_OscConfig+0x2e0>)
 800189c:	400a      	ands	r2, r1
 800189e:	6921      	ldr	r1, [r4, #16]
 80018a0:	0209      	lsls	r1, r1, #8
 80018a2:	430a      	orrs	r2, r1
 80018a4:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80018a6:	6832      	ldr	r2, [r6, #0]
 80018a8:	2109      	movs	r1, #9
 80018aa:	438a      	bics	r2, r1
 80018ac:	4313      	orrs	r3, r2
 80018ae:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018b0:	f7ff ff0e 	bl	80016d0 <HAL_RCC_GetSysClockFreq>
 80018b4:	68f2      	ldr	r2, [r6, #12]
 80018b6:	0912      	lsrs	r2, r2, #4
 80018b8:	230f      	movs	r3, #15
 80018ba:	4013      	ands	r3, r2
 80018bc:	4a62      	ldr	r2, [pc, #392]	; (8001a48 <HAL_RCC_OscConfig+0x2e4>)
 80018be:	5cd3      	ldrb	r3, [r2, r3]
 80018c0:	40d8      	lsrs	r0, r3
 80018c2:	4b62      	ldr	r3, [pc, #392]	; (8001a4c <HAL_RCC_OscConfig+0x2e8>)
 80018c4:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f7ff fca4 	bl	8001214 <HAL_InitTick>
      if(status != HAL_OK)
 80018cc:	2800      	cmp	r0, #0
 80018ce:	d000      	beq.n	80018d2 <HAL_RCC_OscConfig+0x16e>
 80018d0:	e1e9      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018d2:	6823      	ldr	r3, [r4, #0]
 80018d4:	06db      	lsls	r3, r3, #27
 80018d6:	d52c      	bpl.n	8001932 <HAL_RCC_OscConfig+0x1ce>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80018d8:	2d00      	cmp	r5, #0
 80018da:	d161      	bne.n	80019a0 <HAL_RCC_OscConfig+0x23c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018dc:	4b56      	ldr	r3, [pc, #344]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	059b      	lsls	r3, r3, #22
 80018e2:	d503      	bpl.n	80018ec <HAL_RCC_OscConfig+0x188>
 80018e4:	69e3      	ldr	r3, [r4, #28]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d100      	bne.n	80018ec <HAL_RCC_OscConfig+0x188>
 80018ea:	e1e2      	b.n	8001cb2 <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018ec:	4a52      	ldr	r2, [pc, #328]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80018ee:	6853      	ldr	r3, [r2, #4]
 80018f0:	4957      	ldr	r1, [pc, #348]	; (8001a50 <HAL_RCC_OscConfig+0x2ec>)
 80018f2:	400b      	ands	r3, r1
 80018f4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80018f6:	430b      	orrs	r3, r1
 80018f8:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018fa:	6853      	ldr	r3, [r2, #4]
 80018fc:	021b      	lsls	r3, r3, #8
 80018fe:	0a1b      	lsrs	r3, r3, #8
 8001900:	6a21      	ldr	r1, [r4, #32]
 8001902:	0609      	lsls	r1, r1, #24
 8001904:	430b      	orrs	r3, r1
 8001906:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001908:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800190a:	0b59      	lsrs	r1, r3, #13
 800190c:	3101      	adds	r1, #1
 800190e:	2380      	movs	r3, #128	; 0x80
 8001910:	021b      	lsls	r3, r3, #8
 8001912:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001914:	68d1      	ldr	r1, [r2, #12]
 8001916:	0909      	lsrs	r1, r1, #4
 8001918:	220f      	movs	r2, #15
 800191a:	400a      	ands	r2, r1
 800191c:	494a      	ldr	r1, [pc, #296]	; (8001a48 <HAL_RCC_OscConfig+0x2e4>)
 800191e:	5c8a      	ldrb	r2, [r1, r2]
 8001920:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001922:	4a4a      	ldr	r2, [pc, #296]	; (8001a4c <HAL_RCC_OscConfig+0x2e8>)
 8001924:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001926:	2000      	movs	r0, #0
 8001928:	f7ff fc74 	bl	8001214 <HAL_InitTick>
        if(status != HAL_OK)
 800192c:	2800      	cmp	r0, #0
 800192e:	d000      	beq.n	8001932 <HAL_RCC_OscConfig+0x1ce>
 8001930:	e1b9      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001932:	6823      	ldr	r3, [r4, #0]
 8001934:	071b      	lsls	r3, r3, #28
 8001936:	d400      	bmi.n	800193a <HAL_RCC_OscConfig+0x1d6>
 8001938:	e08e      	b.n	8001a58 <HAL_RCC_OscConfig+0x2f4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800193a:	6963      	ldr	r3, [r4, #20]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d068      	beq.n	8001a12 <HAL_RCC_OscConfig+0x2ae>
      __HAL_RCC_LSI_ENABLE();
 8001940:	4a3d      	ldr	r2, [pc, #244]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001942:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001944:	2101      	movs	r1, #1
 8001946:	430b      	orrs	r3, r1
 8001948:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 800194a:	f7ff fc97 	bl	800127c <HAL_GetTick>
 800194e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001950:	4b39      	ldr	r3, [pc, #228]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001954:	079b      	lsls	r3, r3, #30
 8001956:	d500      	bpl.n	800195a <HAL_RCC_OscConfig+0x1f6>
 8001958:	e07e      	b.n	8001a58 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800195a:	f7ff fc8f 	bl	800127c <HAL_GetTick>
 800195e:	1b80      	subs	r0, r0, r6
 8001960:	2802      	cmp	r0, #2
 8001962:	d9f5      	bls.n	8001950 <HAL_RCC_OscConfig+0x1ec>
          return HAL_TIMEOUT;
 8001964:	2003      	movs	r0, #3
 8001966:	e19e      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001968:	4933      	ldr	r1, [pc, #204]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 800196a:	684b      	ldr	r3, [r1, #4]
 800196c:	4a35      	ldr	r2, [pc, #212]	; (8001a44 <HAL_RCC_OscConfig+0x2e0>)
 800196e:	4013      	ands	r3, r2
 8001970:	6922      	ldr	r2, [r4, #16]
 8001972:	0212      	lsls	r2, r2, #8
 8001974:	4313      	orrs	r3, r2
 8001976:	604b      	str	r3, [r1, #4]
 8001978:	e7ab      	b.n	80018d2 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 800197a:	4a2f      	ldr	r2, [pc, #188]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 800197c:	6813      	ldr	r3, [r2, #0]
 800197e:	2101      	movs	r1, #1
 8001980:	438b      	bics	r3, r1
 8001982:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001984:	f7ff fc7a 	bl	800127c <HAL_GetTick>
 8001988:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800198a:	4b2b      	ldr	r3, [pc, #172]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	075b      	lsls	r3, r3, #29
 8001990:	d59f      	bpl.n	80018d2 <HAL_RCC_OscConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001992:	f7ff fc73 	bl	800127c <HAL_GetTick>
 8001996:	1b80      	subs	r0, r0, r6
 8001998:	2802      	cmp	r0, #2
 800199a:	d9f6      	bls.n	800198a <HAL_RCC_OscConfig+0x226>
            return HAL_TIMEOUT;
 800199c:	2003      	movs	r0, #3
 800199e:	e182      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019a0:	69e3      	ldr	r3, [r4, #28]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d022      	beq.n	80019ec <HAL_RCC_OscConfig+0x288>
        __HAL_RCC_MSI_ENABLE();
 80019a6:	4a24      	ldr	r2, [pc, #144]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80019a8:	6811      	ldr	r1, [r2, #0]
 80019aa:	2380      	movs	r3, #128	; 0x80
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	430b      	orrs	r3, r1
 80019b0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80019b2:	f7ff fc63 	bl	800127c <HAL_GetTick>
 80019b6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019b8:	4b1f      	ldr	r3, [pc, #124]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	059b      	lsls	r3, r3, #22
 80019be:	d406      	bmi.n	80019ce <HAL_RCC_OscConfig+0x26a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019c0:	f7ff fc5c 	bl	800127c <HAL_GetTick>
 80019c4:	1b80      	subs	r0, r0, r6
 80019c6:	2802      	cmp	r0, #2
 80019c8:	d9f6      	bls.n	80019b8 <HAL_RCC_OscConfig+0x254>
            return HAL_TIMEOUT;
 80019ca:	2003      	movs	r0, #3
 80019cc:	e16b      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ce:	4a1a      	ldr	r2, [pc, #104]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80019d0:	6853      	ldr	r3, [r2, #4]
 80019d2:	491f      	ldr	r1, [pc, #124]	; (8001a50 <HAL_RCC_OscConfig+0x2ec>)
 80019d4:	400b      	ands	r3, r1
 80019d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80019d8:	430b      	orrs	r3, r1
 80019da:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019dc:	6853      	ldr	r3, [r2, #4]
 80019de:	021b      	lsls	r3, r3, #8
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	6a21      	ldr	r1, [r4, #32]
 80019e4:	0609      	lsls	r1, r1, #24
 80019e6:	430b      	orrs	r3, r1
 80019e8:	6053      	str	r3, [r2, #4]
 80019ea:	e7a2      	b.n	8001932 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_MSI_DISABLE();
 80019ec:	4a12      	ldr	r2, [pc, #72]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80019ee:	6813      	ldr	r3, [r2, #0]
 80019f0:	4918      	ldr	r1, [pc, #96]	; (8001a54 <HAL_RCC_OscConfig+0x2f0>)
 80019f2:	400b      	ands	r3, r1
 80019f4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80019f6:	f7ff fc41 	bl	800127c <HAL_GetTick>
 80019fa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80019fc:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	059b      	lsls	r3, r3, #22
 8001a02:	d596      	bpl.n	8001932 <HAL_RCC_OscConfig+0x1ce>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a04:	f7ff fc3a 	bl	800127c <HAL_GetTick>
 8001a08:	1b80      	subs	r0, r0, r6
 8001a0a:	2802      	cmp	r0, #2
 8001a0c:	d9f6      	bls.n	80019fc <HAL_RCC_OscConfig+0x298>
            return HAL_TIMEOUT;
 8001a0e:	2003      	movs	r0, #3
 8001a10:	e149      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
      __HAL_RCC_LSI_DISABLE();
 8001a12:	4a09      	ldr	r2, [pc, #36]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001a14:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001a16:	2101      	movs	r1, #1
 8001a18:	438b      	bics	r3, r1
 8001a1a:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001a1c:	f7ff fc2e 	bl	800127c <HAL_GetTick>
 8001a20:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a22:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <HAL_RCC_OscConfig+0x2d4>)
 8001a24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a26:	079b      	lsls	r3, r3, #30
 8001a28:	d516      	bpl.n	8001a58 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a2a:	f7ff fc27 	bl	800127c <HAL_GetTick>
 8001a2e:	1b80      	subs	r0, r0, r6
 8001a30:	2802      	cmp	r0, #2
 8001a32:	d9f6      	bls.n	8001a22 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8001a34:	2003      	movs	r0, #3
 8001a36:	e136      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	fffeffff 	.word	0xfffeffff
 8001a40:	fffbffff 	.word	0xfffbffff
 8001a44:	ffffe0ff 	.word	0xffffe0ff
 8001a48:	08003f0c 	.word	0x08003f0c
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	ffff1fff 	.word	0xffff1fff
 8001a54:	fffffeff 	.word	0xfffffeff
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	075b      	lsls	r3, r3, #29
 8001a5c:	d578      	bpl.n	8001b50 <HAL_RCC_OscConfig+0x3ec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5e:	4b98      	ldr	r3, [pc, #608]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	d42c      	bmi.n	8001ac0 <HAL_RCC_OscConfig+0x35c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4a96      	ldr	r2, [pc, #600]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001a68:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001a6a:	2380      	movs	r3, #128	; 0x80
 8001a6c:	055b      	lsls	r3, r3, #21
 8001a6e:	430b      	orrs	r3, r1
 8001a70:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8001a72:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	4b93      	ldr	r3, [pc, #588]	; (8001cc4 <HAL_RCC_OscConfig+0x560>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	05db      	lsls	r3, r3, #23
 8001a7a:	d523      	bpl.n	8001ac4 <HAL_RCC_OscConfig+0x360>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a7c:	68a3      	ldr	r3, [r4, #8]
 8001a7e:	2280      	movs	r2, #128	; 0x80
 8001a80:	0052      	lsls	r2, r2, #1
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d032      	beq.n	8001aec <HAL_RCC_OscConfig+0x388>
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d137      	bne.n	8001afa <HAL_RCC_OscConfig+0x396>
 8001a8a:	4b8d      	ldr	r3, [pc, #564]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001a8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a8e:	498e      	ldr	r1, [pc, #568]	; (8001cc8 <HAL_RCC_OscConfig+0x564>)
 8001a90:	400a      	ands	r2, r1
 8001a92:	651a      	str	r2, [r3, #80]	; 0x50
 8001a94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a96:	498d      	ldr	r1, [pc, #564]	; (8001ccc <HAL_RCC_OscConfig+0x568>)
 8001a98:	400a      	ands	r2, r1
 8001a9a:	651a      	str	r2, [r3, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a9c:	68a3      	ldr	r3, [r4, #8]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d045      	beq.n	8001b2e <HAL_RCC_OscConfig+0x3ca>
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fbeb 	bl	800127c <HAL_GetTick>
 8001aa6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001aa8:	4b85      	ldr	r3, [pc, #532]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001aac:	059b      	lsls	r3, r3, #22
 8001aae:	d44d      	bmi.n	8001b4c <HAL_RCC_OscConfig+0x3e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ab0:	f7ff fbe4 	bl	800127c <HAL_GetTick>
 8001ab4:	1bc0      	subs	r0, r0, r7
 8001ab6:	4b86      	ldr	r3, [pc, #536]	; (8001cd0 <HAL_RCC_OscConfig+0x56c>)
 8001ab8:	4298      	cmp	r0, r3
 8001aba:	d9f5      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x344>
          return HAL_TIMEOUT;
 8001abc:	2003      	movs	r0, #3
 8001abe:	e0f2      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
    FlagStatus       pwrclkchanged = RESET;
 8001ac0:	2600      	movs	r6, #0
 8001ac2:	e7d7      	b.n	8001a74 <HAL_RCC_OscConfig+0x310>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac4:	4a7f      	ldr	r2, [pc, #508]	; (8001cc4 <HAL_RCC_OscConfig+0x560>)
 8001ac6:	6811      	ldr	r1, [r2, #0]
 8001ac8:	2380      	movs	r3, #128	; 0x80
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	430b      	orrs	r3, r1
 8001ace:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001ad0:	f7ff fbd4 	bl	800127c <HAL_GetTick>
 8001ad4:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad6:	4b7b      	ldr	r3, [pc, #492]	; (8001cc4 <HAL_RCC_OscConfig+0x560>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	05db      	lsls	r3, r3, #23
 8001adc:	d4ce      	bmi.n	8001a7c <HAL_RCC_OscConfig+0x318>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ade:	f7ff fbcd 	bl	800127c <HAL_GetTick>
 8001ae2:	1bc0      	subs	r0, r0, r7
 8001ae4:	2864      	cmp	r0, #100	; 0x64
 8001ae6:	d9f6      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x372>
          return HAL_TIMEOUT;
 8001ae8:	2003      	movs	r0, #3
 8001aea:	e0dc      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aec:	4a74      	ldr	r2, [pc, #464]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001aee:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	430b      	orrs	r3, r1
 8001af6:	6513      	str	r3, [r2, #80]	; 0x50
 8001af8:	e7d0      	b.n	8001a9c <HAL_RCC_OscConfig+0x338>
 8001afa:	22a0      	movs	r2, #160	; 0xa0
 8001afc:	00d2      	lsls	r2, r2, #3
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d009      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3b2>
 8001b02:	4b6f      	ldr	r3, [pc, #444]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001b04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b06:	4970      	ldr	r1, [pc, #448]	; (8001cc8 <HAL_RCC_OscConfig+0x564>)
 8001b08:	400a      	ands	r2, r1
 8001b0a:	651a      	str	r2, [r3, #80]	; 0x50
 8001b0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b0e:	496f      	ldr	r1, [pc, #444]	; (8001ccc <HAL_RCC_OscConfig+0x568>)
 8001b10:	400a      	ands	r2, r1
 8001b12:	651a      	str	r2, [r3, #80]	; 0x50
 8001b14:	e7c2      	b.n	8001a9c <HAL_RCC_OscConfig+0x338>
 8001b16:	4b6a      	ldr	r3, [pc, #424]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001b18:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001b1a:	3a01      	subs	r2, #1
 8001b1c:	3aff      	subs	r2, #255	; 0xff
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	651a      	str	r2, [r3, #80]	; 0x50
 8001b22:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001b24:	2280      	movs	r2, #128	; 0x80
 8001b26:	0052      	lsls	r2, r2, #1
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	651a      	str	r2, [r3, #80]	; 0x50
 8001b2c:	e7b6      	b.n	8001a9c <HAL_RCC_OscConfig+0x338>
      tickstart = HAL_GetTick();
 8001b2e:	f7ff fba5 	bl	800127c <HAL_GetTick>
 8001b32:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b34:	4b62      	ldr	r3, [pc, #392]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001b36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b38:	059b      	lsls	r3, r3, #22
 8001b3a:	d507      	bpl.n	8001b4c <HAL_RCC_OscConfig+0x3e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b3c:	f7ff fb9e 	bl	800127c <HAL_GetTick>
 8001b40:	1bc0      	subs	r0, r0, r7
 8001b42:	4b63      	ldr	r3, [pc, #396]	; (8001cd0 <HAL_RCC_OscConfig+0x56c>)
 8001b44:	4298      	cmp	r0, r3
 8001b46:	d9f5      	bls.n	8001b34 <HAL_RCC_OscConfig+0x3d0>
          return HAL_TIMEOUT;
 8001b48:	2003      	movs	r0, #3
 8001b4a:	e0ac      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
    if(pwrclkchanged == SET)
 8001b4c:	2e01      	cmp	r6, #1
 8001b4e:	d021      	beq.n	8001b94 <HAL_RCC_OscConfig+0x430>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b50:	6823      	ldr	r3, [r4, #0]
 8001b52:	069b      	lsls	r3, r3, #26
 8001b54:	d53c      	bpl.n	8001bd0 <HAL_RCC_OscConfig+0x46c>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b56:	69a3      	ldr	r3, [r4, #24]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d021      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x43c>
        __HAL_RCC_HSI48_ENABLE();
 8001b5c:	4b58      	ldr	r3, [pc, #352]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001b5e:	6899      	ldr	r1, [r3, #8]
 8001b60:	2001      	movs	r0, #1
 8001b62:	4301      	orrs	r1, r0
 8001b64:	6099      	str	r1, [r3, #8]
 8001b66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b68:	4302      	orrs	r2, r0
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34
 8001b6c:	4a59      	ldr	r2, [pc, #356]	; (8001cd4 <HAL_RCC_OscConfig+0x570>)
 8001b6e:	6a11      	ldr	r1, [r2, #32]
 8001b70:	2380      	movs	r3, #128	; 0x80
 8001b72:	019b      	lsls	r3, r3, #6
 8001b74:	430b      	orrs	r3, r1
 8001b76:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001b78:	f7ff fb80 	bl	800127c <HAL_GetTick>
 8001b7c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b7e:	4b50      	ldr	r3, [pc, #320]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	079b      	lsls	r3, r3, #30
 8001b84:	d424      	bmi.n	8001bd0 <HAL_RCC_OscConfig+0x46c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b86:	f7ff fb79 	bl	800127c <HAL_GetTick>
 8001b8a:	1b80      	subs	r0, r0, r6
 8001b8c:	2802      	cmp	r0, #2
 8001b8e:	d9f6      	bls.n	8001b7e <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 8001b90:	2003      	movs	r0, #3
 8001b92:	e088      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b94:	4a4a      	ldr	r2, [pc, #296]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001b96:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001b98:	494f      	ldr	r1, [pc, #316]	; (8001cd8 <HAL_RCC_OscConfig+0x574>)
 8001b9a:	400b      	ands	r3, r1
 8001b9c:	6393      	str	r3, [r2, #56]	; 0x38
 8001b9e:	e7d7      	b.n	8001b50 <HAL_RCC_OscConfig+0x3ec>
        __HAL_RCC_HSI48_DISABLE();
 8001ba0:	4a47      	ldr	r2, [pc, #284]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001ba2:	6893      	ldr	r3, [r2, #8]
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	438b      	bics	r3, r1
 8001ba8:	6093      	str	r3, [r2, #8]
 8001baa:	4a4a      	ldr	r2, [pc, #296]	; (8001cd4 <HAL_RCC_OscConfig+0x570>)
 8001bac:	6a13      	ldr	r3, [r2, #32]
 8001bae:	494b      	ldr	r1, [pc, #300]	; (8001cdc <HAL_RCC_OscConfig+0x578>)
 8001bb0:	400b      	ands	r3, r1
 8001bb2:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fb62 	bl	800127c <HAL_GetTick>
 8001bb8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bba:	4b41      	ldr	r3, [pc, #260]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	079b      	lsls	r3, r3, #30
 8001bc0:	d506      	bpl.n	8001bd0 <HAL_RCC_OscConfig+0x46c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bc2:	f7ff fb5b 	bl	800127c <HAL_GetTick>
 8001bc6:	1b80      	subs	r0, r0, r6
 8001bc8:	2802      	cmp	r0, #2
 8001bca:	d9f6      	bls.n	8001bba <HAL_RCC_OscConfig+0x456>
            return HAL_TIMEOUT;
 8001bcc:	2003      	movs	r0, #3
 8001bce:	e06a      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bd0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d100      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x474>
 8001bd6:	e06e      	b.n	8001cb6 <HAL_RCC_OscConfig+0x552>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd8:	2d0c      	cmp	r5, #12
 8001bda:	d049      	beq.n	8001c70 <HAL_RCC_OscConfig+0x50c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d012      	beq.n	8001c06 <HAL_RCC_OscConfig+0x4a2>
        __HAL_RCC_PLL_DISABLE();
 8001be0:	4a37      	ldr	r2, [pc, #220]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001be2:	6813      	ldr	r3, [r2, #0]
 8001be4:	493e      	ldr	r1, [pc, #248]	; (8001ce0 <HAL_RCC_OscConfig+0x57c>)
 8001be6:	400b      	ands	r3, r1
 8001be8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bea:	f7ff fb47 	bl	800127c <HAL_GetTick>
 8001bee:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bf0:	4b33      	ldr	r3, [pc, #204]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	019b      	lsls	r3, r3, #6
 8001bf6:	d539      	bpl.n	8001c6c <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bf8:	f7ff fb40 	bl	800127c <HAL_GetTick>
 8001bfc:	1b00      	subs	r0, r0, r4
 8001bfe:	2802      	cmp	r0, #2
 8001c00:	d9f6      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x48c>
            return HAL_TIMEOUT;
 8001c02:	2003      	movs	r0, #3
 8001c04:	e04f      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_PLL_DISABLE();
 8001c06:	4a2e      	ldr	r2, [pc, #184]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001c08:	6813      	ldr	r3, [r2, #0]
 8001c0a:	4935      	ldr	r1, [pc, #212]	; (8001ce0 <HAL_RCC_OscConfig+0x57c>)
 8001c0c:	400b      	ands	r3, r1
 8001c0e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c10:	f7ff fb34 	bl	800127c <HAL_GetTick>
 8001c14:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c16:	4b2a      	ldr	r3, [pc, #168]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	019b      	lsls	r3, r3, #6
 8001c1c:	d506      	bpl.n	8001c2c <HAL_RCC_OscConfig+0x4c8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1e:	f7ff fb2d 	bl	800127c <HAL_GetTick>
 8001c22:	1b40      	subs	r0, r0, r5
 8001c24:	2802      	cmp	r0, #2
 8001c26:	d9f6      	bls.n	8001c16 <HAL_RCC_OscConfig+0x4b2>
            return HAL_TIMEOUT;
 8001c28:	2003      	movs	r0, #3
 8001c2a:	e03c      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c2c:	4924      	ldr	r1, [pc, #144]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001c2e:	68cb      	ldr	r3, [r1, #12]
 8001c30:	4a2c      	ldr	r2, [pc, #176]	; (8001ce4 <HAL_RCC_OscConfig+0x580>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001c36:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001c38:	4302      	orrs	r2, r0
 8001c3a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001c3c:	4302      	orrs	r2, r0
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 8001c42:	680a      	ldr	r2, [r1, #0]
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	045b      	lsls	r3, r3, #17
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fb16 	bl	800127c <HAL_GetTick>
 8001c50:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001c52:	4b1b      	ldr	r3, [pc, #108]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	019b      	lsls	r3, r3, #6
 8001c58:	d406      	bmi.n	8001c68 <HAL_RCC_OscConfig+0x504>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c5a:	f7ff fb0f 	bl	800127c <HAL_GetTick>
 8001c5e:	1b00      	subs	r0, r0, r4
 8001c60:	2802      	cmp	r0, #2
 8001c62:	d9f6      	bls.n	8001c52 <HAL_RCC_OscConfig+0x4ee>
            return HAL_TIMEOUT;
 8001c64:	2003      	movs	r0, #3
 8001c66:	e01e      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
  return HAL_OK;
 8001c68:	2000      	movs	r0, #0
 8001c6a:	e01c      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
 8001c6c:	2000      	movs	r0, #0
 8001c6e:	e01a      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
      pll_config = RCC->CFGR;
 8001c70:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <HAL_RCC_OscConfig+0x55c>)
 8001c72:	68da      	ldr	r2, [r3, #12]
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	025b      	lsls	r3, r3, #9
 8001c78:	4013      	ands	r3, r2
 8001c7a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001c7c:	428b      	cmp	r3, r1
 8001c7e:	d001      	beq.n	8001c84 <HAL_RCC_OscConfig+0x520>
        return HAL_ERROR;
 8001c80:	2001      	movs	r0, #1
 8001c82:	e010      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c84:	23f0      	movs	r3, #240	; 0xf0
 8001c86:	039b      	lsls	r3, r3, #14
 8001c88:	4013      	ands	r3, r2
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001c8c:	428b      	cmp	r3, r1
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_OscConfig+0x530>
        return HAL_ERROR;
 8001c90:	2001      	movs	r0, #1
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
         (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001c94:	23c0      	movs	r3, #192	; 0xc0
 8001c96:	041b      	lsls	r3, r3, #16
 8001c98:	401a      	ands	r2, r3
 8001c9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d00c      	beq.n	8001cba <HAL_RCC_OscConfig+0x556>
        return HAL_ERROR;
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	e000      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
    return HAL_ERROR;
 8001ca4:	2001      	movs	r0, #1
}
 8001ca6:	b003      	add	sp, #12
 8001ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8001caa:	2001      	movs	r0, #1
 8001cac:	e7fb      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        return HAL_ERROR;
 8001cae:	2001      	movs	r0, #1
 8001cb0:	e7f9      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        return HAL_ERROR;
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	e7f7      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
  return HAL_OK;
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	e7f5      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
 8001cba:	2000      	movs	r0, #0
 8001cbc:	e7f3      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
 8001cbe:	46c0      	nop			; (mov r8, r8)
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40007000 	.word	0x40007000
 8001cc8:	fffffeff 	.word	0xfffffeff
 8001ccc:	fffffbff 	.word	0xfffffbff
 8001cd0:	00001388 	.word	0x00001388
 8001cd4:	40010000 	.word	0x40010000
 8001cd8:	efffffff 	.word	0xefffffff
 8001cdc:	ffffdfff 	.word	0xffffdfff
 8001ce0:	feffffff 	.word	0xfeffffff
 8001ce4:	ff02ffff 	.word	0xff02ffff

08001ce8 <HAL_RCC_ClockConfig>:
{
 8001ce8:	b570      	push	{r4, r5, r6, lr}
 8001cea:	0004      	movs	r4, r0
 8001cec:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001cee:	2800      	cmp	r0, #0
 8001cf0:	d100      	bne.n	8001cf4 <HAL_RCC_ClockConfig+0xc>
 8001cf2:	e0ba      	b.n	8001e6a <HAL_RCC_ClockConfig+0x182>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf4:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <HAL_RCC_ClockConfig+0x18c>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	428b      	cmp	r3, r1
 8001cfe:	d20b      	bcs.n	8001d18 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d00:	495c      	ldr	r1, [pc, #368]	; (8001e74 <HAL_RCC_ClockConfig+0x18c>)
 8001d02:	680b      	ldr	r3, [r1, #0]
 8001d04:	2201      	movs	r2, #1
 8001d06:	4393      	bics	r3, r2
 8001d08:	432b      	orrs	r3, r5
 8001d0a:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0c:	680b      	ldr	r3, [r1, #0]
 8001d0e:	401a      	ands	r2, r3
 8001d10:	4295      	cmp	r5, r2
 8001d12:	d001      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8001d14:	2001      	movs	r0, #1
 8001d16:	e0a7      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d18:	6823      	ldr	r3, [r4, #0]
 8001d1a:	079b      	lsls	r3, r3, #30
 8001d1c:	d506      	bpl.n	8001d2c <HAL_RCC_ClockConfig+0x44>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d1e:	4a56      	ldr	r2, [pc, #344]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d20:	68d3      	ldr	r3, [r2, #12]
 8001d22:	21f0      	movs	r1, #240	; 0xf0
 8001d24:	438b      	bics	r3, r1
 8001d26:	68a1      	ldr	r1, [r4, #8]
 8001d28:	430b      	orrs	r3, r1
 8001d2a:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	07db      	lsls	r3, r3, #31
 8001d30:	d564      	bpl.n	8001dfc <HAL_RCC_ClockConfig+0x114>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d32:	6863      	ldr	r3, [r4, #4]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d025      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d38:	2b03      	cmp	r3, #3
 8001d3a:	d029      	beq.n	8001d90 <HAL_RCC_ClockConfig+0xa8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d02d      	beq.n	8001d9c <HAL_RCC_ClockConfig+0xb4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d40:	4a4d      	ldr	r2, [pc, #308]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d42:	6812      	ldr	r2, [r2, #0]
 8001d44:	0592      	lsls	r2, r2, #22
 8001d46:	d400      	bmi.n	8001d4a <HAL_RCC_ClockConfig+0x62>
 8001d48:	e091      	b.n	8001e6e <HAL_RCC_ClockConfig+0x186>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d4a:	494b      	ldr	r1, [pc, #300]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d4c:	68ca      	ldr	r2, [r1, #12]
 8001d4e:	2003      	movs	r0, #3
 8001d50:	4382      	bics	r2, r0
 8001d52:	4313      	orrs	r3, r2
 8001d54:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8001d56:	f7ff fa91 	bl	800127c <HAL_GetTick>
 8001d5a:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d5c:	6863      	ldr	r3, [r4, #4]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d022      	beq.n	8001da8 <HAL_RCC_ClockConfig+0xc0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d62:	2b03      	cmp	r3, #3
 8001d64:	d02e      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0xdc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d03a      	beq.n	8001de0 <HAL_RCC_ClockConfig+0xf8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d6a:	4b43      	ldr	r3, [pc, #268]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	220c      	movs	r2, #12
 8001d70:	421a      	tst	r2, r3
 8001d72:	d043      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d74:	f7ff fa82 	bl	800127c <HAL_GetTick>
 8001d78:	1b80      	subs	r0, r0, r6
 8001d7a:	4b40      	ldr	r3, [pc, #256]	; (8001e7c <HAL_RCC_ClockConfig+0x194>)
 8001d7c:	4298      	cmp	r0, r3
 8001d7e:	d9f4      	bls.n	8001d6a <HAL_RCC_ClockConfig+0x82>
          return HAL_TIMEOUT;
 8001d80:	2003      	movs	r0, #3
 8001d82:	e071      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d84:	4a3c      	ldr	r2, [pc, #240]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	0392      	lsls	r2, r2, #14
 8001d8a:	d4de      	bmi.n	8001d4a <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	e06b      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d90:	4a39      	ldr	r2, [pc, #228]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d92:	6812      	ldr	r2, [r2, #0]
 8001d94:	0192      	lsls	r2, r2, #6
 8001d96:	d4d8      	bmi.n	8001d4a <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8001d98:	2001      	movs	r0, #1
 8001d9a:	e065      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d9c:	4a36      	ldr	r2, [pc, #216]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	0752      	lsls	r2, r2, #29
 8001da2:	d4d2      	bmi.n	8001d4a <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8001da4:	2001      	movs	r0, #1
 8001da6:	e05f      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001da8:	4b33      	ldr	r3, [pc, #204]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	230c      	movs	r3, #12
 8001dae:	4013      	ands	r3, r2
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d023      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db4:	f7ff fa62 	bl	800127c <HAL_GetTick>
 8001db8:	1b80      	subs	r0, r0, r6
 8001dba:	4b30      	ldr	r3, [pc, #192]	; (8001e7c <HAL_RCC_ClockConfig+0x194>)
 8001dbc:	4298      	cmp	r0, r3
 8001dbe:	d9f3      	bls.n	8001da8 <HAL_RCC_ClockConfig+0xc0>
          return HAL_TIMEOUT;
 8001dc0:	2003      	movs	r0, #3
 8001dc2:	e051      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dc4:	4b2c      	ldr	r3, [pc, #176]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	230c      	movs	r3, #12
 8001dca:	4013      	ands	r3, r2
 8001dcc:	2b0c      	cmp	r3, #12
 8001dce:	d015      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd0:	f7ff fa54 	bl	800127c <HAL_GetTick>
 8001dd4:	1b80      	subs	r0, r0, r6
 8001dd6:	4b29      	ldr	r3, [pc, #164]	; (8001e7c <HAL_RCC_ClockConfig+0x194>)
 8001dd8:	4298      	cmp	r0, r3
 8001dda:	d9f3      	bls.n	8001dc4 <HAL_RCC_ClockConfig+0xdc>
          return HAL_TIMEOUT;
 8001ddc:	2003      	movs	r0, #3
 8001dde:	e043      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de0:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	230c      	movs	r3, #12
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b04      	cmp	r3, #4
 8001dea:	d007      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dec:	f7ff fa46 	bl	800127c <HAL_GetTick>
 8001df0:	1b80      	subs	r0, r0, r6
 8001df2:	4b22      	ldr	r3, [pc, #136]	; (8001e7c <HAL_RCC_ClockConfig+0x194>)
 8001df4:	4298      	cmp	r0, r3
 8001df6:	d9f3      	bls.n	8001de0 <HAL_RCC_ClockConfig+0xf8>
          return HAL_TIMEOUT;
 8001df8:	2003      	movs	r0, #3
 8001dfa:	e035      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dfc:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_RCC_ClockConfig+0x18c>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2301      	movs	r3, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	429d      	cmp	r5, r3
 8001e06:	d20b      	bcs.n	8001e20 <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e08:	491a      	ldr	r1, [pc, #104]	; (8001e74 <HAL_RCC_ClockConfig+0x18c>)
 8001e0a:	680b      	ldr	r3, [r1, #0]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	4393      	bics	r3, r2
 8001e10:	432b      	orrs	r3, r5
 8001e12:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e14:	680b      	ldr	r3, [r1, #0]
 8001e16:	401a      	ands	r2, r3
 8001e18:	4295      	cmp	r5, r2
 8001e1a:	d001      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x138>
      return HAL_ERROR;
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	e023      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e20:	6823      	ldr	r3, [r4, #0]
 8001e22:	075b      	lsls	r3, r3, #29
 8001e24:	d506      	bpl.n	8001e34 <HAL_RCC_ClockConfig+0x14c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e26:	4a14      	ldr	r2, [pc, #80]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001e28:	68d3      	ldr	r3, [r2, #12]
 8001e2a:	4915      	ldr	r1, [pc, #84]	; (8001e80 <HAL_RCC_ClockConfig+0x198>)
 8001e2c:	400b      	ands	r3, r1
 8001e2e:	68e1      	ldr	r1, [r4, #12]
 8001e30:	430b      	orrs	r3, r1
 8001e32:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e34:	6823      	ldr	r3, [r4, #0]
 8001e36:	071b      	lsls	r3, r3, #28
 8001e38:	d507      	bpl.n	8001e4a <HAL_RCC_ClockConfig+0x162>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e3a:	490f      	ldr	r1, [pc, #60]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001e3c:	68cb      	ldr	r3, [r1, #12]
 8001e3e:	4a11      	ldr	r2, [pc, #68]	; (8001e84 <HAL_RCC_ClockConfig+0x19c>)
 8001e40:	4013      	ands	r3, r2
 8001e42:	6922      	ldr	r2, [r4, #16]
 8001e44:	00d2      	lsls	r2, r2, #3
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e4a:	f7ff fc41 	bl	80016d0 <HAL_RCC_GetSysClockFreq>
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_RCC_ClockConfig+0x190>)
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	0912      	lsrs	r2, r2, #4
 8001e54:	230f      	movs	r3, #15
 8001e56:	4013      	ands	r3, r2
 8001e58:	4a0b      	ldr	r2, [pc, #44]	; (8001e88 <HAL_RCC_ClockConfig+0x1a0>)
 8001e5a:	5cd3      	ldrb	r3, [r2, r3]
 8001e5c:	40d8      	lsrs	r0, r3
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <HAL_RCC_ClockConfig+0x1a4>)
 8001e60:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001e62:	2000      	movs	r0, #0
 8001e64:	f7ff f9d6 	bl	8001214 <HAL_InitTick>
}
 8001e68:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	e7fc      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
        return HAL_ERROR;
 8001e6e:	2001      	movs	r0, #1
 8001e70:	e7fa      	b.n	8001e68 <HAL_RCC_ClockConfig+0x180>
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	40022000 	.word	0x40022000
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	00001388 	.word	0x00001388
 8001e80:	fffff8ff 	.word	0xfffff8ff
 8001e84:	ffffc7ff 	.word	0xffffc7ff
 8001e88:	08003f0c 	.word	0x08003f0c
 8001e8c:	20000000 	.word	0x20000000

08001e90 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8001e90:	4b01      	ldr	r3, [pc, #4]	; (8001e98 <HAL_RCC_GetHCLKFreq+0x8>)
 8001e92:	6818      	ldr	r0, [r3, #0]
}
 8001e94:	4770      	bx	lr
 8001e96:	46c0      	nop			; (mov r8, r8)
 8001e98:	20000000 	.word	0x20000000

08001e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e9c:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e9e:	f7ff fff7 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8001ea2:	4b04      	ldr	r3, [pc, #16]	; (8001eb4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	0a12      	lsrs	r2, r2, #8
 8001ea8:	2307      	movs	r3, #7
 8001eaa:	4013      	ands	r3, r2
 8001eac:	4a02      	ldr	r2, [pc, #8]	; (8001eb8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	40d8      	lsrs	r0, r3
}
 8001eb2:	bd10      	pop	{r4, pc}
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	08003f1c 	.word	0x08003f1c

08001ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ebc:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ebe:	f7ff ffe7 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8001ec2:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001ec4:	68da      	ldr	r2, [r3, #12]
 8001ec6:	0ad2      	lsrs	r2, r2, #11
 8001ec8:	2307      	movs	r3, #7
 8001eca:	4013      	ands	r3, r2
 8001ecc:	4a02      	ldr	r2, [pc, #8]	; (8001ed8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001ece:	5cd3      	ldrb	r3, [r2, r3]
 8001ed0:	40d8      	lsrs	r0, r3
}
 8001ed2:	bd10      	pop	{r4, pc}
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	08003f1c 	.word	0x08003f1c

08001edc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001edc:	b570      	push	{r4, r5, r6, lr}
 8001ede:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001ee0:	2382      	movs	r3, #130	; 0x82
 8001ee2:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ee4:	6802      	ldr	r2, [r0, #0]
 8001ee6:	421a      	tst	r2, r3
 8001ee8:	d05a      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eea:	4b75      	ldr	r3, [pc, #468]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	d500      	bpl.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x18>
 8001ef2:	e09d      	b.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ef4:	4a72      	ldr	r2, [pc, #456]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ef6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001ef8:	2380      	movs	r3, #128	; 0x80
 8001efa:	055b      	lsls	r3, r3, #21
 8001efc:	430b      	orrs	r3, r1
 8001efe:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8001f00:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f02:	4b70      	ldr	r3, [pc, #448]	; (80020c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	05db      	lsls	r3, r3, #23
 8001f08:	d400      	bmi.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x30>
 8001f0a:	e093      	b.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x158>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001f0c:	4b6c      	ldr	r3, [pc, #432]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	23c0      	movs	r3, #192	; 0xc0
 8001f12:	039b      	lsls	r3, r3, #14
 8001f14:	401a      	ands	r2, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001f16:	6861      	ldr	r1, [r4, #4]
 8001f18:	400b      	ands	r3, r1
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d100      	bne.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f1e:	e09e      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x182>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001f20:	23c0      	movs	r3, #192	; 0xc0
 8001f22:	029b      	lsls	r3, r3, #10
 8001f24:	000a      	movs	r2, r1
 8001f26:	401a      	ands	r2, r3
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d100      	bne.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f2c:	e09f      	b.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x192>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001f2e:	4b64      	ldr	r3, [pc, #400]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f32:	22c0      	movs	r2, #192	; 0xc0
 8001f34:	0292      	lsls	r2, r2, #10
 8001f36:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001f38:	d01f      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001f3a:	4011      	ands	r1, r2
 8001f3c:	428b      	cmp	r3, r1
 8001f3e:	d002      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f40:	6822      	ldr	r2, [r4, #0]
 8001f42:	0692      	lsls	r2, r2, #26
 8001f44:	d408      	bmi.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001f46:	22c0      	movs	r2, #192	; 0xc0
 8001f48:	0292      	lsls	r2, r2, #10
 8001f4a:	68a1      	ldr	r1, [r4, #8]
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d013      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	051b      	lsls	r3, r3, #20
 8001f56:	d510      	bpl.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001f58:	4b59      	ldr	r3, [pc, #356]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f5a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001f5c:	4a5a      	ldr	r2, [pc, #360]	; (80020c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001f5e:	4002      	ands	r2, r0

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f60:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8001f62:	2180      	movs	r1, #128	; 0x80
 8001f64:	0309      	lsls	r1, r1, #12
 8001f66:	4331      	orrs	r1, r6
 8001f68:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f6a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f6c:	4e57      	ldr	r6, [pc, #348]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001f6e:	4031      	ands	r1, r6
 8001f70:	6519      	str	r1, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001f72:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001f74:	05c3      	lsls	r3, r0, #23
 8001f76:	d500      	bpl.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001f78:	e080      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f7a:	6862      	ldr	r2, [r4, #4]
 8001f7c:	23c0      	movs	r3, #192	; 0xc0
 8001f7e:	029b      	lsls	r3, r3, #10
 8001f80:	0011      	movs	r1, r2
 8001f82:	4019      	ands	r1, r3
 8001f84:	4299      	cmp	r1, r3
 8001f86:	d100      	bne.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0xae>
 8001f88:	e088      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8001f8a:	494d      	ldr	r1, [pc, #308]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f8c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001f8e:	22c0      	movs	r2, #192	; 0xc0
 8001f90:	0292      	lsls	r2, r2, #10
 8001f92:	6860      	ldr	r0, [r4, #4]
 8001f94:	4002      	ands	r2, r0
 8001f96:	4313      	orrs	r3, r2
 8001f98:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f9a:	2d01      	cmp	r5, #1
 8001f9c:	d100      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8001f9e:	e087      	b.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	07db      	lsls	r3, r3, #31
 8001fa4:	d506      	bpl.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fa6:	4a46      	ldr	r2, [pc, #280]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fa8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001faa:	2103      	movs	r1, #3
 8001fac:	438b      	bics	r3, r1
 8001fae:	68e1      	ldr	r1, [r4, #12]
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fb4:	6823      	ldr	r3, [r4, #0]
 8001fb6:	079b      	lsls	r3, r3, #30
 8001fb8:	d506      	bpl.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fba:	4a41      	ldr	r2, [pc, #260]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fbc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001fbe:	210c      	movs	r1, #12
 8001fc0:	438b      	bics	r3, r1
 8001fc2:	6921      	ldr	r1, [r4, #16]
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	075b      	lsls	r3, r3, #29
 8001fcc:	d506      	bpl.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fce:	4a3c      	ldr	r2, [pc, #240]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fd0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001fd2:	493f      	ldr	r1, [pc, #252]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001fd4:	400b      	ands	r3, r1
 8001fd6:	6961      	ldr	r1, [r4, #20]
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fdc:	6823      	ldr	r3, [r4, #0]
 8001fde:	071b      	lsls	r3, r3, #28
 8001fe0:	d506      	bpl.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fe2:	4a37      	ldr	r2, [pc, #220]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fe4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001fe6:	493b      	ldr	r1, [pc, #236]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fe8:	400b      	ands	r3, r1
 8001fea:	69a1      	ldr	r1, [r4, #24]
 8001fec:	430b      	orrs	r3, r1
 8001fee:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	05db      	lsls	r3, r3, #23
 8001ff4:	d506      	bpl.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ff6:	4a32      	ldr	r2, [pc, #200]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ff8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001ffa:	4933      	ldr	r1, [pc, #204]	; (80020c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001ffc:	400b      	ands	r3, r1
 8001ffe:	69e1      	ldr	r1, [r4, #28]
 8002000:	430b      	orrs	r3, r1
 8002002:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	065b      	lsls	r3, r3, #25
 8002008:	d506      	bpl.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800200a:	4a2d      	ldr	r2, [pc, #180]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800200c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800200e:	4932      	ldr	r1, [pc, #200]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002010:	400b      	ands	r3, r1
 8002012:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002014:	430b      	orrs	r3, r1
 8002016:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002018:	6823      	ldr	r3, [r4, #0]
 800201a:	061b      	lsls	r3, r3, #24
 800201c:	d54e      	bpl.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800201e:	4a28      	ldr	r2, [pc, #160]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002020:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002022:	492e      	ldr	r1, [pc, #184]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002024:	400b      	ands	r3, r1
 8002026:	6a21      	ldr	r1, [r4, #32]
 8002028:	430b      	orrs	r3, r1
 800202a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 800202c:	2000      	movs	r0, #0
}
 800202e:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8002030:	2500      	movs	r5, #0
 8002032:	e766      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002034:	4a23      	ldr	r2, [pc, #140]	; (80020c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002036:	6811      	ldr	r1, [r2, #0]
 8002038:	2380      	movs	r3, #128	; 0x80
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	430b      	orrs	r3, r1
 800203e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002040:	f7ff f91c 	bl	800127c <HAL_GetTick>
 8002044:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002046:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	05db      	lsls	r3, r3, #23
 800204c:	d500      	bpl.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x174>
 800204e:	e75d      	b.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002050:	f7ff f914 	bl	800127c <HAL_GetTick>
 8002054:	1b80      	subs	r0, r0, r6
 8002056:	2864      	cmp	r0, #100	; 0x64
 8002058:	d9f5      	bls.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x16a>
          return HAL_TIMEOUT;
 800205a:	2003      	movs	r0, #3
 800205c:	e7e7      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x152>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800205e:	23c0      	movs	r3, #192	; 0xc0
 8002060:	039b      	lsls	r3, r3, #14
 8002062:	68a0      	ldr	r0, [r4, #8]
 8002064:	4003      	ands	r3, r0
 8002066:	429a      	cmp	r2, r3
 8002068:	d000      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x190>
 800206a:	e759      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800206c:	e75f      	b.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x52>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	039b      	lsls	r3, r3, #14
 8002074:	d400      	bmi.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8002076:	e75a      	b.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x52>
          return HAL_ERROR;
 8002078:	2001      	movs	r0, #1
 800207a:	e7d8      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x152>
        tickstart = HAL_GetTick();
 800207c:	f7ff f8fe 	bl	800127c <HAL_GetTick>
 8002080:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002082:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002086:	059b      	lsls	r3, r3, #22
 8002088:	d500      	bpl.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 800208a:	e776      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800208c:	f7ff f8f6 	bl	800127c <HAL_GetTick>
 8002090:	1b80      	subs	r0, r0, r6
 8002092:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8002094:	4298      	cmp	r0, r3
 8002096:	d9f4      	bls.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
            return HAL_TIMEOUT;
 8002098:	2003      	movs	r0, #3
 800209a:	e7c8      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800209c:	4908      	ldr	r1, [pc, #32]	; (80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800209e:	680b      	ldr	r3, [r1, #0]
 80020a0:	4810      	ldr	r0, [pc, #64]	; (80020e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80020a2:	4003      	ands	r3, r0
 80020a4:	20c0      	movs	r0, #192	; 0xc0
 80020a6:	0380      	lsls	r0, r0, #14
 80020a8:	4002      	ands	r2, r0
 80020aa:	431a      	orrs	r2, r3
 80020ac:	600a      	str	r2, [r1, #0]
 80020ae:	e76c      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 80020b0:	000a      	movs	r2, r1
 80020b2:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 80020b4:	490c      	ldr	r1, [pc, #48]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80020b6:	400b      	ands	r3, r1
 80020b8:	6393      	str	r3, [r2, #56]	; 0x38
 80020ba:	e771      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  return HAL_OK;
 80020bc:	2000      	movs	r0, #0
 80020be:	e7b6      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x152>
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40007000 	.word	0x40007000
 80020c8:	fffcffff 	.word	0xfffcffff
 80020cc:	fff7ffff 	.word	0xfff7ffff
 80020d0:	fffff3ff 	.word	0xfffff3ff
 80020d4:	ffffcfff 	.word	0xffffcfff
 80020d8:	fbffffff 	.word	0xfbffffff
 80020dc:	fff3ffff 	.word	0xfff3ffff
 80020e0:	00001388 	.word	0x00001388
 80020e4:	ffcfffff 	.word	0xffcfffff
 80020e8:	efffffff 	.word	0xefffffff

080020ec <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ec:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	05d2      	lsls	r2, r2, #23
 80020f2:	4290      	cmp	r0, r2
 80020f4:	d025      	beq.n	8002142 <TIM_Base_SetConfig+0x56>
 80020f6:	4a15      	ldr	r2, [pc, #84]	; (800214c <TIM_Base_SetConfig+0x60>)
 80020f8:	4290      	cmp	r0, r2
 80020fa:	d022      	beq.n	8002142 <TIM_Base_SetConfig+0x56>
 80020fc:	4a14      	ldr	r2, [pc, #80]	; (8002150 <TIM_Base_SetConfig+0x64>)
 80020fe:	4290      	cmp	r0, r2
 8002100:	d01f      	beq.n	8002142 <TIM_Base_SetConfig+0x56>
 8002102:	4a14      	ldr	r2, [pc, #80]	; (8002154 <TIM_Base_SetConfig+0x68>)
 8002104:	4290      	cmp	r0, r2
 8002106:	d01c      	beq.n	8002142 <TIM_Base_SetConfig+0x56>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002108:	2280      	movs	r2, #128	; 0x80
 800210a:	05d2      	lsls	r2, r2, #23
 800210c:	4290      	cmp	r0, r2
 800210e:	d008      	beq.n	8002122 <TIM_Base_SetConfig+0x36>
 8002110:	4a0e      	ldr	r2, [pc, #56]	; (800214c <TIM_Base_SetConfig+0x60>)
 8002112:	4290      	cmp	r0, r2
 8002114:	d005      	beq.n	8002122 <TIM_Base_SetConfig+0x36>
 8002116:	4a0e      	ldr	r2, [pc, #56]	; (8002150 <TIM_Base_SetConfig+0x64>)
 8002118:	4290      	cmp	r0, r2
 800211a:	d002      	beq.n	8002122 <TIM_Base_SetConfig+0x36>
 800211c:	4a0d      	ldr	r2, [pc, #52]	; (8002154 <TIM_Base_SetConfig+0x68>)
 800211e:	4290      	cmp	r0, r2
 8002120:	d103      	bne.n	800212a <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002122:	4a0d      	ldr	r2, [pc, #52]	; (8002158 <TIM_Base_SetConfig+0x6c>)
 8002124:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002126:	68ca      	ldr	r2, [r1, #12]
 8002128:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800212a:	2280      	movs	r2, #128	; 0x80
 800212c:	4393      	bics	r3, r2
 800212e:	690a      	ldr	r2, [r1, #16]
 8002130:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002132:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002134:	688b      	ldr	r3, [r1, #8]
 8002136:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002138:	680b      	ldr	r3, [r1, #0]
 800213a:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800213c:	2301      	movs	r3, #1
 800213e:	6143      	str	r3, [r0, #20]
}
 8002140:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002142:	2270      	movs	r2, #112	; 0x70
 8002144:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002146:	684a      	ldr	r2, [r1, #4]
 8002148:	4313      	orrs	r3, r2
 800214a:	e7dd      	b.n	8002108 <TIM_Base_SetConfig+0x1c>
 800214c:	40000400 	.word	0x40000400
 8002150:	40010800 	.word	0x40010800
 8002154:	40011400 	.word	0x40011400
 8002158:	fffffcff 	.word	0xfffffcff

0800215c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800215c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800215e:	6a03      	ldr	r3, [r0, #32]
 8002160:	2201      	movs	r2, #1
 8002162:	4393      	bics	r3, r2
 8002164:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002166:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002168:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800216a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800216c:	2573      	movs	r5, #115	; 0x73
 800216e:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002170:	680d      	ldr	r5, [r1, #0]
 8002172:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002174:	2502      	movs	r5, #2
 8002176:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002178:	688d      	ldr	r5, [r1, #8]
 800217a:	432b      	orrs	r3, r5

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800217c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800217e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002180:	684a      	ldr	r2, [r1, #4]
 8002182:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002184:	6203      	str	r3, [r0, #32]
}
 8002186:	bd30      	pop	{r4, r5, pc}

08002188 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002188:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800218a:	6a03      	ldr	r3, [r0, #32]
 800218c:	2210      	movs	r2, #16
 800218e:	4393      	bics	r3, r2
 8002190:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002192:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002194:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002196:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002198:	4c07      	ldr	r4, [pc, #28]	; (80021b8 <TIM_OC2_SetConfig+0x30>)
 800219a:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800219c:	680c      	ldr	r4, [r1, #0]
 800219e:	0224      	lsls	r4, r4, #8
 80021a0:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80021a2:	2420      	movs	r4, #32
 80021a4:	43a3      	bics	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80021a6:	688c      	ldr	r4, [r1, #8]
 80021a8:	0124      	lsls	r4, r4, #4
 80021aa:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021ac:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021ae:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80021b0:	684a      	ldr	r2, [r1, #4]
 80021b2:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021b4:	6203      	str	r3, [r0, #32]
}
 80021b6:	bd30      	pop	{r4, r5, pc}
 80021b8:	ffff8cff 	.word	0xffff8cff

080021bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021bc:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80021be:	6a03      	ldr	r3, [r0, #32]
 80021c0:	4a0a      	ldr	r2, [pc, #40]	; (80021ec <TIM_OC3_SetConfig+0x30>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021c6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021c8:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021ca:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80021cc:	2473      	movs	r4, #115	; 0x73
 80021ce:	43a2      	bics	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021d0:	680c      	ldr	r4, [r1, #0]
 80021d2:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80021d4:	4c06      	ldr	r4, [pc, #24]	; (80021f0 <TIM_OC3_SetConfig+0x34>)
 80021d6:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80021d8:	688c      	ldr	r4, [r1, #8]
 80021da:	0224      	lsls	r4, r4, #8
 80021dc:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021de:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021e0:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80021e2:	684a      	ldr	r2, [r1, #4]
 80021e4:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021e6:	6203      	str	r3, [r0, #32]
}
 80021e8:	bd30      	pop	{r4, r5, pc}
 80021ea:	46c0      	nop			; (mov r8, r8)
 80021ec:	fffffeff 	.word	0xfffffeff
 80021f0:	fffffdff 	.word	0xfffffdff

080021f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021f4:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80021f6:	6a03      	ldr	r3, [r0, #32]
 80021f8:	4a0a      	ldr	r2, [pc, #40]	; (8002224 <TIM_OC4_SetConfig+0x30>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002200:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002202:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002204:	4c08      	ldr	r4, [pc, #32]	; (8002228 <TIM_OC4_SetConfig+0x34>)
 8002206:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002208:	680c      	ldr	r4, [r1, #0]
 800220a:	0224      	lsls	r4, r4, #8
 800220c:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800220e:	4c07      	ldr	r4, [pc, #28]	; (800222c <TIM_OC4_SetConfig+0x38>)
 8002210:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002212:	688c      	ldr	r4, [r1, #8]
 8002214:	0324      	lsls	r4, r4, #12
 8002216:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002218:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800221a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800221c:	684a      	ldr	r2, [r1, #4]
 800221e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002220:	6203      	str	r3, [r0, #32]
}
 8002222:	bd30      	pop	{r4, r5, pc}
 8002224:	ffffefff 	.word	0xffffefff
 8002228:	ffff8cff 	.word	0xffff8cff
 800222c:	ffffdfff 	.word	0xffffdfff

08002230 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002230:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002232:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002234:	6a04      	ldr	r4, [r0, #32]
 8002236:	2501      	movs	r5, #1
 8002238:	43ac      	bics	r4, r5
 800223a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800223c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800223e:	35ef      	adds	r5, #239	; 0xef
 8002240:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002242:	0112      	lsls	r2, r2, #4
 8002244:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002246:	240a      	movs	r4, #10
 8002248:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 800224a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800224c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800224e:	6201      	str	r1, [r0, #32]
}
 8002250:	bd30      	pop	{r4, r5, pc}
	...

08002254 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002254:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002256:	6a03      	ldr	r3, [r0, #32]
 8002258:	2410      	movs	r4, #16
 800225a:	43a3      	bics	r3, r4
 800225c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800225e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002260:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002262:	4d05      	ldr	r5, [pc, #20]	; (8002278 <TIM_TI2_ConfigInputStage+0x24>)
 8002264:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002266:	0312      	lsls	r2, r2, #12
 8002268:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800226a:	24a0      	movs	r4, #160	; 0xa0
 800226c:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 800226e:	0109      	lsls	r1, r1, #4
 8002270:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002272:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002274:	6201      	str	r1, [r0, #32]
}
 8002276:	bd30      	pop	{r4, r5, pc}
 8002278:	ffff0fff 	.word	0xffff0fff

0800227c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800227c:	000b      	movs	r3, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800227e:	6881      	ldr	r1, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002280:	2270      	movs	r2, #112	; 0x70
 8002282:	4391      	bics	r1, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002284:	4319      	orrs	r1, r3
 8002286:	2307      	movs	r3, #7
 8002288:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800228a:	6081      	str	r1, [r0, #8]
}
 800228c:	4770      	bx	lr
	...

08002290 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002290:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002292:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002294:	4d03      	ldr	r5, [pc, #12]	; (80022a4 <TIM_ETR_SetConfig+0x14>)
 8002296:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	431a      	orrs	r2, r3
 800229c:	4311      	orrs	r1, r2
 800229e:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022a0:	6081      	str	r1, [r0, #8]
}
 80022a2:	bd30      	pop	{r4, r5, pc}
 80022a4:	ffff00ff 	.word	0xffff00ff

080022a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022a8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022aa:	231f      	movs	r3, #31
 80022ac:	4019      	ands	r1, r3
 80022ae:	2401      	movs	r4, #1
 80022b0:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022b2:	6a03      	ldr	r3, [r0, #32]
 80022b4:	43a3      	bics	r3, r4
 80022b6:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80022b8:	6a03      	ldr	r3, [r0, #32]
 80022ba:	408a      	lsls	r2, r1
 80022bc:	431a      	orrs	r2, r3
 80022be:	6202      	str	r2, [r0, #32]
}
 80022c0:	bd10      	pop	{r4, pc}

080022c2 <HAL_TIM_Base_Init>:
{
 80022c2:	b570      	push	{r4, r5, r6, lr}
 80022c4:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80022c6:	d014      	beq.n	80022f2 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80022c8:	2339      	movs	r3, #57	; 0x39
 80022ca:	5cc3      	ldrb	r3, [r0, r3]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d00a      	beq.n	80022e6 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80022d0:	2539      	movs	r5, #57	; 0x39
 80022d2:	2302      	movs	r3, #2
 80022d4:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022d6:	1d21      	adds	r1, r4, #4
 80022d8:	6820      	ldr	r0, [r4, #0]
 80022da:	f7ff ff07 	bl	80020ec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80022de:	2301      	movs	r3, #1
 80022e0:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80022e2:	2000      	movs	r0, #0
}
 80022e4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80022e6:	2200      	movs	r2, #0
 80022e8:	3338      	adds	r3, #56	; 0x38
 80022ea:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80022ec:	f001 fbe8 	bl	8003ac0 <HAL_TIM_Base_MspInit>
 80022f0:	e7ee      	b.n	80022d0 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80022f2:	2001      	movs	r0, #1
 80022f4:	e7f6      	b.n	80022e4 <HAL_TIM_Base_Init+0x22>

080022f6 <HAL_TIM_PWM_MspInit>:
}
 80022f6:	4770      	bx	lr

080022f8 <HAL_TIM_PWM_Init>:
{
 80022f8:	b570      	push	{r4, r5, r6, lr}
 80022fa:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80022fc:	d014      	beq.n	8002328 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80022fe:	2339      	movs	r3, #57	; 0x39
 8002300:	5cc3      	ldrb	r3, [r0, r3]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00a      	beq.n	800231c <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002306:	2539      	movs	r5, #57	; 0x39
 8002308:	2302      	movs	r3, #2
 800230a:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800230c:	1d21      	adds	r1, r4, #4
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	f7ff feec 	bl	80020ec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002314:	2301      	movs	r3, #1
 8002316:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8002318:	2000      	movs	r0, #0
}
 800231a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800231c:	2200      	movs	r2, #0
 800231e:	3338      	adds	r3, #56	; 0x38
 8002320:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8002322:	f7ff ffe8 	bl	80022f6 <HAL_TIM_PWM_MspInit>
 8002326:	e7ee      	b.n	8002306 <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8002328:	2001      	movs	r0, #1
 800232a:	e7f6      	b.n	800231a <HAL_TIM_PWM_Init+0x22>

0800232c <HAL_TIM_PWM_Start>:
{
 800232c:	b510      	push	{r4, lr}
 800232e:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002330:	2201      	movs	r2, #1
 8002332:	6800      	ldr	r0, [r0, #0]
 8002334:	f7ff ffb8 	bl	80022a8 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002338:	6822      	ldr	r2, [r4, #0]
 800233a:	6891      	ldr	r1, [r2, #8]
 800233c:	2307      	movs	r3, #7
 800233e:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002340:	2b06      	cmp	r3, #6
 8002342:	d003      	beq.n	800234c <HAL_TIM_PWM_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8002344:	6813      	ldr	r3, [r2, #0]
 8002346:	2101      	movs	r1, #1
 8002348:	430b      	orrs	r3, r1
 800234a:	6013      	str	r3, [r2, #0]
}
 800234c:	2000      	movs	r0, #0
 800234e:	bd10      	pop	{r4, pc}

08002350 <HAL_TIM_PWM_ConfigChannel>:
{
 8002350:	b570      	push	{r4, r5, r6, lr}
 8002352:	0004      	movs	r4, r0
 8002354:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8002356:	2338      	movs	r3, #56	; 0x38
 8002358:	5cc3      	ldrb	r3, [r0, r3]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d069      	beq.n	8002432 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800235e:	2101      	movs	r1, #1
 8002360:	2338      	movs	r3, #56	; 0x38
 8002362:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8002364:	3101      	adds	r1, #1
 8002366:	3301      	adds	r3, #1
 8002368:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 800236a:	2a04      	cmp	r2, #4
 800236c:	d037      	beq.n	80023de <HAL_TIM_PWM_ConfigChannel+0x8e>
 800236e:	d919      	bls.n	80023a4 <HAL_TIM_PWM_ConfigChannel+0x54>
 8002370:	2a08      	cmp	r2, #8
 8002372:	d04a      	beq.n	800240a <HAL_TIM_PWM_ConfigChannel+0xba>
 8002374:	2a0c      	cmp	r2, #12
 8002376:	d12a      	bne.n	80023ce <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002378:	0029      	movs	r1, r5
 800237a:	6800      	ldr	r0, [r0, #0]
 800237c:	f7ff ff3a 	bl	80021f4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002380:	6822      	ldr	r2, [r4, #0]
 8002382:	69d1      	ldr	r1, [r2, #28]
 8002384:	2380      	movs	r3, #128	; 0x80
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	430b      	orrs	r3, r1
 800238a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800238c:	6822      	ldr	r2, [r4, #0]
 800238e:	69d3      	ldr	r3, [r2, #28]
 8002390:	4929      	ldr	r1, [pc, #164]	; (8002438 <HAL_TIM_PWM_ConfigChannel+0xe8>)
 8002392:	400b      	ands	r3, r1
 8002394:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002396:	6821      	ldr	r1, [r4, #0]
 8002398:	69cb      	ldr	r3, [r1, #28]
 800239a:	68ea      	ldr	r2, [r5, #12]
 800239c:	0212      	lsls	r2, r2, #8
 800239e:	4313      	orrs	r3, r2
 80023a0:	61cb      	str	r3, [r1, #28]
      break;
 80023a2:	e014      	b.n	80023ce <HAL_TIM_PWM_ConfigChannel+0x7e>
  switch (Channel)
 80023a4:	2a00      	cmp	r2, #0
 80023a6:	d112      	bne.n	80023ce <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80023a8:	0029      	movs	r1, r5
 80023aa:	6800      	ldr	r0, [r0, #0]
 80023ac:	f7ff fed6 	bl	800215c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80023b0:	6822      	ldr	r2, [r4, #0]
 80023b2:	6993      	ldr	r3, [r2, #24]
 80023b4:	2108      	movs	r1, #8
 80023b6:	430b      	orrs	r3, r1
 80023b8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80023ba:	6822      	ldr	r2, [r4, #0]
 80023bc:	6993      	ldr	r3, [r2, #24]
 80023be:	3904      	subs	r1, #4
 80023c0:	438b      	bics	r3, r1
 80023c2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80023c4:	6822      	ldr	r2, [r4, #0]
 80023c6:	6993      	ldr	r3, [r2, #24]
 80023c8:	68e9      	ldr	r1, [r5, #12]
 80023ca:	430b      	orrs	r3, r1
 80023cc:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80023ce:	2201      	movs	r2, #1
 80023d0:	2339      	movs	r3, #57	; 0x39
 80023d2:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80023d4:	2200      	movs	r2, #0
 80023d6:	3b01      	subs	r3, #1
 80023d8:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80023da:	2000      	movs	r0, #0
}
 80023dc:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80023de:	0029      	movs	r1, r5
 80023e0:	6800      	ldr	r0, [r0, #0]
 80023e2:	f7ff fed1 	bl	8002188 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80023e6:	6822      	ldr	r2, [r4, #0]
 80023e8:	6991      	ldr	r1, [r2, #24]
 80023ea:	2380      	movs	r3, #128	; 0x80
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	430b      	orrs	r3, r1
 80023f0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80023f2:	6822      	ldr	r2, [r4, #0]
 80023f4:	6993      	ldr	r3, [r2, #24]
 80023f6:	4910      	ldr	r1, [pc, #64]	; (8002438 <HAL_TIM_PWM_ConfigChannel+0xe8>)
 80023f8:	400b      	ands	r3, r1
 80023fa:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80023fc:	6821      	ldr	r1, [r4, #0]
 80023fe:	698b      	ldr	r3, [r1, #24]
 8002400:	68ea      	ldr	r2, [r5, #12]
 8002402:	0212      	lsls	r2, r2, #8
 8002404:	4313      	orrs	r3, r2
 8002406:	618b      	str	r3, [r1, #24]
      break;
 8002408:	e7e1      	b.n	80023ce <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800240a:	0029      	movs	r1, r5
 800240c:	6800      	ldr	r0, [r0, #0]
 800240e:	f7ff fed5 	bl	80021bc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002412:	6822      	ldr	r2, [r4, #0]
 8002414:	69d3      	ldr	r3, [r2, #28]
 8002416:	2108      	movs	r1, #8
 8002418:	430b      	orrs	r3, r1
 800241a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800241c:	6822      	ldr	r2, [r4, #0]
 800241e:	69d3      	ldr	r3, [r2, #28]
 8002420:	3904      	subs	r1, #4
 8002422:	438b      	bics	r3, r1
 8002424:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002426:	6822      	ldr	r2, [r4, #0]
 8002428:	69d3      	ldr	r3, [r2, #28]
 800242a:	68e9      	ldr	r1, [r5, #12]
 800242c:	430b      	orrs	r3, r1
 800242e:	61d3      	str	r3, [r2, #28]
      break;
 8002430:	e7cd      	b.n	80023ce <HAL_TIM_PWM_ConfigChannel+0x7e>
  __HAL_LOCK(htim);
 8002432:	2002      	movs	r0, #2
 8002434:	e7d2      	b.n	80023dc <HAL_TIM_PWM_ConfigChannel+0x8c>
 8002436:	46c0      	nop			; (mov r8, r8)
 8002438:	fffffbff 	.word	0xfffffbff

0800243c <HAL_TIM_ConfigClockSource>:
{
 800243c:	b510      	push	{r4, lr}
 800243e:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8002440:	2338      	movs	r3, #56	; 0x38
 8002442:	5cc3      	ldrb	r3, [r0, r3]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d066      	beq.n	8002516 <HAL_TIM_ConfigClockSource+0xda>
 8002448:	2201      	movs	r2, #1
 800244a:	2338      	movs	r3, #56	; 0x38
 800244c:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 800244e:	3201      	adds	r2, #1
 8002450:	3301      	adds	r3, #1
 8002452:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8002454:	6802      	ldr	r2, [r0, #0]
 8002456:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002458:	4830      	ldr	r0, [pc, #192]	; (800251c <HAL_TIM_ConfigClockSource+0xe0>)
 800245a:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800245c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800245e:	680b      	ldr	r3, [r1, #0]
 8002460:	2b40      	cmp	r3, #64	; 0x40
 8002462:	d04e      	beq.n	8002502 <HAL_TIM_ConfigClockSource+0xc6>
 8002464:	d915      	bls.n	8002492 <HAL_TIM_ConfigClockSource+0x56>
 8002466:	2b60      	cmp	r3, #96	; 0x60
 8002468:	d041      	beq.n	80024ee <HAL_TIM_ConfigClockSource+0xb2>
 800246a:	d921      	bls.n	80024b0 <HAL_TIM_ConfigClockSource+0x74>
 800246c:	2b70      	cmp	r3, #112	; 0x70
 800246e:	d02b      	beq.n	80024c8 <HAL_TIM_ConfigClockSource+0x8c>
 8002470:	2280      	movs	r2, #128	; 0x80
 8002472:	0192      	lsls	r2, r2, #6
 8002474:	4293      	cmp	r3, r2
 8002476:	d132      	bne.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 8002478:	68cb      	ldr	r3, [r1, #12]
 800247a:	684a      	ldr	r2, [r1, #4]
 800247c:	6889      	ldr	r1, [r1, #8]
 800247e:	6820      	ldr	r0, [r4, #0]
 8002480:	f7ff ff06 	bl	8002290 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002484:	6822      	ldr	r2, [r4, #0]
 8002486:	6891      	ldr	r1, [r2, #8]
 8002488:	2380      	movs	r3, #128	; 0x80
 800248a:	01db      	lsls	r3, r3, #7
 800248c:	430b      	orrs	r3, r1
 800248e:	6093      	str	r3, [r2, #8]
      break;
 8002490:	e025      	b.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8002492:	2b10      	cmp	r3, #16
 8002494:	d007      	beq.n	80024a6 <HAL_TIM_ConfigClockSource+0x6a>
 8002496:	d904      	bls.n	80024a2 <HAL_TIM_ConfigClockSource+0x66>
 8002498:	2b20      	cmp	r3, #32
 800249a:	d004      	beq.n	80024a6 <HAL_TIM_ConfigClockSource+0x6a>
 800249c:	2b30      	cmp	r3, #48	; 0x30
 800249e:	d002      	beq.n	80024a6 <HAL_TIM_ConfigClockSource+0x6a>
 80024a0:	e01d      	b.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d11b      	bne.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024a6:	0019      	movs	r1, r3
 80024a8:	6820      	ldr	r0, [r4, #0]
 80024aa:	f7ff fee7 	bl	800227c <TIM_ITRx_SetConfig>
      break;
 80024ae:	e016      	b.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80024b0:	2b50      	cmp	r3, #80	; 0x50
 80024b2:	d114      	bne.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024b4:	68ca      	ldr	r2, [r1, #12]
 80024b6:	6849      	ldr	r1, [r1, #4]
 80024b8:	6820      	ldr	r0, [r4, #0]
 80024ba:	f7ff feb9 	bl	8002230 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024be:	2150      	movs	r1, #80	; 0x50
 80024c0:	6820      	ldr	r0, [r4, #0]
 80024c2:	f7ff fedb 	bl	800227c <TIM_ITRx_SetConfig>
      break;
 80024c6:	e00a      	b.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 80024c8:	68cb      	ldr	r3, [r1, #12]
 80024ca:	684a      	ldr	r2, [r1, #4]
 80024cc:	6889      	ldr	r1, [r1, #8]
 80024ce:	6820      	ldr	r0, [r4, #0]
 80024d0:	f7ff fede 	bl	8002290 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80024d4:	6822      	ldr	r2, [r4, #0]
 80024d6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024d8:	2177      	movs	r1, #119	; 0x77
 80024da:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 80024dc:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80024de:	2201      	movs	r2, #1
 80024e0:	2339      	movs	r3, #57	; 0x39
 80024e2:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80024e4:	2200      	movs	r2, #0
 80024e6:	3b01      	subs	r3, #1
 80024e8:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80024ea:	2000      	movs	r0, #0
}
 80024ec:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024ee:	68ca      	ldr	r2, [r1, #12]
 80024f0:	6849      	ldr	r1, [r1, #4]
 80024f2:	6820      	ldr	r0, [r4, #0]
 80024f4:	f7ff feae 	bl	8002254 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024f8:	2160      	movs	r1, #96	; 0x60
 80024fa:	6820      	ldr	r0, [r4, #0]
 80024fc:	f7ff febe 	bl	800227c <TIM_ITRx_SetConfig>
      break;
 8002500:	e7ed      	b.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002502:	68ca      	ldr	r2, [r1, #12]
 8002504:	6849      	ldr	r1, [r1, #4]
 8002506:	6820      	ldr	r0, [r4, #0]
 8002508:	f7ff fe92 	bl	8002230 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800250c:	2140      	movs	r1, #64	; 0x40
 800250e:	6820      	ldr	r0, [r4, #0]
 8002510:	f7ff feb4 	bl	800227c <TIM_ITRx_SetConfig>
      break;
 8002514:	e7e3      	b.n	80024de <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 8002516:	2002      	movs	r0, #2
 8002518:	e7e8      	b.n	80024ec <HAL_TIM_ConfigClockSource+0xb0>
 800251a:	46c0      	nop			; (mov r8, r8)
 800251c:	ffff0088 	.word	0xffff0088

08002520 <HAL_TIM_PeriodElapsedCallback>:
}
 8002520:	4770      	bx	lr

08002522 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002522:	4770      	bx	lr

08002524 <HAL_TIM_IC_CaptureCallback>:
}
 8002524:	4770      	bx	lr

08002526 <HAL_TIM_TriggerCallback>:
}
 8002526:	4770      	bx	lr

08002528 <HAL_TIM_IRQHandler>:
{
 8002528:	b510      	push	{r4, lr}
 800252a:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800252c:	6803      	ldr	r3, [r0, #0]
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	0792      	lsls	r2, r2, #30
 8002532:	d50f      	bpl.n	8002554 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	0792      	lsls	r2, r2, #30
 8002538:	d50c      	bpl.n	8002554 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800253a:	2203      	movs	r2, #3
 800253c:	4252      	negs	r2, r2
 800253e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002540:	2301      	movs	r3, #1
 8002542:	7603      	strb	r3, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002544:	6803      	ldr	r3, [r0, #0]
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	079b      	lsls	r3, r3, #30
 800254a:	d055      	beq.n	80025f8 <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 800254c:	f7ff ffea 	bl	8002524 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002550:	2300      	movs	r3, #0
 8002552:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002554:	6823      	ldr	r3, [r4, #0]
 8002556:	691a      	ldr	r2, [r3, #16]
 8002558:	0752      	lsls	r2, r2, #29
 800255a:	d512      	bpl.n	8002582 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	0752      	lsls	r2, r2, #29
 8002560:	d50f      	bpl.n	8002582 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002562:	2205      	movs	r2, #5
 8002564:	4252      	negs	r2, r2
 8002566:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002568:	2302      	movs	r3, #2
 800256a:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800256c:	6823      	ldr	r3, [r4, #0]
 800256e:	699a      	ldr	r2, [r3, #24]
 8002570:	23c0      	movs	r3, #192	; 0xc0
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	421a      	tst	r2, r3
 8002576:	d045      	beq.n	8002604 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8002578:	0020      	movs	r0, r4
 800257a:	f7ff ffd3 	bl	8002524 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800257e:	2300      	movs	r3, #0
 8002580:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002582:	6823      	ldr	r3, [r4, #0]
 8002584:	691a      	ldr	r2, [r3, #16]
 8002586:	0712      	lsls	r2, r2, #28
 8002588:	d510      	bpl.n	80025ac <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	0712      	lsls	r2, r2, #28
 800258e:	d50d      	bpl.n	80025ac <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002590:	2209      	movs	r2, #9
 8002592:	4252      	negs	r2, r2
 8002594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002596:	2304      	movs	r3, #4
 8002598:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800259a:	6823      	ldr	r3, [r4, #0]
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	079b      	lsls	r3, r3, #30
 80025a0:	d037      	beq.n	8002612 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 80025a2:	0020      	movs	r0, r4
 80025a4:	f7ff ffbe 	bl	8002524 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a8:	2300      	movs	r3, #0
 80025aa:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025ac:	6823      	ldr	r3, [r4, #0]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	06d2      	lsls	r2, r2, #27
 80025b2:	d512      	bpl.n	80025da <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	06d2      	lsls	r2, r2, #27
 80025b8:	d50f      	bpl.n	80025da <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025ba:	2211      	movs	r2, #17
 80025bc:	4252      	negs	r2, r2
 80025be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025c0:	2308      	movs	r3, #8
 80025c2:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	69da      	ldr	r2, [r3, #28]
 80025c8:	23c0      	movs	r3, #192	; 0xc0
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	421a      	tst	r2, r3
 80025ce:	d027      	beq.n	8002620 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 80025d0:	0020      	movs	r0, r4
 80025d2:	f7ff ffa7 	bl	8002524 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d6:	2300      	movs	r3, #0
 80025d8:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	691a      	ldr	r2, [r3, #16]
 80025de:	07d2      	lsls	r2, r2, #31
 80025e0:	d502      	bpl.n	80025e8 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025e2:	68da      	ldr	r2, [r3, #12]
 80025e4:	07d2      	lsls	r2, r2, #31
 80025e6:	d422      	bmi.n	800262e <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025e8:	6823      	ldr	r3, [r4, #0]
 80025ea:	691a      	ldr	r2, [r3, #16]
 80025ec:	0652      	lsls	r2, r2, #25
 80025ee:	d502      	bpl.n	80025f6 <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	0652      	lsls	r2, r2, #25
 80025f4:	d422      	bmi.n	800263c <HAL_TIM_IRQHandler+0x114>
}
 80025f6:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025f8:	f7ff ff93 	bl	8002522 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025fc:	0020      	movs	r0, r4
 80025fe:	f000 fd55 	bl	80030ac <HAL_TIM_PWM_PulseFinishedCallback>
 8002602:	e7a5      	b.n	8002550 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002604:	0020      	movs	r0, r4
 8002606:	f7ff ff8c 	bl	8002522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800260a:	0020      	movs	r0, r4
 800260c:	f000 fd4e 	bl	80030ac <HAL_TIM_PWM_PulseFinishedCallback>
 8002610:	e7b5      	b.n	800257e <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002612:	0020      	movs	r0, r4
 8002614:	f7ff ff85 	bl	8002522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002618:	0020      	movs	r0, r4
 800261a:	f000 fd47 	bl	80030ac <HAL_TIM_PWM_PulseFinishedCallback>
 800261e:	e7c3      	b.n	80025a8 <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002620:	0020      	movs	r0, r4
 8002622:	f7ff ff7e 	bl	8002522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002626:	0020      	movs	r0, r4
 8002628:	f000 fd40 	bl	80030ac <HAL_TIM_PWM_PulseFinishedCallback>
 800262c:	e7d3      	b.n	80025d6 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800262e:	2202      	movs	r2, #2
 8002630:	4252      	negs	r2, r2
 8002632:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002634:	0020      	movs	r0, r4
 8002636:	f7ff ff73 	bl	8002520 <HAL_TIM_PeriodElapsedCallback>
 800263a:	e7d5      	b.n	80025e8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800263c:	2241      	movs	r2, #65	; 0x41
 800263e:	4252      	negs	r2, r2
 8002640:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002642:	0020      	movs	r0, r4
 8002644:	f7ff ff6f 	bl	8002526 <HAL_TIM_TriggerCallback>
}
 8002648:	e7d5      	b.n	80025f6 <HAL_TIM_IRQHandler+0xce>

0800264a <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800264a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800264c:	46ce      	mov	lr, r9
 800264e:	4647      	mov	r7, r8
 8002650:	b580      	push	{r7, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002652:	2338      	movs	r3, #56	; 0x38
 8002654:	5cc3      	ldrb	r3, [r0, r3]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d020      	beq.n	800269c <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800265a:	2538      	movs	r5, #56	; 0x38
 800265c:	2701      	movs	r7, #1
 800265e:	5547      	strb	r7, [r0, r5]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002660:	2639      	movs	r6, #57	; 0x39
 8002662:	2302      	movs	r3, #2
 8002664:	5583      	strb	r3, [r0, r6]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002666:	6804      	ldr	r4, [r0, #0]
 8002668:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800266a:	68a3      	ldr	r3, [r4, #8]
 800266c:	4698      	mov	r8, r3

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800266e:	2370      	movs	r3, #112	; 0x70
 8002670:	439a      	bics	r2, r3
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002672:	680b      	ldr	r3, [r1, #0]
 8002674:	431a      	orrs	r2, r3
 8002676:	4691      	mov	r9, r2

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002678:	2380      	movs	r3, #128	; 0x80
 800267a:	4642      	mov	r2, r8
 800267c:	439a      	bics	r2, r3
 800267e:	0013      	movs	r3, r2
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002680:	6849      	ldr	r1, [r1, #4]
 8002682:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002684:	464a      	mov	r2, r9
 8002686:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002688:	6802      	ldr	r2, [r0, #0]
 800268a:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800268c:	5587      	strb	r7, [r0, r6]

  __HAL_UNLOCK(htim);
 800268e:	2300      	movs	r3, #0
 8002690:	5543      	strb	r3, [r0, r5]

  return HAL_OK;
 8002692:	2000      	movs	r0, #0
}
 8002694:	bc0c      	pop	{r2, r3}
 8002696:	4690      	mov	r8, r2
 8002698:	4699      	mov	r9, r3
 800269a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 800269c:	2002      	movs	r0, #2
 800269e:	e7f9      	b.n	8002694 <HAL_TIMEx_MasterConfigSynchronization+0x4a>

080026a0 <HAL_TIMEx_RemapConfig>:
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
  __HAL_LOCK(htim);
 80026a0:	2338      	movs	r3, #56	; 0x38
 80026a2:	5cc3      	ldrb	r3, [r0, r3]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d006      	beq.n	80026b6 <HAL_TIMEx_RemapConfig+0x16>

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 80026a8:	6803      	ldr	r3, [r0, #0]
 80026aa:	6519      	str	r1, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 80026ac:	2200      	movs	r2, #0
 80026ae:	2338      	movs	r3, #56	; 0x38
 80026b0:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80026b2:	2000      	movs	r0, #0
}
 80026b4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80026b6:	2002      	movs	r0, #2
 80026b8:	e7fc      	b.n	80026b4 <HAL_TIMEx_RemapConfig+0x14>
	...

080026bc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026bc:	6802      	ldr	r2, [r0, #0]
 80026be:	6813      	ldr	r3, [r2, #0]
 80026c0:	4906      	ldr	r1, [pc, #24]	; (80026dc <UART_EndRxTransfer+0x20>)
 80026c2:	400b      	ands	r3, r1
 80026c4:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026c6:	6802      	ldr	r2, [r0, #0]
 80026c8:	6893      	ldr	r3, [r2, #8]
 80026ca:	3123      	adds	r1, #35	; 0x23
 80026cc:	31ff      	adds	r1, #255	; 0xff
 80026ce:	438b      	bics	r3, r1
 80026d0:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026d2:	2320      	movs	r3, #32
 80026d4:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80026d6:	2300      	movs	r3, #0
 80026d8:	6603      	str	r3, [r0, #96]	; 0x60
}
 80026da:	4770      	bx	lr
 80026dc:	fffffedf 	.word	0xfffffedf

080026e0 <HAL_UART_Receive_IT>:
{
 80026e0:	b530      	push	{r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80026e2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80026e4:	2b20      	cmp	r3, #32
 80026e6:	d001      	beq.n	80026ec <HAL_UART_Receive_IT+0xc>
    return HAL_BUSY;
 80026e8:	2002      	movs	r0, #2
}
 80026ea:	bd30      	pop	{r4, r5, pc}
    if ((pData == NULL) || (Size == 0U))
 80026ec:	2900      	cmp	r1, #0
 80026ee:	d069      	beq.n	80027c4 <HAL_UART_Receive_IT+0xe4>
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d069      	beq.n	80027c8 <HAL_UART_Receive_IT+0xe8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026f4:	6883      	ldr	r3, [r0, #8]
 80026f6:	2480      	movs	r4, #128	; 0x80
 80026f8:	0164      	lsls	r4, r4, #5
 80026fa:	42a3      	cmp	r3, r4
 80026fc:	d01a      	beq.n	8002734 <HAL_UART_Receive_IT+0x54>
    __HAL_LOCK(huart);
 80026fe:	2470      	movs	r4, #112	; 0x70
 8002700:	5d04      	ldrb	r4, [r0, r4]
 8002702:	2c01      	cmp	r4, #1
 8002704:	d062      	beq.n	80027cc <HAL_UART_Receive_IT+0xec>
 8002706:	2501      	movs	r5, #1
 8002708:	2470      	movs	r4, #112	; 0x70
 800270a:	5505      	strb	r5, [r0, r4]
    huart->pRxBuffPtr  = pData;
 800270c:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize  = Size;
 800270e:	2158      	movs	r1, #88	; 0x58
 8002710:	5242      	strh	r2, [r0, r1]
    huart->RxXferCount = Size;
 8002712:	3102      	adds	r1, #2
 8002714:	5242      	strh	r2, [r0, r1]
    huart->RxISR       = NULL;
 8002716:	2200      	movs	r2, #0
 8002718:	6602      	str	r2, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 800271a:	2280      	movs	r2, #128	; 0x80
 800271c:	0152      	lsls	r2, r2, #5
 800271e:	4293      	cmp	r3, r2
 8002720:	d00f      	beq.n	8002742 <HAL_UART_Receive_IT+0x62>
 8002722:	2b00      	cmp	r3, #0
 8002724:	d11c      	bne.n	8002760 <HAL_UART_Receive_IT+0x80>
 8002726:	6903      	ldr	r3, [r0, #16]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d115      	bne.n	8002758 <HAL_UART_Receive_IT+0x78>
 800272c:	22ff      	movs	r2, #255	; 0xff
 800272e:	335c      	adds	r3, #92	; 0x5c
 8002730:	52c2      	strh	r2, [r0, r3]
 8002732:	e01c      	b.n	800276e <HAL_UART_Receive_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002734:	6904      	ldr	r4, [r0, #16]
 8002736:	2c00      	cmp	r4, #0
 8002738:	d1e1      	bne.n	80026fe <HAL_UART_Receive_IT+0x1e>
      if ((((uint32_t)pData) & 1) != 0)
 800273a:	07cc      	lsls	r4, r1, #31
 800273c:	d5df      	bpl.n	80026fe <HAL_UART_Receive_IT+0x1e>
        return  HAL_ERROR;
 800273e:	2001      	movs	r0, #1
 8002740:	e7d3      	b.n	80026ea <HAL_UART_Receive_IT+0xa>
    UART_MASK_COMPUTATION(huart);
 8002742:	6903      	ldr	r3, [r0, #16]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d103      	bne.n	8002750 <HAL_UART_Receive_IT+0x70>
 8002748:	4a21      	ldr	r2, [pc, #132]	; (80027d0 <HAL_UART_Receive_IT+0xf0>)
 800274a:	335c      	adds	r3, #92	; 0x5c
 800274c:	52c2      	strh	r2, [r0, r3]
 800274e:	e00e      	b.n	800276e <HAL_UART_Receive_IT+0x8e>
 8002750:	22ff      	movs	r2, #255	; 0xff
 8002752:	235c      	movs	r3, #92	; 0x5c
 8002754:	52c2      	strh	r2, [r0, r3]
 8002756:	e00a      	b.n	800276e <HAL_UART_Receive_IT+0x8e>
 8002758:	227f      	movs	r2, #127	; 0x7f
 800275a:	235c      	movs	r3, #92	; 0x5c
 800275c:	52c2      	strh	r2, [r0, r3]
 800275e:	e006      	b.n	800276e <HAL_UART_Receive_IT+0x8e>
 8002760:	2280      	movs	r2, #128	; 0x80
 8002762:	0552      	lsls	r2, r2, #21
 8002764:	4293      	cmp	r3, r2
 8002766:	d01c      	beq.n	80027a2 <HAL_UART_Receive_IT+0xc2>
 8002768:	2200      	movs	r2, #0
 800276a:	235c      	movs	r3, #92	; 0x5c
 800276c:	52c2      	strh	r2, [r0, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276e:	2300      	movs	r3, #0
 8002770:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002772:	3322      	adds	r3, #34	; 0x22
 8002774:	6783      	str	r3, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002776:	6802      	ldr	r2, [r0, #0]
 8002778:	6893      	ldr	r3, [r2, #8]
 800277a:	2101      	movs	r1, #1
 800277c:	430b      	orrs	r3, r1
 800277e:	6093      	str	r3, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	015b      	lsls	r3, r3, #5
 8002784:	6882      	ldr	r2, [r0, #8]
 8002786:	429a      	cmp	r2, r3
 8002788:	d016      	beq.n	80027b8 <HAL_UART_Receive_IT+0xd8>
      huart->RxISR = UART_RxISR_8BIT;
 800278a:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <HAL_UART_Receive_IT+0xf4>)
 800278c:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_UNLOCK(huart);
 800278e:	2200      	movs	r2, #0
 8002790:	2370      	movs	r3, #112	; 0x70
 8002792:	54c2      	strb	r2, [r0, r3]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002794:	6802      	ldr	r2, [r0, #0]
 8002796:	6811      	ldr	r1, [r2, #0]
 8002798:	33b0      	adds	r3, #176	; 0xb0
 800279a:	430b      	orrs	r3, r1
 800279c:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 800279e:	2000      	movs	r0, #0
 80027a0:	e7a3      	b.n	80026ea <HAL_UART_Receive_IT+0xa>
    UART_MASK_COMPUTATION(huart);
 80027a2:	6903      	ldr	r3, [r0, #16]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d103      	bne.n	80027b0 <HAL_UART_Receive_IT+0xd0>
 80027a8:	227f      	movs	r2, #127	; 0x7f
 80027aa:	335c      	adds	r3, #92	; 0x5c
 80027ac:	52c2      	strh	r2, [r0, r3]
 80027ae:	e7de      	b.n	800276e <HAL_UART_Receive_IT+0x8e>
 80027b0:	223f      	movs	r2, #63	; 0x3f
 80027b2:	235c      	movs	r3, #92	; 0x5c
 80027b4:	52c2      	strh	r2, [r0, r3]
 80027b6:	e7da      	b.n	800276e <HAL_UART_Receive_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027b8:	6903      	ldr	r3, [r0, #16]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1e5      	bne.n	800278a <HAL_UART_Receive_IT+0xaa>
      huart->RxISR = UART_RxISR_16BIT;
 80027be:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <HAL_UART_Receive_IT+0xf8>)
 80027c0:	6603      	str	r3, [r0, #96]	; 0x60
 80027c2:	e7e4      	b.n	800278e <HAL_UART_Receive_IT+0xae>
      return HAL_ERROR;
 80027c4:	2001      	movs	r0, #1
 80027c6:	e790      	b.n	80026ea <HAL_UART_Receive_IT+0xa>
 80027c8:	2001      	movs	r0, #1
 80027ca:	e78e      	b.n	80026ea <HAL_UART_Receive_IT+0xa>
    __HAL_LOCK(huart);
 80027cc:	2002      	movs	r0, #2
 80027ce:	e78c      	b.n	80026ea <HAL_UART_Receive_IT+0xa>
 80027d0:	000001ff 	.word	0x000001ff
 80027d4:	080027fd 	.word	0x080027fd
 80027d8:	08002861 	.word	0x08002861

080027dc <HAL_UART_TxCpltCallback>:
}
 80027dc:	4770      	bx	lr

080027de <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80027de:	b510      	push	{r4, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80027e0:	6802      	ldr	r2, [r0, #0]
 80027e2:	6813      	ldr	r3, [r2, #0]
 80027e4:	2140      	movs	r1, #64	; 0x40
 80027e6:	438b      	bics	r3, r1
 80027e8:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80027ea:	2320      	movs	r3, #32
 80027ec:	6743      	str	r3, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	6643      	str	r3, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80027f2:	f7ff fff3 	bl	80027dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027f6:	bd10      	pop	{r4, pc}

080027f8 <HAL_UART_RxCpltCallback>:
}
 80027f8:	4770      	bx	lr
	...

080027fc <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80027fc:	b510      	push	{r4, lr}
  uint16_t uhMask = huart->Mask;
 80027fe:	235c      	movs	r3, #92	; 0x5c
 8002800:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002802:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002804:	2b22      	cmp	r3, #34	; 0x22
 8002806:	d005      	beq.n	8002814 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002808:	6802      	ldr	r2, [r0, #0]
 800280a:	6993      	ldr	r3, [r2, #24]
 800280c:	2108      	movs	r1, #8
 800280e:	430b      	orrs	r3, r1
 8002810:	6193      	str	r3, [r2, #24]
  }
}
 8002812:	bd10      	pop	{r4, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002814:	6803      	ldr	r3, [r0, #0]
 8002816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	401a      	ands	r2, r3
 800281c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800281e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8002820:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002822:	3301      	adds	r3, #1
 8002824:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002826:	225a      	movs	r2, #90	; 0x5a
 8002828:	5a83      	ldrh	r3, [r0, r2]
 800282a:	3b01      	subs	r3, #1
 800282c:	b29b      	uxth	r3, r3
 800282e:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8002830:	5a83      	ldrh	r3, [r0, r2]
 8002832:	b29b      	uxth	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1ec      	bne.n	8002812 <UART_RxISR_8BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002838:	6802      	ldr	r2, [r0, #0]
 800283a:	6813      	ldr	r3, [r2, #0]
 800283c:	4907      	ldr	r1, [pc, #28]	; (800285c <UART_RxISR_8BIT+0x60>)
 800283e:	400b      	ands	r3, r1
 8002840:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002842:	6802      	ldr	r2, [r0, #0]
 8002844:	6893      	ldr	r3, [r2, #8]
 8002846:	3123      	adds	r1, #35	; 0x23
 8002848:	31ff      	adds	r1, #255	; 0xff
 800284a:	438b      	bics	r3, r1
 800284c:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800284e:	2320      	movs	r3, #32
 8002850:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8002852:	2300      	movs	r3, #0
 8002854:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8002856:	f7ff ffcf 	bl	80027f8 <HAL_UART_RxCpltCallback>
 800285a:	e7da      	b.n	8002812 <UART_RxISR_8BIT+0x16>
 800285c:	fffffedf 	.word	0xfffffedf

08002860 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002860:	b510      	push	{r4, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002862:	235c      	movs	r3, #92	; 0x5c
 8002864:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002866:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002868:	2b22      	cmp	r3, #34	; 0x22
 800286a:	d005      	beq.n	8002878 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800286c:	6802      	ldr	r2, [r0, #0]
 800286e:	6993      	ldr	r3, [r2, #24]
 8002870:	2108      	movs	r1, #8
 8002872:	430b      	orrs	r3, r1
 8002874:	6193      	str	r3, [r2, #24]
  }
}
 8002876:	bd10      	pop	{r4, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002878:	6803      	ldr	r3, [r0, #0]
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 800287c:	401a      	ands	r2, r3
 800287e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002880:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8002882:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002884:	3302      	adds	r3, #2
 8002886:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002888:	225a      	movs	r2, #90	; 0x5a
 800288a:	5a83      	ldrh	r3, [r0, r2]
 800288c:	3b01      	subs	r3, #1
 800288e:	b29b      	uxth	r3, r3
 8002890:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8002892:	5a83      	ldrh	r3, [r0, r2]
 8002894:	b29b      	uxth	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1ed      	bne.n	8002876 <UART_RxISR_16BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800289a:	6802      	ldr	r2, [r0, #0]
 800289c:	6813      	ldr	r3, [r2, #0]
 800289e:	4908      	ldr	r1, [pc, #32]	; (80028c0 <UART_RxISR_16BIT+0x60>)
 80028a0:	400b      	ands	r3, r1
 80028a2:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028a4:	6802      	ldr	r2, [r0, #0]
 80028a6:	6893      	ldr	r3, [r2, #8]
 80028a8:	3123      	adds	r1, #35	; 0x23
 80028aa:	31ff      	adds	r1, #255	; 0xff
 80028ac:	438b      	bics	r3, r1
 80028ae:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80028b0:	2320      	movs	r3, #32
 80028b2:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 80028b8:	f7ff ff9e 	bl	80027f8 <HAL_UART_RxCpltCallback>
 80028bc:	e7db      	b.n	8002876 <UART_RxISR_16BIT+0x16>
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	fffffedf 	.word	0xfffffedf

080028c4 <HAL_UART_ErrorCallback>:
}
 80028c4:	4770      	bx	lr
	...

080028c8 <HAL_UART_IRQHandler>:
{
 80028c8:	b570      	push	{r4, r5, r6, lr}
 80028ca:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80028cc:	6801      	ldr	r1, [r0, #0]
 80028ce:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028d0:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028d2:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80028d4:	220f      	movs	r2, #15
 80028d6:	401a      	ands	r2, r3
  if (errorflags == 0U)
 80028d8:	d10a      	bne.n	80028f0 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80028da:	069e      	lsls	r6, r3, #26
 80028dc:	d508      	bpl.n	80028f0 <HAL_UART_IRQHandler+0x28>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80028de:	0686      	lsls	r6, r0, #26
 80028e0:	d506      	bpl.n	80028f0 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 80028e2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d100      	bne.n	80028ea <HAL_UART_IRQHandler+0x22>
 80028e8:	e089      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
        huart->RxISR(huart);
 80028ea:	0020      	movs	r0, r4
 80028ec:	4798      	blx	r3
 80028ee:	e086      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
  if ((errorflags != 0U)
 80028f0:	2a00      	cmp	r2, #0
 80028f2:	d06b      	beq.n	80029cc <HAL_UART_IRQHandler+0x104>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80028f4:	2201      	movs	r2, #1
 80028f6:	402a      	ands	r2, r5
 80028f8:	d103      	bne.n	8002902 <HAL_UART_IRQHandler+0x3a>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80028fa:	2690      	movs	r6, #144	; 0x90
 80028fc:	0076      	lsls	r6, r6, #1
 80028fe:	4230      	tst	r0, r6
 8002900:	d064      	beq.n	80029cc <HAL_UART_IRQHandler+0x104>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002902:	07dd      	lsls	r5, r3, #31
 8002904:	d506      	bpl.n	8002914 <HAL_UART_IRQHandler+0x4c>
 8002906:	05c5      	lsls	r5, r0, #23
 8002908:	d504      	bpl.n	8002914 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800290a:	2501      	movs	r5, #1
 800290c:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800290e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002910:	4329      	orrs	r1, r5
 8002912:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002914:	0799      	lsls	r1, r3, #30
 8002916:	d508      	bpl.n	800292a <HAL_UART_IRQHandler+0x62>
 8002918:	2a00      	cmp	r2, #0
 800291a:	d006      	beq.n	800292a <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800291c:	6821      	ldr	r1, [r4, #0]
 800291e:	2502      	movs	r5, #2
 8002920:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002922:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002924:	3502      	adds	r5, #2
 8002926:	4329      	orrs	r1, r5
 8002928:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800292a:	0759      	lsls	r1, r3, #29
 800292c:	d508      	bpl.n	8002940 <HAL_UART_IRQHandler+0x78>
 800292e:	2a00      	cmp	r2, #0
 8002930:	d006      	beq.n	8002940 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002932:	6821      	ldr	r1, [r4, #0]
 8002934:	2504      	movs	r5, #4
 8002936:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002938:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800293a:	3d02      	subs	r5, #2
 800293c:	4329      	orrs	r1, r5
 800293e:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002940:	0719      	lsls	r1, r3, #28
 8002942:	d509      	bpl.n	8002958 <HAL_UART_IRQHandler+0x90>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002944:	0681      	lsls	r1, r0, #26
 8002946:	d401      	bmi.n	800294c <HAL_UART_IRQHandler+0x84>
 8002948:	2a00      	cmp	r2, #0
 800294a:	d005      	beq.n	8002958 <HAL_UART_IRQHandler+0x90>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800294c:	6822      	ldr	r2, [r4, #0]
 800294e:	2108      	movs	r1, #8
 8002950:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002952:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8002954:	430a      	orrs	r2, r1
 8002956:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002958:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800295a:	2a00      	cmp	r2, #0
 800295c:	d04f      	beq.n	80029fe <HAL_UART_IRQHandler+0x136>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800295e:	069b      	lsls	r3, r3, #26
 8002960:	d506      	bpl.n	8002970 <HAL_UART_IRQHandler+0xa8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002962:	0683      	lsls	r3, r0, #26
 8002964:	d504      	bpl.n	8002970 <HAL_UART_IRQHandler+0xa8>
        if (huart->RxISR != NULL)
 8002966:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <HAL_UART_IRQHandler+0xa8>
          huart->RxISR(huart);
 800296c:	0020      	movs	r0, r4
 800296e:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8002970:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002972:	6823      	ldr	r3, [r4, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	065b      	lsls	r3, r3, #25
 8002978:	d401      	bmi.n	800297e <HAL_UART_IRQHandler+0xb6>
 800297a:	0713      	lsls	r3, r2, #28
 800297c:	d520      	bpl.n	80029c0 <HAL_UART_IRQHandler+0xf8>
        UART_EndRxTransfer(huart);
 800297e:	0020      	movs	r0, r4
 8002980:	f7ff fe9c 	bl	80026bc <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	0652      	lsls	r2, r2, #25
 800298a:	d515      	bpl.n	80029b8 <HAL_UART_IRQHandler+0xf0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	2140      	movs	r1, #64	; 0x40
 8002990:	438a      	bics	r2, r1
 8002992:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002994:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00a      	beq.n	80029b0 <HAL_UART_IRQHandler+0xe8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800299a:	4a1b      	ldr	r2, [pc, #108]	; (8002a08 <HAL_UART_IRQHandler+0x140>)
 800299c:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800299e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80029a0:	f7fe fd24 	bl	80013ec <HAL_DMA_Abort_IT>
 80029a4:	2800      	cmp	r0, #0
 80029a6:	d02a      	beq.n	80029fe <HAL_UART_IRQHandler+0x136>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029a8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80029aa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80029ac:	4798      	blx	r3
 80029ae:	e026      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
            HAL_UART_ErrorCallback(huart);
 80029b0:	0020      	movs	r0, r4
 80029b2:	f7ff ff87 	bl	80028c4 <HAL_UART_ErrorCallback>
 80029b6:	e022      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
          HAL_UART_ErrorCallback(huart);
 80029b8:	0020      	movs	r0, r4
 80029ba:	f7ff ff83 	bl	80028c4 <HAL_UART_ErrorCallback>
 80029be:	e01e      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
        HAL_UART_ErrorCallback(huart);
 80029c0:	0020      	movs	r0, r4
 80029c2:	f7ff ff7f 	bl	80028c4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	67e3      	str	r3, [r4, #124]	; 0x7c
 80029ca:	e018      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80029cc:	02da      	lsls	r2, r3, #11
 80029ce:	d501      	bpl.n	80029d4 <HAL_UART_IRQHandler+0x10c>
 80029d0:	026a      	lsls	r2, r5, #9
 80029d2:	d409      	bmi.n	80029e8 <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80029d4:	061a      	lsls	r2, r3, #24
 80029d6:	d50e      	bpl.n	80029f6 <HAL_UART_IRQHandler+0x12e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80029d8:	0602      	lsls	r2, r0, #24
 80029da:	d50c      	bpl.n	80029f6 <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 80029dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00d      	beq.n	80029fe <HAL_UART_IRQHandler+0x136>
      huart->TxISR(huart);
 80029e2:	0020      	movs	r0, r4
 80029e4:	4798      	blx	r3
 80029e6:	e00a      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80029e8:	2380      	movs	r3, #128	; 0x80
 80029ea:	035b      	lsls	r3, r3, #13
 80029ec:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80029ee:	0020      	movs	r0, r4
 80029f0:	f000 faec 	bl	8002fcc <HAL_UARTEx_WakeupCallback>
    return;
 80029f4:	e003      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80029f6:	065b      	lsls	r3, r3, #25
 80029f8:	d501      	bpl.n	80029fe <HAL_UART_IRQHandler+0x136>
 80029fa:	0643      	lsls	r3, r0, #25
 80029fc:	d400      	bmi.n	8002a00 <HAL_UART_IRQHandler+0x138>
}
 80029fe:	bd70      	pop	{r4, r5, r6, pc}
    UART_EndTransmit_IT(huart);
 8002a00:	0020      	movs	r0, r4
 8002a02:	f7ff feec 	bl	80027de <UART_EndTransmit_IT>
    return;
 8002a06:	e7fa      	b.n	80029fe <HAL_UART_IRQHandler+0x136>
 8002a08:	08002a0d 	.word	0x08002a0d

08002a0c <UART_DMAAbortOnError>:
{
 8002a0c:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002a0e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	225a      	movs	r2, #90	; 0x5a
 8002a14:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8002a16:	3a08      	subs	r2, #8
 8002a18:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8002a1a:	f7ff ff53 	bl	80028c4 <HAL_UART_ErrorCallback>
}
 8002a1e:	bd10      	pop	{r4, pc}

08002a20 <UART_SetConfig>:
{
 8002a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a22:	0005      	movs	r5, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a24:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a26:	6883      	ldr	r3, [r0, #8]
 8002a28:	6902      	ldr	r2, [r0, #16]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	6942      	ldr	r2, [r0, #20]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	69c2      	ldr	r2, [r0, #28]
 8002a32:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a34:	680a      	ldr	r2, [r1, #0]
 8002a36:	48be      	ldr	r0, [pc, #760]	; (8002d30 <UART_SetConfig+0x310>)
 8002a38:	4002      	ands	r2, r0
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a3e:	682a      	ldr	r2, [r5, #0]
 8002a40:	6853      	ldr	r3, [r2, #4]
 8002a42:	49bc      	ldr	r1, [pc, #752]	; (8002d34 <UART_SetConfig+0x314>)
 8002a44:	400b      	ands	r3, r1
 8002a46:	68e9      	ldr	r1, [r5, #12]
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a4c:	69ab      	ldr	r3, [r5, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a4e:	682a      	ldr	r2, [r5, #0]
 8002a50:	49b9      	ldr	r1, [pc, #740]	; (8002d38 <UART_SetConfig+0x318>)
 8002a52:	428a      	cmp	r2, r1
 8002a54:	d001      	beq.n	8002a5a <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8002a56:	6a29      	ldr	r1, [r5, #32]
 8002a58:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a5a:	6891      	ldr	r1, [r2, #8]
 8002a5c:	48b7      	ldr	r0, [pc, #732]	; (8002d3c <UART_SetConfig+0x31c>)
 8002a5e:	4001      	ands	r1, r0
 8002a60:	430b      	orrs	r3, r1
 8002a62:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a64:	682b      	ldr	r3, [r5, #0]
 8002a66:	4ab6      	ldr	r2, [pc, #728]	; (8002d40 <UART_SetConfig+0x320>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d01c      	beq.n	8002aa6 <UART_SetConfig+0x86>
 8002a6c:	4ab5      	ldr	r2, [pc, #724]	; (8002d44 <UART_SetConfig+0x324>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d02d      	beq.n	8002ace <UART_SetConfig+0xae>
 8002a72:	4ab5      	ldr	r2, [pc, #724]	; (8002d48 <UART_SetConfig+0x328>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d05f      	beq.n	8002b38 <UART_SetConfig+0x118>
 8002a78:	4ab4      	ldr	r2, [pc, #720]	; (8002d4c <UART_SetConfig+0x32c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d05e      	beq.n	8002b3c <UART_SetConfig+0x11c>
 8002a7e:	4aae      	ldr	r2, [pc, #696]	; (8002d38 <UART_SetConfig+0x318>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d039      	beq.n	8002af8 <UART_SetConfig+0xd8>
 8002a84:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a86:	49ac      	ldr	r1, [pc, #688]	; (8002d38 <UART_SetConfig+0x318>)
 8002a88:	428b      	cmp	r3, r1
 8002a8a:	d05b      	beq.n	8002b44 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a8c:	2380      	movs	r3, #128	; 0x80
 8002a8e:	021b      	lsls	r3, r3, #8
 8002a90:	69e9      	ldr	r1, [r5, #28]
 8002a92:	4299      	cmp	r1, r3
 8002a94:	d100      	bne.n	8002a98 <UART_SetConfig+0x78>
 8002a96:	e095      	b.n	8002bc4 <UART_SetConfig+0x1a4>
    switch (clocksource)
 8002a98:	2a08      	cmp	r2, #8
 8002a9a:	d900      	bls.n	8002a9e <UART_SetConfig+0x7e>
 8002a9c:	e179      	b.n	8002d92 <UART_SetConfig+0x372>
 8002a9e:	0092      	lsls	r2, r2, #2
 8002aa0:	4bab      	ldr	r3, [pc, #684]	; (8002d50 <UART_SetConfig+0x330>)
 8002aa2:	589b      	ldr	r3, [r3, r2]
 8002aa4:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aa6:	4aab      	ldr	r2, [pc, #684]	; (8002d54 <UART_SetConfig+0x334>)
 8002aa8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002aaa:	2203      	movs	r2, #3
 8002aac:	400a      	ands	r2, r1
 8002aae:	2a01      	cmp	r2, #1
 8002ab0:	d009      	beq.n	8002ac6 <UART_SetConfig+0xa6>
 8002ab2:	2a00      	cmp	r2, #0
 8002ab4:	d005      	beq.n	8002ac2 <UART_SetConfig+0xa2>
 8002ab6:	2a02      	cmp	r2, #2
 8002ab8:	d03a      	beq.n	8002b30 <UART_SetConfig+0x110>
 8002aba:	2a03      	cmp	r2, #3
 8002abc:	d005      	beq.n	8002aca <UART_SetConfig+0xaa>
 8002abe:	2210      	movs	r2, #16
 8002ac0:	e7e1      	b.n	8002a86 <UART_SetConfig+0x66>
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	e7df      	b.n	8002a86 <UART_SetConfig+0x66>
 8002ac6:	2204      	movs	r2, #4
 8002ac8:	e7dd      	b.n	8002a86 <UART_SetConfig+0x66>
 8002aca:	2208      	movs	r2, #8
 8002acc:	e7db      	b.n	8002a86 <UART_SetConfig+0x66>
 8002ace:	4aa1      	ldr	r2, [pc, #644]	; (8002d54 <UART_SetConfig+0x334>)
 8002ad0:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002ad2:	220c      	movs	r2, #12
 8002ad4:	400a      	ands	r2, r1
 8002ad6:	2a04      	cmp	r2, #4
 8002ad8:	d00a      	beq.n	8002af0 <UART_SetConfig+0xd0>
 8002ada:	d905      	bls.n	8002ae8 <UART_SetConfig+0xc8>
 8002adc:	2a08      	cmp	r2, #8
 8002ade:	d029      	beq.n	8002b34 <UART_SetConfig+0x114>
 8002ae0:	2a0c      	cmp	r2, #12
 8002ae2:	d107      	bne.n	8002af4 <UART_SetConfig+0xd4>
 8002ae4:	2208      	movs	r2, #8
 8002ae6:	e7ce      	b.n	8002a86 <UART_SetConfig+0x66>
 8002ae8:	2a00      	cmp	r2, #0
 8002aea:	d103      	bne.n	8002af4 <UART_SetConfig+0xd4>
 8002aec:	2200      	movs	r2, #0
 8002aee:	e7ca      	b.n	8002a86 <UART_SetConfig+0x66>
 8002af0:	2204      	movs	r2, #4
 8002af2:	e7c8      	b.n	8002a86 <UART_SetConfig+0x66>
 8002af4:	2210      	movs	r2, #16
 8002af6:	e7c6      	b.n	8002a86 <UART_SetConfig+0x66>
 8002af8:	4a96      	ldr	r2, [pc, #600]	; (8002d54 <UART_SetConfig+0x334>)
 8002afa:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002afc:	21c0      	movs	r1, #192	; 0xc0
 8002afe:	0109      	lsls	r1, r1, #4
 8002b00:	400a      	ands	r2, r1
 8002b02:	2180      	movs	r1, #128	; 0x80
 8002b04:	00c9      	lsls	r1, r1, #3
 8002b06:	428a      	cmp	r2, r1
 8002b08:	d00e      	beq.n	8002b28 <UART_SetConfig+0x108>
 8002b0a:	d909      	bls.n	8002b20 <UART_SetConfig+0x100>
 8002b0c:	2180      	movs	r1, #128	; 0x80
 8002b0e:	0109      	lsls	r1, r1, #4
 8002b10:	428a      	cmp	r2, r1
 8002b12:	d015      	beq.n	8002b40 <UART_SetConfig+0x120>
 8002b14:	21c0      	movs	r1, #192	; 0xc0
 8002b16:	0109      	lsls	r1, r1, #4
 8002b18:	428a      	cmp	r2, r1
 8002b1a:	d107      	bne.n	8002b2c <UART_SetConfig+0x10c>
 8002b1c:	2208      	movs	r2, #8
 8002b1e:	e7b2      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b20:	2a00      	cmp	r2, #0
 8002b22:	d103      	bne.n	8002b2c <UART_SetConfig+0x10c>
 8002b24:	2200      	movs	r2, #0
 8002b26:	e7ae      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b28:	2204      	movs	r2, #4
 8002b2a:	e7ac      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b2c:	2210      	movs	r2, #16
 8002b2e:	e7aa      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b30:	2202      	movs	r2, #2
 8002b32:	e7a8      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b34:	2202      	movs	r2, #2
 8002b36:	e7a6      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b38:	2200      	movs	r2, #0
 8002b3a:	e7a4      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	e7a2      	b.n	8002a86 <UART_SetConfig+0x66>
 8002b40:	2202      	movs	r2, #2
 8002b42:	e7a0      	b.n	8002a86 <UART_SetConfig+0x66>
    switch (clocksource)
 8002b44:	2a02      	cmp	r2, #2
 8002b46:	d02c      	beq.n	8002ba2 <UART_SetConfig+0x182>
 8002b48:	d925      	bls.n	8002b96 <UART_SetConfig+0x176>
 8002b4a:	2a04      	cmp	r2, #4
 8002b4c:	d030      	beq.n	8002bb0 <UART_SetConfig+0x190>
 8002b4e:	2a08      	cmp	r2, #8
 8002b50:	d132      	bne.n	8002bb8 <UART_SetConfig+0x198>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002b52:	2080      	movs	r0, #128	; 0x80
 8002b54:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b56:	2400      	movs	r4, #0
    if (lpuart_ker_ck_pres != 0U)
 8002b58:	2800      	cmp	r0, #0
 8002b5a:	d100      	bne.n	8002b5e <UART_SetConfig+0x13e>
 8002b5c:	e0ae      	b.n	8002cbc <UART_SetConfig+0x29c>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b5e:	686a      	ldr	r2, [r5, #4]
 8002b60:	0053      	lsls	r3, r2, #1
 8002b62:	189b      	adds	r3, r3, r2
 8002b64:	4298      	cmp	r0, r3
 8002b66:	d200      	bcs.n	8002b6a <UART_SetConfig+0x14a>
 8002b68:	e116      	b.n	8002d98 <UART_SetConfig+0x378>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002b6a:	0313      	lsls	r3, r2, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b6c:	4298      	cmp	r0, r3
 8002b6e:	d900      	bls.n	8002b72 <UART_SetConfig+0x152>
 8002b70:	e114      	b.n	8002d9c <UART_SetConfig+0x37c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002b72:	0e07      	lsrs	r7, r0, #24
 8002b74:	0206      	lsls	r6, r0, #8
 8002b76:	0850      	lsrs	r0, r2, #1
 8002b78:	2100      	movs	r1, #0
 8002b7a:	1980      	adds	r0, r0, r6
 8002b7c:	4179      	adcs	r1, r7
 8002b7e:	2300      	movs	r3, #0
 8002b80:	f7fd fc38 	bl	80003f4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b84:	4b74      	ldr	r3, [pc, #464]	; (8002d58 <UART_SetConfig+0x338>)
 8002b86:	18c2      	adds	r2, r0, r3
 8002b88:	4b74      	ldr	r3, [pc, #464]	; (8002d5c <UART_SetConfig+0x33c>)
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d900      	bls.n	8002b90 <UART_SetConfig+0x170>
 8002b8e:	e107      	b.n	8002da0 <UART_SetConfig+0x380>
          huart->Instance->BRR = usartdiv;
 8002b90:	682b      	ldr	r3, [r5, #0]
 8002b92:	60d8      	str	r0, [r3, #12]
 8002b94:	e092      	b.n	8002cbc <UART_SetConfig+0x29c>
    switch (clocksource)
 8002b96:	2a00      	cmp	r2, #0
 8002b98:	d10e      	bne.n	8002bb8 <UART_SetConfig+0x198>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002b9a:	f7ff f97f 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b9e:	2400      	movs	r4, #0
        break;
 8002ba0:	e7da      	b.n	8002b58 <UART_SetConfig+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ba2:	4b6c      	ldr	r3, [pc, #432]	; (8002d54 <UART_SetConfig+0x334>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	06db      	lsls	r3, r3, #27
 8002ba8:	d509      	bpl.n	8002bbe <UART_SetConfig+0x19e>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8002baa:	486d      	ldr	r0, [pc, #436]	; (8002d60 <UART_SetConfig+0x340>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bac:	2400      	movs	r4, #0
 8002bae:	e7d3      	b.n	8002b58 <UART_SetConfig+0x138>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002bb0:	f7fe fd8e 	bl	80016d0 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bb4:	2400      	movs	r4, #0
        break;
 8002bb6:	e7cf      	b.n	8002b58 <UART_SetConfig+0x138>
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002bb8:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8002bba:	2401      	movs	r4, #1
 8002bbc:	e7cc      	b.n	8002b58 <UART_SetConfig+0x138>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002bbe:	4869      	ldr	r0, [pc, #420]	; (8002d64 <UART_SetConfig+0x344>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bc0:	2400      	movs	r4, #0
 8002bc2:	e7c9      	b.n	8002b58 <UART_SetConfig+0x138>
    switch (clocksource)
 8002bc4:	2a08      	cmp	r2, #8
 8002bc6:	d863      	bhi.n	8002c90 <UART_SetConfig+0x270>
 8002bc8:	0092      	lsls	r2, r2, #2
 8002bca:	4b67      	ldr	r3, [pc, #412]	; (8002d68 <UART_SetConfig+0x348>)
 8002bcc:	589b      	ldr	r3, [r3, r2]
 8002bce:	469f      	mov	pc, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002bd0:	f7ff f964 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
 8002bd4:	0040      	lsls	r0, r0, #1
 8002bd6:	686b      	ldr	r3, [r5, #4]
 8002bd8:	085b      	lsrs	r3, r3, #1
 8002bda:	18c0      	adds	r0, r0, r3
 8002bdc:	6869      	ldr	r1, [r5, #4]
 8002bde:	f7fd fa93 	bl	8000108 <__udivsi3>
 8002be2:	0400      	lsls	r0, r0, #16
 8002be4:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002be6:	2400      	movs	r4, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002be8:	4a60      	ldr	r2, [pc, #384]	; (8002d6c <UART_SetConfig+0x34c>)
 8002bea:	0003      	movs	r3, r0
 8002bec:	3b10      	subs	r3, #16
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d900      	bls.n	8002bf4 <UART_SetConfig+0x1d4>
 8002bf2:	e0d7      	b.n	8002da4 <UART_SetConfig+0x384>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bf4:	230f      	movs	r3, #15
 8002bf6:	0002      	movs	r2, r0
 8002bf8:	439a      	bics	r2, r3
 8002bfa:	0013      	movs	r3, r2
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002bfc:	0840      	lsrs	r0, r0, #1
 8002bfe:	2207      	movs	r2, #7
 8002c00:	4010      	ands	r0, r2
 8002c02:	4318      	orrs	r0, r3
      huart->Instance->BRR = brrtemp;
 8002c04:	682b      	ldr	r3, [r5, #0]
 8002c06:	60d8      	str	r0, [r3, #12]
 8002c08:	e058      	b.n	8002cbc <UART_SetConfig+0x29c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c0a:	f7ff f957 	bl	8001ebc <HAL_RCC_GetPCLK2Freq>
 8002c0e:	0040      	lsls	r0, r0, #1
 8002c10:	686b      	ldr	r3, [r5, #4]
 8002c12:	085b      	lsrs	r3, r3, #1
 8002c14:	18c0      	adds	r0, r0, r3
 8002c16:	6869      	ldr	r1, [r5, #4]
 8002c18:	f7fd fa76 	bl	8000108 <__udivsi3>
 8002c1c:	0400      	lsls	r0, r0, #16
 8002c1e:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c20:	2400      	movs	r4, #0
        break;
 8002c22:	e7e1      	b.n	8002be8 <UART_SetConfig+0x1c8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c24:	4b4b      	ldr	r3, [pc, #300]	; (8002d54 <UART_SetConfig+0x334>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	06db      	lsls	r3, r3, #27
 8002c2a:	d50b      	bpl.n	8002c44 <UART_SetConfig+0x224>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002c2c:	686b      	ldr	r3, [r5, #4]
 8002c2e:	0858      	lsrs	r0, r3, #1
 8002c30:	4b4f      	ldr	r3, [pc, #316]	; (8002d70 <UART_SetConfig+0x350>)
 8002c32:	469c      	mov	ip, r3
 8002c34:	4460      	add	r0, ip
 8002c36:	6869      	ldr	r1, [r5, #4]
 8002c38:	f7fd fa66 	bl	8000108 <__udivsi3>
 8002c3c:	0400      	lsls	r0, r0, #16
 8002c3e:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c40:	2400      	movs	r4, #0
 8002c42:	e7d1      	b.n	8002be8 <UART_SetConfig+0x1c8>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002c44:	686b      	ldr	r3, [r5, #4]
 8002c46:	0858      	lsrs	r0, r3, #1
 8002c48:	4b4a      	ldr	r3, [pc, #296]	; (8002d74 <UART_SetConfig+0x354>)
 8002c4a:	469c      	mov	ip, r3
 8002c4c:	4460      	add	r0, ip
 8002c4e:	6869      	ldr	r1, [r5, #4]
 8002c50:	f7fd fa5a 	bl	8000108 <__udivsi3>
 8002c54:	0400      	lsls	r0, r0, #16
 8002c56:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c58:	2400      	movs	r4, #0
 8002c5a:	e7c5      	b.n	8002be8 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c5c:	f7fe fd38 	bl	80016d0 <HAL_RCC_GetSysClockFreq>
 8002c60:	0040      	lsls	r0, r0, #1
 8002c62:	686b      	ldr	r3, [r5, #4]
 8002c64:	085b      	lsrs	r3, r3, #1
 8002c66:	18c0      	adds	r0, r0, r3
 8002c68:	6869      	ldr	r1, [r5, #4]
 8002c6a:	f7fd fa4d 	bl	8000108 <__udivsi3>
 8002c6e:	0400      	lsls	r0, r0, #16
 8002c70:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c72:	2400      	movs	r4, #0
        break;
 8002c74:	e7b8      	b.n	8002be8 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002c76:	686b      	ldr	r3, [r5, #4]
 8002c78:	0858      	lsrs	r0, r3, #1
 8002c7a:	2380      	movs	r3, #128	; 0x80
 8002c7c:	025b      	lsls	r3, r3, #9
 8002c7e:	469c      	mov	ip, r3
 8002c80:	4460      	add	r0, ip
 8002c82:	6869      	ldr	r1, [r5, #4]
 8002c84:	f7fd fa40 	bl	8000108 <__udivsi3>
 8002c88:	0400      	lsls	r0, r0, #16
 8002c8a:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c8c:	2400      	movs	r4, #0
        break;
 8002c8e:	e7ab      	b.n	8002be8 <UART_SetConfig+0x1c8>
        ret = HAL_ERROR;
 8002c90:	2401      	movs	r4, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002c92:	2000      	movs	r0, #0
 8002c94:	e7a8      	b.n	8002be8 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002c96:	f7ff f901 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
 8002c9a:	686b      	ldr	r3, [r5, #4]
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	18c0      	adds	r0, r0, r3
 8002ca0:	6869      	ldr	r1, [r5, #4]
 8002ca2:	f7fd fa31 	bl	8000108 <__udivsi3>
 8002ca6:	0400      	lsls	r0, r0, #16
 8002ca8:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002caa:	2400      	movs	r4, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cac:	4a2f      	ldr	r2, [pc, #188]	; (8002d6c <UART_SetConfig+0x34c>)
 8002cae:	0003      	movs	r3, r0
 8002cb0:	3b10      	subs	r3, #16
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d900      	bls.n	8002cb8 <UART_SetConfig+0x298>
 8002cb6:	e077      	b.n	8002da8 <UART_SetConfig+0x388>
      huart->Instance->BRR = usartdiv;
 8002cb8:	682b      	ldr	r3, [r5, #0]
 8002cba:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	662b      	str	r3, [r5, #96]	; 0x60
  huart->TxISR = NULL;
 8002cc0:	666b      	str	r3, [r5, #100]	; 0x64
}
 8002cc2:	0020      	movs	r0, r4
 8002cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002cc6:	f7ff f8f9 	bl	8001ebc <HAL_RCC_GetPCLK2Freq>
 8002cca:	686b      	ldr	r3, [r5, #4]
 8002ccc:	085b      	lsrs	r3, r3, #1
 8002cce:	18c0      	adds	r0, r0, r3
 8002cd0:	6869      	ldr	r1, [r5, #4]
 8002cd2:	f7fd fa19 	bl	8000108 <__udivsi3>
 8002cd6:	0400      	lsls	r0, r0, #16
 8002cd8:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cda:	2400      	movs	r4, #0
        break;
 8002cdc:	e7e6      	b.n	8002cac <UART_SetConfig+0x28c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cde:	4b1d      	ldr	r3, [pc, #116]	; (8002d54 <UART_SetConfig+0x334>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	06db      	lsls	r3, r3, #27
 8002ce4:	d50b      	bpl.n	8002cfe <UART_SetConfig+0x2de>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002ce6:	686b      	ldr	r3, [r5, #4]
 8002ce8:	0858      	lsrs	r0, r3, #1
 8002cea:	4b1d      	ldr	r3, [pc, #116]	; (8002d60 <UART_SetConfig+0x340>)
 8002cec:	469c      	mov	ip, r3
 8002cee:	4460      	add	r0, ip
 8002cf0:	6869      	ldr	r1, [r5, #4]
 8002cf2:	f7fd fa09 	bl	8000108 <__udivsi3>
 8002cf6:	0400      	lsls	r0, r0, #16
 8002cf8:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cfa:	2400      	movs	r4, #0
 8002cfc:	e7d6      	b.n	8002cac <UART_SetConfig+0x28c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002cfe:	686b      	ldr	r3, [r5, #4]
 8002d00:	0858      	lsrs	r0, r3, #1
 8002d02:	4b18      	ldr	r3, [pc, #96]	; (8002d64 <UART_SetConfig+0x344>)
 8002d04:	469c      	mov	ip, r3
 8002d06:	4460      	add	r0, ip
 8002d08:	6869      	ldr	r1, [r5, #4]
 8002d0a:	f7fd f9fd 	bl	8000108 <__udivsi3>
 8002d0e:	0400      	lsls	r0, r0, #16
 8002d10:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d12:	2400      	movs	r4, #0
 8002d14:	e7ca      	b.n	8002cac <UART_SetConfig+0x28c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d16:	f7fe fcdb 	bl	80016d0 <HAL_RCC_GetSysClockFreq>
 8002d1a:	686b      	ldr	r3, [r5, #4]
 8002d1c:	085b      	lsrs	r3, r3, #1
 8002d1e:	18c0      	adds	r0, r0, r3
 8002d20:	6869      	ldr	r1, [r5, #4]
 8002d22:	f7fd f9f1 	bl	8000108 <__udivsi3>
 8002d26:	0400      	lsls	r0, r0, #16
 8002d28:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d2a:	2400      	movs	r4, #0
        break;
 8002d2c:	e7be      	b.n	8002cac <UART_SetConfig+0x28c>
 8002d2e:	46c0      	nop			; (mov r8, r8)
 8002d30:	efff69f3 	.word	0xefff69f3
 8002d34:	ffffcfff 	.word	0xffffcfff
 8002d38:	40004800 	.word	0x40004800
 8002d3c:	fffff4ff 	.word	0xfffff4ff
 8002d40:	40013800 	.word	0x40013800
 8002d44:	40004400 	.word	0x40004400
 8002d48:	40004c00 	.word	0x40004c00
 8002d4c:	40005000 	.word	0x40005000
 8002d50:	08003eb8 	.word	0x08003eb8
 8002d54:	40021000 	.word	0x40021000
 8002d58:	fffffd00 	.word	0xfffffd00
 8002d5c:	000ffcff 	.word	0x000ffcff
 8002d60:	003d0900 	.word	0x003d0900
 8002d64:	00f42400 	.word	0x00f42400
 8002d68:	08003edc 	.word	0x08003edc
 8002d6c:	0000ffef 	.word	0x0000ffef
 8002d70:	007a1200 	.word	0x007a1200
 8002d74:	01e84800 	.word	0x01e84800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002d78:	686b      	ldr	r3, [r5, #4]
 8002d7a:	0858      	lsrs	r0, r3, #1
 8002d7c:	2380      	movs	r3, #128	; 0x80
 8002d7e:	021b      	lsls	r3, r3, #8
 8002d80:	469c      	mov	ip, r3
 8002d82:	4460      	add	r0, ip
 8002d84:	6869      	ldr	r1, [r5, #4]
 8002d86:	f7fd f9bf 	bl	8000108 <__udivsi3>
 8002d8a:	0400      	lsls	r0, r0, #16
 8002d8c:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d8e:	2400      	movs	r4, #0
        break;
 8002d90:	e78c      	b.n	8002cac <UART_SetConfig+0x28c>
        ret = HAL_ERROR;
 8002d92:	2401      	movs	r4, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002d94:	2000      	movs	r0, #0
 8002d96:	e789      	b.n	8002cac <UART_SetConfig+0x28c>
        ret = HAL_ERROR;
 8002d98:	2401      	movs	r4, #1
 8002d9a:	e78f      	b.n	8002cbc <UART_SetConfig+0x29c>
 8002d9c:	2401      	movs	r4, #1
 8002d9e:	e78d      	b.n	8002cbc <UART_SetConfig+0x29c>
          ret = HAL_ERROR;
 8002da0:	2401      	movs	r4, #1
 8002da2:	e78b      	b.n	8002cbc <UART_SetConfig+0x29c>
      ret = HAL_ERROR;
 8002da4:	2401      	movs	r4, #1
 8002da6:	e789      	b.n	8002cbc <UART_SetConfig+0x29c>
      ret = HAL_ERROR;
 8002da8:	2401      	movs	r4, #1
 8002daa:	e787      	b.n	8002cbc <UART_SetConfig+0x29c>

08002dac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002dac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dae:	07db      	lsls	r3, r3, #31
 8002db0:	d506      	bpl.n	8002dc0 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002db2:	6802      	ldr	r2, [r0, #0]
 8002db4:	6853      	ldr	r3, [r2, #4]
 8002db6:	492c      	ldr	r1, [pc, #176]	; (8002e68 <UART_AdvFeatureConfig+0xbc>)
 8002db8:	400b      	ands	r3, r1
 8002dba:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002dbc:	430b      	orrs	r3, r1
 8002dbe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002dc0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dc2:	079b      	lsls	r3, r3, #30
 8002dc4:	d506      	bpl.n	8002dd4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002dc6:	6802      	ldr	r2, [r0, #0]
 8002dc8:	6853      	ldr	r3, [r2, #4]
 8002dca:	4928      	ldr	r1, [pc, #160]	; (8002e6c <UART_AdvFeatureConfig+0xc0>)
 8002dcc:	400b      	ands	r3, r1
 8002dce:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002dd0:	430b      	orrs	r3, r1
 8002dd2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dd4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dd6:	075b      	lsls	r3, r3, #29
 8002dd8:	d506      	bpl.n	8002de8 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dda:	6802      	ldr	r2, [r0, #0]
 8002ddc:	6853      	ldr	r3, [r2, #4]
 8002dde:	4924      	ldr	r1, [pc, #144]	; (8002e70 <UART_AdvFeatureConfig+0xc4>)
 8002de0:	400b      	ands	r3, r1
 8002de2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002de4:	430b      	orrs	r3, r1
 8002de6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002de8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dea:	071b      	lsls	r3, r3, #28
 8002dec:	d506      	bpl.n	8002dfc <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002dee:	6802      	ldr	r2, [r0, #0]
 8002df0:	6853      	ldr	r3, [r2, #4]
 8002df2:	4920      	ldr	r1, [pc, #128]	; (8002e74 <UART_AdvFeatureConfig+0xc8>)
 8002df4:	400b      	ands	r3, r1
 8002df6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002dfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dfe:	06db      	lsls	r3, r3, #27
 8002e00:	d506      	bpl.n	8002e10 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e02:	6802      	ldr	r2, [r0, #0]
 8002e04:	6893      	ldr	r3, [r2, #8]
 8002e06:	491c      	ldr	r1, [pc, #112]	; (8002e78 <UART_AdvFeatureConfig+0xcc>)
 8002e08:	400b      	ands	r3, r1
 8002e0a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002e0c:	430b      	orrs	r3, r1
 8002e0e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e12:	069b      	lsls	r3, r3, #26
 8002e14:	d506      	bpl.n	8002e24 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e16:	6802      	ldr	r2, [r0, #0]
 8002e18:	6893      	ldr	r3, [r2, #8]
 8002e1a:	4918      	ldr	r1, [pc, #96]	; (8002e7c <UART_AdvFeatureConfig+0xd0>)
 8002e1c:	400b      	ands	r3, r1
 8002e1e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002e20:	430b      	orrs	r3, r1
 8002e22:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e26:	065b      	lsls	r3, r3, #25
 8002e28:	d50b      	bpl.n	8002e42 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e2a:	6802      	ldr	r2, [r0, #0]
 8002e2c:	6853      	ldr	r3, [r2, #4]
 8002e2e:	4914      	ldr	r1, [pc, #80]	; (8002e80 <UART_AdvFeatureConfig+0xd4>)
 8002e30:	400b      	ands	r3, r1
 8002e32:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002e34:	430b      	orrs	r3, r1
 8002e36:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	035b      	lsls	r3, r3, #13
 8002e3c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d00a      	beq.n	8002e58 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e42:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e44:	061b      	lsls	r3, r3, #24
 8002e46:	d506      	bpl.n	8002e56 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e48:	6802      	ldr	r2, [r0, #0]
 8002e4a:	6853      	ldr	r3, [r2, #4]
 8002e4c:	490d      	ldr	r1, [pc, #52]	; (8002e84 <UART_AdvFeatureConfig+0xd8>)
 8002e4e:	400b      	ands	r3, r1
 8002e50:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002e52:	430b      	orrs	r3, r1
 8002e54:	6053      	str	r3, [r2, #4]
}
 8002e56:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e58:	6802      	ldr	r2, [r0, #0]
 8002e5a:	6853      	ldr	r3, [r2, #4]
 8002e5c:	490a      	ldr	r1, [pc, #40]	; (8002e88 <UART_AdvFeatureConfig+0xdc>)
 8002e5e:	400b      	ands	r3, r1
 8002e60:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002e62:	430b      	orrs	r3, r1
 8002e64:	6053      	str	r3, [r2, #4]
 8002e66:	e7ec      	b.n	8002e42 <UART_AdvFeatureConfig+0x96>
 8002e68:	fffdffff 	.word	0xfffdffff
 8002e6c:	fffeffff 	.word	0xfffeffff
 8002e70:	fffbffff 	.word	0xfffbffff
 8002e74:	ffff7fff 	.word	0xffff7fff
 8002e78:	ffffefff 	.word	0xffffefff
 8002e7c:	ffffdfff 	.word	0xffffdfff
 8002e80:	ffefffff 	.word	0xffefffff
 8002e84:	fff7ffff 	.word	0xfff7ffff
 8002e88:	ff9fffff 	.word	0xff9fffff

08002e8c <UART_WaitOnFlagUntilTimeout>:
{
 8002e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e8e:	46c6      	mov	lr, r8
 8002e90:	b500      	push	{lr}
 8002e92:	0005      	movs	r5, r0
 8002e94:	000f      	movs	r7, r1
 8002e96:	0016      	movs	r6, r2
 8002e98:	4698      	mov	r8, r3
 8002e9a:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e9c:	682b      	ldr	r3, [r5, #0]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	003a      	movs	r2, r7
 8002ea2:	439a      	bics	r2, r3
 8002ea4:	0013      	movs	r3, r2
 8002ea6:	425a      	negs	r2, r3
 8002ea8:	4153      	adcs	r3, r2
 8002eaa:	42b3      	cmp	r3, r6
 8002eac:	d11c      	bne.n	8002ee8 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8002eae:	1c63      	adds	r3, r4, #1
 8002eb0:	d0f4      	beq.n	8002e9c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eb2:	f7fe f9e3 	bl	800127c <HAL_GetTick>
 8002eb6:	4643      	mov	r3, r8
 8002eb8:	1ac0      	subs	r0, r0, r3
 8002eba:	4284      	cmp	r4, r0
 8002ebc:	d301      	bcc.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x36>
 8002ebe:	2c00      	cmp	r4, #0
 8002ec0:	d1ec      	bne.n	8002e9c <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ec2:	682a      	ldr	r2, [r5, #0]
 8002ec4:	6813      	ldr	r3, [r2, #0]
 8002ec6:	490a      	ldr	r1, [pc, #40]	; (8002ef0 <UART_WaitOnFlagUntilTimeout+0x64>)
 8002ec8:	400b      	ands	r3, r1
 8002eca:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ecc:	682a      	ldr	r2, [r5, #0]
 8002ece:	6893      	ldr	r3, [r2, #8]
 8002ed0:	31a3      	adds	r1, #163	; 0xa3
 8002ed2:	31ff      	adds	r1, #255	; 0xff
 8002ed4:	438b      	bics	r3, r1
 8002ed6:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002ed8:	2320      	movs	r3, #32
 8002eda:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002edc:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	3350      	adds	r3, #80	; 0x50
 8002ee2:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 8002ee4:	2003      	movs	r0, #3
 8002ee6:	e000      	b.n	8002eea <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 8002ee8:	2000      	movs	r0, #0
}
 8002eea:	bc04      	pop	{r2}
 8002eec:	4690      	mov	r8, r2
 8002eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ef0:	fffffe5f 	.word	0xfffffe5f

08002ef4 <UART_CheckIdleState>:
{
 8002ef4:	b530      	push	{r4, r5, lr}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002efa:	2300      	movs	r3, #0
 8002efc:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002efe:	f7fe f9bd 	bl	800127c <HAL_GetTick>
 8002f02:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	071b      	lsls	r3, r3, #28
 8002f0a:	d40c      	bmi.n	8002f26 <UART_CheckIdleState+0x32>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	075b      	lsls	r3, r3, #29
 8002f12:	d415      	bmi.n	8002f40 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8002f14:	2320      	movs	r3, #32
 8002f16:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002f18:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	3350      	adds	r3, #80	; 0x50
 8002f1e:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8002f20:	2000      	movs	r0, #0
}
 8002f22:	b003      	add	sp, #12
 8002f24:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f26:	4b0d      	ldr	r3, [pc, #52]	; (8002f5c <UART_CheckIdleState+0x68>)
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	2180      	movs	r1, #128	; 0x80
 8002f30:	0389      	lsls	r1, r1, #14
 8002f32:	0020      	movs	r0, r4
 8002f34:	f7ff ffaa 	bl	8002e8c <UART_WaitOnFlagUntilTimeout>
 8002f38:	2800      	cmp	r0, #0
 8002f3a:	d0e7      	beq.n	8002f0c <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8002f3c:	2003      	movs	r0, #3
 8002f3e:	e7f0      	b.n	8002f22 <UART_CheckIdleState+0x2e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f40:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <UART_CheckIdleState+0x68>)
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	002b      	movs	r3, r5
 8002f46:	2200      	movs	r2, #0
 8002f48:	2180      	movs	r1, #128	; 0x80
 8002f4a:	03c9      	lsls	r1, r1, #15
 8002f4c:	0020      	movs	r0, r4
 8002f4e:	f7ff ff9d 	bl	8002e8c <UART_WaitOnFlagUntilTimeout>
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d0de      	beq.n	8002f14 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 8002f56:	2003      	movs	r0, #3
 8002f58:	e7e3      	b.n	8002f22 <UART_CheckIdleState+0x2e>
 8002f5a:	46c0      	nop			; (mov r8, r8)
 8002f5c:	01ffffff 	.word	0x01ffffff

08002f60 <HAL_UART_Init>:
{
 8002f60:	b510      	push	{r4, lr}
 8002f62:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002f64:	d02e      	beq.n	8002fc4 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f66:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d021      	beq.n	8002fb0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002f6c:	2324      	movs	r3, #36	; 0x24
 8002f6e:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002f70:	6822      	ldr	r2, [r4, #0]
 8002f72:	6813      	ldr	r3, [r2, #0]
 8002f74:	2101      	movs	r1, #1
 8002f76:	438b      	bics	r3, r1
 8002f78:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f7a:	0020      	movs	r0, r4
 8002f7c:	f7ff fd50 	bl	8002a20 <UART_SetConfig>
 8002f80:	2801      	cmp	r0, #1
 8002f82:	d014      	beq.n	8002fae <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d118      	bne.n	8002fbc <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f8a:	6822      	ldr	r2, [r4, #0]
 8002f8c:	6853      	ldr	r3, [r2, #4]
 8002f8e:	490e      	ldr	r1, [pc, #56]	; (8002fc8 <HAL_UART_Init+0x68>)
 8002f90:	400b      	ands	r3, r1
 8002f92:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f94:	6822      	ldr	r2, [r4, #0]
 8002f96:	6893      	ldr	r3, [r2, #8]
 8002f98:	212a      	movs	r1, #42	; 0x2a
 8002f9a:	438b      	bics	r3, r1
 8002f9c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002f9e:	6822      	ldr	r2, [r4, #0]
 8002fa0:	6813      	ldr	r3, [r2, #0]
 8002fa2:	3929      	subs	r1, #41	; 0x29
 8002fa4:	430b      	orrs	r3, r1
 8002fa6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002fa8:	0020      	movs	r0, r4
 8002faa:	f7ff ffa3 	bl	8002ef4 <UART_CheckIdleState>
}
 8002fae:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	3370      	adds	r3, #112	; 0x70
 8002fb4:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8002fb6:	f000 fe1f 	bl	8003bf8 <HAL_UART_MspInit>
 8002fba:	e7d7      	b.n	8002f6c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002fbc:	0020      	movs	r0, r4
 8002fbe:	f7ff fef5 	bl	8002dac <UART_AdvFeatureConfig>
 8002fc2:	e7e2      	b.n	8002f8a <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8002fc4:	2001      	movs	r0, #1
 8002fc6:	e7f2      	b.n	8002fae <HAL_UART_Init+0x4e>
 8002fc8:	ffffb7ff 	.word	0xffffb7ff

08002fcc <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002fcc:	4770      	bx	lr
	...

08002fd0 <interupt_bluetooth_return>:
	  HAL_Delay(1000);
	  HAL_UART_Receive_IT(huart,&bluetooth_memory,1);
}
uint8_t* interupt_bluetooth_return(void){
	return &bluetooth_memory;
}
 8002fd0:	4800      	ldr	r0, [pc, #0]	; (8002fd4 <interupt_bluetooth_return+0x4>)
 8002fd2:	4770      	bx	lr
 8002fd4:	20000024 	.word	0x20000024

08002fd8 <HAL_GPIO_EXTI_Callback>:
#include "Ultrasound.h"
#include "motorcontrol.h"
#include "main.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002fd8:	b510      	push	{r4, lr}
 8002fda:	0004      	movs	r4, r0

	if (GPIO_Pin == Utrasound_sens1_Pin){
 8002fdc:	2380      	movs	r3, #128	; 0x80
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	4298      	cmp	r0, r3
 8002fe2:	d00c      	beq.n	8002ffe <HAL_GPIO_EXTI_Callback+0x26>
			dist1 = (dist1 + TIM_ultrasound->Instance->CNT)/2;
			//htim22.Instance->CNT = 0;
			logic1 =1;
		}
	}
	if (GPIO_Pin == Utrasound_sens2_Pin){
 8002fe4:	2c10      	cmp	r4, #16
 8002fe6:	d01f      	beq.n	8003028 <HAL_GPIO_EXTI_Callback+0x50>
				dist2 = (dist2 + TIM_ultrasound->Instance->CNT)/2;
				//htim22.Instance->CNT = 0;
				logic2 =1;
			}
		}
	if (GPIO_Pin == EncoderRigth1_Pin){
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	021b      	lsls	r3, r3, #8
 8002fec:	429c      	cmp	r4, r3
 8002fee:	d02f      	beq.n	8003050 <HAL_GPIO_EXTI_Callback+0x78>
		if (HAL_GPIO_ReadPin(EncoderRigth1_GPIO_Port, EncoderRigth1_Pin) == GPIO_PIN_SET){
			distance2++; //posun o dan hel
		}
	}
	if (GPIO_Pin == EncoderLeft1_Pin){
 8002ff0:	2380      	movs	r3, #128	; 0x80
 8002ff2:	01db      	lsls	r3, r3, #7
 8002ff4:	429c      	cmp	r4, r3
 8002ff6:	d036      	beq.n	8003066 <HAL_GPIO_EXTI_Callback+0x8e>
		if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
			distance1++; //posun o dan hel
		}
	}
	if (GPIO_Pin == Mikrofon1_Pin){
 8002ff8:	2c80      	cmp	r4, #128	; 0x80
 8002ffa:	d03f      	beq.n	800307c <HAL_GPIO_EXTI_Callback+0xa4>
			if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
				 //
			}
		}
}
 8002ffc:	bd10      	pop	{r4, pc}
		if (HAL_GPIO_ReadPin(Utrasound_sens1_GPIO_Port, Utrasound_sens1_Pin) == GPIO_PIN_RESET){
 8002ffe:	0019      	movs	r1, r3
 8003000:	20a0      	movs	r0, #160	; 0xa0
 8003002:	05c0      	lsls	r0, r0, #23
 8003004:	f7fe fb48 	bl	8001698 <HAL_GPIO_ReadPin>
 8003008:	2800      	cmp	r0, #0
 800300a:	d1eb      	bne.n	8002fe4 <HAL_GPIO_EXTI_Callback+0xc>
			dist1 = (dist1 + TIM_ultrasound->Instance->CNT)/2;
 800300c:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <HAL_GPIO_EXTI_Callback+0xb0>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	4a1d      	ldr	r2, [pc, #116]	; (800308c <HAL_GPIO_EXTI_Callback+0xb4>)
 8003016:	6811      	ldr	r1, [r2, #0]
 8003018:	468c      	mov	ip, r1
 800301a:	4463      	add	r3, ip
 800301c:	085b      	lsrs	r3, r3, #1
 800301e:	6013      	str	r3, [r2, #0]
			logic1 =1;
 8003020:	2201      	movs	r2, #1
 8003022:	4b1b      	ldr	r3, [pc, #108]	; (8003090 <HAL_GPIO_EXTI_Callback+0xb8>)
 8003024:	701a      	strb	r2, [r3, #0]
 8003026:	e7dd      	b.n	8002fe4 <HAL_GPIO_EXTI_Callback+0xc>
			if (HAL_GPIO_ReadPin(Utrasound_sens2_GPIO_Port, Utrasound_sens2_Pin) == GPIO_PIN_RESET){
 8003028:	2110      	movs	r1, #16
 800302a:	481a      	ldr	r0, [pc, #104]	; (8003094 <HAL_GPIO_EXTI_Callback+0xbc>)
 800302c:	f7fe fb34 	bl	8001698 <HAL_GPIO_ReadPin>
 8003030:	2800      	cmp	r0, #0
 8003032:	d1d9      	bne.n	8002fe8 <HAL_GPIO_EXTI_Callback+0x10>
				dist2 = (dist2 + TIM_ultrasound->Instance->CNT)/2;
 8003034:	4b14      	ldr	r3, [pc, #80]	; (8003088 <HAL_GPIO_EXTI_Callback+0xb0>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303c:	4a16      	ldr	r2, [pc, #88]	; (8003098 <HAL_GPIO_EXTI_Callback+0xc0>)
 800303e:	6811      	ldr	r1, [r2, #0]
 8003040:	468c      	mov	ip, r1
 8003042:	4463      	add	r3, ip
 8003044:	085b      	lsrs	r3, r3, #1
 8003046:	6013      	str	r3, [r2, #0]
				logic2 =1;
 8003048:	2201      	movs	r2, #1
 800304a:	4b14      	ldr	r3, [pc, #80]	; (800309c <HAL_GPIO_EXTI_Callback+0xc4>)
 800304c:	701a      	strb	r2, [r3, #0]
 800304e:	e7cb      	b.n	8002fe8 <HAL_GPIO_EXTI_Callback+0x10>
		if (HAL_GPIO_ReadPin(EncoderRigth1_GPIO_Port, EncoderRigth1_Pin) == GPIO_PIN_SET){
 8003050:	0019      	movs	r1, r3
 8003052:	4813      	ldr	r0, [pc, #76]	; (80030a0 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003054:	f7fe fb20 	bl	8001698 <HAL_GPIO_ReadPin>
 8003058:	2801      	cmp	r0, #1
 800305a:	d1c9      	bne.n	8002ff0 <HAL_GPIO_EXTI_Callback+0x18>
			distance2++; //posun o dan hel
 800305c:	4a11      	ldr	r2, [pc, #68]	; (80030a4 <HAL_GPIO_EXTI_Callback+0xcc>)
 800305e:	6813      	ldr	r3, [r2, #0]
 8003060:	3301      	adds	r3, #1
 8003062:	6013      	str	r3, [r2, #0]
 8003064:	e7c4      	b.n	8002ff0 <HAL_GPIO_EXTI_Callback+0x18>
		if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
 8003066:	0019      	movs	r1, r3
 8003068:	480d      	ldr	r0, [pc, #52]	; (80030a0 <HAL_GPIO_EXTI_Callback+0xc8>)
 800306a:	f7fe fb15 	bl	8001698 <HAL_GPIO_ReadPin>
 800306e:	2801      	cmp	r0, #1
 8003070:	d1c2      	bne.n	8002ff8 <HAL_GPIO_EXTI_Callback+0x20>
			distance1++; //posun o dan hel
 8003072:	4a0d      	ldr	r2, [pc, #52]	; (80030a8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003074:	6813      	ldr	r3, [r2, #0]
 8003076:	3301      	adds	r3, #1
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	e7bd      	b.n	8002ff8 <HAL_GPIO_EXTI_Callback+0x20>
			if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
 800307c:	2180      	movs	r1, #128	; 0x80
 800307e:	01c9      	lsls	r1, r1, #7
 8003080:	4807      	ldr	r0, [pc, #28]	; (80030a0 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003082:	f7fe fb09 	bl	8001698 <HAL_GPIO_ReadPin>
}
 8003086:	e7b9      	b.n	8002ffc <HAL_GPIO_EXTI_Callback+0x24>
 8003088:	2000004c 	.word	0x2000004c
 800308c:	20000094 	.word	0x20000094
 8003090:	20000032 	.word	0x20000032
 8003094:	50000800 	.word	0x50000800
 8003098:	2000008c 	.word	0x2000008c
 800309c:	20000098 	.word	0x20000098
 80030a0:	50000400 	.word	0x50000400
 80030a4:	20000088 	.word	0x20000088
 80030a8:	20000074 	.word	0x20000074

080030ac <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
  /* Prevent unused argument(s) compilation warning */
	if (htim->Instance == TIM22){
 80030ac:	6803      	ldr	r3, [r0, #0]
 80030ae:	4a12      	ldr	r2, [pc, #72]	; (80030f8 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d000      	beq.n	80030b6 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
		}
	}
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030b4:	4770      	bx	lr
		if (logic1!=1){
 80030b6:	4a11      	ldr	r2, [pc, #68]	; (80030fc <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80030b8:	7812      	ldrb	r2, [r2, #0]
 80030ba:	2a01      	cmp	r2, #1
 80030bc:	d013      	beq.n	80030e6 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
			dist1 = (100000 + htim->Instance->CNT)/2;
 80030be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c0:	4a0f      	ldr	r2, [pc, #60]	; (8003100 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80030c2:	4694      	mov	ip, r2
 80030c4:	4463      	add	r3, ip
 80030c6:	085b      	lsrs	r3, r3, #1
 80030c8:	4a0e      	ldr	r2, [pc, #56]	; (8003104 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 80030ca:	6013      	str	r3, [r2, #0]
		if (logic2!=1){
 80030cc:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d00c      	beq.n	80030ee <HAL_TIM_PWM_PulseFinishedCallback+0x42>
			dist2 = (100000 + htim->Instance->CNT)/2;
 80030d4:	6803      	ldr	r3, [r0, #0]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	4a09      	ldr	r2, [pc, #36]	; (8003100 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80030da:	4694      	mov	ip, r2
 80030dc:	4463      	add	r3, ip
 80030de:	085b      	lsrs	r3, r3, #1
 80030e0:	4a0a      	ldr	r2, [pc, #40]	; (800310c <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 80030e2:	6013      	str	r3, [r2, #0]
 80030e4:	e7e6      	b.n	80030b4 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
			logic1 =0;
 80030e6:	2200      	movs	r2, #0
 80030e8:	4b04      	ldr	r3, [pc, #16]	; (80030fc <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80030ea:	701a      	strb	r2, [r3, #0]
 80030ec:	e7ee      	b.n	80030cc <HAL_TIM_PWM_PulseFinishedCallback+0x20>
			logic2 =0;
 80030ee:	2200      	movs	r2, #0
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 80030f2:	701a      	strb	r2, [r3, #0]
}
 80030f4:	e7de      	b.n	80030b4 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	40011400 	.word	0x40011400
 80030fc:	20000032 	.word	0x20000032
 8003100:	000186a0 	.word	0x000186a0
 8003104:	20000094 	.word	0x20000094
 8003108:	20000098 	.word	0x20000098
 800310c:	2000008c 	.word	0x2000008c

08003110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003112:	46de      	mov	lr, fp
 8003114:	4647      	mov	r7, r8
 8003116:	b580      	push	{r7, lr}
 8003118:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311a:	2214      	movs	r2, #20
 800311c:	2100      	movs	r1, #0
 800311e:	a803      	add	r0, sp, #12
 8003120:	f000 feb6 	bl	8003e90 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003124:	4b36      	ldr	r3, [pc, #216]	; (8003200 <MX_GPIO_Init+0xf0>)
 8003126:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003128:	2204      	movs	r2, #4
 800312a:	4311      	orrs	r1, r2
 800312c:	62d9      	str	r1, [r3, #44]	; 0x2c
 800312e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003130:	400a      	ands	r2, r1
 8003132:	9200      	str	r2, [sp, #0]
 8003134:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003138:	2501      	movs	r5, #1
 800313a:	432a      	orrs	r2, r5
 800313c:	62da      	str	r2, [r3, #44]	; 0x2c
 800313e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003140:	402a      	ands	r2, r5
 8003142:	9201      	str	r2, [sp, #4]
 8003144:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003146:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003148:	2202      	movs	r2, #2
 800314a:	4311      	orrs	r1, r2
 800314c:	62d9      	str	r1, [r3, #44]	; 0x2c
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	401a      	ands	r2, r3
 8003152:	9202      	str	r2, [sp, #8]
 8003154:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(cerpadlo_interni_GPIO_Port, cerpadlo_interni_Pin, GPIO_PIN_RESET);
 8003156:	2780      	movs	r7, #128	; 0x80
 8003158:	007f      	lsls	r7, r7, #1
 800315a:	2200      	movs	r2, #0
 800315c:	0039      	movs	r1, r7
 800315e:	4829      	ldr	r0, [pc, #164]	; (8003204 <MX_GPIO_Init+0xf4>)
 8003160:	f7fe faa1 	bl	80016a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP4_Pin|STEP1_Pin|STEP3_Pin|STEP2_Pin, GPIO_PIN_RESET);
 8003164:	23f0      	movs	r3, #240	; 0xf0
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4698      	mov	r8, r3
 800316a:	2200      	movs	r2, #0
 800316c:	0019      	movs	r1, r3
 800316e:	4826      	ldr	r0, [pc, #152]	; (8003208 <MX_GPIO_Init+0xf8>)
 8003170:	f7fe fa99 	bl	80016a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Utrasound_sens2_Pin */
  GPIO_InitStruct.Pin = Utrasound_sens2_Pin;
 8003174:	2310      	movs	r3, #16
 8003176:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003178:	4e24      	ldr	r6, [pc, #144]	; (800320c <MX_GPIO_Init+0xfc>)
 800317a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317c:	2400      	movs	r4, #0
 800317e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Utrasound_sens2_GPIO_Port, &GPIO_InitStruct);
 8003180:	a903      	add	r1, sp, #12
 8003182:	4820      	ldr	r0, [pc, #128]	; (8003204 <MX_GPIO_Init+0xf4>)
 8003184:	f7fe f9b6 	bl	80014f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mikrofon3_Pin PB12 EncoderRigth2_Pin EncoderLeft1_Pin 
                           EncoderRigth1_Pin */
  GPIO_InitStruct.Pin = Mikrofon3_Pin|GPIO_PIN_12|EncoderRigth2_Pin|EncoderLeft1_Pin 
 8003188:	23f8      	movs	r3, #248	; 0xf8
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	9303      	str	r3, [sp, #12]
                          |EncoderRigth1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800318e:	4b20      	ldr	r3, [pc, #128]	; (8003210 <MX_GPIO_Init+0x100>)
 8003190:	469b      	mov	fp, r3
 8003192:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003194:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003196:	a903      	add	r1, sp, #12
 8003198:	481b      	ldr	r0, [pc, #108]	; (8003208 <MX_GPIO_Init+0xf8>)
 800319a:	f7fe f9ab 	bl	80014f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mikrofon1_Pin Mikrofon2_Pin */
  GPIO_InitStruct.Pin = Mikrofon1_Pin|Mikrofon2_Pin;
 800319e:	23a0      	movs	r3, #160	; 0xa0
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031a4:	465b      	mov	r3, fp
 80031a6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031aa:	a903      	add	r1, sp, #12
 80031ac:	4815      	ldr	r0, [pc, #84]	; (8003204 <MX_GPIO_Init+0xf4>)
 80031ae:	f7fe f9a1 	bl	80014f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : cerpadlo_interni_Pin */
  GPIO_InitStruct.Pin = cerpadlo_interni_Pin;
 80031b2:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b6:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b8:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(cerpadlo_interni_GPIO_Port, &GPIO_InitStruct);
 80031ba:	a903      	add	r1, sp, #12
 80031bc:	4811      	ldr	r0, [pc, #68]	; (8003204 <MX_GPIO_Init+0xf4>)
 80031be:	f7fe f999 	bl	80014f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Utrasound_sens1_Pin */
  GPIO_InitStruct.Pin = Utrasound_sens1_Pin;
 80031c2:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80031c4:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Utrasound_sens1_GPIO_Port, &GPIO_InitStruct);
 80031c8:	a903      	add	r1, sp, #12
 80031ca:	20a0      	movs	r0, #160	; 0xa0
 80031cc:	05c0      	lsls	r0, r0, #23
 80031ce:	f7fe f991 	bl	80014f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP4_Pin STEP1_Pin STEP3_Pin STEP2_Pin */
  GPIO_InitStruct.Pin = STEP4_Pin|STEP1_Pin|STEP3_Pin|STEP2_Pin;
 80031d2:	4643      	mov	r3, r8
 80031d4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d6:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031da:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031dc:	a903      	add	r1, sp, #12
 80031de:	480a      	ldr	r0, [pc, #40]	; (8003208 <MX_GPIO_Init+0xf8>)
 80031e0:	f7fe f988 	bl	80014f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80031e4:	2200      	movs	r2, #0
 80031e6:	2100      	movs	r1, #0
 80031e8:	2007      	movs	r0, #7
 80031ea:	f7fe f85b 	bl	80012a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80031ee:	2007      	movs	r0, #7
 80031f0:	f7fe f88a 	bl	8001308 <HAL_NVIC_EnableIRQ>

}
 80031f4:	b009      	add	sp, #36	; 0x24
 80031f6:	bc0c      	pop	{r2, r3}
 80031f8:	4690      	mov	r8, r2
 80031fa:	469b      	mov	fp, r3
 80031fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	40021000 	.word	0x40021000
 8003204:	50000800 	.word	0x50000800
 8003208:	50000400 	.word	0x50000400
 800320c:	10310000 	.word	0x10310000
 8003210:	10110000 	.word	0x10110000

08003214 <MX_DMA_Init>:
{
 8003214:	b500      	push	{lr}
 8003216:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003218:	4a09      	ldr	r2, [pc, #36]	; (8003240 <MX_DMA_Init+0x2c>)
 800321a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800321c:	2301      	movs	r3, #1
 800321e:	4319      	orrs	r1, r3
 8003220:	6311      	str	r1, [r2, #48]	; 0x30
 8003222:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003224:	4013      	ands	r3, r2
 8003226:	9301      	str	r3, [sp, #4]
 8003228:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800322a:	2200      	movs	r2, #0
 800322c:	2100      	movs	r1, #0
 800322e:	200a      	movs	r0, #10
 8003230:	f7fe f838 	bl	80012a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003234:	200a      	movs	r0, #10
 8003236:	f7fe f867 	bl	8001308 <HAL_NVIC_EnableIRQ>
}
 800323a:	b003      	add	sp, #12
 800323c:	bd00      	pop	{pc}
 800323e:	46c0      	nop			; (mov r8, r8)
 8003240:	40021000 	.word	0x40021000

08003244 <MX_TIM6_Init>:
{
 8003244:	b530      	push	{r4, r5, lr}
 8003246:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003248:	2208      	movs	r2, #8
 800324a:	2100      	movs	r1, #0
 800324c:	4668      	mov	r0, sp
 800324e:	f000 fe1f 	bl	8003e90 <memset>
  htim6.Instance = TIM6;
 8003252:	4c0b      	ldr	r4, [pc, #44]	; (8003280 <MX_TIM6_Init+0x3c>)
 8003254:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <MX_TIM6_Init+0x40>)
 8003256:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 320;
 8003258:	23a0      	movs	r3, #160	; 0xa0
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	6063      	str	r3, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800325e:	2500      	movs	r5, #0
 8003260:	60a5      	str	r5, [r4, #8]
  htim6.Init.Period = 65000;
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <MX_TIM6_Init+0x44>)
 8003264:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003266:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003268:	0020      	movs	r0, r4
 800326a:	f7ff f82a 	bl	80022c2 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800326e:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003270:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003272:	4669      	mov	r1, sp
 8003274:	0020      	movs	r0, r4
 8003276:	f7ff f9e8 	bl	800264a <HAL_TIMEx_MasterConfigSynchronization>
}
 800327a:	b003      	add	sp, #12
 800327c:	bd30      	pop	{r4, r5, pc}
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	20000244 	.word	0x20000244
 8003284:	40001000 	.word	0x40001000
 8003288:	0000fde8 	.word	0x0000fde8

0800328c <MX_TIM2_Init>:
{
 800328c:	b530      	push	{r4, r5, lr}
 800328e:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003290:	2210      	movs	r2, #16
 8003292:	2100      	movs	r1, #0
 8003294:	a802      	add	r0, sp, #8
 8003296:	f000 fdfb 	bl	8003e90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800329a:	2208      	movs	r2, #8
 800329c:	2100      	movs	r1, #0
 800329e:	4668      	mov	r0, sp
 80032a0:	f000 fdf6 	bl	8003e90 <memset>
  htim2.Instance = TIM2;
 80032a4:	4c0d      	ldr	r4, [pc, #52]	; (80032dc <MX_TIM2_Init+0x50>)
 80032a6:	2380      	movs	r3, #128	; 0x80
 80032a8:	05db      	lsls	r3, r3, #23
 80032aa:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 0;
 80032ac:	2500      	movs	r5, #0
 80032ae:	6065      	str	r5, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032b0:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 0;
 80032b2:	60e5      	str	r5, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032b4:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b6:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032b8:	0020      	movs	r0, r4
 80032ba:	f7ff f802 	bl	80022c2 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032be:	2380      	movs	r3, #128	; 0x80
 80032c0:	015b      	lsls	r3, r3, #5
 80032c2:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032c4:	a902      	add	r1, sp, #8
 80032c6:	0020      	movs	r0, r4
 80032c8:	f7ff f8b8 	bl	800243c <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032cc:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032ce:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032d0:	4669      	mov	r1, sp
 80032d2:	0020      	movs	r0, r4
 80032d4:	f7ff f9b9 	bl	800264a <HAL_TIMEx_MasterConfigSynchronization>
}
 80032d8:	b007      	add	sp, #28
 80032da:	bd30      	pop	{r4, r5, pc}
 80032dc:	20000280 	.word	0x20000280

080032e0 <MX_TIM3_Init>:
{
 80032e0:	b530      	push	{r4, r5, lr}
 80032e2:	b08b      	sub	sp, #44	; 0x2c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032e4:	2210      	movs	r2, #16
 80032e6:	2100      	movs	r1, #0
 80032e8:	a806      	add	r0, sp, #24
 80032ea:	f000 fdd1 	bl	8003e90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032ee:	2208      	movs	r2, #8
 80032f0:	2100      	movs	r1, #0
 80032f2:	a804      	add	r0, sp, #16
 80032f4:	f000 fdcc 	bl	8003e90 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032f8:	2210      	movs	r2, #16
 80032fa:	2100      	movs	r1, #0
 80032fc:	4668      	mov	r0, sp
 80032fe:	f000 fdc7 	bl	8003e90 <memset>
  htim3.Instance = TIM3;
 8003302:	4c21      	ldr	r4, [pc, #132]	; (8003388 <MX_TIM3_Init+0xa8>)
 8003304:	4b21      	ldr	r3, [pc, #132]	; (800338c <MX_TIM3_Init+0xac>)
 8003306:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 320;
 8003308:	23a0      	movs	r3, #160	; 0xa0
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800330e:	2500      	movs	r5, #0
 8003310:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 1000;
 8003312:	23fa      	movs	r3, #250	; 0xfa
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003318:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800331a:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800331c:	0020      	movs	r0, r4
 800331e:	f7fe ffd0 	bl	80022c2 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003322:	2380      	movs	r3, #128	; 0x80
 8003324:	015b      	lsls	r3, r3, #5
 8003326:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003328:	a906      	add	r1, sp, #24
 800332a:	0020      	movs	r0, r4
 800332c:	f7ff f886 	bl	800243c <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003330:	0020      	movs	r0, r4
 8003332:	f7fe ffe1 	bl	80022f8 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003336:	9504      	str	r5, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003338:	9505      	str	r5, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800333a:	a904      	add	r1, sp, #16
 800333c:	0020      	movs	r0, r4
 800333e:	f7ff f984 	bl	800264a <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003342:	2360      	movs	r3, #96	; 0x60
 8003344:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8003346:	9501      	str	r5, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003348:	9502      	str	r5, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800334a:	9503      	str	r5, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800334c:	2200      	movs	r2, #0
 800334e:	4669      	mov	r1, sp
 8003350:	0020      	movs	r0, r4
 8003352:	f7fe fffd 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8003356:	2104      	movs	r1, #4
 8003358:	0020      	movs	r0, r4
 800335a:	f7ff f9a1 	bl	80026a0 <HAL_TIMEx_RemapConfig>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800335e:	2204      	movs	r2, #4
 8003360:	4669      	mov	r1, sp
 8003362:	0020      	movs	r0, r4
 8003364:	f7fe fff4 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003368:	2208      	movs	r2, #8
 800336a:	4669      	mov	r1, sp
 800336c:	0020      	movs	r0, r4
 800336e:	f7fe ffef 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003372:	220c      	movs	r2, #12
 8003374:	4669      	mov	r1, sp
 8003376:	0020      	movs	r0, r4
 8003378:	f7fe ffea 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 800337c:	0020      	movs	r0, r4
 800337e:	f000 fbe7 	bl	8003b50 <HAL_TIM_MspPostInit>
}
 8003382:	b00b      	add	sp, #44	; 0x2c
 8003384:	bd30      	pop	{r4, r5, pc}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	200000bc 	.word	0x200000bc
 800338c:	40000400 	.word	0x40000400

08003390 <MX_TIM22_Init>:
{
 8003390:	b530      	push	{r4, r5, lr}
 8003392:	b08b      	sub	sp, #44	; 0x2c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003394:	2210      	movs	r2, #16
 8003396:	2100      	movs	r1, #0
 8003398:	a806      	add	r0, sp, #24
 800339a:	f000 fd79 	bl	8003e90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800339e:	2208      	movs	r2, #8
 80033a0:	2100      	movs	r1, #0
 80033a2:	a804      	add	r0, sp, #16
 80033a4:	f000 fd74 	bl	8003e90 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033a8:	2210      	movs	r2, #16
 80033aa:	2100      	movs	r1, #0
 80033ac:	4668      	mov	r0, sp
 80033ae:	f000 fd6f 	bl	8003e90 <memset>
  htim22.Instance = TIM22;
 80033b2:	4c19      	ldr	r4, [pc, #100]	; (8003418 <MX_TIM22_Init+0x88>)
 80033b4:	4b19      	ldr	r3, [pc, #100]	; (800341c <MX_TIM22_Init+0x8c>)
 80033b6:	6023      	str	r3, [r4, #0]
  htim22.Init.Prescaler = 32;
 80033b8:	2320      	movs	r3, #32
 80033ba:	6063      	str	r3, [r4, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033bc:	2500      	movs	r5, #0
 80033be:	60a5      	str	r5, [r4, #8]
  htim22.Init.Period = 65000;
 80033c0:	4b17      	ldr	r3, [pc, #92]	; (8003420 <MX_TIM22_Init+0x90>)
 80033c2:	60e3      	str	r3, [r4, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033c4:	6125      	str	r5, [r4, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033c6:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 80033c8:	0020      	movs	r0, r4
 80033ca:	f7fe ff7a 	bl	80022c2 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033ce:	2380      	movs	r3, #128	; 0x80
 80033d0:	015b      	lsls	r3, r3, #5
 80033d2:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 80033d4:	a906      	add	r1, sp, #24
 80033d6:	0020      	movs	r0, r4
 80033d8:	f7ff f830 	bl	800243c <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 80033dc:	0020      	movs	r0, r4
 80033de:	f7fe ff8b 	bl	80022f8 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033e2:	9504      	str	r5, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033e4:	9505      	str	r5, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80033e6:	a904      	add	r1, sp, #16
 80033e8:	0020      	movs	r0, r4
 80033ea:	f7ff f92e 	bl	800264a <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ee:	2360      	movs	r3, #96	; 0x60
 80033f0:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 15;
 80033f2:	3b51      	subs	r3, #81	; 0x51
 80033f4:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033f6:	9502      	str	r5, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033f8:	9503      	str	r5, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033fa:	2200      	movs	r2, #0
 80033fc:	4669      	mov	r1, sp
 80033fe:	0020      	movs	r0, r4
 8003400:	f7fe ffa6 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIMEx_RemapConfig(&htim22, TIM3_TI1_GPIO) != HAL_OK)
 8003404:	2104      	movs	r1, #4
 8003406:	0020      	movs	r0, r4
 8003408:	f7ff f94a 	bl	80026a0 <HAL_TIMEx_RemapConfig>
  HAL_TIM_MspPostInit(&htim22);
 800340c:	0020      	movs	r0, r4
 800340e:	f000 fb9f 	bl	8003b50 <HAL_TIM_MspPostInit>
}
 8003412:	b00b      	add	sp, #44	; 0x2c
 8003414:	bd30      	pop	{r4, r5, pc}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	20000188 	.word	0x20000188
 800341c:	40011400 	.word	0x40011400
 8003420:	0000fde8 	.word	0x0000fde8

08003424 <MX_USART1_UART_Init>:
{
 8003424:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8003426:	4809      	ldr	r0, [pc, #36]	; (800344c <MX_USART1_UART_Init+0x28>)
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <MX_USART1_UART_Init+0x2c>)
 800342a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 800342c:	2396      	movs	r3, #150	; 0x96
 800342e:	019b      	lsls	r3, r3, #6
 8003430:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003432:	2300      	movs	r3, #0
 8003434:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003436:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003438:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800343a:	220c      	movs	r2, #12
 800343c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800343e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003440:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003442:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003444:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003446:	f7ff fd8b 	bl	8002f60 <HAL_UART_Init>
}
 800344a:	bd10      	pop	{r4, pc}
 800344c:	200001c4 	.word	0x200001c4
 8003450:	40013800 	.word	0x40013800

08003454 <SystemClock_Config>:
{
 8003454:	b530      	push	{r4, r5, lr}
 8003456:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003458:	2238      	movs	r2, #56	; 0x38
 800345a:	2100      	movs	r1, #0
 800345c:	a810      	add	r0, sp, #64	; 0x40
 800345e:	f000 fd17 	bl	8003e90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003462:	2214      	movs	r2, #20
 8003464:	2100      	movs	r1, #0
 8003466:	a80b      	add	r0, sp, #44	; 0x2c
 8003468:	f000 fd12 	bl	8003e90 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800346c:	2228      	movs	r2, #40	; 0x28
 800346e:	2100      	movs	r1, #0
 8003470:	a801      	add	r0, sp, #4
 8003472:	f000 fd0d 	bl	8003e90 <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003476:	4916      	ldr	r1, [pc, #88]	; (80034d0 <SystemClock_Config+0x7c>)
 8003478:	680b      	ldr	r3, [r1, #0]
 800347a:	4a16      	ldr	r2, [pc, #88]	; (80034d4 <SystemClock_Config+0x80>)
 800347c:	401a      	ands	r2, r3
 800347e:	2380      	movs	r3, #128	; 0x80
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	4313      	orrs	r3, r2
 8003484:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003486:	2302      	movs	r3, #2
 8003488:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800348a:	2501      	movs	r5, #1
 800348c:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800348e:	2210      	movs	r2, #16
 8003490:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003492:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003494:	2400      	movs	r4, #0
 8003496:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8003498:	2380      	movs	r3, #128	; 0x80
 800349a:	02db      	lsls	r3, r3, #11
 800349c:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800349e:	2380      	movs	r3, #128	; 0x80
 80034a0:	03db      	lsls	r3, r3, #15
 80034a2:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034a4:	a810      	add	r0, sp, #64	; 0x40
 80034a6:	f7fe f95d 	bl	8001764 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034aa:	230f      	movs	r3, #15
 80034ac:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ae:	3b0c      	subs	r3, #12
 80034b0:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034b2:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034b4:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034b6:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034b8:	2101      	movs	r1, #1
 80034ba:	a80b      	add	r0, sp, #44	; 0x2c
 80034bc:	f7fe fc14 	bl	8001ce8 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80034c0:	9501      	str	r5, [sp, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80034c2:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034c4:	a801      	add	r0, sp, #4
 80034c6:	f7fe fd09 	bl	8001edc <HAL_RCCEx_PeriphCLKConfig>
}
 80034ca:	b01f      	add	sp, #124	; 0x7c
 80034cc:	bd30      	pop	{r4, r5, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	40007000 	.word	0x40007000
 80034d4:	ffffe7ff 	.word	0xffffe7ff

080034d8 <main>:
{
 80034d8:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 80034da:	f7fd feb3 	bl	8001244 <HAL_Init>
  SystemClock_Config();
 80034de:	f7ff ffb9 	bl	8003454 <SystemClock_Config>
  MX_GPIO_Init();
 80034e2:	f7ff fe15 	bl	8003110 <MX_GPIO_Init>
  MX_DMA_Init();
 80034e6:	f7ff fe95 	bl	8003214 <MX_DMA_Init>
  MX_TIM3_Init();
 80034ea:	f7ff fef9 	bl	80032e0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80034ee:	f7ff ff99 	bl	8003424 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80034f2:	f7ff fea7 	bl	8003244 <MX_TIM6_Init>
  MX_TIM22_Init();
 80034f6:	f7ff ff4b 	bl	8003390 <MX_TIM22_Init>
  MX_TIM2_Init();
 80034fa:	f7ff fec7 	bl	800328c <MX_TIM2_Init>
  start_motor_control(&htim3);
 80034fe:	480f      	ldr	r0, [pc, #60]	; (800353c <main+0x64>)
 8003500:	f000 f820 	bl	8003544 <start_motor_control>
  init_PID();
 8003504:	f000 f950 	bl	80037a8 <init_PID>
  init_PID_ultrazvuk();
 8003508:	f000 f97c 	bl	8003804 <init_PID_ultrazvuk>
  start_encoder();
 800350c:	f000 f9ae 	bl	800386c <start_encoder>
	  Travel_rovne(&htim3,1,1000);
 8003510:	4d0a      	ldr	r5, [pc, #40]	; (800353c <main+0x64>)
 8003512:	22fa      	movs	r2, #250	; 0xfa
 8003514:	0092      	lsls	r2, r2, #2
 8003516:	2101      	movs	r1, #1
 8003518:	0028      	movs	r0, r5
 800351a:	f000 f9cd 	bl	80038b8 <Travel_rovne>
	  HAL_Delay(500);
 800351e:	24fa      	movs	r4, #250	; 0xfa
 8003520:	0064      	lsls	r4, r4, #1
 8003522:	0020      	movs	r0, r4
 8003524:	f7fd feb0 	bl	8001288 <HAL_Delay>
	  Travel_turn(&htim3,90,400);
 8003528:	22c8      	movs	r2, #200	; 0xc8
 800352a:	0052      	lsls	r2, r2, #1
 800352c:	215a      	movs	r1, #90	; 0x5a
 800352e:	0028      	movs	r0, r5
 8003530:	f000 fa3a 	bl	80039a8 <Travel_turn>
	  HAL_Delay(500);
 8003534:	0020      	movs	r0, r4
 8003536:	f7fd fea7 	bl	8001288 <HAL_Delay>
 800353a:	e7e9      	b.n	8003510 <main+0x38>
 800353c:	200000bc 	.word	0x200000bc

08003540 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003540:	4770      	bx	lr
	...

08003544 <start_motor_control>:
			timer2= HAL_GetTick()+10; //frequency of PID regulator cca 10ms;
		}

}

void start_motor_control(TIM_HandleTypeDef *htim){
 8003544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003546:	b083      	sub	sp, #12
	speed1 = 0;
 8003548:	4c15      	ldr	r4, [pc, #84]	; (80035a0 <start_motor_control+0x5c>)
 800354a:	2300      	movs	r3, #0
 800354c:	8023      	strh	r3, [r4, #0]
	speed2 = 0;
 800354e:	4f15      	ldr	r7, [pc, #84]	; (80035a4 <start_motor_control+0x60>)
 8003550:	803b      	strh	r3, [r7, #0]
	speed3 = 0;
 8003552:	4e15      	ldr	r6, [pc, #84]	; (80035a8 <start_motor_control+0x64>)
 8003554:	8033      	strh	r3, [r6, #0]
	speed4 = 0;
 8003556:	4d15      	ldr	r5, [pc, #84]	; (80035ac <start_motor_control+0x68>)
 8003558:	802b      	strh	r3, [r5, #0]
	HAL_TIM_PWM_Init(htim);
 800355a:	9001      	str	r0, [sp, #4]
 800355c:	f7fe fecc 	bl	80022f8 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_1);
 8003560:	2100      	movs	r1, #0
 8003562:	9801      	ldr	r0, [sp, #4]
 8003564:	f7fe fee2 	bl	800232c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_2);
 8003568:	2104      	movs	r1, #4
 800356a:	9801      	ldr	r0, [sp, #4]
 800356c:	f7fe fede 	bl	800232c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_3);
 8003570:	2108      	movs	r1, #8
 8003572:	9801      	ldr	r0, [sp, #4]
 8003574:	f7fe feda 	bl	800232c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_4);
 8003578:	210c      	movs	r1, #12
 800357a:	9801      	ldr	r0, [sp, #4]
 800357c:	f7fe fed6 	bl	800232c <HAL_TIM_PWM_Start>
	TIM3->CCR1 = speed1;
 8003580:	2300      	movs	r3, #0
 8003582:	5ee2      	ldrsh	r2, [r4, r3]
 8003584:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <start_motor_control+0x6c>)
 8003586:	635a      	str	r2, [r3, #52]	; 0x34
    TIM3->CCR2 = speed2;
 8003588:	2100      	movs	r1, #0
 800358a:	5e7a      	ldrsh	r2, [r7, r1]
 800358c:	639a      	str	r2, [r3, #56]	; 0x38
    TIM3->CCR3 = speed3;
 800358e:	2100      	movs	r1, #0
 8003590:	5e72      	ldrsh	r2, [r6, r1]
 8003592:	63da      	str	r2, [r3, #60]	; 0x3c
    TIM3->CCR4 = speed4;
 8003594:	2100      	movs	r1, #0
 8003596:	5e6a      	ldrsh	r2, [r5, r1]
 8003598:	641a      	str	r2, [r3, #64]	; 0x40
}
 800359a:	b003      	add	sp, #12
 800359c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	200000b0 	.word	0x200000b0
 80035a4:	20000044 	.word	0x20000044
 80035a8:	20000078 	.word	0x20000078
 80035ac:	20000030 	.word	0x20000030
 80035b0:	40000400 	.word	0x40000400

080035b4 <set_motor_speed>:
	set_speed_rigth = speedrigth;
	set_speed_left = speedleft;
	set_motor_speed(htim,set_speed_rigth,set_speed_left);
}

int set_motor_speed(TIM_HandleTypeDef *htim,int speedrigth,int speedleft){
 80035b4:	b510      	push	{r4, lr}
	if (speedrigth == 0){
 80035b6:	2900      	cmp	r1, #0
 80035b8:	d104      	bne.n	80035c4 <set_motor_speed+0x10>
		speed1 = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	4821      	ldr	r0, [pc, #132]	; (8003644 <set_motor_speed+0x90>)
 80035be:	8003      	strh	r3, [r0, #0]
		speed2 = 0;
 80035c0:	4821      	ldr	r0, [pc, #132]	; (8003648 <set_motor_speed+0x94>)
 80035c2:	8003      	strh	r3, [r0, #0]
	}
	if (speedleft ==0){
 80035c4:	2a00      	cmp	r2, #0
 80035c6:	d104      	bne.n	80035d2 <set_motor_speed+0x1e>
		speed3 = 0;
 80035c8:	2300      	movs	r3, #0
 80035ca:	4820      	ldr	r0, [pc, #128]	; (800364c <set_motor_speed+0x98>)
 80035cc:	8003      	strh	r3, [r0, #0]
		speed4 = 0;
 80035ce:	4820      	ldr	r0, [pc, #128]	; (8003650 <set_motor_speed+0x9c>)
 80035d0:	8003      	strh	r3, [r0, #0]
	}
	if(speedrigth >0){
 80035d2:	2900      	cmp	r1, #0
 80035d4:	dd04      	ble.n	80035e0 <set_motor_speed+0x2c>
		speed1 = speedrigth;
 80035d6:	4b1b      	ldr	r3, [pc, #108]	; (8003644 <set_motor_speed+0x90>)
 80035d8:	8019      	strh	r1, [r3, #0]
	    speed2 = 0;
 80035da:	2000      	movs	r0, #0
 80035dc:	4b1a      	ldr	r3, [pc, #104]	; (8003648 <set_motor_speed+0x94>)
 80035de:	8018      	strh	r0, [r3, #0]
	}
	if (speedleft >0){
 80035e0:	2a00      	cmp	r2, #0
 80035e2:	dd04      	ble.n	80035ee <set_motor_speed+0x3a>
	    speed3 = speedleft;
 80035e4:	4b19      	ldr	r3, [pc, #100]	; (800364c <set_motor_speed+0x98>)
 80035e6:	801a      	strh	r2, [r3, #0]
		speed4 = 0;
 80035e8:	2000      	movs	r0, #0
 80035ea:	4b19      	ldr	r3, [pc, #100]	; (8003650 <set_motor_speed+0x9c>)
 80035ec:	8018      	strh	r0, [r3, #0]
	}
	if (speedrigth <0){
 80035ee:	2900      	cmp	r1, #0
 80035f0:	db19      	blt.n	8003626 <set_motor_speed+0x72>
		speed1 = 0;
	    speed2 = (-speedrigth);
	}
	if (speedleft<0){
 80035f2:	2a00      	cmp	r2, #0
 80035f4:	db1e      	blt.n	8003634 <set_motor_speed+0x80>
	    speed3 = 0;
	    speed4 = (-speedleft);
	}
	TIM3->CCR1 = speed2;
 80035f6:	4b14      	ldr	r3, [pc, #80]	; (8003648 <set_motor_speed+0x94>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	5e9a      	ldrsh	r2, [r3, r2]
 80035fc:	4b15      	ldr	r3, [pc, #84]	; (8003654 <set_motor_speed+0xa0>)
 80035fe:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = speed1;
 8003600:	4a10      	ldr	r2, [pc, #64]	; (8003644 <set_motor_speed+0x90>)
 8003602:	2100      	movs	r1, #0
 8003604:	5e52      	ldrsh	r2, [r2, r1]
 8003606:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = speed4;
 8003608:	4a11      	ldr	r2, [pc, #68]	; (8003650 <set_motor_speed+0x9c>)
 800360a:	2100      	movs	r1, #0
 800360c:	5e52      	ldrsh	r2, [r2, r1]
 800360e:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = speed3;
 8003610:	4a0e      	ldr	r2, [pc, #56]	; (800364c <set_motor_speed+0x98>)
 8003612:	2100      	movs	r1, #0
 8003614:	5e52      	ldrsh	r2, [r2, r1]
 8003616:	641a      	str	r2, [r3, #64]	; 0x40
	timer= HAL_GetTick()+10; //gives time for engines to start working
 8003618:	f7fd fe30 	bl	800127c <HAL_GetTick>
 800361c:	300a      	adds	r0, #10
 800361e:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <set_motor_speed+0xa4>)
 8003620:	6018      	str	r0, [r3, #0]
	return 1; //set
}
 8003622:	2001      	movs	r0, #1
 8003624:	bd10      	pop	{r4, pc}
		speed1 = 0;
 8003626:	2000      	movs	r0, #0
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <set_motor_speed+0x90>)
 800362a:	8018      	strh	r0, [r3, #0]
	    speed2 = (-speedrigth);
 800362c:	4249      	negs	r1, r1
 800362e:	4b06      	ldr	r3, [pc, #24]	; (8003648 <set_motor_speed+0x94>)
 8003630:	8019      	strh	r1, [r3, #0]
 8003632:	e7de      	b.n	80035f2 <set_motor_speed+0x3e>
	    speed3 = 0;
 8003634:	2100      	movs	r1, #0
 8003636:	4b05      	ldr	r3, [pc, #20]	; (800364c <set_motor_speed+0x98>)
 8003638:	8019      	strh	r1, [r3, #0]
	    speed4 = (-speedleft);
 800363a:	4252      	negs	r2, r2
 800363c:	4b04      	ldr	r3, [pc, #16]	; (8003650 <set_motor_speed+0x9c>)
 800363e:	801a      	strh	r2, [r3, #0]
 8003640:	e7d9      	b.n	80035f6 <set_motor_speed+0x42>
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	200000b0 	.word	0x200000b0
 8003648:	20000044 	.word	0x20000044
 800364c:	20000078 	.word	0x20000078
 8003650:	20000030 	.word	0x20000030
 8003654:	40000400 	.word	0x40000400
 8003658:	20000048 	.word	0x20000048

0800365c <set_speed>:
void set_speed(TIM_HandleTypeDef *htim,int speedrigth,int speedleft){
 800365c:	b510      	push	{r4, lr}
	set_speed_rigth = speedrigth;
 800365e:	4b03      	ldr	r3, [pc, #12]	; (800366c <set_speed+0x10>)
 8003660:	6019      	str	r1, [r3, #0]
	set_speed_left = speedleft;
 8003662:	4b03      	ldr	r3, [pc, #12]	; (8003670 <set_speed+0x14>)
 8003664:	601a      	str	r2, [r3, #0]
	set_motor_speed(htim,set_speed_rigth,set_speed_left);
 8003666:	f7ff ffa5 	bl	80035b4 <set_motor_speed>
}
 800366a:	bd10      	pop	{r4, pc}
 800366c:	20000068 	.word	0x20000068
 8003670:	20000084 	.word	0x20000084

08003674 <saturation>:
		}
	}
}

int saturation(int variable){
	if (variable>1000){
 8003674:	23fa      	movs	r3, #250	; 0xfa
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	4298      	cmp	r0, r3
 800367a:	dd00      	ble.n	800367e <saturation+0xa>
		variable=1000;
 800367c:	0018      	movs	r0, r3
    }
	if (variable<0 || variable>90000){
 800367e:	4b02      	ldr	r3, [pc, #8]	; (8003688 <saturation+0x14>)
 8003680:	4298      	cmp	r0, r3
 8003682:	d900      	bls.n	8003686 <saturation+0x12>
		variable=0;
 8003684:	2000      	movs	r0, #0
	}
	return variable;
}
 8003686:	4770      	bx	lr
 8003688:	00015f90 	.word	0x00015f90

0800368c <PID_regularor>:
void PID_regularor(TIM_HandleTypeDef *htim){
 800368c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800368e:	b083      	sub	sp, #12
 8003690:	9000      	str	r0, [sp, #0]
	if (timer<HAL_GetTick()){
 8003692:	f7fd fdf3 	bl	800127c <HAL_GetTick>
 8003696:	4b34      	ldr	r3, [pc, #208]	; (8003768 <PID_regularor+0xdc>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4298      	cmp	r0, r3
 800369c:	d801      	bhi.n	80036a2 <PID_regularor+0x16>
}
 800369e:	b003      	add	sp, #12
 80036a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		error = (distance1-distance2);
 80036a2:	4b32      	ldr	r3, [pc, #200]	; (800376c <PID_regularor+0xe0>)
 80036a4:	6818      	ldr	r0, [r3, #0]
 80036a6:	4b32      	ldr	r3, [pc, #200]	; (8003770 <PID_regularor+0xe4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	1ac0      	subs	r0, r0, r3
 80036ac:	f7fd fd38 	bl	8001120 <__aeabi_i2f>
 80036b0:	1c04      	adds	r4, r0, #0
 80036b2:	4b30      	ldr	r3, [pc, #192]	; (8003774 <PID_regularor+0xe8>)
 80036b4:	6018      	str	r0, [r3, #0]
		Integral = Integral + error;
 80036b6:	4e30      	ldr	r6, [pc, #192]	; (8003778 <PID_regularor+0xec>)
 80036b8:	6831      	ldr	r1, [r6, #0]
 80036ba:	f7fc ff7b 	bl	80005b4 <__aeabi_fadd>
 80036be:	1c07      	adds	r7, r0, #0
 80036c0:	6030      	str	r0, [r6, #0]
		Derivate = error-LastError;
 80036c2:	4d2e      	ldr	r5, [pc, #184]	; (800377c <PID_regularor+0xf0>)
 80036c4:	6829      	ldr	r1, [r5, #0]
 80036c6:	1c20      	adds	r0, r4, #0
 80036c8:	f7fd fb6e 	bl	8000da8 <__aeabi_fsub>
 80036cc:	1c06      	adds	r6, r0, #0
 80036ce:	4b2c      	ldr	r3, [pc, #176]	; (8003780 <PID_regularor+0xf4>)
 80036d0:	6018      	str	r0, [r3, #0]
		Turn = (Kp * error+Ki*Integral + Kd*Derivate)/100;
 80036d2:	4b2c      	ldr	r3, [pc, #176]	; (8003784 <PID_regularor+0xf8>)
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	f7fd fd23 	bl	8001120 <__aeabi_i2f>
 80036da:	1c21      	adds	r1, r4, #0
 80036dc:	f7fd fa44 	bl	8000b68 <__aeabi_fmul>
 80036e0:	9001      	str	r0, [sp, #4]
 80036e2:	4b29      	ldr	r3, [pc, #164]	; (8003788 <PID_regularor+0xfc>)
 80036e4:	6819      	ldr	r1, [r3, #0]
 80036e6:	1c38      	adds	r0, r7, #0
 80036e8:	f7fd fa3e 	bl	8000b68 <__aeabi_fmul>
 80036ec:	1c01      	adds	r1, r0, #0
 80036ee:	9801      	ldr	r0, [sp, #4]
 80036f0:	f7fc ff60 	bl	80005b4 <__aeabi_fadd>
 80036f4:	1c07      	adds	r7, r0, #0
 80036f6:	4b25      	ldr	r3, [pc, #148]	; (800378c <PID_regularor+0x100>)
 80036f8:	6818      	ldr	r0, [r3, #0]
 80036fa:	f7fd fd11 	bl	8001120 <__aeabi_i2f>
 80036fe:	1c31      	adds	r1, r6, #0
 8003700:	f7fd fa32 	bl	8000b68 <__aeabi_fmul>
 8003704:	1c01      	adds	r1, r0, #0
 8003706:	1c38      	adds	r0, r7, #0
 8003708:	f7fc ff54 	bl	80005b4 <__aeabi_fadd>
 800370c:	4920      	ldr	r1, [pc, #128]	; (8003790 <PID_regularor+0x104>)
 800370e:	f7fd f8e3 	bl	80008d8 <__aeabi_fdiv>
 8003712:	1c06      	adds	r6, r0, #0
 8003714:	4b1f      	ldr	r3, [pc, #124]	; (8003794 <PID_regularor+0x108>)
 8003716:	6018      	str	r0, [r3, #0]
		pow1 = saturation(set_speed_rigth +Turn);
 8003718:	4b1f      	ldr	r3, [pc, #124]	; (8003798 <PID_regularor+0x10c>)
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	f7fd fd00 	bl	8001120 <__aeabi_i2f>
 8003720:	1c31      	adds	r1, r6, #0
 8003722:	f7fc ff47 	bl	80005b4 <__aeabi_fadd>
 8003726:	f7fd fcdb 	bl	80010e0 <__aeabi_f2iz>
 800372a:	f7ff ffa3 	bl	8003674 <saturation>
 800372e:	0007      	movs	r7, r0
 8003730:	4b1a      	ldr	r3, [pc, #104]	; (800379c <PID_regularor+0x110>)
 8003732:	6018      	str	r0, [r3, #0]
		pow2 = saturation(set_speed_left-Turn);
 8003734:	4b1a      	ldr	r3, [pc, #104]	; (80037a0 <PID_regularor+0x114>)
 8003736:	6818      	ldr	r0, [r3, #0]
 8003738:	f7fd fcf2 	bl	8001120 <__aeabi_i2f>
 800373c:	1c31      	adds	r1, r6, #0
 800373e:	f7fd fb33 	bl	8000da8 <__aeabi_fsub>
 8003742:	f7fd fccd 	bl	80010e0 <__aeabi_f2iz>
 8003746:	f7ff ff95 	bl	8003674 <saturation>
 800374a:	0002      	movs	r2, r0
 800374c:	4b15      	ldr	r3, [pc, #84]	; (80037a4 <PID_regularor+0x118>)
 800374e:	6018      	str	r0, [r3, #0]
		LastError = error;
 8003750:	602c      	str	r4, [r5, #0]
		set_motor_speed(htim,pow1,pow2);
 8003752:	0039      	movs	r1, r7
 8003754:	9800      	ldr	r0, [sp, #0]
 8003756:	f7ff ff2d 	bl	80035b4 <set_motor_speed>
		timer= HAL_GetTick()+10; //frequency of PID regulator cca 10ms;
 800375a:	f7fd fd8f 	bl	800127c <HAL_GetTick>
 800375e:	300a      	adds	r0, #10
 8003760:	4b01      	ldr	r3, [pc, #4]	; (8003768 <PID_regularor+0xdc>)
 8003762:	6018      	str	r0, [r3, #0]
}
 8003764:	e79b      	b.n	800369e <PID_regularor+0x12>
 8003766:	46c0      	nop			; (mov r8, r8)
 8003768:	20000048 	.word	0x20000048
 800376c:	20000074 	.word	0x20000074
 8003770:	20000088 	.word	0x20000088
 8003774:	2000009c 	.word	0x2000009c
 8003778:	200000a4 	.word	0x200000a4
 800377c:	20000060 	.word	0x20000060
 8003780:	20000028 	.word	0x20000028
 8003784:	200000a8 	.word	0x200000a8
 8003788:	20000050 	.word	0x20000050
 800378c:	20000090 	.word	0x20000090
 8003790:	42c80000 	.word	0x42c80000
 8003794:	20000080 	.word	0x20000080
 8003798:	20000068 	.word	0x20000068
 800379c:	20000064 	.word	0x20000064
 80037a0:	20000084 	.word	0x20000084
 80037a4:	200000b8 	.word	0x200000b8

080037a8 <init_PID>:

void init_PID(void){
	chan1 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 80037a8:	2300      	movs	r3, #0
 80037aa:	4a0c      	ldr	r2, [pc, #48]	; (80037dc <init_PID+0x34>)
 80037ac:	8013      	strh	r3, [r2, #0]
	chan2 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 80037ae:	4a0c      	ldr	r2, [pc, #48]	; (80037e0 <init_PID+0x38>)
 80037b0:	8013      	strh	r3, [r2, #0]
	Kp = 400;
 80037b2:	21c8      	movs	r1, #200	; 0xc8
 80037b4:	0049      	lsls	r1, r1, #1
 80037b6:	4a0b      	ldr	r2, [pc, #44]	; (80037e4 <init_PID+0x3c>)
 80037b8:	6011      	str	r1, [r2, #0]
	Ki = 0.02 ;
 80037ba:	490b      	ldr	r1, [pc, #44]	; (80037e8 <init_PID+0x40>)
 80037bc:	4a0b      	ldr	r2, [pc, #44]	; (80037ec <init_PID+0x44>)
 80037be:	6011      	str	r1, [r2, #0]
	Kd = 10 ;
 80037c0:	210a      	movs	r1, #10
 80037c2:	4a0b      	ldr	r2, [pc, #44]	; (80037f0 <init_PID+0x48>)
 80037c4:	6011      	str	r1, [r2, #0]
	Integral = 0;
 80037c6:	2200      	movs	r2, #0
 80037c8:	490a      	ldr	r1, [pc, #40]	; (80037f4 <init_PID+0x4c>)
 80037ca:	600a      	str	r2, [r1, #0]
	LastError = 0;
 80037cc:	490a      	ldr	r1, [pc, #40]	; (80037f8 <init_PID+0x50>)
 80037ce:	600a      	str	r2, [r1, #0]
	Derivate = 0;
 80037d0:	490a      	ldr	r1, [pc, #40]	; (80037fc <init_PID+0x54>)
 80037d2:	600a      	str	r2, [r1, #0]
    timer = 0;
 80037d4:	4a0a      	ldr	r2, [pc, #40]	; (8003800 <init_PID+0x58>)
 80037d6:	6013      	str	r3, [r2, #0]
}
 80037d8:	4770      	bx	lr
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	20000070 	.word	0x20000070
 80037e0:	200000b4 	.word	0x200000b4
 80037e4:	200000a8 	.word	0x200000a8
 80037e8:	3ca3d70a 	.word	0x3ca3d70a
 80037ec:	20000050 	.word	0x20000050
 80037f0:	20000090 	.word	0x20000090
 80037f4:	200000a4 	.word	0x200000a4
 80037f8:	20000060 	.word	0x20000060
 80037fc:	20000028 	.word	0x20000028
 8003800:	20000048 	.word	0x20000048

08003804 <init_PID_ultrazvuk>:

void init_PID_ultrazvuk(void){
	chan1 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 8003804:	2300      	movs	r3, #0
 8003806:	4a0e      	ldr	r2, [pc, #56]	; (8003840 <init_PID_ultrazvuk+0x3c>)
 8003808:	8013      	strh	r3, [r2, #0]
	chan2 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 800380a:	4a0e      	ldr	r2, [pc, #56]	; (8003844 <init_PID_ultrazvuk+0x40>)
 800380c:	8013      	strh	r3, [r2, #0]
	Kp2 = 400;
 800380e:	21c8      	movs	r1, #200	; 0xc8
 8003810:	0049      	lsls	r1, r1, #1
 8003812:	4a0d      	ldr	r2, [pc, #52]	; (8003848 <init_PID_ultrazvuk+0x44>)
 8003814:	6011      	str	r1, [r2, #0]
	Ki2 = 0.02 ;
 8003816:	490d      	ldr	r1, [pc, #52]	; (800384c <init_PID_ultrazvuk+0x48>)
 8003818:	4a0d      	ldr	r2, [pc, #52]	; (8003850 <init_PID_ultrazvuk+0x4c>)
 800381a:	6011      	str	r1, [r2, #0]
	Kd2 = 10 ;
 800381c:	210a      	movs	r1, #10
 800381e:	4a0d      	ldr	r2, [pc, #52]	; (8003854 <init_PID_ultrazvuk+0x50>)
 8003820:	6011      	str	r1, [r2, #0]
	Integral2 = 0;
 8003822:	2200      	movs	r2, #0
 8003824:	490c      	ldr	r1, [pc, #48]	; (8003858 <init_PID_ultrazvuk+0x54>)
 8003826:	600a      	str	r2, [r1, #0]
	LastError2 = 0;
 8003828:	490c      	ldr	r1, [pc, #48]	; (800385c <init_PID_ultrazvuk+0x58>)
 800382a:	600a      	str	r2, [r1, #0]
	Derivate2 = 0;
 800382c:	490c      	ldr	r1, [pc, #48]	; (8003860 <init_PID_ultrazvuk+0x5c>)
 800382e:	600a      	str	r2, [r1, #0]
    timer2 = 0;
 8003830:	4a0c      	ldr	r2, [pc, #48]	; (8003864 <init_PID_ultrazvuk+0x60>)
 8003832:	6013      	str	r3, [r2, #0]
    etalon=500;
 8003834:	22fa      	movs	r2, #250	; 0xfa
 8003836:	0052      	lsls	r2, r2, #1
 8003838:	4b0b      	ldr	r3, [pc, #44]	; (8003868 <init_PID_ultrazvuk+0x64>)
 800383a:	601a      	str	r2, [r3, #0]
}
 800383c:	4770      	bx	lr
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	20000070 	.word	0x20000070
 8003844:	200000b4 	.word	0x200000b4
 8003848:	200000ac 	.word	0x200000ac
 800384c:	3ca3d70a 	.word	0x3ca3d70a
 8003850:	200000a0 	.word	0x200000a0
 8003854:	20000040 	.word	0x20000040
 8003858:	20000058 	.word	0x20000058
 800385c:	20000034 	.word	0x20000034
 8003860:	2000002c 	.word	0x2000002c
 8003864:	20000054 	.word	0x20000054
 8003868:	2000007c 	.word	0x2000007c

0800386c <start_encoder>:

void start_encoder(void){
    distance1 = 0;
 800386c:	2300      	movs	r3, #0
 800386e:	4a02      	ldr	r2, [pc, #8]	; (8003878 <start_encoder+0xc>)
 8003870:	6013      	str	r3, [r2, #0]
    distance2 = 0;
 8003872:	4a02      	ldr	r2, [pc, #8]	; (800387c <start_encoder+0x10>)
 8003874:	6013      	str	r3, [r2, #0]
}
 8003876:	4770      	bx	lr
 8003878:	20000074 	.word	0x20000074
 800387c:	20000088 	.word	0x20000088

08003880 <reset_distance>:
void reset_distance(void){
	distance1 = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	4a02      	ldr	r2, [pc, #8]	; (800388c <reset_distance+0xc>)
 8003884:	6013      	str	r3, [r2, #0]
	distance2 = 0;
 8003886:	4a02      	ldr	r2, [pc, #8]	; (8003890 <reset_distance+0x10>)
 8003888:	6013      	str	r3, [r2, #0]
}
 800388a:	4770      	bx	lr
 800388c:	20000074 	.word	0x20000074
 8003890:	20000088 	.word	0x20000088

08003894 <distance_traveled>:
int distance_traveled(int wheel){
	if (wheel ==1){
 8003894:	2801      	cmp	r0, #1
 8003896:	d004      	beq.n	80038a2 <distance_traveled+0xe>
		return distance1;
	}
	if (wheel ==2){
 8003898:	2802      	cmp	r0, #2
 800389a:	d005      	beq.n	80038a8 <distance_traveled+0x14>
	   return distance2;
	}
	return distance1;
 800389c:	4b04      	ldr	r3, [pc, #16]	; (80038b0 <distance_traveled+0x1c>)
 800389e:	6818      	ldr	r0, [r3, #0]
}
 80038a0:	4770      	bx	lr
		return distance1;
 80038a2:	4b03      	ldr	r3, [pc, #12]	; (80038b0 <distance_traveled+0x1c>)
 80038a4:	6818      	ldr	r0, [r3, #0]
 80038a6:	e7fb      	b.n	80038a0 <distance_traveled+0xc>
	   return distance2;
 80038a8:	4b02      	ldr	r3, [pc, #8]	; (80038b4 <distance_traveled+0x20>)
 80038aa:	6818      	ldr	r0, [r3, #0]
 80038ac:	e7f8      	b.n	80038a0 <distance_traveled+0xc>
 80038ae:	46c0      	nop			; (mov r8, r8)
 80038b0:	20000074 	.word	0x20000074
 80038b4:	20000088 	.word	0x20000088

080038b8 <Travel_rovne>:
int Travel_rovne(TIM_HandleTypeDef *htim,int vzdalenost,int power){
 80038b8:	b570      	push	{r4, r5, r6, lr}
 80038ba:	0004      	movs	r4, r0
 80038bc:	000e      	movs	r6, r1
 80038be:	0015      	movs	r5, r2
	  rigth = power; //speed of rigth engine
 80038c0:	4b31      	ldr	r3, [pc, #196]	; (8003988 <Travel_rovne+0xd0>)
 80038c2:	601a      	str	r2, [r3, #0]
	  left = power; //speed of left engine
 80038c4:	4b31      	ldr	r3, [pc, #196]	; (800398c <Travel_rovne+0xd4>)
 80038c6:	601a      	str	r2, [r3, #0]
	  set_speed(htim,rigth,left);
 80038c8:	0011      	movs	r1, r2
 80038ca:	f7ff fec7 	bl	800365c <set_speed>
	  maxdistance =1587*vzdalenost;
 80038ce:	4930      	ldr	r1, [pc, #192]	; (8003990 <Travel_rovne+0xd8>)
 80038d0:	4371      	muls	r1, r6
 80038d2:	4b30      	ldr	r3, [pc, #192]	; (8003994 <Travel_rovne+0xdc>)
 80038d4:	6019      	str	r1, [r3, #0]
 80038d6:	e018      	b.n	800390a <Travel_rovne+0x52>
		  	 				 rigth = 0; //speed of rigth engine
 80038d8:	2300      	movs	r3, #0
 80038da:	4a2b      	ldr	r2, [pc, #172]	; (8003988 <Travel_rovne+0xd0>)
 80038dc:	6013      	str	r3, [r2, #0]
		  	 				 left = 0; //speed of left engine
 80038de:	4a2b      	ldr	r2, [pc, #172]	; (800398c <Travel_rovne+0xd4>)
 80038e0:	6013      	str	r3, [r2, #0]
		  	 				 logic=1;
 80038e2:	2201      	movs	r2, #1
 80038e4:	4b2c      	ldr	r3, [pc, #176]	; (8003998 <Travel_rovne+0xe0>)
 80038e6:	601a      	str	r2, [r3, #0]
		  	 				 set_speed(htim,rigth,left);
 80038e8:	2200      	movs	r2, #0
 80038ea:	2100      	movs	r1, #0
 80038ec:	0020      	movs	r0, r4
 80038ee:	f7ff feb5 	bl	800365c <set_speed>
 80038f2:	e011      	b.n	8003918 <Travel_rovne+0x60>
		 if (total_stop==1)
 80038f4:	4b29      	ldr	r3, [pc, #164]	; (800399c <Travel_rovne+0xe4>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d01e      	beq.n	800393a <Travel_rovne+0x82>
		if (distance_traveled(1)>maxdistance)
 80038fc:	2001      	movs	r0, #1
 80038fe:	f7ff ffc9 	bl	8003894 <distance_traveled>
 8003902:	4b24      	ldr	r3, [pc, #144]	; (8003994 <Travel_rovne+0xdc>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4298      	cmp	r0, r3
 8003908:	dc2a      	bgt.n	8003960 <Travel_rovne+0xa8>
		 PID_regularor(htim); //call PID regulator with its own frequency 100Hz
 800390a:	0020      	movs	r0, r4
 800390c:	f7ff febe 	bl	800368c <PID_regularor>
		  if (stop==1)
 8003910:	4b23      	ldr	r3, [pc, #140]	; (80039a0 <Travel_rovne+0xe8>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d0df      	beq.n	80038d8 <Travel_rovne+0x20>
		  	 if (stop==2)
 8003918:	4b21      	ldr	r3, [pc, #132]	; (80039a0 <Travel_rovne+0xe8>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b02      	cmp	r3, #2
 800391e:	d1e9      	bne.n	80038f4 <Travel_rovne+0x3c>
		  	 				  rigth = power; //speed of rigth engine
 8003920:	4b19      	ldr	r3, [pc, #100]	; (8003988 <Travel_rovne+0xd0>)
 8003922:	601d      	str	r5, [r3, #0]
		  	 				  left = power; //speed of left engine
 8003924:	4b19      	ldr	r3, [pc, #100]	; (800398c <Travel_rovne+0xd4>)
 8003926:	601d      	str	r5, [r3, #0]
		  	 				  logic=0;
 8003928:	2200      	movs	r2, #0
 800392a:	4b1b      	ldr	r3, [pc, #108]	; (8003998 <Travel_rovne+0xe0>)
 800392c:	601a      	str	r2, [r3, #0]
		  	 				set_speed(htim,rigth,left);
 800392e:	002a      	movs	r2, r5
 8003930:	0029      	movs	r1, r5
 8003932:	0020      	movs	r0, r4
 8003934:	f7ff fe92 	bl	800365c <set_speed>
 8003938:	e7dc      	b.n	80038f4 <Travel_rovne+0x3c>
			rigth = 0; //speed of rigth engine
 800393a:	2300      	movs	r3, #0
 800393c:	4a12      	ldr	r2, [pc, #72]	; (8003988 <Travel_rovne+0xd0>)
 800393e:	6013      	str	r3, [r2, #0]
			left = 0; //speed of left engine
 8003940:	4a12      	ldr	r2, [pc, #72]	; (800398c <Travel_rovne+0xd4>)
 8003942:	6013      	str	r3, [r2, #0]
			 				  set_speed(htim,rigth,left);
 8003944:	2200      	movs	r2, #0
 8003946:	2100      	movs	r1, #0
 8003948:	0020      	movs	r0, r4
 800394a:	f7ff fe87 	bl	800365c <set_speed>
			 				  distance=distance_traveled(1);
 800394e:	2001      	movs	r0, #1
 8003950:	f7ff ffa0 	bl	8003894 <distance_traveled>
 8003954:	4c13      	ldr	r4, [pc, #76]	; (80039a4 <Travel_rovne+0xec>)
 8003956:	6020      	str	r0, [r4, #0]
			 				  			reset_distance();
 8003958:	f7ff ff92 	bl	8003880 <reset_distance>
			 				  			return distance;
 800395c:	6820      	ldr	r0, [r4, #0]
}
 800395e:	bd70      	pop	{r4, r5, r6, pc}
				 rigth = 0; //speed of rigth engine
 8003960:	2300      	movs	r3, #0
 8003962:	4a09      	ldr	r2, [pc, #36]	; (8003988 <Travel_rovne+0xd0>)
 8003964:	6013      	str	r3, [r2, #0]
				 left = 0; //speed of left engine
 8003966:	4a09      	ldr	r2, [pc, #36]	; (800398c <Travel_rovne+0xd4>)
 8003968:	6013      	str	r3, [r2, #0]
				  set_speed(htim,rigth,left);
 800396a:	2200      	movs	r2, #0
 800396c:	2100      	movs	r1, #0
 800396e:	0020      	movs	r0, r4
 8003970:	f7ff fe74 	bl	800365c <set_speed>
				  distance=distance_traveled(1);
 8003974:	2001      	movs	r0, #1
 8003976:	f7ff ff8d 	bl	8003894 <distance_traveled>
 800397a:	4c0a      	ldr	r4, [pc, #40]	; (80039a4 <Travel_rovne+0xec>)
 800397c:	6020      	str	r0, [r4, #0]
				  			 reset_distance();
 800397e:	f7ff ff7f 	bl	8003880 <reset_distance>
				  			return distance;
 8003982:	6820      	ldr	r0, [r4, #0]
 8003984:	e7eb      	b.n	800395e <Travel_rovne+0xa6>
 8003986:	46c0      	nop			; (mov r8, r8)
 8003988:	200002c8 	.word	0x200002c8
 800398c:	200002c4 	.word	0x200002c4
 8003990:	00000633 	.word	0x00000633
 8003994:	200002bc 	.word	0x200002bc
 8003998:	200002d0 	.word	0x200002d0
 800399c:	200002cc 	.word	0x200002cc
 80039a0:	200002d8 	.word	0x200002d8
 80039a4:	200002c0 	.word	0x200002c0

080039a8 <Travel_turn>:
int Travel_turn(TIM_HandleTypeDef *htim2,int uhel,int power){
 80039a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039aa:	0004      	movs	r4, r0
 80039ac:	000f      	movs	r7, r1
 80039ae:	0015      	movs	r5, r2
	rigth = power; //speed of rigth engine
 80039b0:	4b34      	ldr	r3, [pc, #208]	; (8003a84 <Travel_turn+0xdc>)
 80039b2:	601a      	str	r2, [r3, #0]
	left =-power; //speed of left engine
 80039b4:	4256      	negs	r6, r2
 80039b6:	4b34      	ldr	r3, [pc, #208]	; (8003a88 <Travel_turn+0xe0>)
 80039b8:	601e      	str	r6, [r3, #0]
	set_speed(htim2,rigth,left);
 80039ba:	0032      	movs	r2, r6
 80039bc:	0029      	movs	r1, r5
 80039be:	f7ff fe4d 	bl	800365c <set_speed>
	maxdistance = 300*uhel/90;
 80039c2:	2096      	movs	r0, #150	; 0x96
 80039c4:	0040      	lsls	r0, r0, #1
 80039c6:	4378      	muls	r0, r7
 80039c8:	215a      	movs	r1, #90	; 0x5a
 80039ca:	f7fc fc27 	bl	800021c <__divsi3>
 80039ce:	4b2f      	ldr	r3, [pc, #188]	; (8003a8c <Travel_turn+0xe4>)
 80039d0:	6018      	str	r0, [r3, #0]
 80039d2:	e01a      	b.n	8003a0a <Travel_turn+0x62>
		  	 rigth = 0; //speed of rigth engine
 80039d4:	2300      	movs	r3, #0
 80039d6:	4a2b      	ldr	r2, [pc, #172]	; (8003a84 <Travel_turn+0xdc>)
 80039d8:	6013      	str	r3, [r2, #0]
		  	 left = 0; //speed of left engine
 80039da:	4a2b      	ldr	r2, [pc, #172]	; (8003a88 <Travel_turn+0xe0>)
 80039dc:	6013      	str	r3, [r2, #0]
		  	 logic=1;
 80039de:	2201      	movs	r2, #1
 80039e0:	4b2b      	ldr	r3, [pc, #172]	; (8003a90 <Travel_turn+0xe8>)
 80039e2:	601a      	str	r2, [r3, #0]
		  	 set_speed(htim2,rigth,left);
 80039e4:	2200      	movs	r2, #0
 80039e6:	2100      	movs	r1, #0
 80039e8:	0020      	movs	r0, r4
 80039ea:	f7ff fe37 	bl	800365c <set_speed>
 80039ee:	e010      	b.n	8003a12 <Travel_turn+0x6a>
		 if (total_stop==1)
 80039f0:	4b28      	ldr	r3, [pc, #160]	; (8003a94 <Travel_turn+0xec>)
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d01f      	beq.n	8003a38 <Travel_turn+0x90>
		 currentdistance = distance_traveled(1);
 80039f8:	2001      	movs	r0, #1
 80039fa:	f7ff ff4b 	bl	8003894 <distance_traveled>
 80039fe:	4b26      	ldr	r3, [pc, #152]	; (8003a98 <Travel_turn+0xf0>)
 8003a00:	6018      	str	r0, [r3, #0]
		 if (currentdistance>maxdistance)
 8003a02:	4b22      	ldr	r3, [pc, #136]	; (8003a8c <Travel_turn+0xe4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4298      	cmp	r0, r3
 8003a08:	dc29      	bgt.n	8003a5e <Travel_turn+0xb6>
		if (stop==1)
 8003a0a:	4b24      	ldr	r3, [pc, #144]	; (8003a9c <Travel_turn+0xf4>)
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d0e0      	beq.n	80039d4 <Travel_turn+0x2c>
		if (stop==2)
 8003a12:	4b22      	ldr	r3, [pc, #136]	; (8003a9c <Travel_turn+0xf4>)
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d1ea      	bne.n	80039f0 <Travel_turn+0x48>
		  	 rigth = power; //speed of rigth engine
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <Travel_turn+0xdc>)
 8003a1c:	601d      	str	r5, [r3, #0]
		  	 left = -power; //speed of left engine
 8003a1e:	4b1a      	ldr	r3, [pc, #104]	; (8003a88 <Travel_turn+0xe0>)
 8003a20:	601e      	str	r6, [r3, #0]
		  	 logic=0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	4a1a      	ldr	r2, [pc, #104]	; (8003a90 <Travel_turn+0xe8>)
 8003a26:	6013      	str	r3, [r2, #0]
		  	 stop = 0;
 8003a28:	4a1c      	ldr	r2, [pc, #112]	; (8003a9c <Travel_turn+0xf4>)
 8003a2a:	7013      	strb	r3, [r2, #0]
		  	 set_speed(htim2,rigth,left);
 8003a2c:	0032      	movs	r2, r6
 8003a2e:	0029      	movs	r1, r5
 8003a30:	0020      	movs	r0, r4
 8003a32:	f7ff fe13 	bl	800365c <set_speed>
 8003a36:	e7db      	b.n	80039f0 <Travel_turn+0x48>
			rigth = 0; //speed of rigth engine
 8003a38:	2300      	movs	r3, #0
 8003a3a:	4a12      	ldr	r2, [pc, #72]	; (8003a84 <Travel_turn+0xdc>)
 8003a3c:	6013      	str	r3, [r2, #0]
			left = 0; //speed of left engine
 8003a3e:	4a12      	ldr	r2, [pc, #72]	; (8003a88 <Travel_turn+0xe0>)
 8003a40:	6013      	str	r3, [r2, #0]
			set_speed(htim2,rigth,left);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2100      	movs	r1, #0
 8003a46:	0020      	movs	r0, r4
 8003a48:	f7ff fe08 	bl	800365c <set_speed>
			distance=distance_traveled(1);
 8003a4c:	2001      	movs	r0, #1
 8003a4e:	f7ff ff21 	bl	8003894 <distance_traveled>
 8003a52:	4c13      	ldr	r4, [pc, #76]	; (8003aa0 <Travel_turn+0xf8>)
 8003a54:	6020      	str	r0, [r4, #0]
			reset_distance();
 8003a56:	f7ff ff13 	bl	8003880 <reset_distance>
			return distance;
 8003a5a:	6820      	ldr	r0, [r4, #0]
}
 8003a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		    rigth = 0; //speed of rigth engine
 8003a5e:	2300      	movs	r3, #0
 8003a60:	4a08      	ldr	r2, [pc, #32]	; (8003a84 <Travel_turn+0xdc>)
 8003a62:	6013      	str	r3, [r2, #0]
			left = 0; //speed of left engine
 8003a64:	4a08      	ldr	r2, [pc, #32]	; (8003a88 <Travel_turn+0xe0>)
 8003a66:	6013      	str	r3, [r2, #0]
			set_speed(htim2,rigth,left);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	0020      	movs	r0, r4
 8003a6e:	f7ff fdf5 	bl	800365c <set_speed>
			distance=distance_traveled((int)1);
 8003a72:	2001      	movs	r0, #1
 8003a74:	f7ff ff0e 	bl	8003894 <distance_traveled>
 8003a78:	4c09      	ldr	r4, [pc, #36]	; (8003aa0 <Travel_turn+0xf8>)
 8003a7a:	6020      	str	r0, [r4, #0]
			reset_distance();
 8003a7c:	f7ff ff00 	bl	8003880 <reset_distance>
			return distance;
 8003a80:	6820      	ldr	r0, [r4, #0]
 8003a82:	e7eb      	b.n	8003a5c <Travel_turn+0xb4>
 8003a84:	200002c8 	.word	0x200002c8
 8003a88:	200002c4 	.word	0x200002c4
 8003a8c:	200002bc 	.word	0x200002bc
 8003a90:	200002d0 	.word	0x200002d0
 8003a94:	200002cc 	.word	0x200002cc
 8003a98:	200002d4 	.word	0x200002d4
 8003a9c:	200002d8 	.word	0x200002d8
 8003aa0:	200002c0 	.word	0x200002c0

08003aa4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aa4:	4b05      	ldr	r3, [pc, #20]	; (8003abc <HAL_MspInit+0x18>)
 8003aa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aae:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003ab0:	2280      	movs	r2, #128	; 0x80
 8003ab2:	0552      	lsls	r2, r2, #21
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ab8:	4770      	bx	lr
 8003aba:	46c0      	nop			; (mov r8, r8)
 8003abc:	40021000 	.word	0x40021000

08003ac0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ac0:	b510      	push	{r4, lr}

  if(htim_base->Instance==TIM2)
 8003ac2:	6803      	ldr	r3, [r0, #0]
 8003ac4:	2280      	movs	r2, #128	; 0x80
 8003ac6:	05d2      	lsls	r2, r2, #23
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d009      	beq.n	8003ae0 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003acc:	4a1c      	ldr	r2, [pc, #112]	; (8003b40 <HAL_TIM_Base_MspInit+0x80>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00c      	beq.n	8003aec <HAL_TIM_Base_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8003ad2:	4a1c      	ldr	r2, [pc, #112]	; (8003b44 <HAL_TIM_Base_MspInit+0x84>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d017      	beq.n	8003b08 <HAL_TIM_Base_MspInit+0x48>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM22)
 8003ad8:	4a1b      	ldr	r2, [pc, #108]	; (8003b48 <HAL_TIM_Base_MspInit+0x88>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d022      	beq.n	8003b24 <HAL_TIM_Base_MspInit+0x64>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8003ade:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ae0:	4a1a      	ldr	r2, [pc, #104]	; (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003ae2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	430b      	orrs	r3, r1
 8003ae8:	6393      	str	r3, [r2, #56]	; 0x38
 8003aea:	e7f8      	b.n	8003ade <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003aec:	4a17      	ldr	r2, [pc, #92]	; (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003aee:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003af0:	2102      	movs	r1, #2
 8003af2:	430b      	orrs	r3, r1
 8003af4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003af6:	2200      	movs	r2, #0
 8003af8:	2100      	movs	r1, #0
 8003afa:	2010      	movs	r0, #16
 8003afc:	f7fd fbd2 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b00:	2010      	movs	r0, #16
 8003b02:	f7fd fc01 	bl	8001308 <HAL_NVIC_EnableIRQ>
 8003b06:	e7ea      	b.n	8003ade <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b08:	4a10      	ldr	r2, [pc, #64]	; (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003b0a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003b0c:	2110      	movs	r1, #16
 8003b0e:	430b      	orrs	r3, r1
 8003b10:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003b12:	2200      	movs	r2, #0
 8003b14:	2100      	movs	r1, #0
 8003b16:	2011      	movs	r0, #17
 8003b18:	f7fd fbc4 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b1c:	2011      	movs	r0, #17
 8003b1e:	f7fd fbf3 	bl	8001308 <HAL_NVIC_EnableIRQ>
 8003b22:	e7dc      	b.n	8003ade <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8003b24:	4a09      	ldr	r2, [pc, #36]	; (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003b26:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003b28:	2120      	movs	r1, #32
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 8003b2e:	2200      	movs	r2, #0
 8003b30:	2100      	movs	r1, #0
 8003b32:	2016      	movs	r0, #22
 8003b34:	f7fd fbb6 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8003b38:	2016      	movs	r0, #22
 8003b3a:	f7fd fbe5 	bl	8001308 <HAL_NVIC_EnableIRQ>
}
 8003b3e:	e7ce      	b.n	8003ade <HAL_TIM_Base_MspInit+0x1e>
 8003b40:	40000400 	.word	0x40000400
 8003b44:	40001000 	.word	0x40001000
 8003b48:	40011400 	.word	0x40011400
 8003b4c:	40021000 	.word	0x40021000

08003b50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b50:	b510      	push	{r4, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b56:	2214      	movs	r2, #20
 8003b58:	2100      	movs	r1, #0
 8003b5a:	a803      	add	r0, sp, #12
 8003b5c:	f000 f998 	bl	8003e90 <memset>
  if(htim->Instance==TIM3)
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	4a20      	ldr	r2, [pc, #128]	; (8003be4 <HAL_TIM_MspPostInit+0x94>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d004      	beq.n	8003b72 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM22)
 8003b68:	4a1f      	ldr	r2, [pc, #124]	; (8003be8 <HAL_TIM_MspPostInit+0x98>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d027      	beq.n	8003bbe <HAL_TIM_MspPostInit+0x6e>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8003b6e:	b008      	add	sp, #32
 8003b70:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b72:	4b1e      	ldr	r3, [pc, #120]	; (8003bec <HAL_TIM_MspPostInit+0x9c>)
 8003b74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b76:	2201      	movs	r2, #1
 8003b78:	4311      	orrs	r1, r2
 8003b7a:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003b7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b7e:	400a      	ands	r2, r1
 8003b80:	9200      	str	r2, [sp, #0]
 8003b82:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b86:	2402      	movs	r4, #2
 8003b88:	4322      	orrs	r2, r4
 8003b8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8e:	4023      	ands	r3, r4
 8003b90:	9301      	str	r3, [sp, #4]
 8003b92:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWMmotorRight1_Pin|PWMmotorRight2_Pin;
 8003b94:	23c0      	movs	r3, #192	; 0xc0
 8003b96:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b98:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b9a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b9c:	a903      	add	r1, sp, #12
 8003b9e:	20a0      	movs	r0, #160	; 0xa0
 8003ba0:	05c0      	lsls	r0, r0, #23
 8003ba2:	f7fd fca7 	bl	80014f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWMmotorLeft1_Pin|PWMmotorLeft2_Pin;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003baa:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bac:	2300      	movs	r3, #0
 8003bae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003bb2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb4:	a903      	add	r1, sp, #12
 8003bb6:	480e      	ldr	r0, [pc, #56]	; (8003bf0 <HAL_TIM_MspPostInit+0xa0>)
 8003bb8:	f7fd fc9c 	bl	80014f4 <HAL_GPIO_Init>
 8003bbc:	e7d7      	b.n	8003b6e <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bbe:	4a0b      	ldr	r2, [pc, #44]	; (8003bec <HAL_TIM_MspPostInit+0x9c>)
 8003bc0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	4319      	orrs	r1, r3
 8003bc6:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003bc8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003bca:	4013      	ands	r3, r2
 8003bcc:	9302      	str	r3, [sp, #8]
 8003bce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003bd0:	2340      	movs	r3, #64	; 0x40
 8003bd2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd4:	3b3e      	subs	r3, #62	; 0x3e
 8003bd6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bd8:	a903      	add	r1, sp, #12
 8003bda:	4806      	ldr	r0, [pc, #24]	; (8003bf4 <HAL_TIM_MspPostInit+0xa4>)
 8003bdc:	f7fd fc8a 	bl	80014f4 <HAL_GPIO_Init>
}
 8003be0:	e7c5      	b.n	8003b6e <HAL_TIM_MspPostInit+0x1e>
 8003be2:	46c0      	nop			; (mov r8, r8)
 8003be4:	40000400 	.word	0x40000400
 8003be8:	40011400 	.word	0x40011400
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	50000400 	.word	0x50000400
 8003bf4:	50000800 	.word	0x50000800

08003bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bf8:	b530      	push	{r4, r5, lr}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bfe:	2214      	movs	r2, #20
 8003c00:	2100      	movs	r1, #0
 8003c02:	a801      	add	r0, sp, #4
 8003c04:	f000 f944 	bl	8003e90 <memset>
  if(huart->Instance==USART1)
 8003c08:	4b2d      	ldr	r3, [pc, #180]	; (8003cc0 <HAL_UART_MspInit+0xc8>)
 8003c0a:	6822      	ldr	r2, [r4, #0]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d001      	beq.n	8003c14 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003c10:	b007      	add	sp, #28
 8003c12:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c14:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <HAL_UART_MspInit+0xcc>)
 8003c16:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c18:	2280      	movs	r2, #128	; 0x80
 8003c1a:	01d2      	lsls	r2, r2, #7
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c22:	2201      	movs	r2, #1
 8003c24:	4311      	orrs	r1, r2
 8003c26:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	9200      	str	r2, [sp, #0]
 8003c2e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003c30:	23c0      	movs	r3, #192	; 0xc0
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c36:	2302      	movs	r3, #2
 8003c38:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c3a:	2503      	movs	r5, #3
 8003c3c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003c3e:	3302      	adds	r3, #2
 8003c40:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c42:	a901      	add	r1, sp, #4
 8003c44:	20a0      	movs	r0, #160	; 0xa0
 8003c46:	05c0      	lsls	r0, r0, #23
 8003c48:	f7fd fc54 	bl	80014f4 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003c4c:	481e      	ldr	r0, [pc, #120]	; (8003cc8 <HAL_UART_MspInit+0xd0>)
 8003c4e:	4b1f      	ldr	r3, [pc, #124]	; (8003ccc <HAL_UART_MspInit+0xd4>)
 8003c50:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_3;
 8003c52:	6045      	str	r5, [r0, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c54:	2310      	movs	r3, #16
 8003c56:	6083      	str	r3, [r0, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c5c:	2280      	movs	r2, #128	; 0x80
 8003c5e:	6102      	str	r2, [r0, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c60:	6143      	str	r3, [r0, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c62:	6183      	str	r3, [r0, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003c64:	61c3      	str	r3, [r0, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c66:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003c68:	f7fd fb74 	bl	8001354 <HAL_DMA_Init>
 8003c6c:	2800      	cmp	r0, #0
 8003c6e:	d120      	bne.n	8003cb2 <HAL_UART_MspInit+0xba>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003c70:	4b15      	ldr	r3, [pc, #84]	; (8003cc8 <HAL_UART_MspInit+0xd0>)
 8003c72:	66a3      	str	r3, [r4, #104]	; 0x68
 8003c74:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8003c76:	4816      	ldr	r0, [pc, #88]	; (8003cd0 <HAL_UART_MspInit+0xd8>)
 8003c78:	4b16      	ldr	r3, [pc, #88]	; (8003cd4 <HAL_UART_MspInit+0xdc>)
 8003c7a:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c80:	2300      	movs	r3, #0
 8003c82:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c84:	60c3      	str	r3, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c86:	2280      	movs	r2, #128	; 0x80
 8003c88:	6102      	str	r2, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c8a:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c8c:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003c8e:	61c3      	str	r3, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c90:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003c92:	f7fd fb5f 	bl	8001354 <HAL_DMA_Init>
 8003c96:	2800      	cmp	r0, #0
 8003c98:	d10e      	bne.n	8003cb8 <HAL_UART_MspInit+0xc0>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003c9a:	4b0d      	ldr	r3, [pc, #52]	; (8003cd0 <HAL_UART_MspInit+0xd8>)
 8003c9c:	66e3      	str	r3, [r4, #108]	; 0x6c
 8003c9e:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2100      	movs	r1, #0
 8003ca4:	201b      	movs	r0, #27
 8003ca6:	f7fd fafd 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003caa:	201b      	movs	r0, #27
 8003cac:	f7fd fb2c 	bl	8001308 <HAL_NVIC_EnableIRQ>
}
 8003cb0:	e7ae      	b.n	8003c10 <HAL_UART_MspInit+0x18>
      Error_Handler();
 8003cb2:	f7ff fc45 	bl	8003540 <Error_Handler>
 8003cb6:	e7db      	b.n	8003c70 <HAL_UART_MspInit+0x78>
      Error_Handler();
 8003cb8:	f7ff fc42 	bl	8003540 <Error_Handler>
 8003cbc:	e7ed      	b.n	8003c9a <HAL_UART_MspInit+0xa2>
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	40013800 	.word	0x40013800
 8003cc4:	40021000 	.word	0x40021000
 8003cc8:	200000f8 	.word	0x200000f8
 8003ccc:	4002001c 	.word	0x4002001c
 8003cd0:	20000140 	.word	0x20000140
 8003cd4:	40020030 	.word	0x40020030

08003cd8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003cd8:	4770      	bx	lr

08003cda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cda:	e7fe      	b.n	8003cda <HardFault_Handler>

08003cdc <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003cdc:	4770      	bx	lr

08003cde <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cde:	4770      	bx	lr

08003ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ce0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ce2:	f7fd fac3 	bl	800126c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ce6:	bd10      	pop	{r4, pc}

08003ce8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003ce8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003cea:	2010      	movs	r0, #16
 8003cec:	f7fd fce2 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003cf0:	2080      	movs	r0, #128	; 0x80
 8003cf2:	f7fd fcdf 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003cf6:	2080      	movs	r0, #128	; 0x80
 8003cf8:	0040      	lsls	r0, r0, #1
 8003cfa:	f7fd fcdb 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003cfe:	2080      	movs	r0, #128	; 0x80
 8003d00:	0080      	lsls	r0, r0, #2
 8003d02:	f7fd fcd7 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003d06:	2080      	movs	r0, #128	; 0x80
 8003d08:	0100      	lsls	r0, r0, #4
 8003d0a:	f7fd fcd3 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003d0e:	2080      	movs	r0, #128	; 0x80
 8003d10:	0140      	lsls	r0, r0, #5
 8003d12:	f7fd fccf 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003d16:	2080      	movs	r0, #128	; 0x80
 8003d18:	0180      	lsls	r0, r0, #6
 8003d1a:	f7fd fccb 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003d1e:	2080      	movs	r0, #128	; 0x80
 8003d20:	01c0      	lsls	r0, r0, #7
 8003d22:	f7fd fcc7 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003d26:	2080      	movs	r0, #128	; 0x80
 8003d28:	0200      	lsls	r0, r0, #8
 8003d2a:	f7fd fcc3 	bl	80016b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003d2e:	bd10      	pop	{r4, pc}

08003d30 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003d30:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003d32:	4803      	ldr	r0, [pc, #12]	; (8003d40 <DMA1_Channel2_3_IRQHandler+0x10>)
 8003d34:	f7fd fb81 	bl	800143a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003d38:	4802      	ldr	r0, [pc, #8]	; (8003d44 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003d3a:	f7fd fb7e 	bl	800143a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003d3e:	bd10      	pop	{r4, pc}
 8003d40:	200000f8 	.word	0x200000f8
 8003d44:	20000140 	.word	0x20000140

08003d48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003d48:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003d4a:	4802      	ldr	r0, [pc, #8]	; (8003d54 <TIM3_IRQHandler+0xc>)
 8003d4c:	f7fe fbec 	bl	8002528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003d50:	bd10      	pop	{r4, pc}
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	200000bc 	.word	0x200000bc

08003d58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003d58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003d5a:	4802      	ldr	r0, [pc, #8]	; (8003d64 <TIM6_DAC_IRQHandler+0xc>)
 8003d5c:	f7fe fbe4 	bl	8002528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003d60:	bd10      	pop	{r4, pc}
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	20000244 	.word	0x20000244

08003d68 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8003d68:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8003d6a:	4802      	ldr	r0, [pc, #8]	; (8003d74 <TIM22_IRQHandler+0xc>)
 8003d6c:	f7fe fbdc 	bl	8002528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8003d70:	bd10      	pop	{r4, pc}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	20000188 	.word	0x20000188

08003d78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003d78:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d7a:	4c06      	ldr	r4, [pc, #24]	; (8003d94 <USART1_IRQHandler+0x1c>)
 8003d7c:	0020      	movs	r0, r4
 8003d7e:	f7fe fda3 	bl	80028c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1,interupt_bluetooth_return(),1);
 8003d82:	f7ff f925 	bl	8002fd0 <interupt_bluetooth_return>
 8003d86:	0001      	movs	r1, r0
 8003d88:	2201      	movs	r2, #1
 8003d8a:	0020      	movs	r0, r4
 8003d8c:	f7fe fca8 	bl	80026e0 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 8003d90:	bd10      	pop	{r4, pc}
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	200001c4 	.word	0x200001c4

08003d98 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003d98:	4b10      	ldr	r3, [pc, #64]	; (8003ddc <SystemInit+0x44>)
 8003d9a:	6819      	ldr	r1, [r3, #0]
 8003d9c:	2280      	movs	r2, #128	; 0x80
 8003d9e:	0052      	lsls	r2, r2, #1
 8003da0:	430a      	orrs	r2, r1
 8003da2:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003da4:	68da      	ldr	r2, [r3, #12]
 8003da6:	490e      	ldr	r1, [pc, #56]	; (8003de0 <SystemInit+0x48>)
 8003da8:	400a      	ands	r2, r1
 8003daa:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	490d      	ldr	r1, [pc, #52]	; (8003de4 <SystemInit+0x4c>)
 8003db0:	400a      	ands	r2, r1
 8003db2:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003db4:	689a      	ldr	r2, [r3, #8]
 8003db6:	2101      	movs	r1, #1
 8003db8:	438a      	bics	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	490a      	ldr	r1, [pc, #40]	; (8003de8 <SystemInit+0x50>)
 8003dc0:	400a      	ands	r2, r1
 8003dc2:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	4909      	ldr	r1, [pc, #36]	; (8003dec <SystemInit+0x54>)
 8003dc8:	400a      	ands	r2, r1
 8003dca:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003dcc:	2200      	movs	r2, #0
 8003dce:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003dd0:	2280      	movs	r2, #128	; 0x80
 8003dd2:	0512      	lsls	r2, r2, #20
 8003dd4:	4b06      	ldr	r3, [pc, #24]	; (8003df0 <SystemInit+0x58>)
 8003dd6:	609a      	str	r2, [r3, #8]
#endif
}
 8003dd8:	4770      	bx	lr
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	88ff400c 	.word	0x88ff400c
 8003de4:	fef6fff6 	.word	0xfef6fff6
 8003de8:	fffbffff 	.word	0xfffbffff
 8003dec:	ff02ffff 	.word	0xff02ffff
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003df4:	480d      	ldr	r0, [pc, #52]	; (8003e2c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003df6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8003df8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003dfa:	e003      	b.n	8003e04 <LoopCopyDataInit>

08003dfc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003dfc:	4b0c      	ldr	r3, [pc, #48]	; (8003e30 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8003dfe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003e00:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003e02:	3104      	adds	r1, #4

08003e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003e04:	480b      	ldr	r0, [pc, #44]	; (8003e34 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003e06:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003e08:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003e0a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003e0c:	d3f6      	bcc.n	8003dfc <CopyDataInit>
  ldr  r2, =_sbss
 8003e0e:	4a0b      	ldr	r2, [pc, #44]	; (8003e3c <LoopForever+0x12>)
  b  LoopFillZerobss
 8003e10:	e002      	b.n	8003e18 <LoopFillZerobss>

08003e12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003e12:	2300      	movs	r3, #0
  str  r3, [r2]
 8003e14:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e16:	3204      	adds	r2, #4

08003e18 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003e18:	4b09      	ldr	r3, [pc, #36]	; (8003e40 <LoopForever+0x16>)
  cmp  r2, r3
 8003e1a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003e1c:	d3f9      	bcc.n	8003e12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003e1e:	f7ff ffbb 	bl	8003d98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e22:	f000 f811 	bl	8003e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e26:	f7ff fb57 	bl	80034d8 <main>

08003e2a <LoopForever>:

LoopForever:
    b LoopForever
 8003e2a:	e7fe      	b.n	8003e2a <LoopForever>
   ldr   r0, =_estack
 8003e2c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8003e30:	08003ff4 	.word	0x08003ff4
  ldr  r0, =_sdata
 8003e34:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003e38:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8003e3c:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8003e40:	200002dc 	.word	0x200002dc

08003e44 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e44:	e7fe      	b.n	8003e44 <ADC1_COMP_IRQHandler>
	...

08003e48 <__libc_init_array>:
 8003e48:	b570      	push	{r4, r5, r6, lr}
 8003e4a:	2600      	movs	r6, #0
 8003e4c:	4d0c      	ldr	r5, [pc, #48]	; (8003e80 <__libc_init_array+0x38>)
 8003e4e:	4c0d      	ldr	r4, [pc, #52]	; (8003e84 <__libc_init_array+0x3c>)
 8003e50:	1b64      	subs	r4, r4, r5
 8003e52:	10a4      	asrs	r4, r4, #2
 8003e54:	42a6      	cmp	r6, r4
 8003e56:	d109      	bne.n	8003e6c <__libc_init_array+0x24>
 8003e58:	2600      	movs	r6, #0
 8003e5a:	f000 f821 	bl	8003ea0 <_init>
 8003e5e:	4d0a      	ldr	r5, [pc, #40]	; (8003e88 <__libc_init_array+0x40>)
 8003e60:	4c0a      	ldr	r4, [pc, #40]	; (8003e8c <__libc_init_array+0x44>)
 8003e62:	1b64      	subs	r4, r4, r5
 8003e64:	10a4      	asrs	r4, r4, #2
 8003e66:	42a6      	cmp	r6, r4
 8003e68:	d105      	bne.n	8003e76 <__libc_init_array+0x2e>
 8003e6a:	bd70      	pop	{r4, r5, r6, pc}
 8003e6c:	00b3      	lsls	r3, r6, #2
 8003e6e:	58eb      	ldr	r3, [r5, r3]
 8003e70:	4798      	blx	r3
 8003e72:	3601      	adds	r6, #1
 8003e74:	e7ee      	b.n	8003e54 <__libc_init_array+0xc>
 8003e76:	00b3      	lsls	r3, r6, #2
 8003e78:	58eb      	ldr	r3, [r5, r3]
 8003e7a:	4798      	blx	r3
 8003e7c:	3601      	adds	r6, #1
 8003e7e:	e7f2      	b.n	8003e66 <__libc_init_array+0x1e>
 8003e80:	08003fec 	.word	0x08003fec
 8003e84:	08003fec 	.word	0x08003fec
 8003e88:	08003fec 	.word	0x08003fec
 8003e8c:	08003ff0 	.word	0x08003ff0

08003e90 <memset>:
 8003e90:	0003      	movs	r3, r0
 8003e92:	1882      	adds	r2, r0, r2
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d100      	bne.n	8003e9a <memset+0xa>
 8003e98:	4770      	bx	lr
 8003e9a:	7019      	strb	r1, [r3, #0]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	e7f9      	b.n	8003e94 <memset+0x4>

08003ea0 <_init>:
 8003ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea6:	bc08      	pop	{r3}
 8003ea8:	469e      	mov	lr, r3
 8003eaa:	4770      	bx	lr

08003eac <_fini>:
 8003eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eae:	46c0      	nop			; (mov r8, r8)
 8003eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eb2:	bc08      	pop	{r3}
 8003eb4:	469e      	mov	lr, r3
 8003eb6:	4770      	bx	lr
