<title>Translation Messages</title><table width=100%><tr><td align=LEFT cellspacing=0 cellpadding=0><b>Translation Messages</b></td><td><b>ma 23. mai 15:13:06 2011</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td>Translation Messages - Errors, Warnings, and Infos</td><td>New</td></tr><tr><td>INFO NgdBuild:889 - Pad net 'Inst_CRU/fpga_100m_clk_s1' is not connected to an external port in this design.  A new port 'Inst_CRU/fpga_100m_clk_s1' has been added and is connected to this signal.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;NET "LEDS(0)" LOC = AF22 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(49)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(0)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(49)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(0)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;NET "LEDS(2)" LOC = AF25 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(51)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(2)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(51)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(2)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;NET "LEDS(3)" LOC = AE25 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(52)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(3)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(52)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(3)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;NET "LEDS(4)" LOC = AD25 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(53)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(4)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(53)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(4)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;NET "LEDS(5)" LOC = AE26 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(54)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(5)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(54)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(5)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;NET "LEDS(6)" LOC = AD26 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(55)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(6)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(55)]: This constraint cannot be distributed from the design objects matching 'NET "LEDS(6)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(0)" LOC =AD13 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(69)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(0)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(69)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(0)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(1)" LOC =AE13 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(70)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(1)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(70)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(1)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(2)" LOC =AF13 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(71)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(2)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(71)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(2)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(3)" LOC =AD15 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(72)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(3)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(72)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(3)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(4)" LOC =AD14 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(73)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(4)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(73)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(4)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(5)" LOC =AF14 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(74)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(5)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(74)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(5)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(6)" LOC =AE15 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(75)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(6)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(75)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(6)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;net "DIP_SWITCH(7)" LOC = AF15 |&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(76)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(7)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:119 - Constraint &lt;IOSTANDARD = LVCMOS18;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf(76)]: This constraint cannot be distributed from the design objects matching 'NET "DIP_SWITCH(7)"' because those design objects do not contain or drive any instances of the correct type.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:56 - Constraint &lt;TIMESPEC "TS_tx_fifo_rd_to_wr_0" = FROM "tx_fifo_rd_to_wr_0" TO "v5_emac_v1_5_client_clk_tx0" 8000 ps DATAPATHONLY;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(181)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or 'TPThru' constraint named 'v5_emac_v1_5_client_clk_tx0'.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:56 - Constraint &lt;TIMESPEC "TS_tx_fifo_wr_to_rd_0" = FROM "tx_fifo_wr_to_rd_0" TO "v5_emac_v1_5_client_clk_tx0" 8000 ps DATAPATHONLY;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(182)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or 'TPThru' constraint named 'v5_emac_v1_5_client_clk_tx0'.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:56 - Constraint &lt;TIMESPEC "TS_rx_fifo_wr_to_rd_0" = FROM "rx_fifo_wr_to_rd_0" TO "v5_emac_v1_5_client_clk_tx0" 8000 ps DATAPATHONLY;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(204)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or 'TPThru' constraint named 'v5_emac_v1_5_client_clk_tx0'.</td><td><br></td></tr><tr><td>WARNING ConstraintSystem:56 - Constraint &lt;TIMESPEC "TS_rx_fifo_rd_to_wr_0" = FROM "rx_fifo_rd_to_wr_0" TO "v5_emac_v1_5_client_clk_rx0" 8000 ps DATAPATHONLY;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(205)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' or 'TPThru' constraint named 'v5_emac_v1_5_client_clk_rx0'.</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_0 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_0 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_1 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_1 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_2 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_2 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_3 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_3 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_4 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_4 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_5 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_5 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_6 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_6 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TXD_7 IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TXD_7 by the constraint &lt;INST "*gmii0?GMII_TXD_?"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(158)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TX_EN IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TX_EN by the constraint &lt;INST "*gmii0?GMII_TX_EN"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(159)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:1012 - The constraint &lt;INST: UniqueName: /top/EXPANDED/top/EMAC_1\/v5_emac_ll\/v5_emac_block\/gmii0\/GMII_TX_ER IOB = true&gt; is overridden on the design object EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TX_ER by the constraint &lt;INST "*gmii0?GMII_TX_ER"     IOB = true;&gt; [M:/MASTER/COMPET/Trigger/HW/HDL/top/emac.ucf(160)].</td><td><br></td></tr><tr><td>WARNING NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP" of type "RAMB18SDP".  This attribute will be ignored.</td><td><br></td></tr><tr><td>ERROR NgdBuild:770 - IBUFG 'Inst_CRU/IBUFG_INSTANCE_NAME' and BUFG 'Inst_CRU/fpga_100m_clk_s_BUFG' on net 'Inst_CRU/fpga_100m_clk_s1' are lined up in series. Buffers of the same direction cannot be placed in series.</td><td><br></td></tr><tr><td>ERROR NgdBuild:462 - input pad net 'Inst_CRU/fpga_100m_clk_s1' drives multiple buffers:
  pin O on block Inst_CRU/IBUFG_INSTANCE_NAME with type IBUFG,
  pin I on block Inst_CRU/Inst_PLL_ALL/CLKIN1_IBUFG_INST with type IBUFG</td><td><br></td></tr></table>