down:: [[invertor]]
[[meeting_01.mp4]]
Innovus
[[meeting_01.mp4#t=01:35.785]]

Source
[[meeting_01.mp4#t=01:52.624]]

Import design Lef 按顺序
[[meeting_01.mp4#t=02:05.944]]

VDD、VSS、MMMC BROWER
[[meeting_01.mp4#t=02:59.968]]
保存.View

整个保存.Global
<img src="https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105202112.png" style="zoom: 35%;">

裁剪版图：
[[meeting_01.mp4#t=07:01.334]]
改版图大小、设电源线 margin
[[meeting_01.mp4#t=07:31.777]]

布电源线过程
[[meeting_01.mp4#t=09:01.845]]
the high the low 不要加 pin name

power the ring
[[meeting_01.mp4#t=10:25.270]]
offset 对齐
版图大加 strip

绕线：电源线
[[meeting_01.mp4#t=11:35.920]]

排pin
[[meeting_01.mp4#t=12:09.833]]
clk 改信号类型

save design  .enc
[[meeting_01.mp4#t=15:22.459]]

打 power 线，用的tcl
[[meeting_01.mp4#t=17:08.309]]

place well tap
[[meeting_01.mp4#t=17:35.816]]

place
[[meeting_01.mp4#t=18:30.561]]

setNanoRouteMode Top
元件不能直接连电源线，加 tie high 传输门，保护栅极
[[meeting_01.mp4#t=22:26.607]]

填 filler，density 有要求
[[meeting_01.mp4#t=25:07.211]]

布线，跑 clock tree
[[meeting_01.mp4#t=27:16.057]]

nano route toplayer bottonlayer
[[meeting_01.mp4#t=30:34.367]]
模块连线，模块走线

Save [[meeting_01.mp4#t=35:04.741]]
gds：map file lib 里


virtuoso 导入：
[[meeting_01.mp4#t=38:49.599]]
import gds
目的是 LVS、DRC、后端验证

导verilog
[[meeting_01.mp4#t=42:27.091]]

LVS
[[meeting_01.mp4#t=44:54.121]]

后仿
陶老师

实操： 
[[meeting_01.mp4#t=01:07:57.548]]
.Vs
<img src="https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105215758.png"/>
.Global
[[meeting_01.mp4#t=01:29:17.749]]
floorplan ---> sepcify floorplan
<img src="https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105224030.png"/>

Power --> connect global nets
<img src="https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105223611.png"/>
<img src="https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105223743.png"/>

![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105224240.png)

![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221105224413.png)
Route --> special route

[[meeting_02.mp4]]
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221106003636.png)
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221108140308.png)import verilog 加两个库，改 A，B
空格，Create pins
from cellview
virtuoso: 同上一步
[[meeting_01.mp4#t=03:02:20.394]]
New library
smic40ll SMIC_DIGITAL_RVT

[[meeting_01.mp4#t=03:13:37.509]]


![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221108132237.png)
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20221108152521.png)









