// Seed: 2468002819
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input supply0 id_10
    , id_20, id_21,
    output supply0 id_11,
    output wor id_12,
    input wire id_13,
    output supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18
);
  wire id_22;
  assign id_15 = id_7;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wire id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7
    , id_21,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13,
    output supply0 id_14,
    input wand id_15,
    output wor id_16,
    input wire id_17,
    input wor id_18,
    output wor id_19
);
  assign id_21 = 1;
  module_0(
      id_19,
      id_1,
      id_18,
      id_19,
      id_0,
      id_18,
      id_6,
      id_18,
      id_14,
      id_10,
      id_12,
      id_16,
      id_3,
      id_4,
      id_3,
      id_2,
      id_11,
      id_5,
      id_4
  );
endmodule
