$date
	Sat Feb 22 03:35:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module halfaddertest $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module test $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1#
#20000
1$
0#
#30000
0!
1"
1#
#40000
