# VE270 Lecture 12 Arithmetic Components

## Carry Look-ahead Adder

Check the Carry-Ripple Adder, it is created with full adders.

For 4-bit adder, we add two 4-bit numbers and generate a 5-bit number (4-bit sum and 1-bit carry).

## Faster Adder

Use two-level combinational logic design process.

-   pro: fast

    2 gate level delays

-   con: large

    -   9 inputs and 5 outputs.
    -   Truth table would have $2^{4+4+1} = 512$ rows

## Full Adder

<img src="./ve270_note_pic/l12p7.png" alt="Drawing" style="width: 150px;"/>

sum is $\sum m(1,2,4,7) = A\oplus B\oplus C $, carry is $\sum m(3,5,6,7) =AB+AC+BC =  (A \oplus B)C + AB$

## Faster Adder - Intuitive Attempt at "Look ahead"

<img src="./ve270_note_pic/l12p9.png" alt="Drawing" style="width: 375px;"/>

Then we produce carries directly and recursively: $c_{n+1} = a_nb_n + a_nc_n+b_nc_n$

Two layer SOP logic.

<div style="page-break-after: always;"></div>

## Better Form of Look Ahead

Since we get the $\text{Carry} = ab + (a\oplus b) c$ then we define $\text{Propagate } P = a \oplus b$ and $\text{Generate } G = ab$.

Then $\text{Cout} = G + Pc$, $c_{n+1} = G_{n} + P_nc_n$

<img src="./ve270_note_pic/l12p13.png" alt="Drawing" style="width: 500px;"/>

So only 4 gate level delay, 2 from SPG block and 2 from look ahead block.

## Cascading Adder

According to the $c =G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0c_0 $, we derive a $P$ and $G$ for cascading adder

<img src="./ve270_note_pic/l12p19.png" alt="Drawing" style="width: 500px;"/>

<div style="page-break-after: always;"></div>

## CLA Multi-Level Adder

<img src="./ve270_note_pic/l12p20.png" alt="Drawing" style="width: 350px;"/>

## Incrementer

<img src="./ve270_note_pic/l12p23.png" alt="Drawing" style="width: 500px;"/>

## Multiplier - Array Style

<img src="./ve270_note_pic/l12p26.png" alt="Drawing" style="width: 450px;"/>

<div style="page-break-after: always;"></div>

## Multiplier - Sequential (Add and Shift) Style

<img src="./ve270_note_pic/l12p28.png" alt="Drawing" style="width: 450px;"/>

<img src="./ve270_note_pic/l12p29.png" alt="Drawing" style="width: 450px;"/>

<div style="page-break-after: always;"></div>

## ALU

Refer the Lecture 5, we can see an example for the ALU operations.

Problem, the mux will generate too much wires, wasting too much power.

## Comparators

<img src="./ve270_note_pic/l12p32.png" alt="Drawing" style="width: 350px;"/>

## Magnitude Comparator

<img src="./ve270_note_pic/l12p34.png" alt="Drawing" style="width: 450px;"/>

For each stage, we have:

-   $\text{out_gt} = \text{in_gt} +(\text{in_eq} * a * b')$
-   $\text{out_eq} = \text{in_eq} * (a \text{ XNOR } b)$
-   $\text{out_lt} = \text{in_lt} + (\text{in_eq} * a' * b)$

