#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,189,81,77,79,131,64,16,157,5,74,181,241,163,63,
    193,35,241,208,77,76,122,51,198,42,166,122,168,26,90,15,
    114,33,124,172,134,186,11,200,46,49,156,235,255,214,25,106,
    91,253,3,110,224,241,222,0,187,239,205,164,240,179,108,188,
    47,79,0,180,143,36,195,139,129,4,88,16,179,64,50,80,
    22,132,22,48,210,54,72,27,148,3,161,131,218,1,225,192,
    11,131,172,7,159,0,43,128,231,176,7,153,11,115,175,143,
    27,229,95,184,60,134,204,16,156,174,233,62,194,60,87,15,
    201,82,164,102,93,58,66,8,154,164,189,46,11,83,151,82,
    138,186,43,249,179,73,180,43,165,191,205,94,145,89,142,68,
    0,132,140,44,163,63,97,195,210,33,239,43,6,232,131,164,
    75,1,168,130,1,250,16,204,61,250,57,32,48,180,85,238,
    34,120,123,36,9,162,168,136,149,136,34,51,232,132,42,179,
    70,146,116,232,131,182,18,166,135,228,49,174,99,101,14,214,
    254,230,226,189,17,69,138,134,15,169,115,42,142,244,182,66,
    167,220,21,198,28,227,179,166,170,54,145,140,13,190,108,61,
    58,124,7,122,129,192,159,180,168,53,111,227,242,35,46,94,
    185,47,244,155,41,43,62,205,205,109,147,240,233,205,108,28,
    249,193,100,134,173,59,227,73,147,203,140,79,130,25,87,66,
    241,170,46,77,153,150,146,255,109,216,168,106,187,164,100,90,
    83,80,151,185,236,152,221,123,238,102,12,106,60,170,40,141,
    238,226,160,218,206,37,232,230,66,109,216,237,23,88,155,222,
    253,151,253,110,40,231,235,49,92,176,77,140,1,27,178,161,
    245,13,118,143,157,14,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/Users/yaowang/Desktop/GitHub/GEM5_DRAMSim2/build/ARM/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    374,
    700);

} // anonymous namespace
