OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/placement/alu.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/cts-slowest.lib
read_liberty -corner Typical /openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/cts.lib
read_liberty -corner Fastest /openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/cts-fastest.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/placement/9-resizer.sdc'…
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 141984.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 4896 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 141984.
[INFO CTS-0047]     Number of keys in characterization LUT: 1624.
[INFO CTS-0048]     Actual min input cap: 1.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 4508um.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.odb'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.def'…
Writing timing constraints to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.sdc'…
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            1976.1 u
legalized HPWL           2067.1 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 51 instances
[INFO DPL-0021] HPWL before            2067.1 u
[INFO DPL-0022] HPWL after             1976.1 u
[INFO DPL-0023] HPWL delta               -4.4 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.odb'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.def'…
Writing timing constraints to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.sdc'…
cts_report
[INFO CTS-0003] Total number of Clock Roots: 0.
[INFO CTS-0004] Total number of Buffers Inserted: 0.
[INFO CTS-0005] Total number of Clock Subnets: 0.
[INFO CTS-0006] Total number of Sinks: 0.
cts_report_end
