{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696864288467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696864288467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 22:11:28 2023 " "Processing started: Mon Oct 09 22:11:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696864288467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864288467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864288467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696864288953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696864288953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operatorselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operatorselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperatorSelector-Behavioral " "Found design unit 1: OperatorSelector-Behavioral" {  } { { "OperatorSelector.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297359 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperatorSelector " "Found entity 1: OperatorSelector" {  } { { "OperatorSelector.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864297359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder-Structural " "Found design unit 1: Fulladder-Structural" {  } { { "Fulladder.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/Fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297361 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/Fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864297361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297363 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864297363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryadderandsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryadderandsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryAdderAndSubtractor-Structural " "Found design unit 1: BinaryAdderAndSubtractor-Structural" {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297365 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryAdderAndSubtractor " "Found entity 1: BinaryAdderAndSubtractor" {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864297365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculatorvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculatorvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculatorVHDL-Structural " "Found design unit 1: CalculatorVHDL-Structural" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297367 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculatorVHDL " "Found entity 1: CalculatorVHDL" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696864297367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864297367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalculatorVHDL " "Elaborating entity \"CalculatorVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696864297405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STORE_A CalculatorVHDL.vhd(15) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(15): object \"STORE_A\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696864297407 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STORE_B CalculatorVHDL.vhd(15) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(15): object \"STORE_B\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696864297407 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_ADD CalculatorVHDL.vhd(18) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(18): object \"TRIG_ADD\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696864297407 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_SUB CalculatorVHDL.vhd(18) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(18): object \"TRIG_SUB\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696864297407 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_MUL CalculatorVHDL.vhd(18) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(18): object \"TRIG_MUL\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696864297407 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_DIV CalculatorVHDL.vhd(18) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(18): object \"TRIG_DIV\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696864297407 "|CalculatorVHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:FSM A:behavioral " "Elaborating entity \"FSM\" using architecture \"A:behavioral\" for hierarchy \"FSM:FSM\"" {  } { { "CalculatorVHDL.vhd" "FSM" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696864297414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OperatorSelector OperatorSelector:OperatorSelector A:behavioral1234 " "Elaborating entity \"OperatorSelector\" using architecture \"A:behavioral1234\" for hierarchy \"OperatorSelector:OperatorSelector\"" {  } { { "CalculatorVHDL.vhd" "OperatorSelector" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696864297416 ""}
{ "Error" "EVRFX_VHDL_UNKNOWN_ARCHITECTURE_FOR_ENTITY" "behavioral1234 OperatorSelector OperatorSelector.vhd(5) " "VHDL error at OperatorSelector.vhd(5): architecture \"behavioral1234\" does not exist for entity \"OperatorSelector\"" {  } { { "OperatorSelector.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 5 0 0 } }  } 0 10293 "VHDL error at %3!s!: architecture \"%1!s!\" does not exist for entity \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696864297417 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "OperatorSelector:OperatorSelector " "Can't elaborate user hierarchy \"OperatorSelector:OperatorSelector\"" {  } { { "CalculatorVHDL.vhd" "OperatorSelector" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696864297417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696864297510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 09 22:11:37 2023 " "Processing ended: Mon Oct 09 22:11:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696864297510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696864297510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696864297510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696864297510 ""}
