# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../chip8_memory.vhd" \
"../../../../../../chip8_cpu.vhd" \

# Do not sort compile order
nosort
