// Seed: 4150230651
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  uwire id_6
);
  parameter id_8 = {1{-1}}, id_9 = id_3, id_10 = id_5, id_11 = id_10;
  logic id_12;
  assign module_1.id_12 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    output logic id_5,
    output uwire id_6,
    output supply0 id_7,
    output tri module_1,
    output tri id_9,
    input supply1 id_10,
    input wire id_11,
    output logic id_12,
    input wire id_13
);
  always @* id_5 = -1;
  always @(id_1 or posedge id_3) id_12 = #1 -1;
  wire id_15;
  ;
  wire id_16;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_9,
      id_3,
      id_3,
      id_3,
      id_0
  );
  wire id_17;
  assign id_16 = id_0;
endmodule
