// Seed: 1718689924
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire id_3
);
  always @(*) id_0 = 1;
  wand id_5;
  static id_6(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_1 - 1),
      .id_3(1 - 1),
      .id_4(id_1),
      .id_5(1'b0),
      .id_6(id_0),
      .id_7({{1'h0, id_5} {1}}),
      .id_8({1, 'h0, id_5, 1, id_0, id_3}),
      .id_9(id_3),
      .id_10(id_3),
      .id_11(1'h0)
  );
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri0 id_4
    , id_8,
    input supply0 id_5,
    input tri id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
