Analysis & Synthesis report for Camera
Sun Nov 02 17:57:44 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d
 11. State Machine - |top_level|camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel
 12. State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel_d
 13. State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel
 14. State Machine - |top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated
 21. Source assignments for image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated
 22. Parameter Settings for User Entity Instance: video_pll:U0|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: ov7670_controller:U1
 24. Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: color_debug:U5|color_detector:detector
 27. Parameter Settings for User Entity Instance: camera_drive_flags:u_drive_flags
 28. Parameter Settings for User Entity Instance: camera_drive_flags:u_drive_flags|color_detector:u_det
 29. Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "color_debug:U5|rgb_to_hsv:hsv_converter"
 35. Port Connectivity Checks: "color_debug:U5"
 36. Port Connectivity Checks: "vga_driver:U4"
 37. Port Connectivity Checks: "image_buffer:U3"
 38. Port Connectivity Checks: "ov7670_controller:U1|i2c_sender:Inst_i2c_sender"
 39. Port Connectivity Checks: "ov7670_controller:U1"
 40. Port Connectivity Checks: "video_pll:U0"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 02 17:57:44 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Camera                                      ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,655                                       ;
;     Total combinational functions  ; 1,551                                       ;
;     Dedicated logic registers      ; 431                                         ;
; Total registers                    ; 431                                         ;
; Total pins                         ; 110                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,572,864                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; Camera             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; seven_seg.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/seven_seg.sv               ;         ;
; roi_overlay.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/roi_overlay.sv             ;         ;
; rbg_to_hsv.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv              ;         ;
; display.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv                 ;         ;
; colour_detect.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_detect.sv           ;         ;
; colour_debug.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_debug.sv            ;         ;
; camera_drive_flags.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/camera_drive_flags.sv      ;         ;
; ov7670_pixel_capture.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_pixel_capture.sv    ;         ;
; image_buffer.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer.sv            ;         ;
; ov7670_registers.v               ; yes             ; User Verilog HDL File        ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_registers.v         ;         ;
; i2c_sender.v                     ; yes             ; User Verilog HDL File        ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/i2c_sender.v               ;         ;
; ov7670_controller.v              ; yes             ; User Verilog HDL File        ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_controller.v        ;         ;
; image_RAM.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_RAM.v                ;         ;
; vga_driver.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_driver.sv              ;         ;
; video_pll.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/video_pll.v                ;         ;
; top_level.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/video_pll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/video_pll_altpll.v      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_qrj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/altsyncram_qrj1.tdf     ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/decode_rsa.tdf          ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/decode_k8a.tdf          ;         ;
; db/mux_mob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/mux_mob.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_6jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/lpm_divide_6jm.tdf      ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/sign_div_unsign_ulh.tdf ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/alt_u_div_g7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/add_sub_8pc.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,655                                                                                 ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 1551                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 566                                                                                   ;
;     -- 3 input functions                    ; 657                                                                                   ;
;     -- <=2 input functions                  ; 328                                                                                   ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 1020                                                                                  ;
;     -- arithmetic mode                      ; 531                                                                                   ;
;                                             ;                                                                                       ;
; Total registers                             ; 431                                                                                   ;
;     -- Dedicated logic registers            ; 431                                                                                   ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 110                                                                                   ;
; Total memory bits                           ; 1572864                                                                               ;
;                                             ;                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; video_pll:U0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 592                                                                                   ;
; Total fan-out                               ; 12065                                                                                 ;
; Average fan-out                             ; 5.04                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_level                                     ; 1551 (0)            ; 431 (0)                   ; 1572864     ; 0            ; 0       ; 0         ; 110  ; 0            ; |top_level                                                                                                                                         ; top_level            ; work         ;
;    |camera_drive_flags:u_drive_flags|          ; 28 (12)             ; 50 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|camera_drive_flags:u_drive_flags                                                                                                        ; camera_drive_flags   ; work         ;
;       |rgb_to_hsv:u_hsv|                       ; 16 (16)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv                                                                                       ; rgb_to_hsv           ; work         ;
;    |color_debug:U5|                            ; 865 (33)            ; 78 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5                                                                                                                          ; color_debug          ; work         ;
;       |color_detector:detector|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|color_detector:detector                                                                                                  ; color_detector       ; work         ;
;       |rgb_to_hsv:hsv_converter|               ; 831 (170)           ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter                                                                                                 ; rgb_to_hsv           ; work         ;
;          |lpm_divide:Div0|                     ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_6jm:auto_generated|    ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                   ; lpm_divide_6jm       ; work         ;
;                |sign_div_unsign_ulh:divider|   ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_g7f:divider|      ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider ; alt_u_div_g7f        ; work         ;
;          |lpm_divide:Div1|                     ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_6jm:auto_generated|    ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1|lpm_divide_6jm:auto_generated                                                   ; lpm_divide_6jm       ; work         ;
;                |sign_div_unsign_ulh:divider|   ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_g7f:divider|      ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider ; alt_u_div_g7f        ; work         ;
;          |lpm_divide:Div2|                     ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_6jm:auto_generated|    ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2|lpm_divide_6jm:auto_generated                                                   ; lpm_divide_6jm       ; work         ;
;                |sign_div_unsign_ulh:divider|   ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_g7f:divider|      ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider ; alt_u_div_g7f        ; work         ;
;    |display:u_display|                         ; 89 (61)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|display:u_display                                                                                                                       ; display              ; work         ;
;       |seven_seg:u_digit0|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit0                                                                                                    ; seven_seg            ; work         ;
;       |seven_seg:u_digit1|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit1                                                                                                    ; seven_seg            ; work         ;
;       |seven_seg:u_digit2|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit2                                                                                                    ; seven_seg            ; work         ;
;       |seven_seg:u_digit3|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit3                                                                                                    ; seven_seg            ; work         ;
;    |image_buffer:U3|                           ; 170 (140)           ; 23 (17)                   ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3                                                                                                                         ; image_buffer         ; work         ;
;       |image_RAM:Inst_buffer_bottom|           ; 10 (0)              ; 6 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom                                                                                            ; image_RAM            ; work         ;
;          |altsyncram:altsyncram_component|     ; 10 (0)              ; 6 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component                                                            ; altsyncram           ; work         ;
;             |altsyncram_qrj1:auto_generated|   ; 10 (0)              ; 6 (6)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated                             ; altsyncram_qrj1      ; work         ;
;                |decode_rsa:decode2|            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|decode_rsa:decode2          ; decode_rsa           ; work         ;
;       |image_RAM:Inst_buffer_top|              ; 20 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top                                                                                               ; image_RAM            ; work         ;
;          |altsyncram:altsyncram_component|     ; 20 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;             |altsyncram_qrj1:auto_generated|   ; 20 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated                                ; altsyncram_qrj1      ; work         ;
;                |decode_k8a:rden_decode_b|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|decode_k8a:rden_decode_b       ; decode_k8a           ; work         ;
;                |decode_rsa:decode2|            ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|decode_rsa:decode2             ; decode_rsa           ; work         ;
;    |ov7670_controller:U1|                      ; 267 (33)            ; 163 (24)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:U1                                                                                                                    ; ov7670_controller    ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 80 (80)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender                                                                                         ; i2c_sender           ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 154 (154)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers                                                                             ; ov7670_registers     ; work         ;
;    |ov7670_pixel_capture:DUT1|                 ; 25 (25)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_pixel_capture:DUT1                                                                                                               ; ov7670_pixel_capture ; work         ;
;    |roi_overlay:overlay_inst|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|roi_overlay:overlay_inst                                                                                                                ; roi_overlay          ; work         ;
;    |vga_driver:U4|                             ; 102 (102)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga_driver:U4                                                                                                                           ; vga_driver           ; work         ;
;    |video_pll:U0|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|video_pll:U0                                                                                                                            ; video_pll            ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|video_pll:U0|altpll:altpll_component                                                                                                    ; altpll               ; work         ;
;          |video_pll_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|video_pll:U0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                    ; video_pll_altpll     ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top_level|video_pll:U0                                 ; video_pll.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom ; image_RAM.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top    ; image_RAM.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |top_level|camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d ;
+------------------+------------------+------------------+-----------------------------------+
; Name             ; max_channel_d.00 ; max_channel_d.10 ; max_channel_d.01                  ;
+------------------+------------------+------------------+-----------------------------------+
; max_channel_d.00 ; 0                ; 0                ; 0                                 ;
; max_channel_d.01 ; 1                ; 0                ; 1                                 ;
; max_channel_d.10 ; 1                ; 1                ; 0                                 ;
+------------------+------------------+------------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |top_level|camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel ;
+----------------+----------------+----------------+---------------------------------------+
; Name           ; max_channel.00 ; max_channel.10 ; max_channel.01                        ;
+----------------+----------------+----------------+---------------------------------------+
; max_channel.00 ; 0              ; 0              ; 0                                     ;
; max_channel.01 ; 1              ; 0              ; 1                                     ;
; max_channel.10 ; 1              ; 1              ; 0                                     ;
+----------------+----------------+----------------+---------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel_d ;
+------------------+------------------+------------------+-------------------------+
; Name             ; max_channel_d.00 ; max_channel_d.10 ; max_channel_d.01        ;
+------------------+------------------+------------------+-------------------------+
; max_channel_d.00 ; 0                ; 0                ; 0                       ;
; max_channel_d.01 ; 1                ; 0                ; 1                       ;
; max_channel_d.10 ; 1                ; 1                ; 0                       ;
+------------------+------------------+------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; max_channel.00 ; max_channel.10 ; max_channel.01              ;
+----------------+----------------+----------------+-----------------------------+
; max_channel.00 ; 0              ; 0              ; 0                           ;
; max_channel.01 ; 1              ; 0              ; 1                           ;
; max_channel.10 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; sreg.1111111111111111 ; sreg.1011100000001010 ; sreg.1011001110000010 ; sreg.1011001000001110 ; sreg.1011000100001100 ; sreg.1011000010000100 ; sreg.1010001000000010 ; sreg.1001101000000000 ; sreg.1001011000000000 ; sreg.1001000100000000 ; sreg.1001000000000000 ; sreg.1000111100000000 ; sreg.1000111000000000 ; sreg.1000110101001111 ; sreg.1000110000000010 ; sreg.0111010000010000 ; sreg.0111000100000000 ; sreg.0110101101001010 ; sreg.0110100100000000 ; sreg.0101100000011110 ; sreg.0101010001000000 ; sreg.0101001100101001 ; sreg.0101001000010111 ; sreg.0101000100001100 ; sreg.0101000000110100 ; sreg.0100111101000000 ; sreg.0100111000100000 ; sreg.0100110101000000 ; sreg.0100000000010000 ; sreg.0011111000000000 ; sreg.0011110111000000 ; sreg.0011110001111000 ; sreg.0011101000000100 ; sreg.0011100100101010 ; sreg.0011100001110001 ; sreg.0011011100011101 ; sreg.0011010100001011 ; sreg.0011001100001011 ; sreg.0011001010100100 ; sreg.0010100100000111 ; sreg.0010001010010001 ; sreg.0010000100000010 ; sreg.0001111000110111 ; sreg.0001101001111011 ; sreg.0001100100000011 ; sreg.0001100001100001 ; sreg.0001011100010001 ; sreg.0001011000000010 ; sreg.0001010001001000 ; sreg.0001001010000000 ; sreg.0001001000000100 ; sreg.0001000101000000 ; sreg.0001000100000000 ; sreg.0000111101001011 ; sreg.0000111001100001 ; sreg.0000110000000000 ; sreg.0000010000000000 ; sreg.0000001100001010 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; sreg.0000001100001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; sreg.0000010000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; sreg.0000110000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; sreg.0000111001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; sreg.0000111101001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001000101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001010000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001010001001000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011100010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100100000011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001101001111011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001111000110111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010000100000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010001010010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010100100000111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001010100100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011010100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011011100011101 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100001110001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100100101010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011101000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110001111000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110111000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100000000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100110101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111000100000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000000110100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001000010111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001100101001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101010001000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101100000011110 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110100100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110101101001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0111000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0111010000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110101001111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001011000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001101000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1010001000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000010000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001000001110 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001110000010 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011100000001010 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1111111111111111 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; display:u_display|current_state[2..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|s_out[0..7]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                       ;
; color_debug:U5|rgb_to_hsv:hsv_converter|s_out[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; vga_driver:U4|state[2..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|valid_d1                                                                    ; Merged with camera_drive_flags:u_drive_flags|vld_d1                                                                                          ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[4]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[0]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[3]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[7]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[2]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[6]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[1]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[5]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[0]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[4]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[3]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[7]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[2]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[6]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[1]                                                                  ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[5]                                                                     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[3]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[7]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[2]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[6]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[1]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[5]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[0]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[4]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[3]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[7]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[2]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[6]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[1]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[5]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[0]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[4]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[3]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[7]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[2]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[6]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[1]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[5]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[0]                                                                     ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[4]                                                                        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[3]                                                                    ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[7]                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[2]                                                                    ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[6]                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[1]                                                                    ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[5]                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[0]                                                                    ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|v_out[4]                                                                       ;
; camera_drive_flags:u_drive_flags|vld_d2                                                                                       ; Merged with camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|valid_d2                                                                       ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[4]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[0]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[3]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[7]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[2]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[6]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[1]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[5]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[0]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[4]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[3]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[7]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[2]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[6]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[1]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[5]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[3]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[7]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[2]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[6]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[1]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[5]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[0]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[4]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[3]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[7]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[2]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[6]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[1]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[5]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[0]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[4]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[3]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[7]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[2]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[6]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[1]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[5]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[0]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[4]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|v_out[3]                                                                              ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|v_out[7]                                                                                 ;
; color_debug:U5|rgb_to_hsv:hsv_converter|v_out[2]                                                                              ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|v_out[6]                                                                                 ;
; color_debug:U5|rgb_to_hsv:hsv_converter|v_out[1]                                                                              ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|v_out[5]                                                                                 ;
; color_debug:U5|rgb_to_hsv:hsv_converter|v_out[0]                                                                              ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|v_out[4]                                                                                 ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|address_reg_b[2]     ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|address_reg_b[2]     ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|address_reg_b[1]     ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|address_reg_b[1]     ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|address_reg_b[0]     ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|address_reg_b[0]     ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|out_address_reg_b[2] ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|out_address_reg_b[2] ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|out_address_reg_b[1] ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|out_address_reg_b[1] ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|out_address_reg_b[0] ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|out_address_reg_b[0] ;
; image_buffer:U3|x_vga[9]                                                                                                      ; Merged with color_debug:U5|x_count[9]                                                                                                        ;
; image_buffer:U3|x_vga[8]                                                                                                      ; Merged with color_debug:U5|x_count[8]                                                                                                        ;
; image_buffer:U3|x_vga[7]                                                                                                      ; Merged with color_debug:U5|x_count[7]                                                                                                        ;
; image_buffer:U3|x_vga[6]                                                                                                      ; Merged with color_debug:U5|x_count[6]                                                                                                        ;
; image_buffer:U3|x_vga[5]                                                                                                      ; Merged with color_debug:U5|x_count[5]                                                                                                        ;
; image_buffer:U3|x_vga[4]                                                                                                      ; Merged with color_debug:U5|x_count[4]                                                                                                        ;
; image_buffer:U3|x_vga[3]                                                                                                      ; Merged with color_debug:U5|x_count[3]                                                                                                        ;
; image_buffer:U3|x_vga[2]                                                                                                      ; Merged with color_debug:U5|x_count[2]                                                                                                        ;
; image_buffer:U3|x_vga[1]                                                                                                      ; Merged with color_debug:U5|x_count[1]                                                                                                        ;
; image_buffer:U3|x_vga[0]                                                                                                      ; Merged with color_debug:U5|x_count[0]                                                                                                        ;
; image_buffer:U3|y_vga[8]                                                                                                      ; Merged with color_debug:U5|y_count[8]                                                                                                        ;
; image_buffer:U3|y_vga[7]                                                                                                      ; Merged with color_debug:U5|y_count[7]                                                                                                        ;
; image_buffer:U3|y_vga[6]                                                                                                      ; Merged with color_debug:U5|y_count[6]                                                                                                        ;
; image_buffer:U3|y_vga[5]                                                                                                      ; Merged with color_debug:U5|y_count[5]                                                                                                        ;
; image_buffer:U3|y_vga[4]                                                                                                      ; Merged with color_debug:U5|y_count[4]                                                                                                        ;
; image_buffer:U3|y_vga[3]                                                                                                      ; Merged with color_debug:U5|y_count[3]                                                                                                        ;
; image_buffer:U3|y_vga[2]                                                                                                      ; Merged with color_debug:U5|y_count[2]                                                                                                        ;
; image_buffer:U3|y_vga[1]                                                                                                      ; Merged with color_debug:U5|y_count[1]                                                                                                        ;
; image_buffer:U3|y_vga[0]                                                                                                      ; Merged with color_debug:U5|y_count[0]                                                                                                        ;
; camera_drive_flags:u_drive_flags|green_cnt[0..19]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|red_cnt[0..19]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|turn_right                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|turn_left                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|h_out[0..8]                                                                 ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|b8_d[4..7]                                                                  ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[4..7]                                                                  ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[4..7]                                                                  ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[0..7]                                                                 ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[0,5..7]                                                             ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d.00                                                            ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel.00                                                              ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d.01                                                            ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel.01                                                              ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d.10                                                            ; Lost fanout                                                                                                                                  ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel.10                                                              ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~2                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~3                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~4                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~5                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~6                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~7                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~8                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~9                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~10                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~11                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~12                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~13                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~14                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~15                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~16                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~17                                                           ; Lost fanout                                                                                                                                  ;
; display:u_display|current_state[0]                                                                                            ; Merged with vga_driver:U4|pixel_count[0]                                                                                                     ;
; Total Number of Removed Registers = 250                                                                                       ;                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+--------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                           ;
+--------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|s_out[0]         ; Stuck at GND              ; camera_drive_flags:u_drive_flags|green_cnt[0],                   ;
;                                                                    ; due to stuck port data_in ; camera_drive_flags:u_drive_flags|green_cnt[1],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[2],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[3],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[4],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[5],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[6],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[7],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[8],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[9],                   ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[10],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[11],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[12],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[13],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[14],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[15],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[16],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[17],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[18],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|green_cnt[19],                  ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[0],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[1],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[2],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[3],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[4],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[5],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[6],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[7],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[8],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[9],                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[10],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[11],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[12],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[13],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[14],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[15],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[16],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[17],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[18],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|red_cnt[19],                    ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|turn_right,                     ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|turn_left                       ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|h_out[8]         ; Lost Fanouts              ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[7],       ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[7],      ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[6],      ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[5],      ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[4],      ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[3],      ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|delta[2],      ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|min_val[0]     ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|h_out[2]         ; Lost Fanouts              ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|r8_d[7],       ;
;                                                                    ;                           ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|g8_d[6]        ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d.00 ; Lost Fanouts              ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel.00 ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d.01 ; Lost Fanouts              ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel.01 ;
; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel_d.10 ; Lost Fanouts              ; camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_channel.10 ;
+--------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 431   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 192   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; ov7670_controller:U1|i2c_sender:Inst_i2c_sender|divider[0] ; 4       ;
; Total number of inverted registers = 1                     ;         ;
+------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender|busy_sr[24]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender|data_sr[8]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender|divider[1]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_level|vga_driver:U4|line_count[10]                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top_level|ov7670_pixel_capture:DUT1|address[6]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|ov7670_pixel_capture:DUT1|pixel_phase                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|camera_drive_flags:u_drive_flags|rgb_to_hsv:u_hsv|max_val[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_val[7]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|min_val[6]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd0[0]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd1[2]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd2[2]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd3[0]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|display:u_display|temp_value[10]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|display:u_display|temp_value[1]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|h_out[1]             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|h_out[3]             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_level|image_buffer:U3|data_out[8]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_level|vga_driver:U4|r[3]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:U0|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7670_controller:U1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; camera_address ; 01000010 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qrj1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_qrj1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_debug:U5|color_detector:detector ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; H_RED_LOW1     ; 0     ; Signed Integer                                             ;
; H_RED_HIGH1    ; 10    ; Signed Integer                                             ;
; H_RED_LOW2     ; 350   ; Signed Integer                                             ;
; H_RED_HIGH2    ; 359   ; Signed Integer                                             ;
; H_GREEN_LOW    ; 80    ; Signed Integer                                             ;
; H_GREEN_HIGH   ; 140   ; Signed Integer                                             ;
; S_MIN          ; 30    ; Signed Integer                                             ;
; V_MIN          ; 20    ; Signed Integer                                             ;
; S_BLACK_MAX    ; 60    ; Signed Integer                                             ;
; V_BLACK_MAX    ; 50    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_drive_flags:u_drive_flags ;
+--------------------+-------+--------------------------------------------------+
; Parameter Name     ; Value ; Type                                             ;
+--------------------+-------+--------------------------------------------------+
; IMG_W              ; 640   ; Signed Integer                                   ;
; IMG_H              ; 480   ; Signed Integer                                   ;
; MID_X              ; 320   ; Signed Integer                                   ;
; MID_Y              ; 240   ; Signed Integer                                   ;
; MIN_COLORED_PIXELS ; 500   ; Signed Integer                                   ;
+--------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_drive_flags:u_drive_flags|color_detector:u_det ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; H_RED_LOW1     ; 0     ; Signed Integer                                                            ;
; H_RED_HIGH1    ; 10    ; Signed Integer                                                            ;
; H_RED_LOW2     ; 350   ; Signed Integer                                                            ;
; H_RED_HIGH2    ; 359   ; Signed Integer                                                            ;
; H_GREEN_LOW    ; 80    ; Signed Integer                                                            ;
; H_GREEN_HIGH   ; 140   ; Signed Integer                                                            ;
; S_MIN          ; 30    ; Signed Integer                                                            ;
; V_MIN          ; 20    ; Signed Integer                                                            ;
; S_BLACK_MAX    ; 60    ; Signed Integer                                                            ;
; V_BLACK_MAX    ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; video_pll:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                            ;
; Entity Instance                           ; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 12                                                                           ;
;     -- NUMWORDS_A                         ; 65536                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 12                                                                           ;
;     -- NUMWORDS_B                         ; 65536                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 12                                                                           ;
;     -- NUMWORDS_A                         ; 65536                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 12                                                                           ;
;     -- NUMWORDS_B                         ; 65536                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_debug:U5|rgb_to_hsv:hsv_converter"                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_debug:U5"                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; center_pixel      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_red        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_green      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_blue       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_hue        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_saturation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_value      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sat_decimal       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; val_decimal       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "vga_driver:U4" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; rst  ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_buffer:U3"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rst         ; Input  ; Info     ; Stuck at GND                                                                        ;
; image_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; image_end   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:U1|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                       ;
+----------+-------+----------+-----------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                  ;
; id[7]    ; Input ; Info     ; Stuck at GND                                  ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                  ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                  ;
; id[0]    ; Input ; Info     ; Stuck at GND                                  ;
+----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:U1"                                                                                               ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; config_finished ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; xclk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_pll:U0"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 110                         ;
; cycloneiii_ff         ; 431                         ;
;     ENA               ; 140                         ;
;     ENA SCLR          ; 36                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 9                           ;
;     SLD               ; 13                          ;
;     plain             ; 217                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1558                        ;
;     arith             ; 531                         ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 378                         ;
;     normal            ; 1027                        ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 279                         ;
;         4 data inputs ; 566                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 44.40                       ;
; Average LUT depth     ; 20.28                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 02 17:57:37 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_scaler.sv
    Info (12023): Found entity 1: vga_scaler File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_scaler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/seven_seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file roi_overlay.sv
    Info (12023): Found entity 1: roi_overlay File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/roi_overlay.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rbg_to_hsv.sv
    Info (12023): Found entity 1: rgb_to_hsv File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file colour_detect.sv
    Info (12023): Found entity 1: color_detector File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colour_debug.sv
    Info (12023): Found entity 1: color_debug File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_debug.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file camera_drive_flags.sv
    Info (12023): Found entity 1: camera_drive_flags File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/camera_drive_flags.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_pixel_capture.sv
    Info (12023): Found entity 1: ov7670_pixel_capture File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_pixel_capture.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file image_buffer.sv
    Info (12023): Found entity 1: image_buffer File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_registers.v
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_registers.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file i2c_sender.v
    Info (12023): Found entity 1: i2c_sender File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/i2c_sender.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file image_buffer_tb.sv
    Info (12023): Found entity 1: image_buffer_tb File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file image_ram.v
    Info (12023): Found entity 1: image_RAM File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file camera_stream_tb.sv
    Info (12023): Found entity 1: camera_stream_tb File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/camera_stream_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/video_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 4
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10034): Output port "LEDR[17..6]" at top_level.sv(26) has no driver File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:U0" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 59
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:U0|altpll:altpll_component" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/video_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "video_pll:U0|altpll:altpll_component" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/video_pll.v Line: 104
Info (12133): Instantiated megafunction "video_pll:U0|altpll:altpll_component" with the following parameter: File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/video_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/video_pll_altpll.v Line: 31
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:U0|altpll:altpll_component|video_pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:U1" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 76
Warning (10230): Verilog HDL assignment warning at ov7670_controller.v(29): truncated value with size 32 to match size of target (23) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_controller.v Line: 29
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:U1|i2c_sender:Inst_i2c_sender" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_controller.v Line: 48
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/i2c_sender.v Line: 65
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/i2c_sender.v Line: 191
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_controller.v Line: 60
Warning (10230): Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_registers.v Line: 68
Info (12128): Elaborating entity "ov7670_pixel_capture" for hierarchy "ov7670_pixel_capture:DUT1" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 86
Warning (10230): Verilog HDL assignment warning at ov7670_pixel_capture.sv(75): truncated value with size 32 to match size of target (17) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/ov7670_pixel_capture.sv Line: 75
Info (12128): Elaborating entity "image_buffer" for hierarchy "image_buffer:U3" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 105
Warning (10230): Verilog HDL assignment warning at image_buffer.sv(30): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer.sv Line: 30
Warning (10230): Verilog HDL assignment warning at image_buffer.sv(35): truncated value with size 32 to match size of target (9) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer.sv Line: 35
Warning (10034): Output port "image_end" at image_buffer.sv(11) has no driver File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer.sv Line: 11
Info (12128): Elaborating entity "image_RAM" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_buffer.sv Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_RAM.v Line: 91
Info (12130): Elaborated megafunction instantiation "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_RAM.v Line: 91
Info (12133): Instantiated megafunction "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/image_RAM.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qrj1.tdf
    Info (12023): Found entity 1: altsyncram_qrj1 File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/altsyncram_qrj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qrj1" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|decode_rsa:decode2" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/altsyncram_qrj1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|decode_k8a:rden_decode_b" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/altsyncram_qrj1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/mux_mob.tdf Line: 23
Info (12128): Elaborating entity "mux_mob" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|mux_mob:mux3" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/altsyncram_qrj1.tdf Line: 50
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:U4" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 124
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(45): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_driver.sv Line: 45
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(46): truncated value with size 32 to match size of target (12) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_driver.sv Line: 46
Warning (10270): Verilog HDL Case Statement warning at vga_driver.sv(67): incomplete case statement has no default case item File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_driver.sv Line: 67
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(81): truncated value with size 32 to match size of target (1) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/vga_driver.sv Line: 81
Info (12128): Elaborating entity "color_debug" for hierarchy "color_debug:U5" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 157
Warning (10230): Verilog HDL assignment warning at colour_debug.sv(42): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_debug.sv Line: 42
Warning (10230): Verilog HDL assignment warning at colour_debug.sv(50): truncated value with size 32 to match size of target (9) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_debug.sv Line: 50
Info (12128): Elaborating entity "rgb_to_hsv" for hierarchy "color_debug:U5|rgb_to_hsv:hsv_converter" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_debug.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object "max_val_d" assigned a value but never read File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object "min_val_d" assigned a value but never read File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 58
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 100
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(104): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 104
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(106): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 106
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 111
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(113): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 113
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(119): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 119
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(121): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 121
Info (12128): Elaborating entity "color_detector" for hierarchy "color_debug:U5|color_detector:detector" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/colour_debug.sv Line: 109
Info (12128): Elaborating entity "camera_drive_flags" for hierarchy "camera_drive_flags:u_drive_flags" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 174
Warning (10230): Verilog HDL assignment warning at camera_drive_flags.sv(116): truncated value with size 32 to match size of target (20) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/camera_drive_flags.sv Line: 116
Warning (10230): Verilog HDL assignment warning at camera_drive_flags.sv(117): truncated value with size 32 to match size of target (20) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/camera_drive_flags.sv Line: 117
Info (12128): Elaborating entity "roi_overlay" for hierarchy "roi_overlay:overlay_inst" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 183
Info (12128): Elaborating entity "display" for hierarchy "display:u_display" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 217
Warning (10230): Verilog HDL assignment warning at display.sv(34): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 34
Warning (10270): Verilog HDL Case Statement warning at display.sv(42): incomplete case statement has no default case item File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 42
Warning (10230): Verilog HDL assignment warning at display.sv(72): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 72
Warning (10230): Verilog HDL assignment warning at display.sv(73): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 73
Warning (10230): Verilog HDL assignment warning at display.sv(74): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 74
Warning (10230): Verilog HDL assignment warning at display.sv(75): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 75
Info (12128): Elaborating entity "seven_seg" for hierarchy "display:u_display|seven_seg:u_digit0" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/display.sv Line: 55
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_debug:U5|rgb_to_hsv:hsv_converter|Div0" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_debug:U5|rgb_to_hsv:hsv_converter|Div1" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_debug:U5|rgb_to_hsv:hsv_converter|Div2" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 121
Info (12130): Elaborated megafunction instantiation "color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 106
Info (12133): Instantiated megafunction "color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0" with the following parameter: File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/rbg_to_hsv.sv Line: 106
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/lpm_divide_6jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/alt_u_div_g7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/db/add_sub_8pc.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 13
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 14
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 23
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 26
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 35
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/output_files/Camera.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 28
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 28
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/top_level.sv Line: 28
Info (21057): Implemented 1974 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 93 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1671 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Sun Nov 02 17:57:44 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jiaho/Documents/USYD4thYear2025/MTRX3700/DE2_camera/output_files/Camera.map.smsg.


