#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 16 12:29:08 2017
# Process ID: 10316
# Current directory: /home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/ip/repo/axi_slave_reg_rw_1.0
# Command line: vivado
# Log file: /home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/ip/repo/axi_slave_reg_rw_1.0/vivado.log
# Journal file: /home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/ip/repo/axi_slave_reg_rw_1.0/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/hiemstra/.Xilinx/Vivado/init.tcl'
360 Beta devices matching pattern found, 112 enabled.
start_gui
open_project /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/gmi_qsfp_100G_ab.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_lbus_pkt_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_lbus_pkt_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_trans_debug.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_lbus_pkt_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_lbus_pkt_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_trans_debug.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_pkt_gen_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_pkt_gen_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_exdes.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_exdes.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_lbus_pkt_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_lbus_pkt_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_trans_debug.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_lbus_pkt_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_lbus_pkt_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_trans_debug.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_pkt_gen_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_pkt_gen_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_exdes.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_exdes.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_lbus_pkt_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_lbus_pkt_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_trans_debug.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_lbus_pkt_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_lbus_pkt_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_trans_debug.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_pkt_gen_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_pkt_gen_mon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_a/cmac_usplus_100G_qsfp_a_0_exdes.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hiemstra/svnlowcbf/LOWCBF/Firmware/boards/gemini/designs/gmi_qsfp_100G_ab/src/verilog/qsfp_b/cmac_usplus_100G_qsfp_b_0_exdes.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 6813.918 ; gain = 925.820 ; free physical = 6728 ; free virtual = 114774
open_bd_design {/home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/gmi_qsfp_100G_ab.srcs/sources_1/bd/bd/gmi_qsfp_axi.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- user.org:user:axi_slave_led_reg:1.0 - axi_slave_led_reg_0
Adding cell -- user.org:user:axi_slave_reg_rw:1.0 - axi_slave_reg_rw_0
Adding cell -- xilinx.com:ip:axi_amm_bridge:1.0 - axi_amm_bridge_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gmi_qsfp_axi> from BD file </home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/gmi_qsfp_100G_ab.srcs/sources_1/bd/bd/gmi_qsfp_axi.bd>
ipx::edit_ip_in_project -upgrade true -name axi_slave_reg_rw_v1_0_project -directory /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/gmi_qsfp_100G_ab.tmp/axi_slave_reg_rw_v1_0_project /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo/axi_slave_reg_rw_1.0/axi_slave_reg_rw_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::add_bus_interface blah [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces blah -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces blah -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces blah -of_objects [ipx::current_core]]
ipx::remove_bus_interface blah [ipx::current_core]
current_project gmi_qsfp_100G_ab
current_project axi_slave_reg_rw_v1_0_project
close_project
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
WARNING: [BD 5-230] No cells matched 'get_bd_cells axi_interconnect_0'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [Ipptcl 7-25] Invalid group 'Avalon address segment(s)'.
ERROR: [Common 17-39] 'get_groupspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.C_PROTOCOL failed.ERROR: [Common 17-39] 'get_groupspec' failed due to earlier errors.

ERROR: [Ipptcl 7-25] Invalid group 'Avalon address segment(s)'.
ERROR: [Common 17-39] 'get_groupspec' failed due to earlier errors.
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.C_PROTOCOL failed.ERROR: [Common 17-39] 'get_groupspec' failed due to earlier errors.

ipx::edit_ip_in_project -upgrade true -name axi_slave_reg_rw_v1_0_project -directory /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/gmi_qsfp_100G_ab.tmp/axi_slave_reg_rw_v1_0_project /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo/axi_slave_reg_rw_1.0/axi_slave_reg_rw_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
current_project gmi_qsfp_100G_ab
ipx::edit_ip_in_project -upgrade true -name axi_slave_led_reg_v1_0_project -directory /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/gmi_qsfp_100G_ab.tmp/axi_slave_led_reg_v1_0_project /home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo/axi_slave_led_reg_1.0/axi_slave_led_reg_1.0/axi_slave_led_reg_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hiemstra/svnlowcbf/LOWCBF/Firmware/build/gmi/vivado/gmi_qsfp_100G_ab_build_170511_171027/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
close_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 19 17:08:33 2017...
