{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 20 16:36:37 2012 " "Info: Processing started: Sun May 20 16:36:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_3 " "Info: Found entity 1: Lab_3" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Lab_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Info: Found entity 1: lab4" {  } { { "lab4.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lab4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_RAM " "Info: Found entity 1: ROM_RAM" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM_RAM " "Info: Elaborating entity \"ROM_RAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RAM.hex " "Warning: Can't find a definition for parameter LPM_FILE -- assuming RAM.hex was intended to be a quoted string" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom6.tdf 1 1 " "Warning: Using design file lpm_rom6.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom6 " "Info: Found entity 1: lpm_rom6" {  } { { "lpm_rom6.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom6.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom6 lpm_rom6:inst1 " "Info: Elaborating entity \"lpm_rom6\" for hierarchy \"lpm_rom6:inst1\"" {  } { { "ROM_RAM.bdf" "inst1" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 64 440 600 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom6:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom6:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom6.tdf" "altsyncram_component" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom6.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom6:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom6:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom6.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom6.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom6:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom6:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ROM.hex " "Info: Parameter \"INIT_FILE\" = \"ROM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom6.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom6.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr61 " "Info: Found entity 1: altsyncram_fr61" {  } { { "db/altsyncram_fr61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_fr61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fr61 lpm_rom6:inst1\|altsyncram:altsyncram_component\|altsyncram_fr61:auto_generated " "Info: Elaborating entity \"altsyncram_fr61\" for hierarchy \"lpm_rom6:inst1\|altsyncram:altsyncram_component\|altsyncram_fr61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ROM.hex " "Warning: Byte addressed memory initialization file \"ROM.hex\" was read in the word-addressed format" {  } { { "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM.hex" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 16 ROM.hex " "Critical Warning: Memory depth (256) in the design file differs from memory depth (16) in the Memory Initialization File \"ROM.hex\" -- setting initial value for remaining addresses to 0" {  } { { "lpm_rom6.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom6.tdf" 48 2 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:RAM " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:RAM\"" {  } { { "ROM_RAM.bdf" "RAM" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ETDFX_ASSERTION" "Value of LPM_NUMWORDS parameter requires 4 address lines, but LPM_WIDTHAD value, which defines the number of address lines, is 8 " "Error: Assertion error: Value of LPM_NUMWORDS parameter requires 4 address lines, but LPM_WIDTHAD value, which defines the number of address lines, is 8" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 133 2 0 } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Assertion error: %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LPM_RAM_IO:RAM " "Error: Can't elaborate user hierarchy \"LPM_RAM_IO:RAM\"" {  } { { "ROM_RAM.bdf" "RAM" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Error: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 20 16:36:39 2012 " "Error: Processing ended: Sun May 20 16:36:39 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
