// Seed: 1421522430
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output uwire id_7
);
endmodule
module module_1 #(
    parameter id_2 = 32'd22,
    parameter id_4 = 32'd58
) (
    output logic id_0,
    output tri1 id_1,
    input supply1 _id_2,
    output tri id_3,
    input wand _id_4,
    output supply0 id_5,
    output logic id_6,
    input wand id_7
);
  wire [-1 : -1 'b0] id_9;
  assign id_6 = 1;
  wire [  1  ==  -1 : 1 'b0] id_10;
  bit  [id_4  ==  id_2 : -1] id_11;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_5,
      id_7,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_12;
  ;
  assign id_3 = 1 - 1'b0;
  always @* begin : LABEL_0
    id_6 = -1;
  end
  event id_13 = id_11;
  initial begin : LABEL_1
    begin : LABEL_2
      id_11 <= id_10;
      assume (-1'b0);
      id_3 += -1;
    end
    if (1) begin : LABEL_3
      if (-1) id_0 <= id_12;
      else id_11 = -1;
    end
  end
endmodule
