Protel Design System Design Rule Check
PCB File : E:\aKaReZa\#gitHub\RCS_AVR\AVR RCS\PCB.PcbDoc
Date     : 10/26/2024
Time     : 12:50:07 PM

Processing Rule : Clearance Constraint (Gap=0.4mm) (InNamedPolygon('GND_L02_P000')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.4mm) (InNamedPolygon('GND_L01_P001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (25.034mm,111.745mm)(26.407mm,111.745mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (25.273mm,113.03mm)(25.273mm,125.73mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (25.273mm,113.03mm)(25.288mm,113.045mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (25.288mm,113.045mm)(26.407mm,113.045mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (27.686mm,111.921mm)(27.686mm,116.537mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (27.686mm,111.921mm)(27.862mm,111.745mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (27.862mm,111.745mm)(28.457mm,111.745mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (28.457mm,112.395mm)(29.415mm,112.395mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (28.457mm,113.045mm)(29.546mm,113.045mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (29.415mm,112.395mm)(29.718mm,112.092mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (29.546mm,113.045mm)(29.846mm,113.345mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (29.718mm,108.331mm)(29.718mm,112.092mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Keep-Out Layer And Track (29.846mm,113.345mm)(30.734mm,113.345mm) on Bottom Layer 
Rule Violations :18

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21-1(49.546mm,100.33mm) on Top Layer And Pad U4-3(55.417mm,100.514mm) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=5mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J1-1(20.32mm,36.353mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J1-2(20.32mm,30.353mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J1-3(25.02mm,33.353mm) on Multi-Layer Actual Slot Hole Width = 3mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Via (45.336mm,125.246mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad D12-1(28.457mm,113.045mm) on Bottom Layer And Pad D12-2(28.457mm,112.395mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad D12-2(28.457mm,112.395mm) on Bottom Layer And Pad D12-3(28.457mm,111.745mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J2-1(100.33mm,89.281mm) on Multi-Layer And Pad J2-2(97.79mm,89.281mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J2-3(100.33mm,91.821mm) on Multi-Layer And Pad J2-4(97.79mm,91.821mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J2-5(100.33mm,94.361mm) on Multi-Layer And Pad J2-6(97.79mm,94.361mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-1(19.308mm,130.149mm) on Top Layer And Pad MC1-2(20.408mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-10(29.208mm,130.149mm) on Top Layer And Pad MC1-11(30.308mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-10(29.208mm,130.149mm) on Top Layer And Pad MC1-9(28.108mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-11(30.308mm,130.149mm) on Top Layer And Pad MC1-12(31.408mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-12(31.408mm,130.149mm) on Top Layer And Pad MC1-13(32.508mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-16(34.758mm,135.849mm) on Top Layer And Pad MC1-17(34.758mm,136.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-17(34.758mm,136.949mm) on Top Layer And Pad MC1-18(34.758mm,138.049mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-18(34.758mm,138.049mm) on Top Layer And Pad MC1-19(34.758mm,139.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-19(34.758mm,139.149mm) on Top Layer And Pad MC1-20(34.758mm,140.249mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-2(20.408mm,130.149mm) on Top Layer And Pad MC1-3(21.508mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-20(34.758mm,140.249mm) on Top Layer And Pad MC1-21(34.758mm,141.349mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-21(34.758mm,141.349mm) on Top Layer And Pad MC1-22(34.758mm,142.449mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-23(32.508mm,145.949mm) on Top Layer And Pad MC1-24(31.408mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-24(31.408mm,145.949mm) on Top Layer And Pad MC1-25(30.308mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-25(30.308mm,145.949mm) on Top Layer And Pad MC1-26(29.208mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-26(29.208mm,145.949mm) on Top Layer And Pad MC1-27(28.108mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-27(28.108mm,145.949mm) on Top Layer And Pad MC1-28(27.008mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-28(27.008mm,145.949mm) on Top Layer And Pad MC1-29(25.908mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-29(25.908mm,145.949mm) on Top Layer And Pad MC1-30(24.808mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-3(21.508mm,130.149mm) on Top Layer And Pad MC1-4(22.608mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-30(24.808mm,145.949mm) on Top Layer And Pad MC1-31(23.708mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-31(23.708mm,145.949mm) on Top Layer And Pad MC1-32(22.608mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-32(22.608mm,145.949mm) on Top Layer And Pad MC1-33(21.508mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-33(21.508mm,145.949mm) on Top Layer And Pad MC1-34(20.408mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-34(20.408mm,145.949mm) on Top Layer And Pad MC1-35(19.308mm,145.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-36(17.058mm,142.449mm) on Top Layer And Pad MC1-37(17.058mm,141.349mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-37(17.058mm,141.349mm) on Top Layer And Pad MC1-38(17.058mm,140.249mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-38(17.058mm,140.249mm) on Top Layer And Pad MC1-39(17.058mm,139.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-39(17.058mm,139.149mm) on Top Layer And Pad MC1-40(17.058mm,138.049mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-4(22.608mm,130.149mm) on Top Layer And Pad MC1-5(23.708mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-40(17.058mm,138.049mm) on Top Layer And Pad MC1-41(17.058mm,136.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-41(17.058mm,136.949mm) on Top Layer And Pad MC1-42(17.058mm,135.849mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-42(17.058mm,135.849mm) on Top Layer And Pad MC1-43(17.058mm,134.749mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-43(17.058mm,134.749mm) on Top Layer And Pad MC1-44(17.058mm,133.649mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-5(23.708mm,130.149mm) on Top Layer And Pad MC1-6(24.808mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-6(24.808mm,130.149mm) on Top Layer And Pad MC1-7(25.908mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-7(25.908mm,130.149mm) on Top Layer And Pad MC1-8(27.008mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MC1-8(27.008mm,130.149mm) on Top Layer And Pad MC1-9(28.108mm,130.149mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-1(13.686mm,54.29mm) on Top Layer And Pad U1-2(13.686mm,53.34mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-2(13.686mm,53.34mm) on Top Layer And Pad U1-3(13.686mm,52.39mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-4(16.286mm,52.39mm) on Top Layer And Pad U1-5(16.286mm,53.34mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-5(16.286mm,53.34mm) on Top Layer And Pad U1-6(16.286mm,54.29mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-1(26.894mm,54.29mm) on Top Layer And Pad U2-2(26.894mm,53.34mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-2(26.894mm,53.34mm) on Top Layer And Pad U2-3(26.894mm,52.39mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-4(29.494mm,52.39mm) on Top Layer And Pad U2-5(29.494mm,53.34mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-5(29.494mm,53.34mm) on Top Layer And Pad U2-6(29.494mm,54.29mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-1(55.417mm,102.114mm) on Top Layer And Pad U4-2(55.417mm,101.314mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-10(57.817mm,94.914mm) on Top Layer And Pad U4-11(58.617mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-10(57.817mm,94.914mm) on Top Layer And Pad U4-9(57.017mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-11(58.617mm,94.914mm) on Top Layer And Pad U4-12(59.417mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-12(59.417mm,94.914mm) on Top Layer And Pad U4-13(60.217mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-13(60.217mm,94.914mm) on Top Layer And Pad U4-14(61.017mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-14(61.017mm,94.914mm) on Top Layer And Pad U4-15(61.817mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-15(61.817mm,94.914mm) on Top Layer And Pad U4-16(62.617mm,94.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-17(64.217mm,96.514mm) on Top Layer And Pad U4-18(64.217mm,97.314mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-18(64.217mm,97.314mm) on Top Layer And Pad U4-19(64.217mm,98.114mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-19(64.217mm,98.114mm) on Top Layer And Pad U4-20(64.217mm,98.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-2(55.417mm,101.314mm) on Top Layer And Pad U4-3(55.417mm,100.514mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-20(64.217mm,98.914mm) on Top Layer And Pad U4-21(64.217mm,99.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-21(64.217mm,99.714mm) on Top Layer And Pad U4-22(64.217mm,100.514mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-22(64.217mm,100.514mm) on Top Layer And Pad U4-23(64.217mm,101.314mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-23(64.217mm,101.314mm) on Top Layer And Pad U4-24(64.217mm,102.114mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-25(62.617mm,103.714mm) on Top Layer And Pad U4-26(61.817mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-26(61.817mm,103.714mm) on Top Layer And Pad U4-27(61.017mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-27(61.017mm,103.714mm) on Top Layer And Pad U4-28(60.217mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-28(60.217mm,103.714mm) on Top Layer And Pad U4-29(59.417mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-29(59.417mm,103.714mm) on Top Layer And Pad U4-30(58.617mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-3(55.417mm,100.514mm) on Top Layer And Pad U4-4(55.417mm,99.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-30(58.617mm,103.714mm) on Top Layer And Pad U4-31(57.817mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-31(57.817mm,103.714mm) on Top Layer And Pad U4-32(57.017mm,103.714mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-4(55.417mm,99.714mm) on Top Layer And Pad U4-5(55.417mm,98.914mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-5(55.417mm,98.914mm) on Top Layer And Pad U4-6(55.417mm,98.114mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-6(55.417mm,98.114mm) on Top Layer And Pad U4-7(55.417mm,97.314mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-7(55.417mm,97.314mm) on Top Layer And Pad U4-8(55.417mm,96.514mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Via (21.59mm,68.961mm) from Top Layer to Bottom Layer And Via (21.59mm,70.421mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Via (21.59mm,70.421mm) from Top Layer to Bottom Layer And Via (21.59mm,71.882mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
Rule Violations :82

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (13.686mm,54.865mm) on Top Overlay And Pad U1-1(13.686mm,54.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (14.646mm,67.207mm) on Top Overlay And Pad C3-1(14.046mm,68.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (15.281mm,115.975mm) on Top Overlay And Pad C33-1(14.681mm,117.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Arc (18.428mm,149.341mm) on Top Overlay And Pad J4-2(17.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Arc (18.428mm,151.141mm) on Top Overlay And Pad J4-2(17.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Arc (19.328mm,150.241mm) on Top Overlay And Pad J4-1(19.328mm,148.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Arc (19.328mm,150.241mm) on Top Overlay And Pad J4-1(19.328mm,148.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Arc (19.328mm,150.241mm) on Top Overlay And Pad J4-2(17.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Arc (19.328mm,150.241mm) on Top Overlay And Pad J4-2(17.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Arc (19.328mm,150.241mm) on Top Overlay And Pad J4-3(20.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Arc (19.328mm,150.241mm) on Top Overlay And Pad J4-3(20.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Arc (20.228mm,149.341mm) on Top Overlay And Pad J4-3(20.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Arc (20.228mm,151.141mm) on Top Overlay And Pad J4-3(20.828mm,150.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (22.692mm,47.855mm) on Top Overlay And Pad C11-1(23.292mm,46.355mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (24.597mm,69.957mm) on Top Overlay And Pad C9-1(25.197mm,68.457mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (26.894mm,54.865mm) on Top Overlay And Pad U2-1(26.894mm,54.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (55.417mm,102.814mm) on Top Overlay And Pad U4-1(55.417mm,102.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Arc (80.892mm,81.213mm) on Top Overlay And Pad Q1-1(80.137mm,81.413mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (9.357mm,47.855mm) on Top Overlay And Pad C5-1(9.957mm,46.355mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Area Fill (34.265mm,133.426mm) (35.255mm,136.144mm) on Top Overlay And Pad MC1-16(34.758mm,135.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(26.178mm,71.882mm) on Top Layer And Track (25.478mm,71.382mm)(25.478mm,72.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C10-1(26.178mm,71.882mm) on Top Layer And Track (25.478mm,71.382mm)(25.778mm,71.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C10-1(26.178mm,71.882mm) on Top Layer And Track (25.478mm,72.382mm)(25.778mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(26.178mm,71.882mm) on Top Layer And Track (25.778mm,71.082mm)(26.678mm,71.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(26.178mm,71.882mm) on Top Layer And Track (25.778mm,72.682mm)(26.678mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(28.178mm,71.882mm) on Top Layer And Track (27.678mm,71.082mm)(28.878mm,71.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(28.178mm,71.882mm) on Top Layer And Track (27.678mm,72.682mm)(28.878mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(28.178mm,71.882mm) on Top Layer And Track (28.878mm,71.082mm)(28.878mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(10.03mm,49.276mm) on Top Layer And Track (9.03mm,48.276mm)(11.23mm,48.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(10.03mm,49.276mm) on Top Layer And Track (9.03mm,48.276mm)(9.03mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(10.03mm,49.276mm) on Top Layer And Track (9.03mm,50.276mm)(11.23mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (22.192mm,45.355mm)(22.192mm,47.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (22.192mm,45.355mm)(22.592mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (22.192mm,47.355mm)(22.542mm,47.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (23.092mm,44.955mm)(23.092mm,45.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (23.092mm,44.955mm)(26.692mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (23.092mm,47.655mm)(23.092mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(23.292mm,46.355mm) on Top Layer And Track (23.092mm,47.755mm)(26.692mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(26.492mm,46.355mm) on Top Layer And Track (23.092mm,44.955mm)(26.692mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(26.492mm,46.355mm) on Top Layer And Track (23.092mm,47.755mm)(26.692mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(26.492mm,46.355mm) on Top Layer And Track (26.692mm,44.955mm)(26.692mm,45.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(26.492mm,46.355mm) on Top Layer And Track (26.692mm,47.655mm)(26.692mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(12.83mm,49.276mm) on Top Layer And Track (11.63mm,48.276mm)(13.83mm,48.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(12.83mm,49.276mm) on Top Layer And Track (11.63mm,50.276mm)(13.83mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(12.83mm,49.276mm) on Top Layer And Track (13.83mm,48.276mm)(13.83mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(23.238mm,49.403mm) on Top Layer And Track (22.238mm,48.403mm)(22.238mm,50.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(23.238mm,49.403mm) on Top Layer And Track (22.238mm,48.403mm)(24.438mm,48.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(23.238mm,49.403mm) on Top Layer And Track (22.238mm,50.403mm)(24.438mm,50.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(26.038mm,49.403mm) on Top Layer And Track (24.838mm,48.403mm)(27.038mm,48.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(26.038mm,49.403mm) on Top Layer And Track (24.838mm,50.403mm)(27.038mm,50.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(26.038mm,49.403mm) on Top Layer And Track (27.038mm,48.403mm)(27.038mm,50.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(32.639mm,62.627mm) on Top Layer And Track (31.839mm,61.927mm)(31.839mm,63.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(32.639mm,62.627mm) on Top Layer And Track (31.839mm,61.927mm)(33.439mm,61.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(32.639mm,62.627mm) on Top Layer And Track (33.439mm,61.927mm)(33.439mm,63.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(32.639mm,64.627mm) on Top Layer And Track (31.839mm,63.827mm)(31.839mm,65.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(32.639mm,64.627mm) on Top Layer And Track (31.839mm,65.327mm)(33.439mm,65.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(32.639mm,64.627mm) on Top Layer And Track (33.439mm,63.827mm)(33.439mm,65.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(28.705mm,74.549mm) on Top Layer And Track (27.505mm,73.549mm)(29.705mm,73.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(28.705mm,74.549mm) on Top Layer And Track (27.505mm,75.549mm)(29.705mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(28.705mm,74.549mm) on Top Layer And Track (29.705mm,73.549mm)(29.705mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(25.905mm,74.549mm) on Top Layer And Track (24.905mm,73.549mm)(24.905mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(25.905mm,74.549mm) on Top Layer And Track (24.905mm,73.549mm)(27.105mm,73.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(25.905mm,74.549mm) on Top Layer And Track (24.905mm,75.549mm)(27.105mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C15-1(26.305mm,83.312mm) on Top Layer And Track (25.605mm,82.812mm)(25.905mm,82.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(26.305mm,83.312mm) on Top Layer And Track (25.605mm,83.812mm)(25.605mm,82.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C15-1(26.305mm,83.312mm) on Top Layer And Track (25.605mm,83.812mm)(25.905mm,84.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(26.305mm,83.312mm) on Top Layer And Track (25.905mm,82.512mm)(26.805mm,82.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(26.305mm,83.312mm) on Top Layer And Track (25.905mm,84.112mm)(26.805mm,84.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(28.305mm,83.312mm) on Top Layer And Track (27.805mm,82.512mm)(29.005mm,82.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(28.305mm,83.312mm) on Top Layer And Track (27.805mm,84.112mm)(29.005mm,84.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(28.305mm,83.312mm) on Top Layer And Track (29.005mm,82.512mm)(29.005mm,84.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(28.178mm,97.282mm) on Top Layer And Track (27.678mm,96.482mm)(28.578mm,96.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(28.178mm,97.282mm) on Top Layer And Track (27.678mm,98.082mm)(28.578mm,98.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C16-1(28.178mm,97.282mm) on Top Layer And Track (28.578mm,96.482mm)(28.878mm,96.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C16-1(28.178mm,97.282mm) on Top Layer And Track (28.578mm,98.082mm)(28.878mm,97.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(28.178mm,97.282mm) on Top Layer And Track (28.878mm,96.782mm)(28.878mm,97.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(26.178mm,97.282mm) on Top Layer And Track (25.478mm,96.482mm)(25.478mm,98.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(26.178mm,97.282mm) on Top Layer And Track (25.478mm,96.482mm)(26.678mm,96.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(26.178mm,97.282mm) on Top Layer And Track (25.478mm,98.082mm)(26.678mm,98.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(28.305mm,85.344mm) on Top Layer And Track (27.505mm,84.544mm)(29.005mm,84.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(28.305mm,85.344mm) on Top Layer And Track (27.505mm,86.144mm)(29.005mm,86.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(28.305mm,85.344mm) on Top Layer And Track (29.005mm,84.544mm)(29.005mm,86.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(26.305mm,85.344mm) on Top Layer And Track (25.605mm,84.544mm)(25.605mm,86.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(26.305mm,85.344mm) on Top Layer And Track (25.605mm,84.544mm)(27.105mm,84.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(26.305mm,85.344mm) on Top Layer And Track (25.605mm,86.144mm)(27.105mm,86.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(26.178mm,95.25mm) on Top Layer And Track (25.478mm,94.45mm)(25.478mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(26.178mm,95.25mm) on Top Layer And Track (25.478mm,94.45mm)(26.978mm,94.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(26.178mm,95.25mm) on Top Layer And Track (25.478mm,96.05mm)(26.978mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(28.178mm,95.25mm) on Top Layer And Track (27.378mm,94.45mm)(28.878mm,94.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(28.178mm,95.25mm) on Top Layer And Track (27.378mm,96.05mm)(28.878mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(28.178mm,95.25mm) on Top Layer And Track (28.878mm,94.45mm)(28.878mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(49.546mm,98.298mm) on Top Layer And Track (48.846mm,97.498mm)(48.846mm,99.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(49.546mm,98.298mm) on Top Layer And Track (48.846mm,97.498mm)(50.346mm,97.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(49.546mm,98.298mm) on Top Layer And Track (48.846mm,99.098mm)(50.346mm,99.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(51.546mm,98.298mm) on Top Layer And Track (50.746mm,97.498mm)(52.246mm,97.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(51.546mm,98.298mm) on Top Layer And Track (50.746mm,99.098mm)(52.246mm,99.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(51.546mm,98.298mm) on Top Layer And Track (52.246mm,97.498mm)(52.246mm,99.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(69.453mm,98.171mm) on Top Layer And Track (68.653mm,97.371mm)(70.153mm,97.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(69.453mm,98.171mm) on Top Layer And Track (68.653mm,98.971mm)(70.153mm,98.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(69.453mm,98.171mm) on Top Layer And Track (70.153mm,97.371mm)(70.153mm,98.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(67.453mm,98.171mm) on Top Layer And Track (66.753mm,97.371mm)(66.753mm,98.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(67.453mm,98.171mm) on Top Layer And Track (66.753mm,97.371mm)(68.253mm,97.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(67.453mm,98.171mm) on Top Layer And Track (66.753mm,98.971mm)(68.253mm,98.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(17.002mm,56.007mm) on Top Layer And Track (16.202mm,55.207mm)(17.702mm,55.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(17.002mm,56.007mm) on Top Layer And Track (16.202mm,56.807mm)(17.702mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(17.002mm,56.007mm) on Top Layer And Track (17.702mm,55.207mm)(17.702mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(49.546mm,100.33mm) on Top Layer And Track (48.846mm,101.13mm)(50.346mm,101.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(49.546mm,100.33mm) on Top Layer And Track (48.846mm,99.53mm)(48.846mm,101.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(49.546mm,100.33mm) on Top Layer And Track (48.846mm,99.53mm)(50.346mm,99.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(51.546mm,100.33mm) on Top Layer And Track (50.746mm,101.13mm)(52.246mm,101.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(51.546mm,100.33mm) on Top Layer And Track (50.746mm,99.53mm)(52.246mm,99.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(51.546mm,100.33mm) on Top Layer And Track (52.246mm,99.53mm)(52.246mm,101.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(15.002mm,56.007mm) on Top Layer And Track (14.302mm,55.207mm)(14.302mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(15.002mm,56.007mm) on Top Layer And Track (14.302mm,55.207mm)(15.802mm,55.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(15.002mm,56.007mm) on Top Layer And Track (14.302mm,56.807mm)(15.802mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(95.79mm,106.299mm) on Top Layer And Track (95.09mm,105.499mm)(95.09mm,107.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(95.79mm,106.299mm) on Top Layer And Track (95.09mm,105.499mm)(96.59mm,105.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(95.79mm,106.299mm) on Top Layer And Track (95.09mm,107.099mm)(96.59mm,107.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(97.79mm,106.299mm) on Top Layer And Track (96.99mm,105.499mm)(98.49mm,105.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(97.79mm,106.299mm) on Top Layer And Track (96.99mm,107.099mm)(98.49mm,107.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(97.79mm,106.299mm) on Top Layer And Track (98.49mm,107.099mm)(98.49mm,105.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(19.812mm,111.998mm) on Top Layer And Track (19.012mm,111.198mm)(19.012mm,112.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(19.812mm,111.998mm) on Top Layer And Track (19.012mm,112.698mm)(20.612mm,112.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(19.812mm,111.998mm) on Top Layer And Track (20.612mm,111.198mm)(20.612mm,112.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(19.812mm,109.998mm) on Top Layer And Track (19.012mm,109.298mm)(19.012mm,110.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(19.812mm,109.998mm) on Top Layer And Track (19.012mm,109.298mm)(20.612mm,109.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(19.812mm,109.998mm) on Top Layer And Track (20.612mm,109.298mm)(20.612mm,110.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(38.084mm,109.982mm) on Top Layer And Track (37.284mm,109.182mm)(38.784mm,109.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(38.084mm,109.982mm) on Top Layer And Track (37.284mm,110.782mm)(38.784mm,110.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(38.084mm,109.982mm) on Top Layer And Track (38.784mm,109.182mm)(38.784mm,110.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(36.084mm,109.982mm) on Top Layer And Track (35.384mm,109.182mm)(35.384mm,110.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(36.084mm,109.982mm) on Top Layer And Track (35.384mm,109.182mm)(36.884mm,109.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(36.084mm,109.982mm) on Top Layer And Track (35.384mm,110.782mm)(36.884mm,110.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(38.084mm,112.395mm) on Top Layer And Track (37.284mm,111.595mm)(38.784mm,111.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(38.084mm,112.395mm) on Top Layer And Track (37.284mm,113.195mm)(38.784mm,113.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(38.084mm,112.395mm) on Top Layer And Track (38.784mm,111.595mm)(38.784mm,113.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(36.084mm,112.395mm) on Top Layer And Track (35.384mm,111.595mm)(35.384mm,113.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(36.084mm,112.395mm) on Top Layer And Track (35.384mm,111.595mm)(36.884mm,111.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(36.084mm,112.395mm) on Top Layer And Track (35.384mm,113.195mm)(36.884mm,113.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(38.084mm,120.142mm) on Top Layer And Track (37.284mm,119.342mm)(38.784mm,119.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(38.084mm,120.142mm) on Top Layer And Track (37.284mm,120.942mm)(38.784mm,120.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(38.084mm,120.142mm) on Top Layer And Track (38.784mm,119.342mm)(38.784mm,120.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(36.084mm,120.142mm) on Top Layer And Track (35.384mm,119.342mm)(35.384mm,120.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(36.084mm,120.142mm) on Top Layer And Track (35.384mm,119.342mm)(36.884mm,119.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(36.084mm,120.142mm) on Top Layer And Track (35.384mm,120.942mm)(36.884mm,120.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(38.084mm,117.983mm) on Top Layer And Track (37.284mm,117.183mm)(38.784mm,117.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(38.084mm,117.983mm) on Top Layer And Track (37.284mm,118.783mm)(38.784mm,118.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(38.084mm,117.983mm) on Top Layer And Track (38.784mm,118.783mm)(38.784mm,117.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(36.084mm,117.983mm) on Top Layer And Track (35.384mm,117.183mm)(35.384mm,118.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(36.084mm,117.983mm) on Top Layer And Track (35.384mm,117.183mm)(36.884mm,117.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(36.084mm,117.983mm) on Top Layer And Track (35.384mm,118.783mm)(36.884mm,118.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(36.084mm,122.174mm) on Top Layer And Track (35.384mm,121.674mm)(35.384mm,122.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C28-1(36.084mm,122.174mm) on Top Layer And Track (35.384mm,121.674mm)(35.684mm,121.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C28-1(36.084mm,122.174mm) on Top Layer And Track (35.384mm,122.674mm)(35.684mm,122.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(36.084mm,122.174mm) on Top Layer And Track (35.684mm,121.374mm)(36.584mm,121.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(36.084mm,122.174mm) on Top Layer And Track (35.684mm,122.974mm)(36.584mm,122.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(38.084mm,122.174mm) on Top Layer And Track (37.584mm,121.374mm)(38.784mm,121.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(38.084mm,122.174mm) on Top Layer And Track (37.584mm,122.974mm)(38.784mm,122.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(38.084mm,122.174mm) on Top Layer And Track (38.784mm,121.374mm)(38.784mm,122.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(13.446mm,120.269mm) on Top Layer And Track (12.946mm,119.469mm)(13.846mm,119.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(13.446mm,120.269mm) on Top Layer And Track (12.946mm,121.069mm)(13.846mm,121.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C29-1(13.446mm,120.269mm) on Top Layer And Track (13.846mm,119.469mm)(14.146mm,119.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C29-1(13.446mm,120.269mm) on Top Layer And Track (13.846mm,121.069mm)(14.146mm,120.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(13.446mm,120.269mm) on Top Layer And Track (14.146mm,119.769mm)(14.146mm,120.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(11.446mm,120.269mm) on Top Layer And Track (10.746mm,119.469mm)(10.746mm,121.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(11.446mm,120.269mm) on Top Layer And Track (10.746mm,119.469mm)(11.946mm,119.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(11.446mm,120.269mm) on Top Layer And Track (10.746mm,121.069mm)(11.946mm,121.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(11.827mm,122.682mm) on Top Layer And Track (11.127mm,121.882mm)(11.127mm,123.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(11.827mm,122.682mm) on Top Layer And Track (11.127mm,121.882mm)(12.627mm,121.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(11.827mm,122.682mm) on Top Layer And Track (11.127mm,123.482mm)(12.627mm,123.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(13.827mm,122.682mm) on Top Layer And Track (13.027mm,121.882mm)(14.527mm,121.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(13.827mm,122.682mm) on Top Layer And Track (13.027mm,123.482mm)(14.527mm,123.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(13.827mm,122.682mm) on Top Layer And Track (14.527mm,121.882mm)(14.527mm,123.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (10.646mm,67.307mm)(14.246mm,67.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (10.646mm,70.107mm)(14.246mm,70.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (14.246mm,67.307mm)(14.246mm,67.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (14.246mm,70.007mm)(14.246mm,70.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (14.746mm,70.107mm)(15.146mm,69.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (14.796mm,67.357mm)(15.146mm,67.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(14.046mm,68.707mm) on Top Layer And Track (15.146mm,67.707mm)(15.146mm,69.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(11.684mm,124.841mm) on Top Layer And Track (10.984mm,124.041mm)(10.984mm,125.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(11.684mm,124.841mm) on Top Layer And Track (10.984mm,124.041mm)(12.484mm,124.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(11.684mm,124.841mm) on Top Layer And Track (10.984mm,125.641mm)(12.484mm,125.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(13.684mm,124.841mm) on Top Layer And Track (12.884mm,124.041mm)(14.384mm,124.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(13.684mm,124.841mm) on Top Layer And Track (12.884mm,125.641mm)(14.384mm,125.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(13.684mm,124.841mm) on Top Layer And Track (14.384mm,124.041mm)(14.384mm,125.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(10.846mm,68.707mm) on Top Layer And Track (10.646mm,67.307mm)(10.646mm,67.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(10.846mm,68.707mm) on Top Layer And Track (10.646mm,67.307mm)(14.246mm,67.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(10.846mm,68.707mm) on Top Layer And Track (10.646mm,70.007mm)(10.646mm,70.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(10.846mm,68.707mm) on Top Layer And Track (10.646mm,70.107mm)(14.246mm,70.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(11.811mm,127.254mm) on Top Layer And Track (11.111mm,126.454mm)(11.111mm,128.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(11.811mm,127.254mm) on Top Layer And Track (11.111mm,126.454mm)(12.611mm,126.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(11.811mm,127.254mm) on Top Layer And Track (11.111mm,128.054mm)(12.611mm,128.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(13.811mm,127.254mm) on Top Layer And Track (13.011mm,126.454mm)(14.511mm,126.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(13.811mm,127.254mm) on Top Layer And Track (13.011mm,128.054mm)(14.511mm,128.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(13.811mm,127.254mm) on Top Layer And Track (14.511mm,126.454mm)(14.511mm,128.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (11.281mm,116.075mm)(14.881mm,116.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (11.281mm,118.875mm)(14.881mm,118.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (14.881mm,116.075mm)(14.881mm,116.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (14.881mm,118.775mm)(14.881mm,118.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (15.381mm,118.875mm)(15.781mm,118.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (15.431mm,116.125mm)(15.781mm,116.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(14.681mm,117.475mm) on Top Layer And Track (15.781mm,116.475mm)(15.781mm,118.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(11.481mm,117.475mm) on Top Layer And Track (11.281mm,116.075mm)(11.281mm,116.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(11.481mm,117.475mm) on Top Layer And Track (11.281mm,116.075mm)(14.881mm,116.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(11.481mm,117.475mm) on Top Layer And Track (11.281mm,118.775mm)(11.281mm,118.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(11.481mm,117.475mm) on Top Layer And Track (11.281mm,118.875mm)(14.881mm,118.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C34-1(53.703mm,90.77mm) on Top Layer And Track (46.801mm,96.397mm)(54.862mm,88.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(53.703mm,90.77mm) on Top Layer And Track (52.572mm,90.77mm)(53.633mm,89.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(53.703mm,90.77mm) on Top Layer And Track (53.633mm,89.709mm)(54.764mm,90.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(53.703mm,90.77mm) on Top Layer And Track (53.703mm,91.901mm)(54.764mm,90.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C34-2(52.289mm,92.184mm) on Top Layer And Track (46.801mm,96.397mm)(54.862mm,88.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(52.289mm,92.184mm) on Top Layer And Track (51.228mm,92.114mm)(52.289mm,91.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(52.289mm,92.184mm) on Top Layer And Track (51.228mm,92.114mm)(52.36mm,93.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(52.289mm,92.184mm) on Top Layer And Track (52.36mm,93.245mm)(53.42mm,92.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C35-1(49.595mm,94.878mm) on Top Layer And Track (46.801mm,96.397mm)(54.862mm,88.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(49.595mm,94.878mm) on Top Layer And Track (48.534mm,94.808mm)(49.595mm,93.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(49.595mm,94.878mm) on Top Layer And Track (48.534mm,94.808mm)(49.666mm,95.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(49.595mm,94.878mm) on Top Layer And Track (49.666mm,95.939mm)(50.726mm,94.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C35-2(51.009mm,93.464mm) on Top Layer And Track (46.801mm,96.397mm)(54.862mm,88.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(51.009mm,93.464mm) on Top Layer And Track (49.878mm,93.464mm)(50.939mm,92.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(51.009mm,93.464mm) on Top Layer And Track (50.939mm,92.404mm)(52.07mm,93.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(51.009mm,93.464mm) on Top Layer And Track (51.009mm,94.596mm)(52.07mm,93.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(52.708mm,107.93mm) on Top Layer And Track (51.577mm,107.93mm)(52.637mm,108.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(52.708mm,107.93mm) on Top Layer And Track (52.637mm,108.99mm)(53.769mm,107.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(52.708mm,107.93mm) on Top Layer And Track (52.708mm,106.798mm)(53.769mm,107.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C40-2(51.294mm,106.515mm) on Top Layer And Track (50.213mm,106.566mm)(51.344mm,105.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(51.294mm,106.515mm) on Top Layer And Track (50.233mm,106.586mm)(51.294mm,107.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(51.294mm,106.515mm) on Top Layer And Track (50.233mm,106.586mm)(51.364mm,105.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(51.294mm,106.515mm) on Top Layer And Track (51.364mm,105.455mm)(52.425mm,106.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(13.954mm,71.882mm) on Top Layer And Track (13.454mm,71.082mm)(14.354mm,71.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(13.954mm,71.882mm) on Top Layer And Track (13.454mm,72.682mm)(14.354mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C4-1(13.954mm,71.882mm) on Top Layer And Track (14.354mm,71.082mm)(14.654mm,71.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad C4-1(13.954mm,71.882mm) on Top Layer And Track (14.354mm,72.682mm)(14.654mm,72.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(13.954mm,71.882mm) on Top Layer And Track (14.654mm,71.382mm)(14.654mm,72.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(11.954mm,71.882mm) on Top Layer And Track (11.254mm,71.082mm)(11.254mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(11.954mm,71.882mm) on Top Layer And Track (11.254mm,71.082mm)(12.454mm,71.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(11.954mm,71.882mm) on Top Layer And Track (11.254mm,72.682mm)(12.454mm,72.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (8.857mm,45.355mm)(8.857mm,47.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (8.857mm,45.355mm)(9.257mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (8.857mm,47.355mm)(9.207mm,47.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (9.757mm,44.955mm)(13.357mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (9.757mm,44.955mm)(9.757mm,45.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (9.757mm,47.655mm)(9.757mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(9.957mm,46.355mm) on Top Layer And Track (9.757mm,47.755mm)(13.357mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(13.157mm,46.355mm) on Top Layer And Track (13.357mm,44.955mm)(13.357mm,45.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(13.157mm,46.355mm) on Top Layer And Track (13.357mm,47.655mm)(13.357mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(13.157mm,46.355mm) on Top Layer And Track (9.757mm,44.955mm)(13.357mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(13.157mm,46.355mm) on Top Layer And Track (9.757mm,47.755mm)(13.357mm,47.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(19.901mm,62.619mm) on Top Layer And Track (19.101mm,61.919mm)(19.101mm,63.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(19.901mm,62.619mm) on Top Layer And Track (19.101mm,61.919mm)(20.701mm,61.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(19.901mm,62.619mm) on Top Layer And Track (20.701mm,61.919mm)(20.701mm,63.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(19.901mm,64.619mm) on Top Layer And Track (19.101mm,63.819mm)(19.101mm,65.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(19.901mm,64.619mm) on Top Layer And Track (19.101mm,65.319mm)(20.701mm,65.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(19.901mm,64.619mm) on Top Layer And Track (20.701mm,63.819mm)(20.701mm,65.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.3mm,74.549mm) on Top Layer And Track (10.3mm,73.549mm)(10.3mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.3mm,74.549mm) on Top Layer And Track (10.3mm,73.549mm)(12.5mm,73.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.3mm,74.549mm) on Top Layer And Track (10.3mm,75.549mm)(12.5mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(14.1mm,74.549mm) on Top Layer And Track (12.9mm,73.549mm)(15.1mm,73.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(14.1mm,74.549mm) on Top Layer And Track (12.9mm,75.549mm)(15.1mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(14.1mm,74.549mm) on Top Layer And Track (15.1mm,73.549mm)(15.1mm,75.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(30.337mm,56.007mm) on Top Layer And Track (29.537mm,55.207mm)(31.037mm,55.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(30.337mm,56.007mm) on Top Layer And Track (29.537mm,56.807mm)(31.037mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(30.337mm,56.007mm) on Top Layer And Track (31.037mm,55.207mm)(31.037mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(28.337mm,56.007mm) on Top Layer And Track (27.637mm,55.207mm)(27.637mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(28.337mm,56.007mm) on Top Layer And Track (27.637mm,55.207mm)(29.137mm,55.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(28.337mm,56.007mm) on Top Layer And Track (27.637mm,56.807mm)(29.137mm,56.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.097mm,67.457mm)(24.097mm,69.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.097mm,67.457mm)(24.497mm,67.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.097mm,69.457mm)(24.447mm,69.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.997mm,67.057mm)(24.997mm,67.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.997mm,67.057mm)(28.597mm,67.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.997mm,69.757mm)(24.997mm,69.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(25.197mm,68.457mm) on Top Layer And Track (24.997mm,69.857mm)(28.597mm,69.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(28.397mm,68.457mm) on Top Layer And Track (24.997mm,67.057mm)(28.597mm,67.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(28.397mm,68.457mm) on Top Layer And Track (24.997mm,69.857mm)(28.597mm,69.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(28.397mm,68.457mm) on Top Layer And Track (28.597mm,67.057mm)(28.597mm,67.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(28.397mm,68.457mm) on Top Layer And Track (28.597mm,69.757mm)(28.597mm,69.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D10-1(80.975mm,63.627mm) on Top Layer And Track (79.475mm,63.627mm)(79.875mm,63.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D10-1(80.975mm,63.627mm) on Top Layer And Track (79.475mm,63.627mm)(79.875mm,64.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D10-1(80.975mm,63.627mm) on Top Layer And Track (79.875mm,63.227mm)(79.875mm,64.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(80.975mm,63.627mm) on Top Layer And Track (80.875mm,62.627mm)(80.875mm,62.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(80.975mm,63.627mm) on Top Layer And Track (80.875mm,64.627mm)(80.875mm,64.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (76.775mm,63.127mm)(76.775mm,64.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (76.775mm,63.127mm)(77.275mm,62.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (76.775mm,64.127mm)(77.275mm,64.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (77.875mm,62.627mm)(80.875mm,62.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (77.875mm,64.627mm)(80.875mm,64.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (79.475mm,63.627mm)(79.875mm,63.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(78.175mm,63.627mm) on Top Layer And Track (79.475mm,63.627mm)(79.875mm,64.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.573mm,35.671mm) on Top Layer And Track (11.773mm,36.371mm)(11.773mm,34.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.573mm,35.671mm) on Top Layer And Track (11.773mm,36.371mm)(13.373mm,36.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.573mm,35.671mm) on Top Layer And Track (11.973mm,34.971mm)(12.573mm,34.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.573mm,35.671mm) on Top Layer And Track (11.973mm,34.971mm)(13.173mm,34.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.573mm,35.671mm) on Top Layer And Track (12.573mm,34.371mm)(13.173mm,34.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.573mm,35.671mm) on Top Layer And Track (13.373mm,34.871mm)(13.373mm,36.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Track (44.039mm,126.873mm)(44.639mm,126.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Track (44.039mm,126.873mm)(44.639mm,127.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Track (44.539mm,126.073mm)(46.039mm,126.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Track (44.539mm,127.673mm)(46.039mm,127.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Track (44.639mm,126.273mm)(44.639mm,127.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(45.339mm,126.873mm) on Top Layer And Track (46.039mm,126.073mm)(46.039mm,127.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (42.539mm,126.473mm)(42.539mm,127.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (42.539mm,126.473mm)(42.939mm,126.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (42.539mm,127.273mm)(42.939mm,127.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (42.939mm,126.073mm)(44.139mm,126.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (42.939mm,127.673mm)(44.139mm,127.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (44.039mm,126.873mm)(44.639mm,126.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(43.339mm,126.873mm) on Top Layer And Track (44.039mm,126.873mm)(44.639mm,127.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (11.773mm,33.271mm)(11.773mm,34.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (11.773mm,33.271mm)(12.173mm,32.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (11.973mm,34.971mm)(12.573mm,34.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (12.173mm,32.871mm)(12.973mm,32.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (12.573mm,34.371mm)(13.173mm,34.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (12.973mm,32.871mm)(13.373mm,33.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(12.573mm,33.671mm) on Top Layer And Track (13.373mm,33.271mm)(13.373mm,34.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D13-1(11.354mm,129.794mm) on Top Layer And Track (11.454mm,128.994mm)(11.454mm,128.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D13-1(11.354mm,129.794mm) on Top Layer And Track (11.454mm,130.594mm)(11.454mm,130.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D13-1(11.354mm,129.794mm) on Top Layer And Track (12.454mm,129.394mm)(12.454mm,130.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D13-1(11.354mm,129.794mm) on Top Layer And Track (12.454mm,129.394mm)(12.854mm,129.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D13-1(11.354mm,129.794mm) on Top Layer And Track (12.454mm,130.194mm)(12.854mm,129.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (11.454mm,128.794mm)(14.454mm,128.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (11.454mm,130.794mm)(14.454mm,130.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (12.454mm,129.394mm)(12.854mm,129.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (12.454mm,130.194mm)(12.854mm,129.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (15.054mm,128.794mm)(15.554mm,129.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (15.054mm,130.794mm)(15.554mm,130.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D13-2(14.154mm,129.794mm) on Top Layer And Track (15.554mm,129.294mm)(15.554mm,130.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(22.844mm,76.962mm) on Top Layer And Track (21.544mm,76.962mm)(22.144mm,76.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(22.844mm,76.962mm) on Top Layer And Track (21.544mm,76.962mm)(22.144mm,77.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(22.844mm,76.962mm) on Top Layer And Track (22.044mm,76.162mm)(23.544mm,76.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(22.844mm,76.962mm) on Top Layer And Track (22.044mm,77.762mm)(23.544mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(22.844mm,76.962mm) on Top Layer And Track (22.144mm,76.362mm)(22.144mm,77.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(22.844mm,76.962mm) on Top Layer And Track (23.544mm,76.162mm)(23.544mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (20.044mm,76.562mm)(20.044mm,77.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (20.044mm,76.562mm)(20.444mm,76.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (20.044mm,77.362mm)(20.444mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (20.444mm,76.162mm)(21.644mm,76.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (20.444mm,77.762mm)(21.644mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (21.544mm,76.962mm)(22.144mm,76.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-2(20.844mm,76.962mm) on Top Layer And Track (21.544mm,76.962mm)(22.144mm,77.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(16.018mm,76.962mm) on Top Layer And Track (15.318mm,76.162mm)(15.318mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(16.018mm,76.962mm) on Top Layer And Track (15.318mm,76.162mm)(16.818mm,76.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(16.018mm,76.962mm) on Top Layer And Track (15.318mm,77.762mm)(16.818mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(16.018mm,76.962mm) on Top Layer And Track (16.718mm,76.362mm)(16.718mm,77.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(16.018mm,76.962mm) on Top Layer And Track (16.718mm,76.362mm)(17.318mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(16.018mm,76.962mm) on Top Layer And Track (16.718mm,77.562mm)(17.318mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (16.718mm,76.362mm)(17.318mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (16.718mm,77.562mm)(17.318mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (17.218mm,76.162mm)(18.418mm,76.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (17.218mm,77.762mm)(18.418mm,77.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (18.418mm,76.162mm)(18.818mm,76.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (18.418mm,77.762mm)(18.818mm,77.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(18.018mm,76.962mm) on Top Layer And Track (18.818mm,76.562mm)(18.818mm,77.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(20.955mm,90.146mm) on Top Layer And Track (20.155mm,89.346mm)(20.155mm,90.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(20.955mm,90.146mm) on Top Layer And Track (20.155mm,90.846mm)(21.755mm,90.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(20.955mm,90.146mm) on Top Layer And Track (20.355mm,89.446mm)(20.955mm,88.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(20.955mm,90.146mm) on Top Layer And Track (20.355mm,89.446mm)(21.555mm,89.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(20.955mm,90.146mm) on Top Layer And Track (20.955mm,88.846mm)(21.555mm,89.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(20.955mm,90.146mm) on Top Layer And Track (21.755mm,89.346mm)(21.755mm,90.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (20.155mm,87.746mm)(20.155mm,88.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (20.155mm,87.746mm)(20.555mm,87.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (20.355mm,89.446mm)(20.955mm,88.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (20.555mm,87.346mm)(21.355mm,87.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (20.955mm,88.846mm)(21.555mm,89.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (21.355mm,87.346mm)(21.755mm,87.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-2(20.955mm,88.146mm) on Top Layer And Track (21.755mm,87.746mm)(21.755mm,88.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(94.615mm,67.072mm) on Top Layer And Track (93.815mm,66.372mm)(93.815mm,67.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(94.615mm,67.072mm) on Top Layer And Track (93.815mm,66.372mm)(95.415mm,66.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(94.615mm,67.072mm) on Top Layer And Track (94.015mm,67.772mm)(94.615mm,68.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(94.615mm,67.072mm) on Top Layer And Track (94.015mm,67.772mm)(95.215mm,67.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(94.615mm,67.072mm) on Top Layer And Track (94.615mm,68.372mm)(95.215mm,67.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(94.615mm,67.072mm) on Top Layer And Track (95.415mm,67.872mm)(95.415mm,66.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (93.815mm,68.272mm)(93.815mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (93.815mm,69.472mm)(94.215mm,69.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (94.015mm,67.772mm)(94.615mm,68.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (94.215mm,69.872mm)(95.015mm,69.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (94.615mm,68.372mm)(95.215mm,67.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (95.015mm,69.872mm)(95.415mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-2(94.615mm,69.072mm) on Top Layer And Track (95.415mm,68.272mm)(95.415mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(61.722mm,67.072mm) on Top Layer And Track (60.922mm,66.372mm)(60.922mm,67.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(61.722mm,67.072mm) on Top Layer And Track (60.922mm,66.372mm)(62.522mm,66.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(61.722mm,67.072mm) on Top Layer And Track (61.122mm,67.772mm)(61.722mm,68.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(61.722mm,67.072mm) on Top Layer And Track (61.122mm,67.772mm)(62.322mm,67.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(61.722mm,67.072mm) on Top Layer And Track (61.722mm,68.372mm)(62.322mm,67.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(61.722mm,67.072mm) on Top Layer And Track (62.522mm,67.872mm)(62.522mm,66.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (60.922mm,68.272mm)(60.922mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (60.922mm,69.472mm)(61.322mm,69.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (61.122mm,67.772mm)(61.722mm,68.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (61.322mm,69.872mm)(62.122mm,69.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (61.722mm,68.372mm)(62.322mm,67.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (62.122mm,69.872mm)(62.522mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(61.722mm,69.072mm) on Top Layer And Track (62.522mm,68.272mm)(62.522mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(78.232mm,66.818mm) on Top Layer And Track (77.432mm,66.118mm)(77.432mm,67.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(78.232mm,66.818mm) on Top Layer And Track (77.432mm,66.118mm)(79.032mm,66.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(78.232mm,66.818mm) on Top Layer And Track (77.632mm,67.518mm)(78.232mm,68.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(78.232mm,66.818mm) on Top Layer And Track (77.632mm,67.518mm)(78.832mm,67.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(78.232mm,66.818mm) on Top Layer And Track (78.232mm,68.118mm)(78.832mm,67.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(78.232mm,66.818mm) on Top Layer And Track (79.032mm,67.618mm)(79.032mm,66.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (77.432mm,68.018mm)(77.432mm,69.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (77.432mm,69.218mm)(77.832mm,69.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (77.632mm,67.518mm)(78.232mm,68.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (77.832mm,69.618mm)(78.632mm,69.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (78.232mm,68.118mm)(78.832mm,67.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (78.632mm,69.618mm)(79.032mm,69.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(78.232mm,68.818mm) on Top Layer And Track (79.032mm,68.018mm)(79.032mm,69.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-1(97.231mm,64.008mm) on Top Layer And Track (95.731mm,64.008mm)(96.131mm,63.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-1(97.231mm,64.008mm) on Top Layer And Track (95.731mm,64.008mm)(96.131mm,64.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-1(97.231mm,64.008mm) on Top Layer And Track (96.131mm,63.608mm)(96.131mm,64.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(97.231mm,64.008mm) on Top Layer And Track (97.131mm,63.008mm)(97.131mm,63.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(97.231mm,64.008mm) on Top Layer And Track (97.131mm,65.008mm)(97.131mm,64.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (93.031mm,63.508mm)(93.031mm,64.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (93.031mm,63.508mm)(93.531mm,63.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (93.031mm,64.508mm)(93.531mm,65.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (94.131mm,63.008mm)(97.131mm,63.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (94.131mm,65.008mm)(97.131mm,65.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (95.731mm,64.008mm)(96.131mm,63.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(94.431mm,64.008mm) on Top Layer And Track (95.731mm,64.008mm)(96.131mm,64.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-1(64.465mm,63.881mm) on Top Layer And Track (62.965mm,63.881mm)(63.365mm,63.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-1(64.465mm,63.881mm) on Top Layer And Track (62.965mm,63.881mm)(63.365mm,64.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-1(64.465mm,63.881mm) on Top Layer And Track (63.365mm,63.481mm)(63.365mm,64.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(64.465mm,63.881mm) on Top Layer And Track (64.365mm,62.881mm)(64.365mm,63.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(64.465mm,63.881mm) on Top Layer And Track (64.365mm,64.881mm)(64.365mm,64.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (60.265mm,63.381mm)(60.265mm,64.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (60.265mm,63.381mm)(60.765mm,62.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (60.265mm,64.381mm)(60.765mm,64.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (61.365mm,62.881mm)(64.365mm,62.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (61.365mm,64.881mm)(64.365mm,64.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (62.965mm,63.881mm)(63.365mm,63.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(61.665mm,63.881mm) on Top Layer And Track (62.965mm,63.881mm)(63.365mm,64.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F1-1(15.624mm,38.227mm) on Top Layer And Track (14.424mm,37.227mm)(16.624mm,37.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F1-1(15.624mm,38.227mm) on Top Layer And Track (14.424mm,39.227mm)(16.624mm,39.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F1-1(15.624mm,38.227mm) on Top Layer And Track (16.624mm,37.227mm)(16.624mm,39.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F1-2(12.824mm,38.227mm) on Top Layer And Track (11.824mm,37.227mm)(11.824mm,39.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F1-2(12.824mm,38.227mm) on Top Layer And Track (11.824mm,37.227mm)(14.024mm,37.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F1-2(12.824mm,38.227mm) on Top Layer And Track (11.824mm,39.227mm)(14.024mm,39.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F2-1(12.827mm,40.637mm) on Top Layer And Track (11.827mm,39.637mm)(11.827mm,41.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F2-1(12.827mm,40.637mm) on Top Layer And Track (11.827mm,39.637mm)(13.827mm,39.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F2-1(12.827mm,40.637mm) on Top Layer And Track (13.827mm,39.637mm)(13.827mm,41.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F2-2(12.827mm,43.437mm) on Top Layer And Track (11.827mm,42.237mm)(11.827mm,44.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F2-2(12.827mm,43.437mm) on Top Layer And Track (11.827mm,44.437mm)(13.827mm,44.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F2-2(12.827mm,43.437mm) on Top Layer And Track (13.827mm,42.237mm)(13.827mm,44.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F3-1(17.018mm,40.51mm) on Top Layer And Track (16.018mm,39.51mm)(16.018mm,41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F3-1(17.018mm,40.51mm) on Top Layer And Track (16.018mm,39.51mm)(18.018mm,39.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F3-1(17.018mm,40.51mm) on Top Layer And Track (18.018mm,39.51mm)(18.018mm,41.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F3-2(17.018mm,43.31mm) on Top Layer And Track (16.018mm,42.11mm)(16.018mm,44.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F3-2(17.018mm,43.31mm) on Top Layer And Track (16.018mm,44.31mm)(18.018mm,44.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F3-2(17.018mm,43.31mm) on Top Layer And Track (18.018mm,42.11mm)(18.018mm,44.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F4-1(26.035mm,77.721mm) on Top Layer And Track (25.035mm,76.721mm)(25.035mm,78.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F4-1(26.035mm,77.721mm) on Top Layer And Track (25.035mm,76.721mm)(27.035mm,76.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F4-1(26.035mm,77.721mm) on Top Layer And Track (27.035mm,76.721mm)(27.035mm,78.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F4-2(26.035mm,80.521mm) on Top Layer And Track (25.035mm,79.321mm)(25.035mm,81.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F4-2(26.035mm,80.521mm) on Top Layer And Track (25.035mm,81.521mm)(27.035mm,81.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad F4-2(26.035mm,80.521mm) on Top Layer And Track (27.035mm,79.321mm)(27.035mm,81.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J4-1(19.328mm,148.741mm) on Top Layer And Track (18.428mm,148.841mm)(18.628mm,148.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J4-1(19.328mm,148.741mm) on Top Layer And Track (20.028mm,148.841mm)(20.228mm,148.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J5-C5(27.559mm,107.095mm) on Top Layer And Track (21.459mm,107.625mm)(25.709mm,107.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J5-C5(27.559mm,107.095mm) on Top Layer And Track (29.409mm,107.625mm)(33.659mm,107.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J5-C5(27.559mm,117.695mm) on Top Layer And Track (21.459mm,117.165mm)(25.709mm,117.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J5-C5(27.559mm,117.695mm) on Top Layer And Track (29.409mm,117.165mm)(33.659mm,117.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad K1-1(95.854mm,59.766mm) on Multi-Layer And Track (91.954mm,59.678mm)(94.054mm,59.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad K1-2(101.854mm,45.466mm) on Multi-Layer And Track (103.654mm,41.916mm)(103.654mm,61.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K1-2(101.854mm,45.466mm) on Multi-Layer And Track (97.354mm,45.416mm)(100.154mm,45.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad K1-3(89.854mm,45.466mm) on Multi-Layer And Track (88.054mm,41.916mm)(88.054mm,61.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K1-3(89.854mm,45.466mm) on Multi-Layer And Track (91.554mm,45.416mm)(94.354mm,45.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-4(89.854mm,57.666mm) on Multi-Layer And Track (89.854mm,55.423mm)(89.854mm,56.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-5(101.854mm,57.666mm) on Multi-Layer And Track (101.854mm,55.423mm)(101.854mm,56.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad K2-1(62.738mm,59.758mm) on Multi-Layer And Track (58.838mm,59.67mm)(60.938mm,59.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K2-2(68.738mm,45.458mm) on Multi-Layer And Track (64.238mm,45.408mm)(67.038mm,45.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad K2-2(68.738mm,45.458mm) on Multi-Layer And Track (70.538mm,41.908mm)(70.538mm,61.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad K2-3(56.738mm,45.458mm) on Multi-Layer And Track (54.938mm,41.908mm)(54.938mm,61.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K2-3(56.738mm,45.458mm) on Multi-Layer And Track (58.438mm,45.408mm)(61.238mm,45.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-4(56.738mm,57.658mm) on Multi-Layer And Track (56.738mm,55.415mm)(56.738mm,56.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-5(68.738mm,57.658mm) on Multi-Layer And Track (68.738mm,55.415mm)(68.738mm,56.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad K3-1(79.344mm,59.766mm) on Multi-Layer And Track (75.444mm,59.678mm)(77.544mm,59.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K3-2(85.344mm,45.466mm) on Multi-Layer And Track (80.844mm,45.416mm)(83.644mm,45.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad K3-2(85.344mm,45.466mm) on Multi-Layer And Track (87.144mm,41.916mm)(87.144mm,61.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad K3-3(73.344mm,45.466mm) on Multi-Layer And Track (71.544mm,41.916mm)(71.544mm,61.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K3-3(73.344mm,45.466mm) on Multi-Layer And Track (75.044mm,45.416mm)(77.844mm,45.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-4(73.344mm,57.666mm) on Multi-Layer And Track (73.344mm,55.423mm)(73.344mm,56.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-5(85.344mm,57.666mm) on Multi-Layer And Track (85.344mm,55.423mm)(85.344mm,56.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP1-1(13.208mm,59.03mm) on Top Layer And Track (16.408mm,58.43mm)(17.008mm,58.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP1-1(13.208mm,59.03mm) on Top Layer And Track (9.408mm,58.43mm)(10.008mm,58.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP1-2(13.208mm,65.43mm) on Top Layer And Track (16.408mm,66.03mm)(17.008mm,66.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP1-2(13.208mm,65.43mm) on Top Layer And Track (9.408mm,66.03mm)(10.008mm,66.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP2-1(25.908mm,59.03mm) on Top Layer And Track (22.108mm,58.43mm)(22.708mm,58.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP2-1(25.908mm,59.03mm) on Top Layer And Track (29.108mm,58.43mm)(29.708mm,58.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP2-2(25.908mm,65.43mm) on Top Layer And Track (22.108mm,66.03mm)(22.708mm,66.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad LP2-2(25.908mm,65.43mm) on Top Layer And Track (29.108mm,66.03mm)(29.708mm,66.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad MC1-1(19.308mm,130.149mm) on Top Layer And Track (17.058mm,130.149mm)(18.833mm,130.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad MC1-13(32.508mm,130.149mm) on Top Layer And Track (33.008mm,130.149mm)(34.758mm,130.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad MC1-14(34.758mm,133.649mm) on Top Layer And Track (34.758mm,133.124mm)(34.758mm,130.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad MC1-22(34.758mm,142.449mm) on Top Layer And Track (34.758mm,142.949mm)(34.758mm,145.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad MC1-23(32.508mm,145.949mm) on Top Layer And Track (33.033mm,145.949mm)(34.758mm,145.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad MC1-35(19.308mm,145.949mm) on Top Layer And Track (17.058mm,145.949mm)(18.808mm,145.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad MC1-36(17.058mm,142.449mm) on Top Layer And Track (17.058mm,142.999mm)(17.058mm,145.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad MC1-44(17.058mm,133.649mm) on Top Layer And Track (17.058mm,133.099mm)(17.058mm,130.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad MC2-1(97.79mm,143.299mm) on Multi-Layer And Text "ANT" (95.29mm,144.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MC2-1(97.79mm,143.299mm) on Multi-Layer And Track (99.09mm,143.269mm)(101.09mm,143.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MC2-2(97.79mm,140.759mm) on Multi-Layer And Track (99.09mm,140.769mm)(101.09mm,140.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad MC2-3(97.79mm,124.079mm) on Multi-Layer And Text "VCC" (95.29mm,125.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MC2-3(97.79mm,124.079mm) on Multi-Layer And Track (99.09mm,124.069mm)(101.09mm,124.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad MC2-4(97.79mm,121.539mm) on Multi-Layer And Track (99.09mm,121.569mm)(101.09mm,121.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad MC2-5(97.79mm,118.999mm) on Multi-Layer And Track (99.09mm,118.969mm)(101.09mm,118.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MC2-6(97.79mm,116.459mm) on Multi-Layer And Track (99.09mm,116.469mm)(101.09mm,116.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad Q1-1(80.137mm,81.413mm) on Top Layer And Track (80.592mm,80.713mm)(80.892mm,80.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad Q1-16(80.137mm,75.813mm) on Top Layer And Track (80.592mm,76.513mm)(80.892mm,76.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad Q1-8(71.247mm,81.413mm) on Top Layer And Track (70.492mm,80.713mm)(70.792mm,80.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad Q1-9(71.247mm,75.813mm) on Top Layer And Track (70.492mm,76.513mm)(70.792mm,76.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-1(42.134mm,132.445mm) on Top Layer And Track (42.634mm,130.945mm)(42.634mm,131.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q2-1(42.134mm,132.445mm) on Top Layer And Track (42.634mm,133.045mm)(44.234mm,133.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad Q2-2(42.134mm,130.445mm) on Top Layer And Track (41.186mm,130.121mm)(41.186mm,131.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q2-2(42.134mm,130.445mm) on Top Layer And Track (42.634mm,129.845mm)(44.234mm,129.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-2(42.134mm,130.445mm) on Top Layer And Track (42.634mm,130.945mm)(42.634mm,131.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-3(44.734mm,131.445mm) on Top Layer And Track (44.234mm,129.845mm)(44.234mm,130.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-3(44.734mm,131.445mm) on Top Layer And Track (44.234mm,131.945mm)(44.234mm,133.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q3-1(51.52mm,129.946mm) on Top Layer And Track (49.611mm,131.006mm)(50.742mm,129.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q3-1(51.52mm,129.946mm) on Top Layer And Track (51.52mm,130.653mm)(52.227mm,131.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q3-2(52.934mm,131.36mm) on Top Layer And Track (51.52mm,130.653mm)(52.227mm,131.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q3-2(52.934mm,131.36mm) on Top Layer And Track (51.874mm,133.269mm)(53.005mm,132.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q3-3(50.389mm,132.491mm) on Top Layer And Track (49.611mm,131.006mm)(50.389mm,131.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q3-3(50.389mm,132.491mm) on Top Layer And Track (51.096mm,132.491mm)(51.874mm,133.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(20.955mm,84.193mm) on Top Layer And Track (20.155mm,83.493mm)(20.155mm,84.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(20.955mm,84.193mm) on Top Layer And Track (20.155mm,83.493mm)(21.755mm,83.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(20.955mm,84.193mm) on Top Layer And Track (21.755mm,84.993mm)(21.755mm,83.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(20.955mm,86.193mm) on Top Layer And Track (20.155mm,85.393mm)(20.155mm,86.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(20.955mm,86.193mm) on Top Layer And Track (20.155mm,86.893mm)(21.755mm,86.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(20.955mm,86.193mm) on Top Layer And Track (21.755mm,85.393mm)(21.755mm,86.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(19.923mm,66.421mm) on Top Layer And Track (19.123mm,65.621mm)(20.623mm,65.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(19.923mm,66.421mm) on Top Layer And Track (19.123mm,67.221mm)(20.623mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(19.923mm,66.421mm) on Top Layer And Track (20.623mm,65.621mm)(20.623mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(101.568mm,106.299mm) on Top Layer And Track (100.768mm,105.499mm)(102.268mm,105.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(101.568mm,106.299mm) on Top Layer And Track (100.768mm,107.099mm)(102.268mm,107.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(101.568mm,106.299mm) on Top Layer And Track (102.268mm,107.099mm)(102.268mm,105.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(99.568mm,106.299mm) on Top Layer And Track (98.868mm,105.499mm)(100.368mm,105.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(99.568mm,106.299mm) on Top Layer And Track (98.868mm,105.499mm)(98.868mm,107.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(99.568mm,106.299mm) on Top Layer And Track (98.868mm,107.099mm)(100.368mm,107.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(17.923mm,66.421mm) on Top Layer And Track (17.223mm,65.621mm)(17.223mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(17.923mm,66.421mm) on Top Layer And Track (17.223mm,65.621mm)(18.723mm,65.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(17.923mm,66.421mm) on Top Layer And Track (17.223mm,67.221mm)(18.723mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(97.409mm,67.072mm) on Top Layer And Track (96.609mm,66.372mm)(96.609mm,67.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(97.409mm,67.072mm) on Top Layer And Track (96.609mm,66.372mm)(98.209mm,66.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(97.409mm,67.072mm) on Top Layer And Track (98.209mm,66.372mm)(98.209mm,67.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(97.409mm,69.072mm) on Top Layer And Track (96.609mm,68.272mm)(96.609mm,69.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(97.409mm,69.072mm) on Top Layer And Track (96.609mm,69.772mm)(98.209mm,69.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(97.409mm,69.072mm) on Top Layer And Track (98.209mm,68.272mm)(98.209mm,69.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(64.516mm,67.072mm) on Top Layer And Track (63.716mm,66.372mm)(63.716mm,67.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(64.516mm,67.072mm) on Top Layer And Track (63.716mm,66.372mm)(65.316mm,66.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(64.516mm,67.072mm) on Top Layer And Track (65.316mm,66.372mm)(65.316mm,67.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(64.516mm,69.072mm) on Top Layer And Track (63.716mm,68.272mm)(63.716mm,69.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(64.516mm,69.072mm) on Top Layer And Track (63.716mm,69.772mm)(65.316mm,69.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(64.516mm,69.072mm) on Top Layer And Track (65.316mm,68.272mm)(65.316mm,69.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(81.026mm,66.818mm) on Top Layer And Track (80.226mm,66.118mm)(80.226mm,67.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(81.026mm,66.818mm) on Top Layer And Track (80.226mm,66.118mm)(81.826mm,66.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(81.026mm,66.818mm) on Top Layer And Track (81.826mm,66.118mm)(81.826mm,67.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(81.026mm,68.818mm) on Top Layer And Track (80.226mm,68.018mm)(80.226mm,69.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(81.026mm,68.818mm) on Top Layer And Track (80.226mm,69.518mm)(81.826mm,69.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(81.026mm,68.818mm) on Top Layer And Track (81.826mm,68.018mm)(81.826mm,69.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(62.865mm,150.241mm) on Multi-Layer And Track (56.18mm,151.541mm)(64.37mm,151.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(60.325mm,150.241mm) on Multi-Layer And Track (56.18mm,151.541mm)(64.37mm,151.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-3(57.785mm,150.241mm) on Multi-Layer And Track (56.18mm,151.541mm)(64.37mm,151.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(45.339mm,128.778mm) on Top Layer And Track (44.539mm,127.978mm)(46.039mm,127.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(45.339mm,128.778mm) on Top Layer And Track (44.539mm,129.578mm)(46.039mm,129.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(45.339mm,128.778mm) on Top Layer And Track (46.039mm,127.978mm)(46.039mm,129.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(43.339mm,128.778mm) on Top Layer And Track (42.639mm,127.978mm)(42.639mm,129.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(43.339mm,128.778mm) on Top Layer And Track (42.639mm,127.978mm)(44.139mm,127.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(43.339mm,128.778mm) on Top Layer And Track (42.639mm,129.578mm)(44.139mm,129.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(38.37mm,132.588mm) on Top Layer And Track (37.67mm,131.788mm)(37.67mm,133.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(38.37mm,132.588mm) on Top Layer And Track (37.67mm,131.788mm)(39.17mm,131.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(38.37mm,132.588mm) on Top Layer And Track (37.67mm,133.388mm)(39.17mm,133.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(40.37mm,132.588mm) on Top Layer And Track (39.57mm,131.788mm)(41.07mm,131.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(40.37mm,132.588mm) on Top Layer And Track (39.57mm,133.388mm)(41.07mm,133.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(40.37mm,132.588mm) on Top Layer And Track (41.07mm,131.788mm)(41.07mm,133.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(40.386mm,128.921mm) on Top Layer And Track (39.586mm,128.221mm)(39.586mm,129.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(40.386mm,128.921mm) on Top Layer And Track (39.586mm,128.221mm)(41.186mm,128.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(40.386mm,128.921mm) on Top Layer And Track (41.186mm,128.221mm)(41.186mm,129.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.386mm,130.921mm) on Top Layer And Track (39.586mm,130.121mm)(39.586mm,131.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.386mm,130.921mm) on Top Layer And Track (39.586mm,131.621mm)(41.186mm,131.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.386mm,130.921mm) on Top Layer And Track (41.186mm,130.121mm)(41.186mm,131.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(28.702mm,122.571mm) on Top Layer And Track (27.902mm,121.871mm)(27.902mm,123.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(28.702mm,122.571mm) on Top Layer And Track (27.902mm,121.871mm)(29.502mm,121.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(28.702mm,122.571mm) on Top Layer And Track (29.502mm,121.871mm)(29.502mm,123.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(28.702mm,124.571mm) on Top Layer And Track (27.902mm,123.771mm)(27.902mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(28.702mm,124.571mm) on Top Layer And Track (27.902mm,125.271mm)(29.502mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(28.702mm,124.571mm) on Top Layer And Track (29.502mm,123.771mm)(29.502mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(33.02mm,122.571mm) on Top Layer And Track (32.22mm,121.871mm)(32.22mm,123.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(33.02mm,122.571mm) on Top Layer And Track (32.22mm,121.871mm)(33.82mm,121.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(33.02mm,122.571mm) on Top Layer And Track (33.82mm,121.871mm)(33.82mm,123.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(33.02mm,124.571mm) on Top Layer And Track (32.22mm,123.771mm)(32.22mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(33.02mm,124.571mm) on Top Layer And Track (32.22mm,125.271mm)(33.82mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(33.02mm,124.571mm) on Top Layer And Track (33.82mm,123.771mm)(33.82mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(19.939mm,60.674mm) on Top Layer And Track (19.139mm,59.874mm)(19.139mm,61.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(19.939mm,60.674mm) on Top Layer And Track (19.139mm,61.374mm)(20.739mm,61.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(19.939mm,60.674mm) on Top Layer And Track (20.739mm,59.874mm)(20.739mm,61.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(30.861mm,122.571mm) on Top Layer And Track (30.061mm,121.871mm)(30.061mm,123.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(30.861mm,122.571mm) on Top Layer And Track (30.061mm,121.871mm)(31.661mm,121.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(30.861mm,122.571mm) on Top Layer And Track (31.661mm,121.871mm)(31.661mm,123.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(30.861mm,124.571mm) on Top Layer And Track (30.061mm,123.771mm)(30.061mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(30.861mm,124.571mm) on Top Layer And Track (30.061mm,125.271mm)(31.661mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(30.861mm,124.571mm) on Top Layer And Track (31.661mm,123.771mm)(31.661mm,125.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(19.939mm,58.674mm) on Top Layer And Track (19.139mm,57.974mm)(19.139mm,59.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(19.939mm,58.674mm) on Top Layer And Track (19.139mm,57.974mm)(20.739mm,57.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(19.939mm,58.674mm) on Top Layer And Track (20.739mm,59.474mm)(20.739mm,57.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(41.259mm,135.89mm) on Top Layer And Track (40.459mm,135.09mm)(41.959mm,135.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(41.259mm,135.89mm) on Top Layer And Track (40.459mm,136.69mm)(41.959mm,136.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(41.259mm,135.89mm) on Top Layer And Track (41.959mm,135.09mm)(41.959mm,136.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(39.259mm,135.89mm) on Top Layer And Track (38.559mm,135.09mm)(38.559mm,136.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(39.259mm,135.89mm) on Top Layer And Track (38.559mm,135.09mm)(40.059mm,135.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(39.259mm,135.89mm) on Top Layer And Track (38.559mm,136.69mm)(40.059mm,136.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(41.259mm,137.922mm) on Top Layer And Track (40.459mm,137.122mm)(41.959mm,137.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(41.259mm,137.922mm) on Top Layer And Track (40.459mm,138.722mm)(41.959mm,138.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(41.259mm,137.922mm) on Top Layer And Track (41.959mm,137.122mm)(41.959mm,138.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(39.259mm,137.922mm) on Top Layer And Track (38.559mm,137.122mm)(38.559mm,138.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(39.259mm,137.922mm) on Top Layer And Track (38.559mm,137.122mm)(40.059mm,137.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(39.259mm,137.922mm) on Top Layer And Track (38.559mm,138.722mm)(40.059mm,138.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(41.259mm,139.954mm) on Top Layer And Track (40.459mm,139.154mm)(41.959mm,139.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(41.259mm,139.954mm) on Top Layer And Track (40.459mm,140.754mm)(41.959mm,140.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(41.259mm,139.954mm) on Top Layer And Track (41.959mm,139.154mm)(41.959mm,140.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(39.259mm,139.954mm) on Top Layer And Track (38.559mm,139.154mm)(38.559mm,140.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(39.259mm,139.954mm) on Top Layer And Track (38.559mm,139.154mm)(40.059mm,139.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(39.259mm,139.954mm) on Top Layer And Track (38.559mm,140.754mm)(40.059mm,140.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(55.897mm,125.713mm) on Top Layer And Track (54.766mm,125.713mm)(55.827mm,124.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(55.897mm,125.713mm) on Top Layer And Track (55.827mm,124.652mm)(56.958mm,125.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(55.897mm,125.713mm) on Top Layer And Track (55.897mm,126.844mm)(56.958mm,125.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(54.483mm,127.127mm) on Top Layer And Track (53.422mm,127.056mm)(54.483mm,125.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(54.483mm,127.127mm) on Top Layer And Track (53.422mm,127.056mm)(54.554mm,128.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(54.483mm,127.127mm) on Top Layer And Track (54.554mm,128.188mm)(55.614mm,127.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(54.428mm,129.993mm) on Top Layer And Track (53.297mm,129.993mm)(54.357mm,131.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(54.428mm,129.993mm) on Top Layer And Track (54.357mm,131.054mm)(55.489mm,129.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(54.428mm,129.993mm) on Top Layer And Track (54.428mm,128.862mm)(55.489mm,129.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(53.014mm,128.579mm) on Top Layer And Track (51.953mm,128.65mm)(53.014mm,129.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(53.014mm,128.579mm) on Top Layer And Track (51.953mm,128.65mm)(53.085mm,127.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(53.014mm,128.579mm) on Top Layer And Track (53.085mm,127.518mm)(54.145mm,128.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(17.996mm,64.619mm) on Top Layer And Track (17.196mm,63.819mm)(17.196mm,65.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(17.996mm,64.619mm) on Top Layer And Track (17.196mm,65.319mm)(18.796mm,65.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(17.996mm,64.619mm) on Top Layer And Track (18.796mm,63.819mm)(18.796mm,65.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(17.996mm,62.619mm) on Top Layer And Track (17.196mm,61.919mm)(17.196mm,63.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(17.996mm,62.619mm) on Top Layer And Track (17.196mm,61.919mm)(18.796mm,61.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(17.996mm,62.619mm) on Top Layer And Track (18.796mm,61.919mm)(18.796mm,63.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(77.994mm,146.558mm) on Bottom Layer And Track (77.294mm,145.758mm)(78.794mm,145.758mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(77.994mm,146.558mm) on Bottom Layer And Track (77.294mm,147.358mm)(77.294mm,145.758mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(77.994mm,146.558mm) on Bottom Layer And Track (77.294mm,147.358mm)(78.794mm,147.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(79.994mm,146.558mm) on Bottom Layer And Track (79.194mm,145.758mm)(80.694mm,145.758mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(79.994mm,146.558mm) on Bottom Layer And Track (79.194mm,147.358mm)(80.694mm,147.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(79.994mm,146.558mm) on Bottom Layer And Track (80.694mm,145.758mm)(80.694mm,147.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(77.994mm,144.653mm) on Bottom Layer And Track (77.294mm,143.853mm)(77.294mm,145.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(77.994mm,144.653mm) on Bottom Layer And Track (77.294mm,143.853mm)(78.794mm,143.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(77.994mm,144.653mm) on Bottom Layer And Track (77.294mm,145.453mm)(78.794mm,145.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(79.994mm,144.653mm) on Bottom Layer And Track (79.194mm,143.853mm)(80.694mm,143.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(79.994mm,144.653mm) on Bottom Layer And Track (79.194mm,145.453mm)(80.694mm,145.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(79.994mm,144.653mm) on Bottom Layer And Track (80.694mm,145.453mm)(80.694mm,143.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(93.726mm,121.396mm) on Bottom Layer And Track (92.926mm,120.596mm)(92.926mm,122.096mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(93.726mm,121.396mm) on Bottom Layer And Track (92.926mm,122.096mm)(94.526mm,122.096mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(93.726mm,121.396mm) on Bottom Layer And Track (94.526mm,120.596mm)(94.526mm,122.096mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(93.726mm,119.396mm) on Bottom Layer And Track (92.926mm,118.696mm)(92.926mm,120.196mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(93.726mm,119.396mm) on Bottom Layer And Track (92.926mm,118.696mm)(94.526mm,118.696mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(93.726mm,119.396mm) on Bottom Layer And Track (94.526mm,118.696mm)(94.526mm,120.196mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(93.726mm,115.713mm) on Bottom Layer And Track (92.926mm,115.013mm)(92.926mm,116.513mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(93.726mm,115.713mm) on Bottom Layer And Track (92.926mm,115.013mm)(94.526mm,115.013mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(93.726mm,115.713mm) on Bottom Layer And Track (94.526mm,115.013mm)(94.526mm,116.513mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(93.726mm,117.713mm) on Bottom Layer And Track (92.926mm,116.913mm)(92.926mm,118.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(93.726mm,117.713mm) on Bottom Layer And Track (92.926mm,118.413mm)(94.526mm,118.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(93.726mm,117.713mm) on Bottom Layer And Track (94.526mm,116.913mm)(94.526mm,118.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-1(48.869mm,104.091mm) on Top Layer And Track (47.808mm,104.161mm)(48.869mm,105.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-1(48.869mm,104.091mm) on Top Layer And Track (47.808mm,104.161mm)(48.94mm,103.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-1(48.869mm,104.091mm) on Top Layer And Track (48.94mm,103.03mm)(50mm,104.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-2(50.283mm,105.505mm) on Top Layer And Track (49.152mm,105.505mm)(50.213mm,106.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-2(50.283mm,105.505mm) on Top Layer And Track (50.213mm,106.566mm)(51.344mm,105.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R37-2(50.283mm,105.505mm) on Top Layer And Track (50.233mm,106.586mm)(51.364mm,105.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-2(50.283mm,105.505mm) on Top Layer And Track (50.283mm,104.374mm)(51.344mm,105.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(32.623mm,66.421mm) on Top Layer And Track (31.823mm,65.621mm)(33.323mm,65.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(32.623mm,66.421mm) on Top Layer And Track (31.823mm,67.221mm)(33.323mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(32.623mm,66.421mm) on Top Layer And Track (33.323mm,65.621mm)(33.323mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(30.623mm,66.421mm) on Top Layer And Track (29.923mm,65.621mm)(29.923mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(30.623mm,66.421mm) on Top Layer And Track (29.923mm,65.621mm)(31.423mm,65.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(30.623mm,66.421mm) on Top Layer And Track (29.923mm,67.221mm)(31.423mm,67.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(32.639mm,60.674mm) on Top Layer And Track (31.839mm,59.874mm)(31.839mm,61.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(32.639mm,60.674mm) on Top Layer And Track (31.839mm,61.374mm)(33.439mm,61.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(32.639mm,60.674mm) on Top Layer And Track (33.439mm,59.874mm)(33.439mm,61.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(32.639mm,58.674mm) on Top Layer And Track (31.839mm,57.974mm)(31.839mm,59.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(32.639mm,58.674mm) on Top Layer And Track (31.839mm,57.974mm)(33.439mm,57.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(32.639mm,58.674mm) on Top Layer And Track (33.439mm,57.974mm)(33.439mm,59.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(30.734mm,64.627mm) on Top Layer And Track (29.934mm,63.827mm)(29.934mm,65.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(30.734mm,64.627mm) on Top Layer And Track (29.934mm,65.327mm)(31.534mm,65.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(30.734mm,64.627mm) on Top Layer And Track (31.534mm,63.827mm)(31.534mm,65.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(30.734mm,62.627mm) on Top Layer And Track (29.934mm,61.927mm)(29.934mm,63.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(30.734mm,62.627mm) on Top Layer And Track (29.934mm,61.927mm)(31.534mm,61.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(30.734mm,62.627mm) on Top Layer And Track (31.534mm,61.927mm)(31.534mm,63.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(14.589mm,30.988mm) on Top Layer And Track (13.789mm,30.188mm)(15.289mm,30.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(14.589mm,30.988mm) on Top Layer And Track (13.789mm,31.788mm)(15.289mm,31.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(14.589mm,30.988mm) on Top Layer And Track (15.289mm,30.188mm)(15.289mm,31.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(12.589mm,30.988mm) on Top Layer And Track (11.889mm,30.188mm)(11.889mm,31.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(12.589mm,30.988mm) on Top Layer And Track (11.889mm,30.188mm)(13.389mm,30.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(12.589mm,30.988mm) on Top Layer And Track (11.889mm,31.788mm)(13.389mm,31.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(20.955mm,81.137mm) on Top Layer And Track (20.155mm,80.337mm)(20.155mm,81.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(20.955mm,81.137mm) on Top Layer And Track (20.155mm,81.837mm)(21.755mm,81.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(20.955mm,81.137mm) on Top Layer And Track (21.755mm,80.337mm)(21.755mm,81.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(20.955mm,79.137mm) on Top Layer And Track (20.155mm,78.437mm)(20.155mm,79.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(20.955mm,79.137mm) on Top Layer And Track (20.155mm,78.437mm)(21.755mm,78.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(20.955mm,79.137mm) on Top Layer And Track (21.755mm,78.437mm)(21.755mm,79.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(18.034mm,81.137mm) on Top Layer And Track (17.234mm,80.337mm)(17.234mm,81.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(18.034mm,81.137mm) on Top Layer And Track (17.234mm,81.837mm)(18.834mm,81.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(18.034mm,81.137mm) on Top Layer And Track (18.834mm,80.337mm)(18.834mm,81.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(18.034mm,79.137mm) on Top Layer And Track (17.234mm,78.437mm)(17.234mm,79.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(18.034mm,79.137mm) on Top Layer And Track (17.234mm,78.437mm)(18.834mm,78.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(18.034mm,79.137mm) on Top Layer And Track (18.834mm,79.937mm)(18.834mm,78.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-1(95.306mm,103.251mm) on Top Layer And Track (95.706mm,101.351mm)(95.706mm,102.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-1(95.306mm,103.251mm) on Top Layer And Track (95.706mm,105.151mm)(95.706mm,104.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-2(102.306mm,103.251mm) on Top Layer And Track (101.906mm,101.351mm)(101.906mm,102.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-2(102.306mm,103.251mm) on Top Layer And Track (101.906mm,104.251mm)(101.906mm,105.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-1(51.063mm,110.595mm) on Top Layer And Track (49.437mm,111.656mm)(50.073mm,111.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-1(51.063mm,110.595mm) on Top Layer And Track (51.488mm,109.606mm)(52.124mm,108.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-2(46.114mm,105.646mm) on Top Layer And Track (45.053mm,107.272mm)(45.689mm,106.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-2(46.114mm,105.646mm) on Top Layer And Track (47.103mm,105.221mm)(47.74mm,104.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-1(13.686mm,54.29mm) on Top Layer And Track (14.086mm,54.89mm)(14.086mm,54.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U1-1(13.686mm,54.29mm) on Top Layer And Track (14.086mm,54.89mm)(15.886mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-3(13.686mm,52.39mm) on Top Layer And Track (14.086mm,51.79mm)(14.086mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U1-3(13.686mm,52.39mm) on Top Layer And Track (14.086mm,51.79mm)(15.886mm,51.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U1-4(16.286mm,52.39mm) on Top Layer And Track (14.086mm,51.79mm)(15.886mm,51.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-4(16.286mm,52.39mm) on Top Layer And Track (15.886mm,51.79mm)(15.886mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U1-6(16.286mm,54.29mm) on Top Layer And Track (14.086mm,54.89mm)(15.886mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-6(16.286mm,54.29mm) on Top Layer And Track (15.886mm,54.84mm)(15.886mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-1(26.894mm,54.29mm) on Top Layer And Track (27.294mm,54.84mm)(27.294mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-1(26.894mm,54.29mm) on Top Layer And Track (27.294mm,54.89mm)(29.094mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-3(26.894mm,52.39mm) on Top Layer And Track (27.294mm,51.79mm)(27.294mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-3(26.894mm,52.39mm) on Top Layer And Track (27.294mm,51.79mm)(29.094mm,51.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-4(29.494mm,52.39mm) on Top Layer And Track (27.294mm,51.79mm)(29.094mm,51.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-4(29.494mm,52.39mm) on Top Layer And Track (29.094mm,51.79mm)(29.094mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-6(29.494mm,54.29mm) on Top Layer And Track (27.294mm,54.89mm)(29.094mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-6(29.494mm,54.29mm) on Top Layer And Track (29.094mm,54.84mm)(29.094mm,54.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-4(32.464mm,90.424mm) on Top Layer And Track (31.364mm,87.024mm)(31.364mm,88.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-4(32.464mm,90.424mm) on Top Layer And Track (31.364mm,92.324mm)(31.364mm,93.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-1(55.417mm,102.114mm) on Top Layer And Track (56.217mm,102.414mm)(56.217mm,102.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-16(62.617mm,94.914mm) on Top Layer And Track (62.917mm,95.714mm)(63.417mm,95.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-17(64.217mm,96.514mm) on Top Layer And Track (63.417mm,95.714mm)(63.417mm,96.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-24(64.217mm,102.114mm) on Top Layer And Track (63.417mm,102.414mm)(63.417mm,102.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-25(62.617mm,103.714mm) on Top Layer And Track (62.917mm,102.914mm)(63.417mm,102.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-32(57.017mm,103.714mm) on Top Layer And Track (56.217mm,102.914mm)(56.717mm,102.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-8(55.417mm,96.514mm) on Top Layer And Track (56.217mm,95.714mm)(56.217mm,96.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U4-9(57.017mm,94.914mm) on Top Layer And Track (56.217mm,95.714mm)(56.717mm,95.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X1-1(53.094mm,86.709mm) on Top Layer And Track (51.468mm,84.941mm)(52.458mm,85.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X1-1(53.094mm,86.709mm) on Top Layer And Track (53.872mm,87.346mm)(54.862mm,88.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X1-2(45.175mm,94.629mm) on Top Layer And Track (43.407mm,93.002mm)(44.397mm,93.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X1-2(45.175mm,94.629mm) on Top Layer And Track (45.811mm,95.407mm)(46.801mm,96.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
Rule Violations :744

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 848
Waived Violations : 0
Time Elapsed        : 00:00:02