#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct  3 22:17:20 2021
# Process ID: 14012
# Current directory: C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16204 C:\Users\James\Desktop\CSE100\myLab1.xpr\myLab1\myLab1.xpr
# Log file: C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/vivado.log
# Journal file: C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jensming/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11644-104PC09/PrjAr/_X_' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt', nor could it be found using path 'C:/Users/jensming/AppData/Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/James/.Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1159.078 ; gain = 430.672
export_ip_user_files -of_objects  [get_files C:/../Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt] -no_script -reset -force -quiet
remove_files  C:/../Local/Temp/Temp1_myLab1.xpr.zip/myLab1/archive_project_summary.txt
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: myLab_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.953 ; gain = 178.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myLab_1' [C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.srcs/sources_1/new/myLab_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'myLab_1' (1#1) [C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.srcs/sources_1/new/myLab_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.000 ; gain = 217.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.738 ; gain = 222.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.738 ; gain = 222.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/James/Desktop/CSE100/myLab1.xpr/myLab1/myLab1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1867.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.719 ; gain = 290.406
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.719 ; gain = 290.406
write_schematic -format pdf -orientation portrait C:/Users/James/Desktop/myLab1_schematic.pdf
C:/Users/James/Desktop/myLab1_schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  3 23:36:00 2021...
