#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 11 12:51:05 2021
# Process ID: 1441727
# Current directory: /home/dfinogee/git/alice-fit-fpga
# Command line: vivado
# Log file: /home/dfinogee/git/alice-fit-fpga/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_run impl_1
INFO: [Device 21-403] Loading part xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.69 . Memory (MB): peak = 6995.270 ; gain = 0.000 ; free physical = 21491 ; free virtual = 58046
INFO: [Netlist 29-17] Analyzing 12381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7955.250 ; gain = 80.961 ; free physical = 20608 ; free virtual = 57163
Restored from archive | CPU: 2.910000 secs | Memory: 74.794319 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7955.250 ; gain = 80.961 ; free physical = 20608 ; free virtual = 57163
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7955.250 ; gain = 0.000 ; free physical = 20622 ; free virtual = 57178
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6620 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 6368 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 148 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 8104.438 ; gain = 1209.660 ; free physical = 20495 ; free virtual = 57051
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 8461.352 ; gain = 235.828 ; free physical = 20051 ; free virtual = 56607
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 8479.453 ; gain = 0.000 ; free physical = 20881 ; free virtual = 57436
INFO: [Netlist 29-17] Analyzing 3107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8511.469 ; gain = 0.000 ; free physical = 20752 ; free virtual = 57308
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 8572.500 ; gain = 93.047 ; free physical = 20813 ; free virtual = 57369
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list PLL4/inst/CLK320 ]]
set_property port_width 80 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {FitGbtPrg/DataConverter_comp/data_fifo_din[0]} {FitGbtPrg/DataConverter_comp/data_fifo_din[1]} {FitGbtPrg/DataConverter_comp/data_fifo_din[2]} {FitGbtPrg/DataConverter_comp/data_fifo_din[3]} {FitGbtPrg/DataConverter_comp/data_fifo_din[4]} {FitGbtPrg/DataConverter_comp/data_fifo_din[5]} {FitGbtPrg/DataConverter_comp/data_fifo_din[6]} {FitGbtPrg/DataConverter_comp/data_fifo_din[7]} {FitGbtPrg/DataConverter_comp/data_fifo_din[8]} {FitGbtPrg/DataConverter_comp/data_fifo_din[9]} {FitGbtPrg/DataConverter_comp/data_fifo_din[10]} {FitGbtPrg/DataConverter_comp/data_fifo_din[11]} {FitGbtPrg/DataConverter_comp/data_fifo_din[12]} {FitGbtPrg/DataConverter_comp/data_fifo_din[13]} {FitGbtPrg/DataConverter_comp/data_fifo_din[14]} {FitGbtPrg/DataConverter_comp/data_fifo_din[15]} {FitGbtPrg/DataConverter_comp/data_fifo_din[16]} {FitGbtPrg/DataConverter_comp/data_fifo_din[17]} {FitGbtPrg/DataConverter_comp/data_fifo_din[18]} {FitGbtPrg/DataConverter_comp/data_fifo_din[19]} {FitGbtPrg/DataConverter_comp/data_fifo_din[20]} {FitGbtPrg/DataConverter_comp/data_fifo_din[21]} {FitGbtPrg/DataConverter_comp/data_fifo_din[22]} {FitGbtPrg/DataConverter_comp/data_fifo_din[23]} {FitGbtPrg/DataConverter_comp/data_fifo_din[24]} {FitGbtPrg/DataConverter_comp/data_fifo_din[25]} {FitGbtPrg/DataConverter_comp/data_fifo_din[26]} {FitGbtPrg/DataConverter_comp/data_fifo_din[27]} {FitGbtPrg/DataConverter_comp/data_fifo_din[28]} {FitGbtPrg/DataConverter_comp/data_fifo_din[29]} {FitGbtPrg/DataConverter_comp/data_fifo_din[30]} {FitGbtPrg/DataConverter_comp/data_fifo_din[31]} {FitGbtPrg/DataConverter_comp/data_fifo_din[32]} {FitGbtPrg/DataConverter_comp/data_fifo_din[33]} {FitGbtPrg/DataConverter_comp/data_fifo_din[34]} {FitGbtPrg/DataConverter_comp/data_fifo_din[35]} {FitGbtPrg/DataConverter_comp/data_fifo_din[36]} {FitGbtPrg/DataConverter_comp/data_fifo_din[37]} {FitGbtPrg/DataConverter_comp/data_fifo_din[38]} {FitGbtPrg/DataConverter_comp/data_fifo_din[39]} {FitGbtPrg/DataConverter_comp/data_fifo_din[40]} {FitGbtPrg/DataConverter_comp/data_fifo_din[41]} {FitGbtPrg/DataConverter_comp/data_fifo_din[42]} {FitGbtPrg/DataConverter_comp/data_fifo_din[43]} {FitGbtPrg/DataConverter_comp/data_fifo_din[44]} {FitGbtPrg/DataConverter_comp/data_fifo_din[45]} {FitGbtPrg/DataConverter_comp/data_fifo_din[46]} {FitGbtPrg/DataConverter_comp/data_fifo_din[47]} {FitGbtPrg/DataConverter_comp/data_fifo_din[48]} {FitGbtPrg/DataConverter_comp/data_fifo_din[49]} {FitGbtPrg/DataConverter_comp/data_fifo_din[50]} {FitGbtPrg/DataConverter_comp/data_fifo_din[51]} {FitGbtPrg/DataConverter_comp/data_fifo_din[52]} {FitGbtPrg/DataConverter_comp/data_fifo_din[53]} {FitGbtPrg/DataConverter_comp/data_fifo_din[54]} {FitGbtPrg/DataConverter_comp/data_fifo_din[55]} {FitGbtPrg/DataConverter_comp/data_fifo_din[56]} {FitGbtPrg/DataConverter_comp/data_fifo_din[57]} {FitGbtPrg/DataConverter_comp/data_fifo_din[58]} {FitGbtPrg/DataConverter_comp/data_fifo_din[59]} {FitGbtPrg/DataConverter_comp/data_fifo_din[60]} {FitGbtPrg/DataConverter_comp/data_fifo_din[61]} {FitGbtPrg/DataConverter_comp/data_fifo_din[62]} {FitGbtPrg/DataConverter_comp/data_fifo_din[63]} {FitGbtPrg/DataConverter_comp/data_fifo_din[64]} {FitGbtPrg/DataConverter_comp/data_fifo_din[65]} {FitGbtPrg/DataConverter_comp/data_fifo_din[66]} {FitGbtPrg/DataConverter_comp/data_fifo_din[67]} {FitGbtPrg/DataConverter_comp/data_fifo_din[68]} {FitGbtPrg/DataConverter_comp/data_fifo_din[69]} {FitGbtPrg/DataConverter_comp/data_fifo_din[70]} {FitGbtPrg/DataConverter_comp/data_fifo_din[71]} {FitGbtPrg/DataConverter_comp/data_fifo_din[72]} {FitGbtPrg/DataConverter_comp/data_fifo_din[73]} {FitGbtPrg/DataConverter_comp/data_fifo_din[74]} {FitGbtPrg/DataConverter_comp/data_fifo_din[75]} {FitGbtPrg/DataConverter_comp/data_fifo_din[76]} {FitGbtPrg/DataConverter_comp/data_fifo_din[77]} {FitGbtPrg/DataConverter_comp/data_fifo_din[78]} {FitGbtPrg/DataConverter_comp/data_fifo_din[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FitGbtPrg/DataConverter_comp/header_fifo_data[0]} {FitGbtPrg/DataConverter_comp/header_fifo_data[1]} {FitGbtPrg/DataConverter_comp/header_fifo_data[2]} {FitGbtPrg/DataConverter_comp/header_fifo_data[3]} {FitGbtPrg/DataConverter_comp/header_fifo_data[4]} {FitGbtPrg/DataConverter_comp/header_fifo_data[5]} {FitGbtPrg/DataConverter_comp/header_fifo_data[6]} {FitGbtPrg/DataConverter_comp/header_fifo_data[7]} {FitGbtPrg/DataConverter_comp/header_fifo_data[8]} {FitGbtPrg/DataConverter_comp/header_fifo_data[9]} {FitGbtPrg/DataConverter_comp/header_fifo_data[10]} {FitGbtPrg/DataConverter_comp/header_fifo_data[11]} {FitGbtPrg/DataConverter_comp/header_fifo_data[12]} {FitGbtPrg/DataConverter_comp/header_fifo_data[13]} {FitGbtPrg/DataConverter_comp/header_fifo_data[14]} {FitGbtPrg/DataConverter_comp/header_fifo_data[15]} {FitGbtPrg/DataConverter_comp/header_fifo_data[16]} {FitGbtPrg/DataConverter_comp/header_fifo_data[17]} {FitGbtPrg/DataConverter_comp/header_fifo_data[18]} {FitGbtPrg/DataConverter_comp/header_fifo_data[19]} {FitGbtPrg/DataConverter_comp/header_fifo_data[20]} {FitGbtPrg/DataConverter_comp/header_fifo_data[21]} {FitGbtPrg/DataConverter_comp/header_fifo_data[22]} {FitGbtPrg/DataConverter_comp/header_fifo_data[23]} {FitGbtPrg/DataConverter_comp/header_fifo_data[24]} {FitGbtPrg/DataConverter_comp/header_fifo_data[25]} {FitGbtPrg/DataConverter_comp/header_fifo_data[26]} {FitGbtPrg/DataConverter_comp/header_fifo_data[27]} {FitGbtPrg/DataConverter_comp/header_fifo_data[28]} {FitGbtPrg/DataConverter_comp/header_fifo_data[29]} {FitGbtPrg/DataConverter_comp/header_fifo_data[30]} {FitGbtPrg/DataConverter_comp/header_fifo_data[31]} {FitGbtPrg/DataConverter_comp/header_fifo_data[32]} {FitGbtPrg/DataConverter_comp/header_fifo_data[33]} {FitGbtPrg/DataConverter_comp/header_fifo_data[34]} {FitGbtPrg/DataConverter_comp/header_fifo_data[35]} {FitGbtPrg/DataConverter_comp/header_fifo_data[36]} {FitGbtPrg/DataConverter_comp/header_fifo_data[37]} {FitGbtPrg/DataConverter_comp/header_fifo_data[38]} {FitGbtPrg/DataConverter_comp/header_fifo_data[39]} {FitGbtPrg/DataConverter_comp/header_fifo_data[40]} {FitGbtPrg/DataConverter_comp/header_fifo_data[41]} {FitGbtPrg/DataConverter_comp/header_fifo_data[42]} {FitGbtPrg/DataConverter_comp/header_fifo_data[43]} {FitGbtPrg/DataConverter_comp/header_fifo_data[44]} {FitGbtPrg/DataConverter_comp/header_fifo_data[45]} {FitGbtPrg/DataConverter_comp/header_fifo_data[46]} {FitGbtPrg/DataConverter_comp/header_fifo_data[47]} {FitGbtPrg/DataConverter_comp/header_fifo_data[48]} {FitGbtPrg/DataConverter_comp/header_fifo_data[49]} {FitGbtPrg/DataConverter_comp/header_fifo_data[50]} {FitGbtPrg/DataConverter_comp/header_fifo_data[51]} {FitGbtPrg/DataConverter_comp/header_fifo_data[52]} {FitGbtPrg/DataConverter_comp/header_fifo_data[53]} {FitGbtPrg/DataConverter_comp/header_fifo_data[54]} {FitGbtPrg/DataConverter_comp/header_fifo_data[55]} {FitGbtPrg/DataConverter_comp/header_fifo_data[56]} {FitGbtPrg/DataConverter_comp/header_fifo_data[57]} {FitGbtPrg/DataConverter_comp/header_fifo_data[58]} {FitGbtPrg/DataConverter_comp/header_fifo_data[59]} {FitGbtPrg/DataConverter_comp/header_fifo_data[60]} {FitGbtPrg/DataConverter_comp/header_fifo_data[61]} {FitGbtPrg/DataConverter_comp/header_fifo_data[62]} {FitGbtPrg/DataConverter_comp/header_fifo_data[63]} {FitGbtPrg/DataConverter_comp/header_fifo_data[64]} {FitGbtPrg/DataConverter_comp/header_fifo_data[65]} {FitGbtPrg/DataConverter_comp/header_fifo_data[66]} {FitGbtPrg/DataConverter_comp/header_fifo_data[67]} {FitGbtPrg/DataConverter_comp/header_fifo_data[68]} {FitGbtPrg/DataConverter_comp/header_fifo_data[69]} {FitGbtPrg/DataConverter_comp/header_fifo_data[70]} {FitGbtPrg/DataConverter_comp/header_fifo_data[71]} {FitGbtPrg/DataConverter_comp/header_fifo_data[72]} {FitGbtPrg/DataConverter_comp/header_fifo_data[73]} {FitGbtPrg/DataConverter_comp/header_fifo_data[74]} {FitGbtPrg/DataConverter_comp/header_fifo_data[75]} {FitGbtPrg/DataConverter_comp/header_fifo_data[76]} {FitGbtPrg/DataConverter_comp/header_fifo_data[77]} {FitGbtPrg/DataConverter_comp/header_fifo_data[78]} {FitGbtPrg/DataConverter_comp/header_fifo_data[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {FitGbtPrg/DataConverter_comp/header_fifo_din[0]} {FitGbtPrg/DataConverter_comp/header_fifo_din[1]} {FitGbtPrg/DataConverter_comp/header_fifo_din[2]} {FitGbtPrg/DataConverter_comp/header_fifo_din[3]} {FitGbtPrg/DataConverter_comp/header_fifo_din[4]} {FitGbtPrg/DataConverter_comp/header_fifo_din[5]} {FitGbtPrg/DataConverter_comp/header_fifo_din[6]} {FitGbtPrg/DataConverter_comp/header_fifo_din[7]} {FitGbtPrg/DataConverter_comp/header_fifo_din[8]} {FitGbtPrg/DataConverter_comp/header_fifo_din[9]} {FitGbtPrg/DataConverter_comp/header_fifo_din[10]} {FitGbtPrg/DataConverter_comp/header_fifo_din[11]} {FitGbtPrg/DataConverter_comp/header_fifo_din[12]} {FitGbtPrg/DataConverter_comp/header_fifo_din[13]} {FitGbtPrg/DataConverter_comp/header_fifo_din[14]} {FitGbtPrg/DataConverter_comp/header_fifo_din[15]} {FitGbtPrg/DataConverter_comp/header_fifo_din[16]} {FitGbtPrg/DataConverter_comp/header_fifo_din[17]} {FitGbtPrg/DataConverter_comp/header_fifo_din[18]} {FitGbtPrg/DataConverter_comp/header_fifo_din[19]} {FitGbtPrg/DataConverter_comp/header_fifo_din[20]} {FitGbtPrg/DataConverter_comp/header_fifo_din[21]} {FitGbtPrg/DataConverter_comp/header_fifo_din[22]} {FitGbtPrg/DataConverter_comp/header_fifo_din[23]} {FitGbtPrg/DataConverter_comp/header_fifo_din[24]} {FitGbtPrg/DataConverter_comp/header_fifo_din[25]} {FitGbtPrg/DataConverter_comp/header_fifo_din[26]} {FitGbtPrg/DataConverter_comp/header_fifo_din[27]} {FitGbtPrg/DataConverter_comp/header_fifo_din[28]} {FitGbtPrg/DataConverter_comp/header_fifo_din[29]} {FitGbtPrg/DataConverter_comp/header_fifo_din[30]} {FitGbtPrg/DataConverter_comp/header_fifo_din[31]} {FitGbtPrg/DataConverter_comp/header_fifo_din[32]} {FitGbtPrg/DataConverter_comp/header_fifo_din[33]} {FitGbtPrg/DataConverter_comp/header_fifo_din[34]} {FitGbtPrg/DataConverter_comp/header_fifo_din[35]} {FitGbtPrg/DataConverter_comp/header_fifo_din[36]} {FitGbtPrg/DataConverter_comp/header_fifo_din[37]} {FitGbtPrg/DataConverter_comp/header_fifo_din[38]} {FitGbtPrg/DataConverter_comp/header_fifo_din[39]} {FitGbtPrg/DataConverter_comp/header_fifo_din[40]} {FitGbtPrg/DataConverter_comp/header_fifo_din[41]} {FitGbtPrg/DataConverter_comp/header_fifo_din[42]} {FitGbtPrg/DataConverter_comp/header_fifo_din[43]} {FitGbtPrg/DataConverter_comp/header_fifo_din[44]} {FitGbtPrg/DataConverter_comp/header_fifo_din[45]} {FitGbtPrg/DataConverter_comp/header_fifo_din[46]} {FitGbtPrg/DataConverter_comp/header_fifo_din[47]} {FitGbtPrg/DataConverter_comp/header_fifo_din[48]} {FitGbtPrg/DataConverter_comp/header_fifo_din[49]} {FitGbtPrg/DataConverter_comp/header_fifo_din[50]} {FitGbtPrg/DataConverter_comp/header_fifo_din[51]} {FitGbtPrg/DataConverter_comp/header_fifo_din[52]} {FitGbtPrg/DataConverter_comp/header_fifo_din[53]} {FitGbtPrg/DataConverter_comp/header_fifo_din[54]} {FitGbtPrg/DataConverter_comp/header_fifo_din[55]} {FitGbtPrg/DataConverter_comp/header_fifo_din[56]} {FitGbtPrg/DataConverter_comp/header_fifo_din[57]} {FitGbtPrg/DataConverter_comp/header_fifo_din[58]} {FitGbtPrg/DataConverter_comp/header_fifo_din[59]} {FitGbtPrg/DataConverter_comp/header_fifo_din[60]} {FitGbtPrg/DataConverter_comp/header_fifo_din[61]} {FitGbtPrg/DataConverter_comp/header_fifo_din[62]} {FitGbtPrg/DataConverter_comp/header_fifo_din[63]} {FitGbtPrg/DataConverter_comp/header_fifo_din[64]} {FitGbtPrg/DataConverter_comp/header_fifo_din[65]} {FitGbtPrg/DataConverter_comp/header_fifo_din[66]} {FitGbtPrg/DataConverter_comp/header_fifo_din[67]} {FitGbtPrg/DataConverter_comp/header_fifo_din[68]} {FitGbtPrg/DataConverter_comp/header_fifo_din[69]} {FitGbtPrg/DataConverter_comp/header_fifo_din[70]} {FitGbtPrg/DataConverter_comp/header_fifo_din[71]} {FitGbtPrg/DataConverter_comp/header_fifo_din[72]} {FitGbtPrg/DataConverter_comp/header_fifo_din[73]} {FitGbtPrg/DataConverter_comp/header_fifo_din[74]} {FitGbtPrg/DataConverter_comp/header_fifo_din[75]} {FitGbtPrg/DataConverter_comp/header_fifo_din[76]} {FitGbtPrg/DataConverter_comp/header_fifo_din[77]} {FitGbtPrg/DataConverter_comp/header_fifo_din[78]} {FitGbtPrg/DataConverter_comp/header_fifo_din[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {FitGbtPrg/DataConverter_comp/data_fifo_data[0]} {FitGbtPrg/DataConverter_comp/data_fifo_data[1]} {FitGbtPrg/DataConverter_comp/data_fifo_data[2]} {FitGbtPrg/DataConverter_comp/data_fifo_data[3]} {FitGbtPrg/DataConverter_comp/data_fifo_data[4]} {FitGbtPrg/DataConverter_comp/data_fifo_data[5]} {FitGbtPrg/DataConverter_comp/data_fifo_data[6]} {FitGbtPrg/DataConverter_comp/data_fifo_data[7]} {FitGbtPrg/DataConverter_comp/data_fifo_data[8]} {FitGbtPrg/DataConverter_comp/data_fifo_data[9]} {FitGbtPrg/DataConverter_comp/data_fifo_data[10]} {FitGbtPrg/DataConverter_comp/data_fifo_data[11]} {FitGbtPrg/DataConverter_comp/data_fifo_data[12]} {FitGbtPrg/DataConverter_comp/data_fifo_data[13]} {FitGbtPrg/DataConverter_comp/data_fifo_data[14]} {FitGbtPrg/DataConverter_comp/data_fifo_data[15]} {FitGbtPrg/DataConverter_comp/data_fifo_data[16]} {FitGbtPrg/DataConverter_comp/data_fifo_data[17]} {FitGbtPrg/DataConverter_comp/data_fifo_data[18]} {FitGbtPrg/DataConverter_comp/data_fifo_data[19]} {FitGbtPrg/DataConverter_comp/data_fifo_data[20]} {FitGbtPrg/DataConverter_comp/data_fifo_data[21]} {FitGbtPrg/DataConverter_comp/data_fifo_data[22]} {FitGbtPrg/DataConverter_comp/data_fifo_data[23]} {FitGbtPrg/DataConverter_comp/data_fifo_data[24]} {FitGbtPrg/DataConverter_comp/data_fifo_data[25]} {FitGbtPrg/DataConverter_comp/data_fifo_data[26]} {FitGbtPrg/DataConverter_comp/data_fifo_data[27]} {FitGbtPrg/DataConverter_comp/data_fifo_data[28]} {FitGbtPrg/DataConverter_comp/data_fifo_data[29]} {FitGbtPrg/DataConverter_comp/data_fifo_data[30]} {FitGbtPrg/DataConverter_comp/data_fifo_data[31]} {FitGbtPrg/DataConverter_comp/data_fifo_data[32]} {FitGbtPrg/DataConverter_comp/data_fifo_data[33]} {FitGbtPrg/DataConverter_comp/data_fifo_data[34]} {FitGbtPrg/DataConverter_comp/data_fifo_data[35]} {FitGbtPrg/DataConverter_comp/data_fifo_data[36]} {FitGbtPrg/DataConverter_comp/data_fifo_data[37]} {FitGbtPrg/DataConverter_comp/data_fifo_data[38]} {FitGbtPrg/DataConverter_comp/data_fifo_data[39]} {FitGbtPrg/DataConverter_comp/data_fifo_data[40]} {FitGbtPrg/DataConverter_comp/data_fifo_data[41]} {FitGbtPrg/DataConverter_comp/data_fifo_data[42]} {FitGbtPrg/DataConverter_comp/data_fifo_data[43]} {FitGbtPrg/DataConverter_comp/data_fifo_data[44]} {FitGbtPrg/DataConverter_comp/data_fifo_data[45]} {FitGbtPrg/DataConverter_comp/data_fifo_data[46]} {FitGbtPrg/DataConverter_comp/data_fifo_data[47]} {FitGbtPrg/DataConverter_comp/data_fifo_data[48]} {FitGbtPrg/DataConverter_comp/data_fifo_data[49]} {FitGbtPrg/DataConverter_comp/data_fifo_data[50]} {FitGbtPrg/DataConverter_comp/data_fifo_data[51]} {FitGbtPrg/DataConverter_comp/data_fifo_data[52]} {FitGbtPrg/DataConverter_comp/data_fifo_data[53]} {FitGbtPrg/DataConverter_comp/data_fifo_data[54]} {FitGbtPrg/DataConverter_comp/data_fifo_data[55]} {FitGbtPrg/DataConverter_comp/data_fifo_data[56]} {FitGbtPrg/DataConverter_comp/data_fifo_data[57]} {FitGbtPrg/DataConverter_comp/data_fifo_data[58]} {FitGbtPrg/DataConverter_comp/data_fifo_data[59]} {FitGbtPrg/DataConverter_comp/data_fifo_data[60]} {FitGbtPrg/DataConverter_comp/data_fifo_data[61]} {FitGbtPrg/DataConverter_comp/data_fifo_data[62]} {FitGbtPrg/DataConverter_comp/data_fifo_data[63]} {FitGbtPrg/DataConverter_comp/data_fifo_data[64]} {FitGbtPrg/DataConverter_comp/data_fifo_data[65]} {FitGbtPrg/DataConverter_comp/data_fifo_data[66]} {FitGbtPrg/DataConverter_comp/data_fifo_data[67]} {FitGbtPrg/DataConverter_comp/data_fifo_data[68]} {FitGbtPrg/DataConverter_comp/data_fifo_data[69]} {FitGbtPrg/DataConverter_comp/data_fifo_data[70]} {FitGbtPrg/DataConverter_comp/data_fifo_data[71]} {FitGbtPrg/DataConverter_comp/data_fifo_data[72]} {FitGbtPrg/DataConverter_comp/data_fifo_data[73]} {FitGbtPrg/DataConverter_comp/data_fifo_data[74]} {FitGbtPrg/DataConverter_comp/data_fifo_data[75]} {FitGbtPrg/DataConverter_comp/data_fifo_data[76]} {FitGbtPrg/DataConverter_comp/data_fifo_data[77]} {FitGbtPrg/DataConverter_comp/data_fifo_data[78]} {FitGbtPrg/DataConverter_comp/data_fifo_data[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[0]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[1]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[2]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[3]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[4]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[5]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[6]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[7]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[8]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[9]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[10]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[11]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[12]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[13]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[14]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[15]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[16]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[17]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[18]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[19]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[20]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[21]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[22]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[23]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[24]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[25]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[26]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[27]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[28]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[29]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[30]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[0]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[1]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[2]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[3]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[4]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[5]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[6]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[7]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[8]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[9]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[10]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {FitGbtPrg/Event_Selector_comp/select_timeout[0]} {FitGbtPrg/Event_Selector_comp/select_timeout[1]} {FitGbtPrg/Event_Selector_comp/select_timeout[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {FitGbtPrg/readout_status_scl[fsm_errors][0]} {FitGbtPrg/readout_status_scl[fsm_errors][1]} {FitGbtPrg/readout_status_scl[fsm_errors][2]} {FitGbtPrg/readout_status_scl[fsm_errors][3]} {FitGbtPrg/readout_status_scl[fsm_errors][4]} {FitGbtPrg/readout_status_scl[fsm_errors][5]} {FitGbtPrg/readout_status_scl[fsm_errors][6]} {FitGbtPrg/readout_status_scl[fsm_errors][7]} {FitGbtPrg/readout_status_scl[fsm_errors][8]} {FitGbtPrg/readout_status_scl[fsm_errors][9]} {FitGbtPrg/readout_status_scl[fsm_errors][10]} {FitGbtPrg/readout_status_scl[fsm_errors][11]} {FitGbtPrg/readout_status_scl[fsm_errors][12]} {FitGbtPrg/readout_status_scl[fsm_errors][13]} {FitGbtPrg/readout_status_scl[fsm_errors][14]} {FitGbtPrg/readout_status_scl[fsm_errors][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {FitGbtPrg/readout_status_scl[BCID_from_CRU][0]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][1]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][2]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][3]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][4]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][5]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][6]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][7]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][8]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][9]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][10]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[0]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[1]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[2]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[3]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[4]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[5]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[6]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[7]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[8]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[9]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[10]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[11]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[12]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[13]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[14]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[15]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[16]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[17]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[18]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[19]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[20]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[21]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[22]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[23]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[24]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[25]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[26]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[27]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[28]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[29]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[30]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {FitGbtPrg/readout_status_scl[Readout_Mode][0]} {FitGbtPrg/readout_status_scl[Readout_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {FitGbtPrg/readout_status_scl[CRU_Readout_Mode][0]} {FitGbtPrg/readout_status_scl[CRU_Readout_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][0]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][1]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][2]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][3]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][4]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][5]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][6]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][7]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][8]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][9]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][10]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][11]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][12]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][13]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][14]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][15]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][16]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][17]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][18]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][19]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][20]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][21]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][22]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][23]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][24]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][25]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][26]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][27]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][28]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][29]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][30]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {FitGbtPrg/readout_status_scl[Trigger_from_CRU][0]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][1]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][2]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][3]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][4]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][5]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][6]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][7]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][8]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][9]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][10]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][11]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][12]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][13]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][14]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][15]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][16]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][17]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][18]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][19]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][20]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][21]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][22]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][23]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][24]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][25]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][26]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][27]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][28]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][29]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][30]} {FitGbtPrg/readout_status_scl[Trigger_from_CRU][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][0]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][1]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][2]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][3]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][4]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][5]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][6]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][7]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][8]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][9]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][10]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {FitGbtPrg/readout_status_scl[BCIDsync_Mode][0]} {FitGbtPrg/readout_status_scl[BCIDsync_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][0]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][1]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][2]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][3]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][4]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][5]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][6]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][7]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][8]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][9]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][10]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][11]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][12]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][13]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][14]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][15]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][16]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][17]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][18]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][19]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][20]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][21]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][22]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][23]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][24]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][25]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][26]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][27]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][28]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][29]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][30]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {FitGbtPrg/Event_Selector_comp/curr_bc_sc[0]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[1]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[2]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[3]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[4]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[5]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[6]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[7]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[8]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[9]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[10]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {FitGbtPrg/Event_Selector_comp/FSM_STATE[0]} {FitGbtPrg/Event_Selector_comp/FSM_STATE[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list FitGbtPrg/Event_Selector_comp/cntpck_fifo_empty_sc ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_rden ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_rden ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list FitGbtPrg/Event_Selector_comp/read_data_cmd ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list FitGbtPrg/Event_Selector_comp/read_trigger_cmd ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {FitGbtPrg/readout_status_scl[bc_delay_apply]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {FitGbtPrg/readout_status_scl[data_enable]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {FitGbtPrg/readout_status_scl[Start_run]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {FitGbtPrg/readout_status_scl[Stop_run]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {FitGbtPrg/readout_status_scl[trg_match_resp_mask]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list FitGbtPrg/Event_Selector_comp/send_gear_rdh ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list FitGbtPrg/Event_Selector_comp/send_last_rdh ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list FitGbtPrg/DataConverter_comp/sending_event ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list FitGbtPrg/Event_Selector_comp/slct_fifo_empty_sc ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list FitGbtPrg/Event_Selector_comp/start_select ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list FitGbtPrg/Event_Selector_comp/trgfifo_empty ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8572.500 ; gain = 0.000 ; free physical = 20963 ; free virtual = 57359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8572.500 ; gain = 0.000 ; free physical = 20946 ; free virtual = 57346
[Mon Oct 11 13:01:12 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8572.500 ; gain = 0.000 ; free physical = 20957 ; free virtual = 57362
open_hw_manager
connect_hw_server -url 128.141.221.72:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:128.141.221.72:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 128.141.221.72:3121/xilinx_tcf/Xilinx/00000000000000
ERROR: [Labtools 27-2269] No devices detected on target 128.141.221.72:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 8990.969 ; gain = 0.000 ; free physical = 19564 ; free virtual = 56135
INFO: [Netlist 29-17] Analyzing 9278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9475.219 ; gain = 52.961 ; free physical = 19162 ; free virtual = 55733
Restored from archive | CPU: 2.690000 secs | Memory: 76.026207 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9475.219 ; gain = 52.961 ; free physical = 19162 ; free virtual = 55733
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9475.219 ; gain = 0.000 ; free physical = 19172 ; free virtual = 55743
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4436 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 4184 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 148 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 9558.176 ; gain = 692.973 ; free physical = 19102 ; free virtual = 55674
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 9876.930 ; gain = 192.691 ; free physical = 18721 ; free virtual = 55293
close_design
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list PLL4/inst/CLK320 ]]
set_property port_width 80 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {FitGbtPrg/DataConverter_comp/data_fifo_din[0]} {FitGbtPrg/DataConverter_comp/data_fifo_din[1]} {FitGbtPrg/DataConverter_comp/data_fifo_din[2]} {FitGbtPrg/DataConverter_comp/data_fifo_din[3]} {FitGbtPrg/DataConverter_comp/data_fifo_din[4]} {FitGbtPrg/DataConverter_comp/data_fifo_din[5]} {FitGbtPrg/DataConverter_comp/data_fifo_din[6]} {FitGbtPrg/DataConverter_comp/data_fifo_din[7]} {FitGbtPrg/DataConverter_comp/data_fifo_din[8]} {FitGbtPrg/DataConverter_comp/data_fifo_din[9]} {FitGbtPrg/DataConverter_comp/data_fifo_din[10]} {FitGbtPrg/DataConverter_comp/data_fifo_din[11]} {FitGbtPrg/DataConverter_comp/data_fifo_din[12]} {FitGbtPrg/DataConverter_comp/data_fifo_din[13]} {FitGbtPrg/DataConverter_comp/data_fifo_din[14]} {FitGbtPrg/DataConverter_comp/data_fifo_din[15]} {FitGbtPrg/DataConverter_comp/data_fifo_din[16]} {FitGbtPrg/DataConverter_comp/data_fifo_din[17]} {FitGbtPrg/DataConverter_comp/data_fifo_din[18]} {FitGbtPrg/DataConverter_comp/data_fifo_din[19]} {FitGbtPrg/DataConverter_comp/data_fifo_din[20]} {FitGbtPrg/DataConverter_comp/data_fifo_din[21]} {FitGbtPrg/DataConverter_comp/data_fifo_din[22]} {FitGbtPrg/DataConverter_comp/data_fifo_din[23]} {FitGbtPrg/DataConverter_comp/data_fifo_din[24]} {FitGbtPrg/DataConverter_comp/data_fifo_din[25]} {FitGbtPrg/DataConverter_comp/data_fifo_din[26]} {FitGbtPrg/DataConverter_comp/data_fifo_din[27]} {FitGbtPrg/DataConverter_comp/data_fifo_din[28]} {FitGbtPrg/DataConverter_comp/data_fifo_din[29]} {FitGbtPrg/DataConverter_comp/data_fifo_din[30]} {FitGbtPrg/DataConverter_comp/data_fifo_din[31]} {FitGbtPrg/DataConverter_comp/data_fifo_din[32]} {FitGbtPrg/DataConverter_comp/data_fifo_din[33]} {FitGbtPrg/DataConverter_comp/data_fifo_din[34]} {FitGbtPrg/DataConverter_comp/data_fifo_din[35]} {FitGbtPrg/DataConverter_comp/data_fifo_din[36]} {FitGbtPrg/DataConverter_comp/data_fifo_din[37]} {FitGbtPrg/DataConverter_comp/data_fifo_din[38]} {FitGbtPrg/DataConverter_comp/data_fifo_din[39]} {FitGbtPrg/DataConverter_comp/data_fifo_din[40]} {FitGbtPrg/DataConverter_comp/data_fifo_din[41]} {FitGbtPrg/DataConverter_comp/data_fifo_din[42]} {FitGbtPrg/DataConverter_comp/data_fifo_din[43]} {FitGbtPrg/DataConverter_comp/data_fifo_din[44]} {FitGbtPrg/DataConverter_comp/data_fifo_din[45]} {FitGbtPrg/DataConverter_comp/data_fifo_din[46]} {FitGbtPrg/DataConverter_comp/data_fifo_din[47]} {FitGbtPrg/DataConverter_comp/data_fifo_din[48]} {FitGbtPrg/DataConverter_comp/data_fifo_din[49]} {FitGbtPrg/DataConverter_comp/data_fifo_din[50]} {FitGbtPrg/DataConverter_comp/data_fifo_din[51]} {FitGbtPrg/DataConverter_comp/data_fifo_din[52]} {FitGbtPrg/DataConverter_comp/data_fifo_din[53]} {FitGbtPrg/DataConverter_comp/data_fifo_din[54]} {FitGbtPrg/DataConverter_comp/data_fifo_din[55]} {FitGbtPrg/DataConverter_comp/data_fifo_din[56]} {FitGbtPrg/DataConverter_comp/data_fifo_din[57]} {FitGbtPrg/DataConverter_comp/data_fifo_din[58]} {FitGbtPrg/DataConverter_comp/data_fifo_din[59]} {FitGbtPrg/DataConverter_comp/data_fifo_din[60]} {FitGbtPrg/DataConverter_comp/data_fifo_din[61]} {FitGbtPrg/DataConverter_comp/data_fifo_din[62]} {FitGbtPrg/DataConverter_comp/data_fifo_din[63]} {FitGbtPrg/DataConverter_comp/data_fifo_din[64]} {FitGbtPrg/DataConverter_comp/data_fifo_din[65]} {FitGbtPrg/DataConverter_comp/data_fifo_din[66]} {FitGbtPrg/DataConverter_comp/data_fifo_din[67]} {FitGbtPrg/DataConverter_comp/data_fifo_din[68]} {FitGbtPrg/DataConverter_comp/data_fifo_din[69]} {FitGbtPrg/DataConverter_comp/data_fifo_din[70]} {FitGbtPrg/DataConverter_comp/data_fifo_din[71]} {FitGbtPrg/DataConverter_comp/data_fifo_din[72]} {FitGbtPrg/DataConverter_comp/data_fifo_din[73]} {FitGbtPrg/DataConverter_comp/data_fifo_din[74]} {FitGbtPrg/DataConverter_comp/data_fifo_din[75]} {FitGbtPrg/DataConverter_comp/data_fifo_din[76]} {FitGbtPrg/DataConverter_comp/data_fifo_din[77]} {FitGbtPrg/DataConverter_comp/data_fifo_din[78]} {FitGbtPrg/DataConverter_comp/data_fifo_din[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FitGbtPrg/DataConverter_comp/header_fifo_data[0]} {FitGbtPrg/DataConverter_comp/header_fifo_data[1]} {FitGbtPrg/DataConverter_comp/header_fifo_data[2]} {FitGbtPrg/DataConverter_comp/header_fifo_data[3]} {FitGbtPrg/DataConverter_comp/header_fifo_data[4]} {FitGbtPrg/DataConverter_comp/header_fifo_data[5]} {FitGbtPrg/DataConverter_comp/header_fifo_data[6]} {FitGbtPrg/DataConverter_comp/header_fifo_data[7]} {FitGbtPrg/DataConverter_comp/header_fifo_data[8]} {FitGbtPrg/DataConverter_comp/header_fifo_data[9]} {FitGbtPrg/DataConverter_comp/header_fifo_data[10]} {FitGbtPrg/DataConverter_comp/header_fifo_data[11]} {FitGbtPrg/DataConverter_comp/header_fifo_data[12]} {FitGbtPrg/DataConverter_comp/header_fifo_data[13]} {FitGbtPrg/DataConverter_comp/header_fifo_data[14]} {FitGbtPrg/DataConverter_comp/header_fifo_data[15]} {FitGbtPrg/DataConverter_comp/header_fifo_data[16]} {FitGbtPrg/DataConverter_comp/header_fifo_data[17]} {FitGbtPrg/DataConverter_comp/header_fifo_data[18]} {FitGbtPrg/DataConverter_comp/header_fifo_data[19]} {FitGbtPrg/DataConverter_comp/header_fifo_data[20]} {FitGbtPrg/DataConverter_comp/header_fifo_data[21]} {FitGbtPrg/DataConverter_comp/header_fifo_data[22]} {FitGbtPrg/DataConverter_comp/header_fifo_data[23]} {FitGbtPrg/DataConverter_comp/header_fifo_data[24]} {FitGbtPrg/DataConverter_comp/header_fifo_data[25]} {FitGbtPrg/DataConverter_comp/header_fifo_data[26]} {FitGbtPrg/DataConverter_comp/header_fifo_data[27]} {FitGbtPrg/DataConverter_comp/header_fifo_data[28]} {FitGbtPrg/DataConverter_comp/header_fifo_data[29]} {FitGbtPrg/DataConverter_comp/header_fifo_data[30]} {FitGbtPrg/DataConverter_comp/header_fifo_data[31]} {FitGbtPrg/DataConverter_comp/header_fifo_data[32]} {FitGbtPrg/DataConverter_comp/header_fifo_data[33]} {FitGbtPrg/DataConverter_comp/header_fifo_data[34]} {FitGbtPrg/DataConverter_comp/header_fifo_data[35]} {FitGbtPrg/DataConverter_comp/header_fifo_data[36]} {FitGbtPrg/DataConverter_comp/header_fifo_data[37]} {FitGbtPrg/DataConverter_comp/header_fifo_data[38]} {FitGbtPrg/DataConverter_comp/header_fifo_data[39]} {FitGbtPrg/DataConverter_comp/header_fifo_data[40]} {FitGbtPrg/DataConverter_comp/header_fifo_data[41]} {FitGbtPrg/DataConverter_comp/header_fifo_data[42]} {FitGbtPrg/DataConverter_comp/header_fifo_data[43]} {FitGbtPrg/DataConverter_comp/header_fifo_data[44]} {FitGbtPrg/DataConverter_comp/header_fifo_data[45]} {FitGbtPrg/DataConverter_comp/header_fifo_data[46]} {FitGbtPrg/DataConverter_comp/header_fifo_data[47]} {FitGbtPrg/DataConverter_comp/header_fifo_data[48]} {FitGbtPrg/DataConverter_comp/header_fifo_data[49]} {FitGbtPrg/DataConverter_comp/header_fifo_data[50]} {FitGbtPrg/DataConverter_comp/header_fifo_data[51]} {FitGbtPrg/DataConverter_comp/header_fifo_data[52]} {FitGbtPrg/DataConverter_comp/header_fifo_data[53]} {FitGbtPrg/DataConverter_comp/header_fifo_data[54]} {FitGbtPrg/DataConverter_comp/header_fifo_data[55]} {FitGbtPrg/DataConverter_comp/header_fifo_data[56]} {FitGbtPrg/DataConverter_comp/header_fifo_data[57]} {FitGbtPrg/DataConverter_comp/header_fifo_data[58]} {FitGbtPrg/DataConverter_comp/header_fifo_data[59]} {FitGbtPrg/DataConverter_comp/header_fifo_data[60]} {FitGbtPrg/DataConverter_comp/header_fifo_data[61]} {FitGbtPrg/DataConverter_comp/header_fifo_data[62]} {FitGbtPrg/DataConverter_comp/header_fifo_data[63]} {FitGbtPrg/DataConverter_comp/header_fifo_data[64]} {FitGbtPrg/DataConverter_comp/header_fifo_data[65]} {FitGbtPrg/DataConverter_comp/header_fifo_data[66]} {FitGbtPrg/DataConverter_comp/header_fifo_data[67]} {FitGbtPrg/DataConverter_comp/header_fifo_data[68]} {FitGbtPrg/DataConverter_comp/header_fifo_data[69]} {FitGbtPrg/DataConverter_comp/header_fifo_data[70]} {FitGbtPrg/DataConverter_comp/header_fifo_data[71]} {FitGbtPrg/DataConverter_comp/header_fifo_data[72]} {FitGbtPrg/DataConverter_comp/header_fifo_data[73]} {FitGbtPrg/DataConverter_comp/header_fifo_data[74]} {FitGbtPrg/DataConverter_comp/header_fifo_data[75]} {FitGbtPrg/DataConverter_comp/header_fifo_data[76]} {FitGbtPrg/DataConverter_comp/header_fifo_data[77]} {FitGbtPrg/DataConverter_comp/header_fifo_data[78]} {FitGbtPrg/DataConverter_comp/header_fifo_data[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {FitGbtPrg/DataConverter_comp/header_fifo_din[0]} {FitGbtPrg/DataConverter_comp/header_fifo_din[1]} {FitGbtPrg/DataConverter_comp/header_fifo_din[2]} {FitGbtPrg/DataConverter_comp/header_fifo_din[3]} {FitGbtPrg/DataConverter_comp/header_fifo_din[4]} {FitGbtPrg/DataConverter_comp/header_fifo_din[5]} {FitGbtPrg/DataConverter_comp/header_fifo_din[6]} {FitGbtPrg/DataConverter_comp/header_fifo_din[7]} {FitGbtPrg/DataConverter_comp/header_fifo_din[8]} {FitGbtPrg/DataConverter_comp/header_fifo_din[9]} {FitGbtPrg/DataConverter_comp/header_fifo_din[10]} {FitGbtPrg/DataConverter_comp/header_fifo_din[11]} {FitGbtPrg/DataConverter_comp/header_fifo_din[12]} {FitGbtPrg/DataConverter_comp/header_fifo_din[13]} {FitGbtPrg/DataConverter_comp/header_fifo_din[14]} {FitGbtPrg/DataConverter_comp/header_fifo_din[15]} {FitGbtPrg/DataConverter_comp/header_fifo_din[16]} {FitGbtPrg/DataConverter_comp/header_fifo_din[17]} {FitGbtPrg/DataConverter_comp/header_fifo_din[18]} {FitGbtPrg/DataConverter_comp/header_fifo_din[19]} {FitGbtPrg/DataConverter_comp/header_fifo_din[20]} {FitGbtPrg/DataConverter_comp/header_fifo_din[21]} {FitGbtPrg/DataConverter_comp/header_fifo_din[22]} {FitGbtPrg/DataConverter_comp/header_fifo_din[23]} {FitGbtPrg/DataConverter_comp/header_fifo_din[24]} {FitGbtPrg/DataConverter_comp/header_fifo_din[25]} {FitGbtPrg/DataConverter_comp/header_fifo_din[26]} {FitGbtPrg/DataConverter_comp/header_fifo_din[27]} {FitGbtPrg/DataConverter_comp/header_fifo_din[28]} {FitGbtPrg/DataConverter_comp/header_fifo_din[29]} {FitGbtPrg/DataConverter_comp/header_fifo_din[30]} {FitGbtPrg/DataConverter_comp/header_fifo_din[31]} {FitGbtPrg/DataConverter_comp/header_fifo_din[32]} {FitGbtPrg/DataConverter_comp/header_fifo_din[33]} {FitGbtPrg/DataConverter_comp/header_fifo_din[34]} {FitGbtPrg/DataConverter_comp/header_fifo_din[35]} {FitGbtPrg/DataConverter_comp/header_fifo_din[36]} {FitGbtPrg/DataConverter_comp/header_fifo_din[37]} {FitGbtPrg/DataConverter_comp/header_fifo_din[38]} {FitGbtPrg/DataConverter_comp/header_fifo_din[39]} {FitGbtPrg/DataConverter_comp/header_fifo_din[40]} {FitGbtPrg/DataConverter_comp/header_fifo_din[41]} {FitGbtPrg/DataConverter_comp/header_fifo_din[42]} {FitGbtPrg/DataConverter_comp/header_fifo_din[43]} {FitGbtPrg/DataConverter_comp/header_fifo_din[44]} {FitGbtPrg/DataConverter_comp/header_fifo_din[45]} {FitGbtPrg/DataConverter_comp/header_fifo_din[46]} {FitGbtPrg/DataConverter_comp/header_fifo_din[47]} {FitGbtPrg/DataConverter_comp/header_fifo_din[48]} {FitGbtPrg/DataConverter_comp/header_fifo_din[49]} {FitGbtPrg/DataConverter_comp/header_fifo_din[50]} {FitGbtPrg/DataConverter_comp/header_fifo_din[51]} {FitGbtPrg/DataConverter_comp/header_fifo_din[52]} {FitGbtPrg/DataConverter_comp/header_fifo_din[53]} {FitGbtPrg/DataConverter_comp/header_fifo_din[54]} {FitGbtPrg/DataConverter_comp/header_fifo_din[55]} {FitGbtPrg/DataConverter_comp/header_fifo_din[56]} {FitGbtPrg/DataConverter_comp/header_fifo_din[57]} {FitGbtPrg/DataConverter_comp/header_fifo_din[58]} {FitGbtPrg/DataConverter_comp/header_fifo_din[59]} {FitGbtPrg/DataConverter_comp/header_fifo_din[60]} {FitGbtPrg/DataConverter_comp/header_fifo_din[61]} {FitGbtPrg/DataConverter_comp/header_fifo_din[62]} {FitGbtPrg/DataConverter_comp/header_fifo_din[63]} {FitGbtPrg/DataConverter_comp/header_fifo_din[64]} {FitGbtPrg/DataConverter_comp/header_fifo_din[65]} {FitGbtPrg/DataConverter_comp/header_fifo_din[66]} {FitGbtPrg/DataConverter_comp/header_fifo_din[67]} {FitGbtPrg/DataConverter_comp/header_fifo_din[68]} {FitGbtPrg/DataConverter_comp/header_fifo_din[69]} {FitGbtPrg/DataConverter_comp/header_fifo_din[70]} {FitGbtPrg/DataConverter_comp/header_fifo_din[71]} {FitGbtPrg/DataConverter_comp/header_fifo_din[72]} {FitGbtPrg/DataConverter_comp/header_fifo_din[73]} {FitGbtPrg/DataConverter_comp/header_fifo_din[74]} {FitGbtPrg/DataConverter_comp/header_fifo_din[75]} {FitGbtPrg/DataConverter_comp/header_fifo_din[76]} {FitGbtPrg/DataConverter_comp/header_fifo_din[77]} {FitGbtPrg/DataConverter_comp/header_fifo_din[78]} {FitGbtPrg/DataConverter_comp/header_fifo_din[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {FitGbtPrg/DataConverter_comp/data_fifo_data[0]} {FitGbtPrg/DataConverter_comp/data_fifo_data[1]} {FitGbtPrg/DataConverter_comp/data_fifo_data[2]} {FitGbtPrg/DataConverter_comp/data_fifo_data[3]} {FitGbtPrg/DataConverter_comp/data_fifo_data[4]} {FitGbtPrg/DataConverter_comp/data_fifo_data[5]} {FitGbtPrg/DataConverter_comp/data_fifo_data[6]} {FitGbtPrg/DataConverter_comp/data_fifo_data[7]} {FitGbtPrg/DataConverter_comp/data_fifo_data[8]} {FitGbtPrg/DataConverter_comp/data_fifo_data[9]} {FitGbtPrg/DataConverter_comp/data_fifo_data[10]} {FitGbtPrg/DataConverter_comp/data_fifo_data[11]} {FitGbtPrg/DataConverter_comp/data_fifo_data[12]} {FitGbtPrg/DataConverter_comp/data_fifo_data[13]} {FitGbtPrg/DataConverter_comp/data_fifo_data[14]} {FitGbtPrg/DataConverter_comp/data_fifo_data[15]} {FitGbtPrg/DataConverter_comp/data_fifo_data[16]} {FitGbtPrg/DataConverter_comp/data_fifo_data[17]} {FitGbtPrg/DataConverter_comp/data_fifo_data[18]} {FitGbtPrg/DataConverter_comp/data_fifo_data[19]} {FitGbtPrg/DataConverter_comp/data_fifo_data[20]} {FitGbtPrg/DataConverter_comp/data_fifo_data[21]} {FitGbtPrg/DataConverter_comp/data_fifo_data[22]} {FitGbtPrg/DataConverter_comp/data_fifo_data[23]} {FitGbtPrg/DataConverter_comp/data_fifo_data[24]} {FitGbtPrg/DataConverter_comp/data_fifo_data[25]} {FitGbtPrg/DataConverter_comp/data_fifo_data[26]} {FitGbtPrg/DataConverter_comp/data_fifo_data[27]} {FitGbtPrg/DataConverter_comp/data_fifo_data[28]} {FitGbtPrg/DataConverter_comp/data_fifo_data[29]} {FitGbtPrg/DataConverter_comp/data_fifo_data[30]} {FitGbtPrg/DataConverter_comp/data_fifo_data[31]} {FitGbtPrg/DataConverter_comp/data_fifo_data[32]} {FitGbtPrg/DataConverter_comp/data_fifo_data[33]} {FitGbtPrg/DataConverter_comp/data_fifo_data[34]} {FitGbtPrg/DataConverter_comp/data_fifo_data[35]} {FitGbtPrg/DataConverter_comp/data_fifo_data[36]} {FitGbtPrg/DataConverter_comp/data_fifo_data[37]} {FitGbtPrg/DataConverter_comp/data_fifo_data[38]} {FitGbtPrg/DataConverter_comp/data_fifo_data[39]} {FitGbtPrg/DataConverter_comp/data_fifo_data[40]} {FitGbtPrg/DataConverter_comp/data_fifo_data[41]} {FitGbtPrg/DataConverter_comp/data_fifo_data[42]} {FitGbtPrg/DataConverter_comp/data_fifo_data[43]} {FitGbtPrg/DataConverter_comp/data_fifo_data[44]} {FitGbtPrg/DataConverter_comp/data_fifo_data[45]} {FitGbtPrg/DataConverter_comp/data_fifo_data[46]} {FitGbtPrg/DataConverter_comp/data_fifo_data[47]} {FitGbtPrg/DataConverter_comp/data_fifo_data[48]} {FitGbtPrg/DataConverter_comp/data_fifo_data[49]} {FitGbtPrg/DataConverter_comp/data_fifo_data[50]} {FitGbtPrg/DataConverter_comp/data_fifo_data[51]} {FitGbtPrg/DataConverter_comp/data_fifo_data[52]} {FitGbtPrg/DataConverter_comp/data_fifo_data[53]} {FitGbtPrg/DataConverter_comp/data_fifo_data[54]} {FitGbtPrg/DataConverter_comp/data_fifo_data[55]} {FitGbtPrg/DataConverter_comp/data_fifo_data[56]} {FitGbtPrg/DataConverter_comp/data_fifo_data[57]} {FitGbtPrg/DataConverter_comp/data_fifo_data[58]} {FitGbtPrg/DataConverter_comp/data_fifo_data[59]} {FitGbtPrg/DataConverter_comp/data_fifo_data[60]} {FitGbtPrg/DataConverter_comp/data_fifo_data[61]} {FitGbtPrg/DataConverter_comp/data_fifo_data[62]} {FitGbtPrg/DataConverter_comp/data_fifo_data[63]} {FitGbtPrg/DataConverter_comp/data_fifo_data[64]} {FitGbtPrg/DataConverter_comp/data_fifo_data[65]} {FitGbtPrg/DataConverter_comp/data_fifo_data[66]} {FitGbtPrg/DataConverter_comp/data_fifo_data[67]} {FitGbtPrg/DataConverter_comp/data_fifo_data[68]} {FitGbtPrg/DataConverter_comp/data_fifo_data[69]} {FitGbtPrg/DataConverter_comp/data_fifo_data[70]} {FitGbtPrg/DataConverter_comp/data_fifo_data[71]} {FitGbtPrg/DataConverter_comp/data_fifo_data[72]} {FitGbtPrg/DataConverter_comp/data_fifo_data[73]} {FitGbtPrg/DataConverter_comp/data_fifo_data[74]} {FitGbtPrg/DataConverter_comp/data_fifo_data[75]} {FitGbtPrg/DataConverter_comp/data_fifo_data[76]} {FitGbtPrg/DataConverter_comp/data_fifo_data[77]} {FitGbtPrg/DataConverter_comp/data_fifo_data[78]} {FitGbtPrg/DataConverter_comp/data_fifo_data[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[0]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[1]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[2]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[3]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[4]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[5]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[6]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[7]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[8]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[9]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[10]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[11]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[12]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[13]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[14]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[15]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[16]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[17]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[18]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[19]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[20]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[21]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[22]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[23]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[24]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[25]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[26]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[27]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[28]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[29]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[30]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[0]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[1]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[2]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[3]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[4]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[5]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[6]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[7]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[8]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[9]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[10]} {FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {FitGbtPrg/errors_scl[0]} {FitGbtPrg/errors_scl[1]} {FitGbtPrg/errors_scl[2]} {FitGbtPrg/errors_scl[3]} {FitGbtPrg/errors_scl[4]} {FitGbtPrg/errors_scl[5]} {FitGbtPrg/errors_scl[6]} {FitGbtPrg/errors_scl[7]} {FitGbtPrg/errors_scl[8]} {FitGbtPrg/errors_scl[9]} {FitGbtPrg/errors_scl[10]} {FitGbtPrg/errors_scl[11]} {FitGbtPrg/errors_scl[12]} {FitGbtPrg/errors_scl[13]} {FitGbtPrg/errors_scl[14]} {FitGbtPrg/errors_scl[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {FitGbtPrg/readout_status_scl[fsm_errors][0]} {FitGbtPrg/readout_status_scl[fsm_errors][1]} {FitGbtPrg/readout_status_scl[fsm_errors][2]} {FitGbtPrg/readout_status_scl[fsm_errors][3]} {FitGbtPrg/readout_status_scl[fsm_errors][4]} {FitGbtPrg/readout_status_scl[fsm_errors][5]} {FitGbtPrg/readout_status_scl[fsm_errors][6]} {FitGbtPrg/readout_status_scl[fsm_errors][7]} {FitGbtPrg/readout_status_scl[fsm_errors][8]} {FitGbtPrg/readout_status_scl[fsm_errors][9]} {FitGbtPrg/readout_status_scl[fsm_errors][10]} {FitGbtPrg/readout_status_scl[fsm_errors][11]} {FitGbtPrg/readout_status_scl[fsm_errors][12]} {FitGbtPrg/readout_status_scl[fsm_errors][13]} {FitGbtPrg/readout_status_scl[fsm_errors][14]} {FitGbtPrg/readout_status_scl[fsm_errors][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[0]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[1]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[2]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[3]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[4]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[5]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[6]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[7]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[8]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[9]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[10]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[11]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[12]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[13]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[14]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[15]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[16]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[17]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[18]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[19]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[20]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[21]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[22]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[23]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[24]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[25]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[26]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[27]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[28]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[29]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[30]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {FitGbtPrg/readout_status_scl[Readout_Mode][0]} {FitGbtPrg/readout_status_scl[Readout_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {FitGbtPrg/readout_status_scl[CRU_Readout_Mode][0]} {FitGbtPrg/readout_status_scl[CRU_Readout_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][0]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][1]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][2]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][3]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][4]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][5]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][6]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][7]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][8]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][9]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][10]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][11]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][12]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][13]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][14]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][15]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][16]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][17]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][18]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][19]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][20]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][21]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][22]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][23]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][24]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][25]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][26]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][27]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][28]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][29]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][30]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][0]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][1]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][2]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][3]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][4]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][5]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][6]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][7]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][8]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][9]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][10]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {FitGbtPrg/readout_status_scl[BCIDsync_Mode][0]} {FitGbtPrg/readout_status_scl[BCIDsync_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][0]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][1]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][2]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][3]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][4]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][5]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][6]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][7]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][8]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][9]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][10]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][11]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][12]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][13]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][14]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][15]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][16]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][17]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][18]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][19]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][20]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][21]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][22]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][23]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][24]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][25]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][26]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][27]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][28]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][29]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][30]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {FitGbtPrg/Event_Selector_comp/curr_bc_sc[0]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[1]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[2]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[3]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[4]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[5]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[6]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[7]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[8]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[9]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[10]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {FitGbtPrg/Event_Selector_comp/FSM_STATE[0]} {FitGbtPrg/Event_Selector_comp/FSM_STATE[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list FitGbtPrg/Event_Selector_comp/cntpck_fifo_empty_sc ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_rden ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_rden ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {FitGbtPrg/readout_status_scl[bc_delay_apply]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {FitGbtPrg/readout_status_scl[data_enable]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {FitGbtPrg/readout_status_scl[Start_run]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {FitGbtPrg/readout_status_scl[Stop_run]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list FitGbtPrg/DataConverter_comp/sending_event ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list FitGbtPrg/Event_Selector_comp/slct_fifo_empty_sc ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list FitGbtPrg/Event_Selector_comp/trgfifo_empty ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19582 ; free virtual = 56018
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19572 ; free virtual = 56011
[Mon Oct 11 13:56:19 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19563 ; free virtual = 56008
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: 128.141.221.72:3121/xilinx_tcf/Xilinx/00000000000000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19591 ; free virtual = 56174
INFO: [Netlist 29-17] Analyzing 8251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19290 ; free virtual = 55873
Restored from archive | CPU: 2.470000 secs | Memory: 74.022308 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19290 ; free virtual = 55873
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19294 ; free virtual = 55877
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3732 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 3480 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 148 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 9876.930 ; gain = 0.000 ; free physical = 19324 ; free virtual = 55907
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 9880.938 ; gain = 0.000 ; free physical = 19012 ; free virtual = 55594
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Oct 11 14:23:52 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19645 ; free virtual = 56114
INFO: [Netlist 29-17] Analyzing 3108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[0]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[1]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[2]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[3]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[4]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[5]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[6]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[7]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[8]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[9]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[10]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[11]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[12]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[13]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[14]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[15]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[16]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[17]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[18]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[19]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[20]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[21]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[22]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[23]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[24]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[25]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[26]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[27]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[28]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[29]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[30]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_orbit[31]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:913]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[0]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[1]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[2]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[3]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[4]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[5]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[6]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[7]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[8]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[9]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[10]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/trgfifo_out_bc[11]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:917]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[0]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[1]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[2]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[3]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[4]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[5]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[6]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[7]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[8]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[9]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[10]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[11]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[12]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[13]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[14]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/errors_scl[15]'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:921]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_empty_sc'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:965]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:965]
WARNING: [Vivado 12-507] No nets matched 'FitGbtPrg/Event_Selector_comp/slct_fifo_empty_sc'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:1013]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc:1013]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19603 ; free virtual = 56071
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19657 ; free virtual = 56126
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list PLL4/inst/CLK320 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][0]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][1]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][2]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][3]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][4]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][5]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][6]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][7]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][8]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][9]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][10]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][11]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][12]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][13]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][14]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][15]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][16]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][17]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][18]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][19]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][20]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][21]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][22]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][23]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][24]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][25]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][26]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][27]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][28]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][29]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][30]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU_corrected][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FitGbtPrg/readout_status_scl[BCID_from_CRU][0]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][1]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][2]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][3]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][4]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][5]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][6]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][7]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][8]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][9]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][10]} {FitGbtPrg/readout_status_scl[BCID_from_CRU][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {FitGbtPrg/readout_status_scl[fsm_errors][0]} {FitGbtPrg/readout_status_scl[fsm_errors][1]} {FitGbtPrg/readout_status_scl[fsm_errors][2]} {FitGbtPrg/readout_status_scl[fsm_errors][3]} {FitGbtPrg/readout_status_scl[fsm_errors][4]} {FitGbtPrg/readout_status_scl[fsm_errors][5]} {FitGbtPrg/readout_status_scl[fsm_errors][6]} {FitGbtPrg/readout_status_scl[fsm_errors][7]} {FitGbtPrg/readout_status_scl[fsm_errors][8]} {FitGbtPrg/readout_status_scl[fsm_errors][9]} {FitGbtPrg/readout_status_scl[fsm_errors][10]} {FitGbtPrg/readout_status_scl[fsm_errors][11]} {FitGbtPrg/readout_status_scl[fsm_errors][12]} {FitGbtPrg/readout_status_scl[fsm_errors][13]} {FitGbtPrg/readout_status_scl[fsm_errors][14]} {FitGbtPrg/readout_status_scl[fsm_errors][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][0]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][1]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][2]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][3]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][4]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][5]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][6]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][7]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][8]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][9]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][10]} {FitGbtPrg/readout_status_scl[BCID_from_CRU_corrected][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][0]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][1]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][2]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][3]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][4]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][5]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][6]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][7]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][8]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][9]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][10]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][11]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][12]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][13]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][14]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][15]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][16]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][17]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][18]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][19]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][20]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][21]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][22]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][23]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][24]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][25]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][26]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][27]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][28]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][29]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][30]} {FitGbtPrg/readout_status_scl[ORBIT_from_CRU][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {FitGbtPrg/readout_status_scl[CRU_Readout_Mode][0]} {FitGbtPrg/readout_status_scl[CRU_Readout_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {FitGbtPrg/readout_status_scl[Readout_Mode][0]} {FitGbtPrg/readout_status_scl[Readout_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {FitGbtPrg/readout_status_scl[BCIDsync_Mode][0]} {FitGbtPrg/readout_status_scl[BCIDsync_Mode][1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {FitGbtPrg/DataConverter_comp/data_fifo_din[0]} {FitGbtPrg/DataConverter_comp/data_fifo_din[1]} {FitGbtPrg/DataConverter_comp/data_fifo_din[2]} {FitGbtPrg/DataConverter_comp/data_fifo_din[3]} {FitGbtPrg/DataConverter_comp/data_fifo_din[4]} {FitGbtPrg/DataConverter_comp/data_fifo_din[5]} {FitGbtPrg/DataConverter_comp/data_fifo_din[6]} {FitGbtPrg/DataConverter_comp/data_fifo_din[7]} {FitGbtPrg/DataConverter_comp/data_fifo_din[8]} {FitGbtPrg/DataConverter_comp/data_fifo_din[9]} {FitGbtPrg/DataConverter_comp/data_fifo_din[10]} {FitGbtPrg/DataConverter_comp/data_fifo_din[11]} {FitGbtPrg/DataConverter_comp/data_fifo_din[12]} {FitGbtPrg/DataConverter_comp/data_fifo_din[13]} {FitGbtPrg/DataConverter_comp/data_fifo_din[14]} {FitGbtPrg/DataConverter_comp/data_fifo_din[15]} {FitGbtPrg/DataConverter_comp/data_fifo_din[16]} {FitGbtPrg/DataConverter_comp/data_fifo_din[17]} {FitGbtPrg/DataConverter_comp/data_fifo_din[18]} {FitGbtPrg/DataConverter_comp/data_fifo_din[19]} {FitGbtPrg/DataConverter_comp/data_fifo_din[20]} {FitGbtPrg/DataConverter_comp/data_fifo_din[21]} {FitGbtPrg/DataConverter_comp/data_fifo_din[22]} {FitGbtPrg/DataConverter_comp/data_fifo_din[23]} {FitGbtPrg/DataConverter_comp/data_fifo_din[24]} {FitGbtPrg/DataConverter_comp/data_fifo_din[25]} {FitGbtPrg/DataConverter_comp/data_fifo_din[26]} {FitGbtPrg/DataConverter_comp/data_fifo_din[27]} {FitGbtPrg/DataConverter_comp/data_fifo_din[28]} {FitGbtPrg/DataConverter_comp/data_fifo_din[29]} {FitGbtPrg/DataConverter_comp/data_fifo_din[30]} {FitGbtPrg/DataConverter_comp/data_fifo_din[31]} {FitGbtPrg/DataConverter_comp/data_fifo_din[32]} {FitGbtPrg/DataConverter_comp/data_fifo_din[33]} {FitGbtPrg/DataConverter_comp/data_fifo_din[34]} {FitGbtPrg/DataConverter_comp/data_fifo_din[35]} {FitGbtPrg/DataConverter_comp/data_fifo_din[36]} {FitGbtPrg/DataConverter_comp/data_fifo_din[37]} {FitGbtPrg/DataConverter_comp/data_fifo_din[38]} {FitGbtPrg/DataConverter_comp/data_fifo_din[39]} {FitGbtPrg/DataConverter_comp/data_fifo_din[40]} {FitGbtPrg/DataConverter_comp/data_fifo_din[41]} {FitGbtPrg/DataConverter_comp/data_fifo_din[42]} {FitGbtPrg/DataConverter_comp/data_fifo_din[43]} {FitGbtPrg/DataConverter_comp/data_fifo_din[44]} {FitGbtPrg/DataConverter_comp/data_fifo_din[45]} {FitGbtPrg/DataConverter_comp/data_fifo_din[46]} {FitGbtPrg/DataConverter_comp/data_fifo_din[47]} {FitGbtPrg/DataConverter_comp/data_fifo_din[48]} {FitGbtPrg/DataConverter_comp/data_fifo_din[49]} {FitGbtPrg/DataConverter_comp/data_fifo_din[50]} {FitGbtPrg/DataConverter_comp/data_fifo_din[51]} {FitGbtPrg/DataConverter_comp/data_fifo_din[52]} {FitGbtPrg/DataConverter_comp/data_fifo_din[53]} {FitGbtPrg/DataConverter_comp/data_fifo_din[54]} {FitGbtPrg/DataConverter_comp/data_fifo_din[55]} {FitGbtPrg/DataConverter_comp/data_fifo_din[56]} {FitGbtPrg/DataConverter_comp/data_fifo_din[57]} {FitGbtPrg/DataConverter_comp/data_fifo_din[58]} {FitGbtPrg/DataConverter_comp/data_fifo_din[59]} {FitGbtPrg/DataConverter_comp/data_fifo_din[60]} {FitGbtPrg/DataConverter_comp/data_fifo_din[61]} {FitGbtPrg/DataConverter_comp/data_fifo_din[62]} {FitGbtPrg/DataConverter_comp/data_fifo_din[63]} {FitGbtPrg/DataConverter_comp/data_fifo_din[64]} {FitGbtPrg/DataConverter_comp/data_fifo_din[65]} {FitGbtPrg/DataConverter_comp/data_fifo_din[66]} {FitGbtPrg/DataConverter_comp/data_fifo_din[67]} {FitGbtPrg/DataConverter_comp/data_fifo_din[68]} {FitGbtPrg/DataConverter_comp/data_fifo_din[69]} {FitGbtPrg/DataConverter_comp/data_fifo_din[70]} {FitGbtPrg/DataConverter_comp/data_fifo_din[71]} {FitGbtPrg/DataConverter_comp/data_fifo_din[72]} {FitGbtPrg/DataConverter_comp/data_fifo_din[73]} {FitGbtPrg/DataConverter_comp/data_fifo_din[74]} {FitGbtPrg/DataConverter_comp/data_fifo_din[75]} {FitGbtPrg/DataConverter_comp/data_fifo_din[76]} {FitGbtPrg/DataConverter_comp/data_fifo_din[77]} {FitGbtPrg/DataConverter_comp/data_fifo_din[78]} {FitGbtPrg/DataConverter_comp/data_fifo_din[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {FitGbtPrg/DataConverter_comp/header_fifo_din[0]} {FitGbtPrg/DataConverter_comp/header_fifo_din[1]} {FitGbtPrg/DataConverter_comp/header_fifo_din[2]} {FitGbtPrg/DataConverter_comp/header_fifo_din[3]} {FitGbtPrg/DataConverter_comp/header_fifo_din[4]} {FitGbtPrg/DataConverter_comp/header_fifo_din[5]} {FitGbtPrg/DataConverter_comp/header_fifo_din[6]} {FitGbtPrg/DataConverter_comp/header_fifo_din[7]} {FitGbtPrg/DataConverter_comp/header_fifo_din[8]} {FitGbtPrg/DataConverter_comp/header_fifo_din[9]} {FitGbtPrg/DataConverter_comp/header_fifo_din[10]} {FitGbtPrg/DataConverter_comp/header_fifo_din[11]} {FitGbtPrg/DataConverter_comp/header_fifo_din[12]} {FitGbtPrg/DataConverter_comp/header_fifo_din[13]} {FitGbtPrg/DataConverter_comp/header_fifo_din[14]} {FitGbtPrg/DataConverter_comp/header_fifo_din[15]} {FitGbtPrg/DataConverter_comp/header_fifo_din[16]} {FitGbtPrg/DataConverter_comp/header_fifo_din[17]} {FitGbtPrg/DataConverter_comp/header_fifo_din[18]} {FitGbtPrg/DataConverter_comp/header_fifo_din[19]} {FitGbtPrg/DataConverter_comp/header_fifo_din[20]} {FitGbtPrg/DataConverter_comp/header_fifo_din[21]} {FitGbtPrg/DataConverter_comp/header_fifo_din[22]} {FitGbtPrg/DataConverter_comp/header_fifo_din[23]} {FitGbtPrg/DataConverter_comp/header_fifo_din[24]} {FitGbtPrg/DataConverter_comp/header_fifo_din[25]} {FitGbtPrg/DataConverter_comp/header_fifo_din[26]} {FitGbtPrg/DataConverter_comp/header_fifo_din[27]} {FitGbtPrg/DataConverter_comp/header_fifo_din[28]} {FitGbtPrg/DataConverter_comp/header_fifo_din[29]} {FitGbtPrg/DataConverter_comp/header_fifo_din[30]} {FitGbtPrg/DataConverter_comp/header_fifo_din[31]} {FitGbtPrg/DataConverter_comp/header_fifo_din[32]} {FitGbtPrg/DataConverter_comp/header_fifo_din[33]} {FitGbtPrg/DataConverter_comp/header_fifo_din[34]} {FitGbtPrg/DataConverter_comp/header_fifo_din[35]} {FitGbtPrg/DataConverter_comp/header_fifo_din[36]} {FitGbtPrg/DataConverter_comp/header_fifo_din[37]} {FitGbtPrg/DataConverter_comp/header_fifo_din[38]} {FitGbtPrg/DataConverter_comp/header_fifo_din[39]} {FitGbtPrg/DataConverter_comp/header_fifo_din[40]} {FitGbtPrg/DataConverter_comp/header_fifo_din[41]} {FitGbtPrg/DataConverter_comp/header_fifo_din[42]} {FitGbtPrg/DataConverter_comp/header_fifo_din[43]} {FitGbtPrg/DataConverter_comp/header_fifo_din[44]} {FitGbtPrg/DataConverter_comp/header_fifo_din[45]} {FitGbtPrg/DataConverter_comp/header_fifo_din[46]} {FitGbtPrg/DataConverter_comp/header_fifo_din[47]} {FitGbtPrg/DataConverter_comp/header_fifo_din[48]} {FitGbtPrg/DataConverter_comp/header_fifo_din[49]} {FitGbtPrg/DataConverter_comp/header_fifo_din[50]} {FitGbtPrg/DataConverter_comp/header_fifo_din[51]} {FitGbtPrg/DataConverter_comp/header_fifo_din[52]} {FitGbtPrg/DataConverter_comp/header_fifo_din[53]} {FitGbtPrg/DataConverter_comp/header_fifo_din[54]} {FitGbtPrg/DataConverter_comp/header_fifo_din[55]} {FitGbtPrg/DataConverter_comp/header_fifo_din[56]} {FitGbtPrg/DataConverter_comp/header_fifo_din[57]} {FitGbtPrg/DataConverter_comp/header_fifo_din[58]} {FitGbtPrg/DataConverter_comp/header_fifo_din[59]} {FitGbtPrg/DataConverter_comp/header_fifo_din[60]} {FitGbtPrg/DataConverter_comp/header_fifo_din[61]} {FitGbtPrg/DataConverter_comp/header_fifo_din[62]} {FitGbtPrg/DataConverter_comp/header_fifo_din[63]} {FitGbtPrg/DataConverter_comp/header_fifo_din[64]} {FitGbtPrg/DataConverter_comp/header_fifo_din[65]} {FitGbtPrg/DataConverter_comp/header_fifo_din[66]} {FitGbtPrg/DataConverter_comp/header_fifo_din[67]} {FitGbtPrg/DataConverter_comp/header_fifo_din[68]} {FitGbtPrg/DataConverter_comp/header_fifo_din[69]} {FitGbtPrg/DataConverter_comp/header_fifo_din[70]} {FitGbtPrg/DataConverter_comp/header_fifo_din[71]} {FitGbtPrg/DataConverter_comp/header_fifo_din[72]} {FitGbtPrg/DataConverter_comp/header_fifo_din[73]} {FitGbtPrg/DataConverter_comp/header_fifo_din[74]} {FitGbtPrg/DataConverter_comp/header_fifo_din[75]} {FitGbtPrg/DataConverter_comp/header_fifo_din[76]} {FitGbtPrg/DataConverter_comp/header_fifo_din[77]} {FitGbtPrg/DataConverter_comp/header_fifo_din[78]} {FitGbtPrg/DataConverter_comp/header_fifo_din[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {FitGbtPrg/DataConverter_comp/header_fifo_data[0]} {FitGbtPrg/DataConverter_comp/header_fifo_data[1]} {FitGbtPrg/DataConverter_comp/header_fifo_data[2]} {FitGbtPrg/DataConverter_comp/header_fifo_data[3]} {FitGbtPrg/DataConverter_comp/header_fifo_data[4]} {FitGbtPrg/DataConverter_comp/header_fifo_data[5]} {FitGbtPrg/DataConverter_comp/header_fifo_data[6]} {FitGbtPrg/DataConverter_comp/header_fifo_data[7]} {FitGbtPrg/DataConverter_comp/header_fifo_data[8]} {FitGbtPrg/DataConverter_comp/header_fifo_data[9]} {FitGbtPrg/DataConverter_comp/header_fifo_data[10]} {FitGbtPrg/DataConverter_comp/header_fifo_data[11]} {FitGbtPrg/DataConverter_comp/header_fifo_data[12]} {FitGbtPrg/DataConverter_comp/header_fifo_data[13]} {FitGbtPrg/DataConverter_comp/header_fifo_data[14]} {FitGbtPrg/DataConverter_comp/header_fifo_data[15]} {FitGbtPrg/DataConverter_comp/header_fifo_data[16]} {FitGbtPrg/DataConverter_comp/header_fifo_data[17]} {FitGbtPrg/DataConverter_comp/header_fifo_data[18]} {FitGbtPrg/DataConverter_comp/header_fifo_data[19]} {FitGbtPrg/DataConverter_comp/header_fifo_data[20]} {FitGbtPrg/DataConverter_comp/header_fifo_data[21]} {FitGbtPrg/DataConverter_comp/header_fifo_data[22]} {FitGbtPrg/DataConverter_comp/header_fifo_data[23]} {FitGbtPrg/DataConverter_comp/header_fifo_data[24]} {FitGbtPrg/DataConverter_comp/header_fifo_data[25]} {FitGbtPrg/DataConverter_comp/header_fifo_data[26]} {FitGbtPrg/DataConverter_comp/header_fifo_data[27]} {FitGbtPrg/DataConverter_comp/header_fifo_data[28]} {FitGbtPrg/DataConverter_comp/header_fifo_data[29]} {FitGbtPrg/DataConverter_comp/header_fifo_data[30]} {FitGbtPrg/DataConverter_comp/header_fifo_data[31]} {FitGbtPrg/DataConverter_comp/header_fifo_data[32]} {FitGbtPrg/DataConverter_comp/header_fifo_data[33]} {FitGbtPrg/DataConverter_comp/header_fifo_data[34]} {FitGbtPrg/DataConverter_comp/header_fifo_data[35]} {FitGbtPrg/DataConverter_comp/header_fifo_data[36]} {FitGbtPrg/DataConverter_comp/header_fifo_data[37]} {FitGbtPrg/DataConverter_comp/header_fifo_data[38]} {FitGbtPrg/DataConverter_comp/header_fifo_data[39]} {FitGbtPrg/DataConverter_comp/header_fifo_data[40]} {FitGbtPrg/DataConverter_comp/header_fifo_data[41]} {FitGbtPrg/DataConverter_comp/header_fifo_data[42]} {FitGbtPrg/DataConverter_comp/header_fifo_data[43]} {FitGbtPrg/DataConverter_comp/header_fifo_data[44]} {FitGbtPrg/DataConverter_comp/header_fifo_data[45]} {FitGbtPrg/DataConverter_comp/header_fifo_data[46]} {FitGbtPrg/DataConverter_comp/header_fifo_data[47]} {FitGbtPrg/DataConverter_comp/header_fifo_data[48]} {FitGbtPrg/DataConverter_comp/header_fifo_data[49]} {FitGbtPrg/DataConverter_comp/header_fifo_data[50]} {FitGbtPrg/DataConverter_comp/header_fifo_data[51]} {FitGbtPrg/DataConverter_comp/header_fifo_data[52]} {FitGbtPrg/DataConverter_comp/header_fifo_data[53]} {FitGbtPrg/DataConverter_comp/header_fifo_data[54]} {FitGbtPrg/DataConverter_comp/header_fifo_data[55]} {FitGbtPrg/DataConverter_comp/header_fifo_data[56]} {FitGbtPrg/DataConverter_comp/header_fifo_data[57]} {FitGbtPrg/DataConverter_comp/header_fifo_data[58]} {FitGbtPrg/DataConverter_comp/header_fifo_data[59]} {FitGbtPrg/DataConverter_comp/header_fifo_data[60]} {FitGbtPrg/DataConverter_comp/header_fifo_data[61]} {FitGbtPrg/DataConverter_comp/header_fifo_data[62]} {FitGbtPrg/DataConverter_comp/header_fifo_data[63]} {FitGbtPrg/DataConverter_comp/header_fifo_data[64]} {FitGbtPrg/DataConverter_comp/header_fifo_data[65]} {FitGbtPrg/DataConverter_comp/header_fifo_data[66]} {FitGbtPrg/DataConverter_comp/header_fifo_data[67]} {FitGbtPrg/DataConverter_comp/header_fifo_data[68]} {FitGbtPrg/DataConverter_comp/header_fifo_data[69]} {FitGbtPrg/DataConverter_comp/header_fifo_data[70]} {FitGbtPrg/DataConverter_comp/header_fifo_data[71]} {FitGbtPrg/DataConverter_comp/header_fifo_data[72]} {FitGbtPrg/DataConverter_comp/header_fifo_data[73]} {FitGbtPrg/DataConverter_comp/header_fifo_data[74]} {FitGbtPrg/DataConverter_comp/header_fifo_data[75]} {FitGbtPrg/DataConverter_comp/header_fifo_data[76]} {FitGbtPrg/DataConverter_comp/header_fifo_data[77]} {FitGbtPrg/DataConverter_comp/header_fifo_data[78]} {FitGbtPrg/DataConverter_comp/header_fifo_data[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {FitGbtPrg/DataConverter_comp/data_fifo_data[0]} {FitGbtPrg/DataConverter_comp/data_fifo_data[1]} {FitGbtPrg/DataConverter_comp/data_fifo_data[2]} {FitGbtPrg/DataConverter_comp/data_fifo_data[3]} {FitGbtPrg/DataConverter_comp/data_fifo_data[4]} {FitGbtPrg/DataConverter_comp/data_fifo_data[5]} {FitGbtPrg/DataConverter_comp/data_fifo_data[6]} {FitGbtPrg/DataConverter_comp/data_fifo_data[7]} {FitGbtPrg/DataConverter_comp/data_fifo_data[8]} {FitGbtPrg/DataConverter_comp/data_fifo_data[9]} {FitGbtPrg/DataConverter_comp/data_fifo_data[10]} {FitGbtPrg/DataConverter_comp/data_fifo_data[11]} {FitGbtPrg/DataConverter_comp/data_fifo_data[12]} {FitGbtPrg/DataConverter_comp/data_fifo_data[13]} {FitGbtPrg/DataConverter_comp/data_fifo_data[14]} {FitGbtPrg/DataConverter_comp/data_fifo_data[15]} {FitGbtPrg/DataConverter_comp/data_fifo_data[16]} {FitGbtPrg/DataConverter_comp/data_fifo_data[17]} {FitGbtPrg/DataConverter_comp/data_fifo_data[18]} {FitGbtPrg/DataConverter_comp/data_fifo_data[19]} {FitGbtPrg/DataConverter_comp/data_fifo_data[20]} {FitGbtPrg/DataConverter_comp/data_fifo_data[21]} {FitGbtPrg/DataConverter_comp/data_fifo_data[22]} {FitGbtPrg/DataConverter_comp/data_fifo_data[23]} {FitGbtPrg/DataConverter_comp/data_fifo_data[24]} {FitGbtPrg/DataConverter_comp/data_fifo_data[25]} {FitGbtPrg/DataConverter_comp/data_fifo_data[26]} {FitGbtPrg/DataConverter_comp/data_fifo_data[27]} {FitGbtPrg/DataConverter_comp/data_fifo_data[28]} {FitGbtPrg/DataConverter_comp/data_fifo_data[29]} {FitGbtPrg/DataConverter_comp/data_fifo_data[30]} {FitGbtPrg/DataConverter_comp/data_fifo_data[31]} {FitGbtPrg/DataConverter_comp/data_fifo_data[32]} {FitGbtPrg/DataConverter_comp/data_fifo_data[33]} {FitGbtPrg/DataConverter_comp/data_fifo_data[34]} {FitGbtPrg/DataConverter_comp/data_fifo_data[35]} {FitGbtPrg/DataConverter_comp/data_fifo_data[36]} {FitGbtPrg/DataConverter_comp/data_fifo_data[37]} {FitGbtPrg/DataConverter_comp/data_fifo_data[38]} {FitGbtPrg/DataConverter_comp/data_fifo_data[39]} {FitGbtPrg/DataConverter_comp/data_fifo_data[40]} {FitGbtPrg/DataConverter_comp/data_fifo_data[41]} {FitGbtPrg/DataConverter_comp/data_fifo_data[42]} {FitGbtPrg/DataConverter_comp/data_fifo_data[43]} {FitGbtPrg/DataConverter_comp/data_fifo_data[44]} {FitGbtPrg/DataConverter_comp/data_fifo_data[45]} {FitGbtPrg/DataConverter_comp/data_fifo_data[46]} {FitGbtPrg/DataConverter_comp/data_fifo_data[47]} {FitGbtPrg/DataConverter_comp/data_fifo_data[48]} {FitGbtPrg/DataConverter_comp/data_fifo_data[49]} {FitGbtPrg/DataConverter_comp/data_fifo_data[50]} {FitGbtPrg/DataConverter_comp/data_fifo_data[51]} {FitGbtPrg/DataConverter_comp/data_fifo_data[52]} {FitGbtPrg/DataConverter_comp/data_fifo_data[53]} {FitGbtPrg/DataConverter_comp/data_fifo_data[54]} {FitGbtPrg/DataConverter_comp/data_fifo_data[55]} {FitGbtPrg/DataConverter_comp/data_fifo_data[56]} {FitGbtPrg/DataConverter_comp/data_fifo_data[57]} {FitGbtPrg/DataConverter_comp/data_fifo_data[58]} {FitGbtPrg/DataConverter_comp/data_fifo_data[59]} {FitGbtPrg/DataConverter_comp/data_fifo_data[60]} {FitGbtPrg/DataConverter_comp/data_fifo_data[61]} {FitGbtPrg/DataConverter_comp/data_fifo_data[62]} {FitGbtPrg/DataConverter_comp/data_fifo_data[63]} {FitGbtPrg/DataConverter_comp/data_fifo_data[64]} {FitGbtPrg/DataConverter_comp/data_fifo_data[65]} {FitGbtPrg/DataConverter_comp/data_fifo_data[66]} {FitGbtPrg/DataConverter_comp/data_fifo_data[67]} {FitGbtPrg/DataConverter_comp/data_fifo_data[68]} {FitGbtPrg/DataConverter_comp/data_fifo_data[69]} {FitGbtPrg/DataConverter_comp/data_fifo_data[70]} {FitGbtPrg/DataConverter_comp/data_fifo_data[71]} {FitGbtPrg/DataConverter_comp/data_fifo_data[72]} {FitGbtPrg/DataConverter_comp/data_fifo_data[73]} {FitGbtPrg/DataConverter_comp/data_fifo_data[74]} {FitGbtPrg/DataConverter_comp/data_fifo_data[75]} {FitGbtPrg/DataConverter_comp/data_fifo_data[76]} {FitGbtPrg/DataConverter_comp/data_fifo_data[77]} {FitGbtPrg/DataConverter_comp/data_fifo_data[78]} {FitGbtPrg/DataConverter_comp/data_fifo_data[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {FitGbtPrg/Event_Selector_comp/curr_bc_sc[0]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[1]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[2]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[3]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[4]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[5]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[6]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[7]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[8]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[9]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[10]} {FitGbtPrg/Event_Selector_comp/curr_bc_sc[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[0]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[1]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[2]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[3]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[4]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[5]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[6]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[7]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[8]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[9]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[10]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[11]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[12]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[13]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[14]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[15]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[16]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[17]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[18]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[19]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[20]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[21]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[22]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[23]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[24]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[25]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[26]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[27]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[28]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[29]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[30]} {FitGbtPrg/Event_Selector_comp/curr_orbit_sc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {FitGbtPrg/Event_Selector_comp/FSM_STATE[0]} {FitGbtPrg/Event_Selector_comp/FSM_STATE[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_rden ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list FitGbtPrg/DataConverter_comp/data_fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_rden ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list FitGbtPrg/DataConverter_comp/header_fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {FitGbtPrg/readout_status_scl[bc_delay_apply]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {FitGbtPrg/readout_status_scl[data_enable]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list FitGbtPrg/DataConverter_comp/sending_event ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list FitGbtPrg/Event_Selector_comp/trgfifo_empty ]]
save_constraints
launch_runs impl_1 -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19609 ; free virtual = 56078
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19586 ; free virtual = 56058
[Mon Oct 11 14:33:55 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19582 ; free virtual = 56061
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19517 ; free virtual = 56122
INFO: [Netlist 29-17] Analyzing 7423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19274 ; free virtual = 55879
Restored from archive | CPU: 2.220000 secs | Memory: 68.533142 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19274 ; free virtual = 55879
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19276 ; free virtual = 55881
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3176 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2924 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 148 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 19250 ; free virtual = 55855
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 10186.078 ; gain = 0.000 ; free physical = 18961 ; free virtual = 55566
close_design
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 11 14:53:40 2021...
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 14:53:44 2021...
