/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [34:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = !(celloutsig_0_1z[0] ? in_data[64] : in_data[88]);
  assign celloutsig_1_14z = celloutsig_1_4z | ~(celloutsig_1_11z[0]);
  assign celloutsig_0_11z = celloutsig_0_10z[4] | ~(in_data[6]);
  assign celloutsig_1_9z = celloutsig_1_0z | celloutsig_1_2z[1];
  assign celloutsig_0_8z = celloutsig_0_4z[21] | celloutsig_0_6z;
  assign celloutsig_1_3z = celloutsig_1_2z[3] | celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_1z[4] ^ in_data[99];
  assign celloutsig_0_25z = celloutsig_0_18z ^ celloutsig_0_8z;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 19'h00000;
    else _00_ <= { celloutsig_0_4z[28:15], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[22:20] & in_data[74:72];
  assign celloutsig_0_16z = { celloutsig_0_13z[3], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_12z } & { celloutsig_0_4z[15:11], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_4z[10:7], celloutsig_0_1z } >= { celloutsig_0_3z[6:1], 1'h1 };
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_2z } >= celloutsig_0_5z[13:2];
  assign celloutsig_0_7z = { celloutsig_0_5z[12], celloutsig_0_0z } <= in_data[36:33];
  assign celloutsig_1_6z = ! { celloutsig_1_1z[8:7], celloutsig_1_0z };
  assign celloutsig_1_0z = ! in_data[140:131];
  assign celloutsig_1_8z = { celloutsig_1_2z[1:0], celloutsig_1_3z, celloutsig_1_6z } * { in_data[166:164], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_7z } * { in_data[143], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_4z[9:6] * { celloutsig_0_10z[7:6], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_16z = celloutsig_1_6z ? { celloutsig_1_5z[1:0], celloutsig_1_9z, celloutsig_1_3z } : { celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_0z ? { celloutsig_1_1z[5:4], celloutsig_1_12z, celloutsig_1_7z } : { celloutsig_1_1z[8:4], celloutsig_1_18z };
  assign celloutsig_0_1z = in_data[70] ? celloutsig_0_0z : in_data[74:72];
  assign celloutsig_1_11z = celloutsig_1_2z[5:2] | celloutsig_1_1z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_16z[3:2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_14z } | { celloutsig_1_17z[9:8], celloutsig_1_13z };
  assign celloutsig_0_14z = & { celloutsig_0_10z[8:1], celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[188] & celloutsig_1_2z[5];
  assign celloutsig_0_26z = ^ { celloutsig_0_3z[9:1], 1'h1 };
  assign celloutsig_1_2z = { celloutsig_1_1z[7:3], celloutsig_1_0z } >> { celloutsig_1_1z[8:4], celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[143:139], celloutsig_1_9z, celloutsig_1_7z } << { in_data[159:157], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_5z = { in_data[146:145], celloutsig_1_4z } >>> { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_11z[1:0], celloutsig_1_7z } >>> celloutsig_1_8z[2:0];
  assign celloutsig_0_13z = celloutsig_0_10z[5:2] >>> { _00_[7:5], celloutsig_0_8z };
  assign celloutsig_0_10z = { _00_[11:5], celloutsig_0_2z, celloutsig_0_2z } ^ celloutsig_0_3z[9:1];
  assign celloutsig_1_1z = in_data[120:112] ^ in_data[191:183];
  assign { celloutsig_0_3z[9:6], celloutsig_0_3z[3:2], celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_3z[4] } = { in_data[10:8], celloutsig_0_0z[2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ~^ { in_data[74:71], in_data[68], celloutsig_0_2z, in_data[70], celloutsig_0_2z, in_data[69] };
  assign { celloutsig_0_4z[34:6], celloutsig_0_4z[2], celloutsig_0_4z[5], celloutsig_0_4z[1], celloutsig_0_4z[4:3] } = { in_data[66:38], celloutsig_0_0z[2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0] } ~^ { in_data[53:29], celloutsig_0_3z[9:6], celloutsig_0_3z[2], celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_3z[4:3] };
  assign { celloutsig_0_5z[9:6], celloutsig_0_5z[3:2], celloutsig_0_5z[5], celloutsig_0_5z[1], celloutsig_0_5z[4], celloutsig_0_5z[10], celloutsig_0_5z[13:11] } = { celloutsig_0_3z[9:6], celloutsig_0_3z[3:2], celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_3z[4], celloutsig_0_2z, in_data[6:4] } & { celloutsig_0_4z[23:20], celloutsig_0_4z[17:16], celloutsig_0_4z[19], celloutsig_0_4z[15], celloutsig_0_4z[18], celloutsig_0_4z[24], celloutsig_0_4z[27:25] };
  assign celloutsig_0_3z[0] = 1'h1;
  assign celloutsig_0_4z[0] = celloutsig_0_0z[0];
  assign celloutsig_0_5z[0] = celloutsig_0_2z;
  assign { out_data[132:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
