// intrari: a È™i b
// iesiri: lt (a less than b), gt (a greater than b ), eq (a equal to b)
module comp1(
    input a,
    input b,
    output lt, gt, eq
    );
	 
	assign lt = a  < b;
	assign eq = a == b;
	assign gt = a  > b;

endmodule
