// Seed: 4270863169
module module_0;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    output wand id_3,
    input wire id_4,
    output tri id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input wand id_11,
    input uwire id_12
);
  assign id_6 = 1;
  module_0(); id_14 :
  assert property (@(posedge 1) 1)
  else begin
    id_14 = 1;
  end
  wire id_15;
endmodule
