#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec 25 09:48:07 2023
# Process ID: 5862
# Current directory: /home/ubuntu/lab_mmatrix
# Command line: vivado
# Log file: /home/ubuntu/lab_mmatrix/vivado.log
# Journal file: /home/ubuntu/lab_mmatrix/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2903.996 MHz, CPU Physical cores: 6, Host memory: 15708 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project mmatrix /home/ubuntu/lab_mmatrix/mmatrix -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7504.816 ; gain = 55.035 ; free physical = 10718 ; free virtual = 14068
file mkdir /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new
close [ open /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v w ]
add_files /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v
update_compile_order -fileset sources_1
file mkdir /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v w ]
add_files -fileset sim_1 /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mm_idle' is not permitted [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:42]
ERROR: [VRFC 10-8530] module 'mmatrix' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top mmatrix_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mm_idle' is not permitted [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:42]
ERROR: [VRFC 10-8530] module 'mmatrix' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mm_idle' is not permitted [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:42]
ERROR: [VRFC 10-8530] module 'mmatrix' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property used_in_simulation false [get_files  /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v]
set_property used_in_simulation true [get_files  /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v]
set_property is_global_include true [get_files  /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mm_idle' is not permitted [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:42]
ERROR: [VRFC 10-8530] module 'mmatrix' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_global_include false [get_files  /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v]
set_property is_global_include true [get_files  /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v]
set_property is_global_include false [get_files  /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mm_idle' is not permitted [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:42]
ERROR: [VRFC 10-8530] module 'mmatrix' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mm_idl' is not permitted [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:42]
ERROR: [VRFC 10-8530] module 'mmatrix' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
execute_script: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7912.305 ; gain = 0.000 ; free physical = 9429 ; free virtual = 13127
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mmatrix_tb_behav -key {Behavioral:sim_1:Functional:mmatrix_tb} -tclbatch {mmatrix_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mmatrix_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mmatrix_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 7967.543 ; gain = 55.238 ; free physical = 9411 ; free virtual = 13119
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mmatrix_tb_behav -key {Behavioral:sim_1:Functional:mmatrix_tb} -tclbatch {mmatrix_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mmatrix_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mmatrix_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8192.520 ; gain = 59.840 ; free physical = 9333 ; free virtual = 13047
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mmatrix_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/m0/matrix_0}} {{/mmatrix_tb/m0/matrix_1}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/m0/mm_idle}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/m0/mm_done}} {{/mmatrix_tb/m0/complete}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/m0/mm_start}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/m0/state}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8279.555 ; gain = 8.000 ; free physical = 9262 ; free virtual = 12980
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8279.555 ; gain = 0.000 ; free physical = 9260 ; free virtual = 12979
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8335.582 ; gain = 8.000 ; free physical = 9219 ; free virtual = 12949
run 30000 ns
$finish called at time : 1080 ns : File "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" Line 82
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/matrix_o}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 30000 ns
$finish called at time : 1080 ns : File "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" Line 82
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
ERROR: [VRFC 10-4982] syntax error near '+' [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:76]
ERROR: [VRFC 10-8530] module 'mmatrix_tb' is ignored due to previous errors [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mmatrix_tb/i}} {{/mmatrix_tb/j}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8354.590 ; gain = 0.000 ; free physical = 9197 ; free virtual = 12929
run 30000 ns
$finish called at time : 1080 ns : File "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" Line 82
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8354.590 ; gain = 0.000 ; free physical = 9208 ; free virtual = 12939
run 30000 ns
$finish called at time : 2100 ns : File "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8383.605 ; gain = 8.000 ; free physical = 9192 ; free virtual = 12924
run 30000 ns
$finish called at time : 2100 ns : File "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mmatrix_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sources_1/new/mmatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmatrix_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 28 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:37]
WARNING: [VRFC 10-2938] 'mm_start' is already implicitly declared on line 31 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:39]
WARNING: [VRFC 10-2938] 'matrix_a' is already implicitly declared on line 26 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:40]
WARNING: [VRFC 10-2938] 'matrix_o' is already implicitly declared on line 34 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:41]
WARNING: [VRFC 10-2938] 'mm_done' is already implicitly declared on line 32 [/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v:42]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mmatrix_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmatrix_tb_behav xil_defaultlib.mmatrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmatrix
Compiling module xil_defaultlib.mmatrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmatrix_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8407.617 ; gain = 8.000 ; free physical = 9199 ; free virtual = 12931
run 30000 ns
$finish called at time : 2100 ns : File "/home/ubuntu/lab_mmatrix/mmatrix/mmatrix.srcs/sim_1/new/mmatrix_tb.v" Line 103
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 27 06:11:29 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/lab_mmatrix/mmatrix/mmatrix.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 13:24:39 2023...
