# Hi there, I'm Anoushka Tripathi! üëã

Welcome to my GitHub profile! I'm a passionate VLSI engineer with a love for designing and optimizing digital circuits and systems.

## üõ†Ô∏è Technologies & Tools

![FPGA](https://img.shields.io/badge/-FPGA-333?style=flat&logo=fpga)
![VIVADO HLS](https://img.shields.io/badge/-VIVADO_HLS-333?style=flat&logo=xilinx)
![Machine Learning](https://img.shields.io/badge/-Machine_Learning-333?style=flat&logo=machine-learning)
![Verilog](https://img.shields.io/badge/-Verilog-333?style=flat&logo=verilog)
![OpenLane RISC-V](https://img.shields.io/badge/-OpenLane_RISC_V-333?style=flat&logo=risc-v)
![Python](https://img.shields.io/badge/-Python-333?style=flat&logo=python)
![Git](https://img.shields.io/badge/-Git-333?style=flat&logo=git)
![C](https://img.shields.io/badge/-C-333?style=flat&logo=c)
![C++](https://img.shields.io/badge/-C++-333?style=flat&logo=c%2B%2B)


## üìà GitHub Stats

![Anoushka's GitHub Stats](https://github-readme-stats.vercel.app/api?username=AnoushkaTripathi&show_icons=true&theme=radical)

## üöÄ Projects

- **[Jeevayu (Google Solution Challenge 2022)](https://github.com/adarshnagrikar14/jeevayu-gsc-22)**: Jeevayu is a team project for the Google Solution Challenge 2022.
- **[NeuroLogic-Harmonizing-Digital-Design-and-AI-Neural-Networks](https://github.com/AnoushkaTripathi/NeuroLogic-Harmonizing-Digital-Design-and-AI-Neural-Networks)**: An ambitious project aimed at bridging the worlds of digital design and AI neural networks.
- **[NIELIT Internship on HLS Programming](https://github.com/AnoushkaTripathi/NIELIT-INTERNSHIP-ON-HLS-PROGRAMMING)**: Exploration of topics such as HLS programming, combinational circuits, sequential circuits, and a capstone project.
- **[Multi Care AI: End to End Machine Learning Project](https://github.com/AnoushkaTripathi/Multi_Care_AI_End_to_End_Machine_Learning_Project)**: My very first end-to-end machine learning project from building the model to deployment.
- **[NASSCOM VSD SoC Design Program](https://github.com/AnoushkaTripathi/NASSCOM-VSD-SoC-design-Program)**: A deep dive into the process of designing an ASIC from RTL to GDS.
- **[My Very First RTL to GDS Project](https://github.com/AnoushkaTripathi/My_Very_first_RTLtoGDS-Project)**: A project showcasing the complete flow from RTL to GDS.

## üìö Publications & Blog Posts

- **[Harnessing the Power of Focused and Diffuse Thinking: An Engineering Perspective](https://embedthreads.com/harnessing-the-power-of-focused-and-diffuse-thinking)**: An engineering perspective on how to leverage different modes of thinking.
- **[8085 Block Transfer Programs](https://embedthreads.com/8085-block-transfer-programs)**: A detailed guide on block transfer programs using the 8085 microprocessor.
- **[8051 Timer Program](https://embedthreads.com/8051-timer-program)**: An overview and implementation of timer programs using the 8051 microcontroller.
- **[100 Days RTL Roadmap](https://embedthreads.com/100-days-rtl-roadmap)**: A comprehensive roadmap for learning and mastering RTL design.
- **[Day 5 of 100 Days of RTL Projects - UART Design Part 1](https://embedthreads.com/day-5-uart-design-part1)**: A detailed guide on UART design as part of the 100 Days of RTL Projects series.
- **[Day 4 of 100 Days of RTL Projects - Memory Swap using FSM](https://embedthreads.com/day-4-memory-swap-fsm)**: Implementing memory swap operations using finite state machines.
- **[Day 3 of 100 Days of RTL Projects ‚Äì Enhanced PWM Design](https://embedthreads.com/day-3-enhanced-pwm-design)**: Enhancements in PWM design and their implementation.
- **[Day 2 of 100 Days of RTL Projects ‚Äì Cache Memory Design in Verilog](https://embedthreads.com/day-2-cache-memory-design)**: Design and implementation of cache memory in Verilog.
- **[100 Days of Verilog Projects - Day 1 PWM Design](https://embedthreads.com/day-1-pwm-design)**: Starting the 100 Days of Verilog Projects series with PWM design.
- **[Interesting Facts about Adex Neuron](https://embedthreads.com/adex-neuron-facts)**: Fascinating insights into Adex Neuron.
- **[Exploring the Versatile Applications of FPGA-Based Neural Networks](https://embedthreads.com/fpga-based-neural-networks)**: A look into the diverse applications of FPGA-based neural networks.
- **[The Neuron Hardware Implementation-Verilog](https://embedthreads.com/neuron-hardware-implementation)**: Implementing neuron hardware using Verilog.
- **[Ace Digital Design Interview Problem on Shift Register](https://embedthreads.com/shift-register-interview-problem)**: Tackling a common digital design interview problem.
- **[Let Us Get Started with AI Hardware Design](https://embedthreads.com/ai-hardware-design)**: A beginner's guide to AI hardware design.
- **[Processor Design Series - Adding FSM to Processor RTL](https://embedthreads.com/adding-fsm-to-processor-rtl)**: Enhancing processor design with FSM.
- **[Modified Radix 4 Booth Algorithm Hardware Implementation](https://embedthreads.com/radix-4-booth-algorithm)**: Implementing the modified Radix 4 Booth algorithm in hardware.


## üí¨ Get in Touch

- [LinkedIn](in/anoushkastripathi)
- [Personal Website](https://yourwebsite.com)

