
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _32497_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32375_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.65    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.65    0.01    0.52 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.97    1.49 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.54 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.23    1.76 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.46    0.00    1.76 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.96    1.28    3.05 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.97    0.07    3.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.49    3.60 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.86 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41    4.28 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    4.64 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.64 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.96 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.96 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    5.24 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.24 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.49 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.49 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.79 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.79 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.13 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.13 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    6.44 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.44 ^ clkbuf_6_48_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.74 ^ clkbuf_6_48_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_48_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.74 ^ clkbuf_7_96_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.77    0.67    7.41 ^ clkbuf_7_96_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37                           clknet_7_96_0_clock_ctrl.core_clk (net)
                  0.77    0.00    7.42 ^ clkbuf_leaf_994_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.35    7.77 ^ clkbuf_leaf_994_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.02                           clknet_leaf_994_clock_ctrl.core_clk (net)
                  0.11    0.00    7.77 ^ _32497_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.41    0.93    8.70 ^ _32497_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02                           soc.core.grant[1] (net)
                  0.41    0.00    8.70 ^ fanout1315/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.58    0.50    9.20 ^ fanout1315/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     9    0.27                           net1315 (net)
                  0.58    0.00    9.20 ^ fanout1313/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.48    0.46    9.66 ^ fanout1313/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.33                           net1313 (net)
                  0.48    0.01    9.67 ^ _15114_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.54    0.45   10.12 v _15114_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     2    0.07                           _05665_ (net)
                  0.54    0.00   10.12 v fanout1209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.60   10.72 v fanout1209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.19                           net1209 (net)
                  0.44    0.01   10.74 v _15375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.27    0.27   11.01 ^ _15375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.01                           _05845_ (net)
                  0.27    0.00   11.01 ^ _15377_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_4)
                  0.56    0.55   11.57 ^ _15377_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_4)
     4    0.13                           _05847_ (net)
                  0.56    0.00   11.57 ^ _15378_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_3)
                  2.29    1.56   13.13 v _15378_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_3)
     4    0.44                           mgmt_buffers.mprj_adr_o_core[27] (net)
                  2.29    0.02   13.15 v _17841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.05    0.95   14.10 ^ _17841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     5    0.09                           _08035_ (net)
                  1.05    0.00   14.11 ^ _17884_/A2 (gf180mcu_fd_sc_mcu7t5v0__and4_4)
                  0.78    1.00   15.11 ^ _17884_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_4)
    10    0.18                           _08062_ (net)
                  0.79    0.02   15.13 ^ _17887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.56    0.44   15.57 v _17887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.06                           _08065_ (net)
                  0.56    0.00   15.58 v _17890_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.02    0.76   16.34 ^ _17890_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     7    0.13                           _08068_ (net)
                  1.02    0.00   16.34 ^ fanout706/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.57   16.91 ^ fanout706/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    18    0.31                           net706 (net)
                  0.66    0.02   16.93 ^ _17901_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.70   17.63 v _17901_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.12                           _08079_ (net)
                  0.92    0.00   17.63 v fanout596/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.49    0.69   18.31 v fanout596/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    18    0.39                           net596 (net)
                  0.49    0.00   18.32 v _19306_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                  0.71    0.88   19.20 v _19306_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     5    0.14                           _08516_ (net)
                  0.71    0.01   19.21 v _23276_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  2.48    1.59   20.80 ^ _23276_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     5    0.33                           _10880_ (net)
                  2.48    0.01   20.81 ^ fanout473/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.72    0.58   21.40 ^ fanout473/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.50                           net473 (net)
                  0.72    0.02   21.42 ^ _23644_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                  0.71    0.32   21.73 v _23644_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.09                           _11108_ (net)
                  0.71    0.00   21.73 v _24397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  1.34    0.95   22.68 ^ _24397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.09                           _11635_ (net)
                  1.34    0.01   22.69 ^ fanout416/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.63    0.74   23.44 ^ fanout416/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
    13    0.46                           net416 (net)
                  0.63    0.00   23.44 ^ fanout415/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.55    0.49   23.93 ^ fanout415/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.39                           net415 (net)
                  0.55    0.02   23.96 ^ fanout414/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.52    0.47   24.43 ^ fanout414/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.37                           net414 (net)
                  0.53    0.04   24.47 ^ _24420_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.28    0.23   24.70 v _24420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.02                           _11647_ (net)
                  0.28    0.00   24.70 v _24421_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                  0.44    0.36   25.06 ^ _24421_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     1    0.01                           _03871_ (net)
                  0.44    0.00   25.06 ^ _32375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 25.06   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.62    0.53   30.53 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.62    0.01   30.54 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.90   31.44 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05   31.48 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21   31.70 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.23    0.00   31.70 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.93    1.13   32.83 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.94    0.06   32.89 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.45   33.34 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00   33.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.58 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.58 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.38   33.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03   33.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31   34.30 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.31 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   34.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.60 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   34.87 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.10 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.39 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.39 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   35.70 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.70 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   35.99 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.99 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.26 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.26 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.73    0.60   36.86 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.35                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.73    0.00   36.87 ^ clkbuf_leaf_761_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.32   37.19 ^ clkbuf_leaf_761_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.02                           clknet_leaf_761_clock_ctrl.core_clk (net)
                  0.11    0.00   37.19 ^ _32375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   37.09   clock uncertainty
                          0.36   37.45   clock reconvergence pessimism
                         -0.25   37.20   library setup time
                                 37.20   data required time
-----------------------------------------------------------------------------
                                 37.20   data required time
                                -25.06   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _34087_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34077_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.31    0.31 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.34    0.00    0.31 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    0.69 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.38    0.00    0.69 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    1.07 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.37    0.01    1.08 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.47 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.39    0.01    1.47 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.32    0.35    1.82 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.32    0.00    1.83 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.77    0.60    2.43 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    15    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.77    0.02    2.45 ^ _34087_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.40    2.38    4.83 ^ _34087_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.15                           gpio_control_in_1a[4].shift_register[9] (net)
                  2.40    0.03    4.86 ^ _34077_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  4.86   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.00    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00   25.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.22    0.26   25.26 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00   25.26 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.33   25.59 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00   25.60 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   25.93 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01   25.94 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   26.27 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   26.28 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.21    0.32   26.60 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   26.60 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.46    0.45   27.06 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    15    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.47    0.03   27.09 v _34077_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   26.99   clock uncertainty
                          0.16   27.15   clock reconvergence pessimism
                         -0.28   26.87   library setup time
                                 26.87   data required time
-----------------------------------------------------------------------------
                                 26.87   data required time
                                 -4.86   data arrival time
-----------------------------------------------------------------------------
                                 22.01   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
