/*
 * Copyright (c) 2019 LSI-TEC - Caninos Loucos
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#ifndef __DT_BINDINGS_CLK_CANINOS_H
#define __DT_BINDINGS_CLK_CANINOS_H

#define CLK_NULL             0
#define CLK_DMAC 			 1
#define CLK_UART0 			 2
#define CLK_UART1 			 3
#define CLK_UART2 			 4
#define CLK_UART3 			 5
#define CLK_UART4 			 6
#define CLK_UART5 			 7
#define CLK_UART6 			 8
#define CLK_SD0	 			 9
#define CLK_SD1	 			10
#define CLK_SD2	 			11
#define CLK_I2C0 			12
#define CLK_I2C1 			13
#define CLK_I2C2 			14
#define CLK_I2C3 			15
#define CLK_I2SRX	 		16
#define CLK_I2STX 			17
#define CLK_AUDIO_PLL 		18
#define CLK_GPIO	 		19
#define CLK_USB2H0_PLLEN 	20
#define CLK_USB2H0_PHY 		21
#define CLK_USB2H0_CCE 		22
#define CLK_USB2H1_PLLEN 	23
#define CLK_USB2H1_PHY	 	24
#define CLK_USB2H1_CCE 		25
#define CLK_ETHERNET_PLL	26
#define CLK_RMII_REF		27
#define CLK_NR_CLKS	 		28

#endif /* __DT_BINDINGS_CLK_CANINOS_H */

