[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7723       tick       3112872       1422335       1370149       3112872 
      2   7723       tick       4589374       2203057       2186509       4589374 
      3   7723       tick       4588169       2201249       2179151       4588169 
      4   7723       tick       4583769       2200820       2180189       4583769 
      5   7723       tick       4599804       2207551       2191797       4599804 
      6   7723       tick       4582846       2199203       2183166       4582846 
      7   7723       tick       4589770       2202847       2185977       4589770 
      8   7723       tick       4589144       2202770       2185587       4589144 
      9   7723       tick       4587190       2201031       2184833       4587190 
     10   7723       tick       4596488       2206811       2186261       4596488 
     11   7723       tick       4574968       2197446       2169159       4574968 
     12   7723       tick       4584496       2200608       2180496       4584496 
     13   7723       tick       4598788       2207009       2187129       4598788 
     14   7723       tick       4597929       2206251       2170431       4597929 
     15   7723       tick       4618538       2216182       2169087       4618538 
     16   7723       tick       4592505       2204287       2169000       4592505 
     17   7723       tick       4596877       2206076       2181166       4596877 
     18   7723       tick       4592859       2204691       2178023       4592859 
     19   7723       tick       4578452       2199332       2183574       4578452 
     20   7723       exit       1271850        611477        604763       1271850 
