{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79915,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000851115,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000933728,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.26519e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000933728,
	"finish__design__instance__count__class:macro": 6,
	"finish__design__instance__area__class:macro": 5.57479e+06,
	"finish__design__instance__count__class:fill_cell": 522997,
	"finish__design__instance__area__class:fill_cell": 4.26473e+06,
	"finish__design__instance__count__class:tap_cell": 58169,
	"finish__design__instance__area__class:tap_cell": 72781.1,
	"finish__design__instance__count__class:antenna_cell": 215,
	"finish__design__instance__area__class:antenna_cell": 538.016,
	"finish__design__instance__count__class:clock_buffer": 212,
	"finish__design__instance__area__class:clock_buffer": 4585.65,
	"finish__design__instance__count__class:timing_repair_buffer": 281,
	"finish__design__instance__area__class:timing_repair_buffer": 4448.02,
	"finish__design__instance__count__class:inverter": 263,
	"finish__design__instance__area__class:inverter": 1774.2,
	"finish__design__instance__count__class:clock_inverter": 93,
	"finish__design__instance__area__class:clock_inverter": 1139.84,
	"finish__design__instance__count__class:sequential_cell": 525,
	"finish__design__instance__area__class:sequential_cell": 14780.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1438,
	"finish__design__instance__area__class:multi_input_combinational_cell": 13563,
	"finish__design__instance__count": 584199,
	"finish__design__instance__area": 9.95313e+06,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.360375,
	"finish__timing__hold__ws": 0.297605,
	"finish__clock__skew__setup": 0.367003,
	"finish__clock__skew__hold": 0.367003,
	"finish__timing__drv__max_slew_limit": -0.187631,
	"finish__timing__drv__max_slew": 6,
	"finish__timing__drv__max_cap_limit": -0.176433,
	"finish__timing__drv__max_cap": 4,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0115174,
	"finish__power__switching__total": 0.00821793,
	"finish__power__leakage__total": 1.58102e-08,
	"finish__power__total": 0.0197354,
	"finish__design__io": 145,
	"finish__design__die__area": 1.02784e+07,
	"finish__design__core__area": 1.001e+07,
	"finish__design__instance__count": 61202,
	"finish__design__instance__area": 5.6884e+06,
	"finish__design__instance__count__stdcell": 61196,
	"finish__design__instance__area__stdcell": 113610,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 5.57479e+06,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.568275,
	"finish__design__instance__utilization__stdcell": 0.0256158,
	"finish__design__rows": 3596,
	"finish__design__rows:unithd": 3596,
	"finish__design__sites": 3499313,
	"finish__design__sites:unithd": 3499313,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}