INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/lpz_vivado/shiyan4/shiyan4.sim/sim_1/impl/timing/xsim/auto_caculate_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module M1
INFO: [VRFC 10-311] analyzing module auto_caculation
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/auto_caculate_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_caculate_test
