/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [9:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_1_2z = ~in_data[112];
  assign celloutsig_0_0z = ~((in_data[56] | in_data[2]) & in_data[55]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_0_1z = ~((in_data[63] | celloutsig_0_0z) & in_data[37]);
  assign celloutsig_1_4z = ~((in_data[191] | celloutsig_1_2z) & celloutsig_1_3z[3]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z[3] | celloutsig_1_9z[8]) & celloutsig_1_1z[2]);
  assign celloutsig_1_11z = ~((celloutsig_1_5z[6] | celloutsig_1_3z[5]) & celloutsig_1_2z);
  assign celloutsig_1_13z = ~((celloutsig_1_8z[2] | celloutsig_1_11z) & celloutsig_1_2z);
  assign celloutsig_1_1z = in_data[182:179] & in_data[117:114];
  assign celloutsig_1_3z = in_data[136:130] & in_data[105:99];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_1z[2:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } >= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[46:44] >= in_data[6:4];
  assign celloutsig_0_6z = { in_data[49:35], celloutsig_0_0z, celloutsig_0_1z } >= { in_data[26:12], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_7z = { in_data[95:90], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } >= { in_data[49:40], celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[67], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } >= { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[187:177] >= in_data[161:151];
  assign celloutsig_1_19z = { in_data[132:125], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_11z } >= { celloutsig_1_9z[13:3], celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_5z = - { in_data[158:157], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = - { celloutsig_1_5z[8:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_9z = ^ { in_data[85:84], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_7z = ^ { celloutsig_1_3z[6:1], celloutsig_1_0z };
  assign celloutsig_0_2z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_5z[6:5], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, in_data[112], celloutsig_1_7z, celloutsig_1_2z } >>> { in_data[187:179], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_12z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_12z = { in_data[55:47], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
