

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Nov 11 13:02:36 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.792 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 10000000)" [monte-carlo.cpp:22]   --->   Operation 9 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)" [monte-carlo.cpp:23]   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { double, double } @monte_carlo_both_pri()" [monte-carlo.cpp:17]   --->   Operation 11 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)" [monte-carlo.cpp:24]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.78>
ST_4 : Operation 13 [1/2] (7.78ns)   --->   "%call_ret = call fastcc { double, double } @monte_carlo_both_pri()" [monte-carlo.cpp:17]   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 7.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%result_call = extractvalue { double, double } %call_ret, 0" [monte-carlo.cpp:17]   --->   Operation 14 'extractvalue' 'result_call' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%result_put = extractvalue { double, double } %call_ret, 1" [monte-carlo.cpp:17]   --->   Operation 15 'extractvalue' 'result_put' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)" [monte-carlo.cpp:25]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 8.37>
ST_5 : Operation 17 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)" [monte-carlo.cpp:26]   --->   Operation 17 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%reg_V = bitcast double %result_call to i64" [monte-carlo.cpp:28]   --->   Operation 18 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i64 %reg_V to i63" [monte-carlo.cpp:28]   --->   Operation 19 'trunc' 'trunc_ln310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [monte-carlo.cpp:28]   --->   Operation 20 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)" [monte-carlo.cpp:28]   --->   Operation 21 'partselect' 'p_Result_s_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%exp_V = zext i11 %p_Result_s_9 to i12" [monte-carlo.cpp:28]   --->   Operation 22 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln318 = trunc i64 %reg_V to i52" [monte-carlo.cpp:28]   --->   Operation 23 'trunc' 'trunc_ln318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i64 %reg_V to i32" [monte-carlo.cpp:28]   --->   Operation 24 'trunc' 'trunc_ln331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)" [monte-carlo.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (2.78ns)   --->   "%icmp_ln326 = icmp eq i63 %trunc_ln310, 0" [monte-carlo.cpp:28]   --->   Operation 26 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, %exp_V" [monte-carlo.cpp:28]   --->   Operation 27 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%sext_ln329 = sext i12 %sh_amt to i32" [monte-carlo.cpp:28]   --->   Operation 28 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.88ns)   --->   "%icmp_ln330 = icmp eq i11 %p_Result_s_9, -973" [monte-carlo.cpp:28]   --->   Operation 29 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln332 = icmp sgt i12 %sh_amt, 0" [monte-carlo.cpp:28]   --->   Operation 30 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln333 = icmp slt i12 %sh_amt, 54" [monte-carlo.cpp:28]   --->   Operation 31 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%zext_ln334 = zext i32 %sext_ln329 to i53" [monte-carlo.cpp:28]   --->   Operation 32 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%lshr_ln334 = lshr i53 %tmp, %zext_ln334" [monte-carlo.cpp:28]   --->   Operation 33 'lshr' 'lshr_ln334' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln334 = trunc i53 %lshr_ln334 to i32" [monte-carlo.cpp:28]   --->   Operation 34 'trunc' 'trunc_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [monte-carlo.cpp:28]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%select_ln336 = select i1 %tmp_4, i32 -1, i32 0" [monte-carlo.cpp:28]   --->   Operation 36 'select' 'select_ln336' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln330 = or i1 %icmp_ln326, %icmp_ln330" [monte-carlo.cpp:28]   --->   Operation 37 'or' 'or_ln330' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%xor_ln330 = xor i1 %or_ln330, true" [monte-carlo.cpp:28]   --->   Operation 38 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%and_ln333 = and i1 %icmp_ln333, %xor_ln330" [monte-carlo.cpp:28]   --->   Operation 39 'and' 'and_ln333' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%and_ln333_1 = and i1 %and_ln333, %icmp_ln332" [monte-carlo.cpp:28]   --->   Operation 40 'and' 'and_ln333_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333 = select i1 %and_ln333_1, i32 %trunc_ln334, i32 %select_ln336" [monte-carlo.cpp:28]   --->   Operation 41 'select' 'select_ln333' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast double %result_put to i64" [monte-carlo.cpp:29]   --->   Operation 42 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln310_1 = trunc i64 %reg_V_1 to i63" [monte-carlo.cpp:29]   --->   Operation 43 'trunc' 'trunc_ln310_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)" [monte-carlo.cpp:29]   --->   Operation 44 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_1, i32 52, i32 62)" [monte-carlo.cpp:29]   --->   Operation 45 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i11 %p_Result_2 to i12" [monte-carlo.cpp:29]   --->   Operation 46 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%trunc_ln318_1 = trunc i64 %reg_V_1 to i52" [monte-carlo.cpp:29]   --->   Operation 47 'trunc' 'trunc_ln318_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i64 %reg_V_1 to i32" [monte-carlo.cpp:29]   --->   Operation 48 'trunc' 'trunc_ln331_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_1)" [monte-carlo.cpp:29]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.78ns)   --->   "%icmp_ln326_1 = icmp eq i63 %trunc_ln310_1, 0" [monte-carlo.cpp:29]   --->   Operation 50 'icmp' 'icmp_ln326_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12 1075, %exp_V_1" [monte-carlo.cpp:29]   --->   Operation 51 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%sext_ln329_1 = sext i12 %sh_amt_2 to i32" [monte-carlo.cpp:29]   --->   Operation 52 'sext' 'sext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.88ns)   --->   "%icmp_ln330_1 = icmp eq i11 %p_Result_2, -973" [monte-carlo.cpp:29]   --->   Operation 53 'icmp' 'icmp_ln330_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln332_1 = icmp sgt i12 %sh_amt_2, 0" [monte-carlo.cpp:29]   --->   Operation 54 'icmp' 'icmp_ln332_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.99ns)   --->   "%icmp_ln333_1 = icmp slt i12 %sh_amt_2, 54" [monte-carlo.cpp:29]   --->   Operation 55 'icmp' 'icmp_ln333_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%zext_ln334_1 = zext i32 %sext_ln329_1 to i53" [monte-carlo.cpp:29]   --->   Operation 56 'zext' 'zext_ln334_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%lshr_ln334_1 = lshr i53 %tmp_1, %zext_ln334_1" [monte-carlo.cpp:29]   --->   Operation 57 'lshr' 'lshr_ln334_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%trunc_ln334_1 = trunc i53 %lshr_ln334_1 to i32" [monte-carlo.cpp:29]   --->   Operation 58 'trunc' 'trunc_ln334_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)" [monte-carlo.cpp:29]   --->   Operation 59 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%select_ln336_1 = select i1 %tmp_7, i32 -1, i32 0" [monte-carlo.cpp:29]   --->   Operation 60 'select' 'select_ln336_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns)   --->   "%or_ln330_1 = or i1 %icmp_ln326_1, %icmp_ln330_1" [monte-carlo.cpp:29]   --->   Operation 61 'or' 'or_ln330_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%xor_ln330_1 = xor i1 %or_ln330_1, true" [monte-carlo.cpp:29]   --->   Operation 62 'xor' 'xor_ln330_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%and_ln333_2 = and i1 %icmp_ln333_1, %xor_ln330_1" [monte-carlo.cpp:29]   --->   Operation 63 'and' 'and_ln333_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%and_ln333_3 = and i1 %and_ln333_2, %icmp_ln332_1" [monte-carlo.cpp:29]   --->   Operation 64 'and' 'and_ln333_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_1 = select i1 %and_ln333_3, i32 %trunc_ln334_1, i32 %select_ln336_1" [monte-carlo.cpp:29]   --->   Operation 65 'select' 'select_ln333_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.45>
ST_6 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1)" [monte-carlo.cpp:27]   --->   Operation 66 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%sh_amt_1 = sub i12 0, %sh_amt" [monte-carlo.cpp:28]   --->   Operation 67 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%sext_ln342 = sext i12 %sh_amt_1 to i32" [monte-carlo.cpp:28]   --->   Operation 68 'sext' 'sext_ln342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [monte-carlo.cpp:28]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.48ns)   --->   "%icmp_ln343 = icmp slt i7 %tmp_3, 1" [monte-carlo.cpp:28]   --->   Operation 70 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%shl_ln345 = shl i32 %trunc_ln331, %sext_ln342" [monte-carlo.cpp:28]   --->   Operation 71 'shl' 'shl_ln345' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%select_ln343 = select i1 %icmp_ln343, i32 %shl_ln345, i32 0" [monte-carlo.cpp:28]   --->   Operation 72 'select' 'select_ln343' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%select_ln326 = select i1 %icmp_ln326, i32 0, i32 %select_ln333" [monte-carlo.cpp:28]   --->   Operation 73 'select' 'select_ln326' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%xor_ln326 = xor i1 %icmp_ln326, true" [monte-carlo.cpp:28]   --->   Operation 74 'xor' 'xor_ln326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %icmp_ln330, %xor_ln326" [monte-carlo.cpp:28]   --->   Operation 75 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i32 %trunc_ln331, i32 %select_ln326" [monte-carlo.cpp:28]   --->   Operation 76 'select' 'select_ln330' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%or_ln332 = or i1 %or_ln330, %icmp_ln332" [monte-carlo.cpp:28]   --->   Operation 77 'or' 'or_ln332' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln332 = select i1 %or_ln332, i32 %select_ln330, i32 %select_ln343" [monte-carlo.cpp:28]   --->   Operation 78 'select' 'select_ln332' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.54ns)   --->   "%sh_amt_3 = sub i12 0, %sh_amt_2" [monte-carlo.cpp:29]   --->   Operation 79 'sub' 'sh_amt_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%sext_ln342_1 = sext i12 %sh_amt_3 to i32" [monte-carlo.cpp:29]   --->   Operation 80 'sext' 'sext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [monte-carlo.cpp:29]   --->   Operation 81 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.48ns)   --->   "%icmp_ln343_1 = icmp slt i7 %tmp_6, 1" [monte-carlo.cpp:29]   --->   Operation 82 'icmp' 'icmp_ln343_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%shl_ln345_1 = shl i32 %trunc_ln331_1, %sext_ln342_1" [monte-carlo.cpp:29]   --->   Operation 83 'shl' 'shl_ln345_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%select_ln343_1 = select i1 %icmp_ln343_1, i32 %shl_ln345_1, i32 0" [monte-carlo.cpp:29]   --->   Operation 84 'select' 'select_ln343_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%select_ln326_1 = select i1 %icmp_ln326_1, i32 0, i32 %select_ln333_1" [monte-carlo.cpp:29]   --->   Operation 85 'select' 'select_ln326_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%xor_ln326_1 = xor i1 %icmp_ln326_1, true" [monte-carlo.cpp:29]   --->   Operation 86 'xor' 'xor_ln326_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%and_ln330_1 = and i1 %icmp_ln330_1, %xor_ln326_1" [monte-carlo.cpp:29]   --->   Operation 87 'and' 'and_ln330_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %and_ln330_1, i32 %trunc_ln331_1, i32 %select_ln326_1" [monte-carlo.cpp:29]   --->   Operation 88 'select' 'select_ln330_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%or_ln332_1 = or i1 %or_ln330_1, %icmp_ln332_1" [monte-carlo.cpp:29]   --->   Operation 89 'or' 'or_ln332_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln332_1 = select i1 %or_ln332_1, i32 %select_ln330_1, i32 %select_ln343_1" [monte-carlo.cpp:29]   --->   Operation 90 'select' 'select_ln332_1' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 91 [1/1] (2.55ns)   --->   "%sub_ln461 = sub i32 0, %select_ln332" [monte-carlo.cpp:28]   --->   Operation 91 'sub' 'sub_ln461' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.69ns)   --->   "%tmp_V = select i1 %p_Result_s, i32 %sub_ln461, i32 %select_ln332" [monte-carlo.cpp:28]   --->   Operation 92 'select' 'tmp_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)" [monte-carlo.cpp:28]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln461_1 = sub i32 0, %select_ln332_1" [monte-carlo.cpp:29]   --->   Operation 94 'sub' 'sub_ln461_1' <Predicate = (p_Result_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.69ns)   --->   "%tmp_V_1 = select i1 %p_Result_1, i32 %sub_ln461_1, i32 %select_ln332_1" [monte-carlo.cpp:29]   --->   Operation 95 'select' 'tmp_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)"   --->   Operation 96 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !82"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_1)" [monte-carlo.cpp:29]   --->   Operation 99 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [monte-carlo.cpp:30]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (monte-carlo.cpp:22) [10]  (3.63 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (monte-carlo.cpp:23) [11]  (3.63 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (monte-carlo.cpp:24) [12]  (3.63 ns)

 <State 4>: 7.79ns
The critical path consists of the following:
	'call' operation ('call_ret', monte-carlo.cpp:17) to 'monte_carlo_both_pri' [7]  (7.79 ns)

 <State 5>: 8.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln326', monte-carlo.cpp:28) [24]  (2.79 ns)
	'or' operation ('or_ln330', monte-carlo.cpp:28) [41]  (0.978 ns)
	'xor' operation ('xor_ln330', monte-carlo.cpp:28) [42]  (0 ns)
	'and' operation ('and_ln333', monte-carlo.cpp:28) [43]  (0 ns)
	'and' operation ('and_ln333_1', monte-carlo.cpp:28) [44]  (0 ns)
	'select' operation ('select_ln333', monte-carlo.cpp:28) [45]  (4.61 ns)

 <State 6>: 7.46ns
The critical path consists of the following:
	'sub' operation ('sh_amt', monte-carlo.cpp:28) [30]  (1.55 ns)
	'icmp' operation ('icmp_ln343', monte-carlo.cpp:28) [33]  (1.49 ns)
	'select' operation ('select_ln343', monte-carlo.cpp:28) [35]  (0 ns)
	'select' operation ('select_ln332', monte-carlo.cpp:28) [51]  (4.42 ns)

 <State 7>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln461', monte-carlo.cpp:28) [52]  (2.55 ns)
	'select' operation ('tmp.V', monte-carlo.cpp:28) [53]  (0.698 ns)
	fifo write on port 'strm_out_V_V' (monte-carlo.cpp:28) [54]  (3.63 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (monte-carlo.cpp:29) [93]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
