Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  6 11:11:18 2022
| Host         : Omen1518 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: aud0/sclk_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: clk6p25m/clk_out_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: clk_20kHz/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu0/clk0/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu_button0/clk0/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: morse0/clkslow/clk_out_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: morse0/practice0/slowslow_clk/clk_out_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: morse0/timed0/slowslow_5clk/clk_out_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: poly_top1/clk0/clk_out_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: poly_top1/clk6p25m/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: poly_top1/db0/clk0/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: poly_top1/db0/d1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: poly_top1/db0/d2/Q_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: spectrogram_top0/clock_20M/clk_out_reg/Q (HIGH)

 There are 1181 register/latch pins with no clock driven by root clock pin: spectrogram_top0/clock_20k/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: spectrogram_top0/freq_disp/clock_200/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3644 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.330        0.000                      0                 1042        0.083        0.000                      0                 1042        4.500        0.000                       0                   546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.330        0.000                      0                 1042        0.083        0.000                      0                 1042        4.500        0.000                       0                   546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.828ns (16.537%)  route 4.179ns (83.463%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.310    10.155    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[4]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X32Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.828ns (16.537%)  route 4.179ns (83.463%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.310    10.155    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[5]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X32Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.828ns (16.537%)  route 4.179ns (83.463%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.310    10.155    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[6]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X32Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.828ns (16.537%)  route 4.179ns (83.463%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.310    10.155    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[7]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X32Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.828ns (16.537%)  route 4.179ns (83.463%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.310    10.155    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[8]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X32Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[8]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.828ns (17.331%)  route 3.950ns (82.669%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.080     9.925    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.828ns (17.331%)  route 3.950ns (82.669%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.080     9.925    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[1]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.828ns (17.331%)  route 3.950ns (82.669%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.080     9.925    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[2]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.828ns (17.331%)  route 3.950ns (82.669%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          1.080     9.925    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428    14.769    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[3]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y24         FDSE (Setup_fdse_C_S)       -0.429    14.485    morse0/timed0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 morse0/timed0/char_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.828ns (17.985%)  route 3.776ns (82.015%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.627     5.148    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  morse0/timed0/char_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  morse0/timed0/char_byte_reg[1]/Q
                         net (fo=3, routed)           0.868     6.472    morse0/timed0/char_byte[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.596 r  morse0/timed0/char_byte_prev[7]_i_3/O
                         net (fo=1, routed)           0.460     7.056    morse0/timed0/char_byte_prev[7]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.180 f  morse0/timed0/char_byte_prev[7]_i_1/O
                         net (fo=10, routed)          1.541     8.721    morse0/timed0/p_0_in
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.845 r  morse0/timed0/led[15]_i_1__0/O
                         net (fo=16, routed)          0.907     9.752    morse0/timed0/led[15]_i_1__0_n_0
    SLICE_X40Y31         FDSE                                         r  morse0/timed0/led_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.437    14.778    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y31         FDSE                                         r  morse0/timed0/led_reg[10]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y31         FDSE (Setup_fdse_C_S)       -0.429    14.494    morse0/timed0/led_reg[10]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 morse0/timed0/led_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/timed0/led_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y24         FDSE                                         r  morse0/timed0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDSE (Prop_fdse_C_Q)         0.141     1.574 r  morse0/timed0/led_reg[4]/Q
                         net (fo=3, routed)           0.275     1.849    morse0/timed0/led_reg[14]_0[4]
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.816     1.943    morse0/timed0/BASYS_CLK_IBUF_BUFG
    SLICE_X36Y24         FDSE                                         r  morse0/timed0/led_reg[3]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X36Y24         FDSE (Hold_fdse_C_D)         0.072     1.766    morse0/timed0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.447    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk_20kHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_20kHz/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk_20kHz/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_20kHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_20kHz/count_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clk_20kHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    clk_20kHz/count_reg[28]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.830     1.958    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_20kHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.447    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk_20kHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_20kHz/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk_20kHz/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_20kHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_20kHz/count_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clk_20kHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    clk_20kHz/count_reg[28]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.830     1.958    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_20kHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 morse0/clkslow/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/clkslow/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.596     1.479    morse0/clkslow/BASYS_CLK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  morse0/clkslow/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  morse0/clkslow/count_reg[26]/Q
                         net (fo=3, routed)           0.134     1.754    morse0/clkslow/count_reg[26]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  morse0/clkslow/count_reg[24]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.914    morse0/clkslow/count_reg[24]_i_1__10_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  morse0/clkslow/count_reg[28]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.968    morse0/clkslow/count_reg[28]_i_1__9_n_7
    SLICE_X62Y50         FDRE                                         r  morse0/clkslow/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.864     1.992    morse0/clkslow/BASYS_CLK_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  morse0/clkslow/count_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    morse0/clkslow/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 morse0/clkslow/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse0/clkslow/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.596     1.479    morse0/clkslow/BASYS_CLK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  morse0/clkslow/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  morse0/clkslow/count_reg[26]/Q
                         net (fo=3, routed)           0.134     1.754    morse0/clkslow/count_reg[26]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  morse0/clkslow/count_reg[24]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.914    morse0/clkslow/count_reg[24]_i_1__10_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.979 r  morse0/clkslow/count_reg[28]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.979    morse0/clkslow/count_reg[28]_i_1__9_n_5
    SLICE_X62Y50         FDRE                                         r  morse0/clkslow/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.864     1.992    morse0/clkslow/BASYS_CLK_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  morse0/clkslow/count_reg[30]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    morse0/clkslow/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 spectrogram_top0/clock_20M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrogram_top0/clock_20M/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.891%)  route 0.146ns (29.109%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.447    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  spectrogram_top0/clock_20M/count_reg[22]/Q
                         net (fo=3, routed)           0.145     1.733    spectrogram_top0/clock_20M/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  spectrogram_top0/clock_20M/count_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    spectrogram_top0/clock_20M/count_reg[20]_i_1__3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  spectrogram_top0/clock_20M/count_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.948    spectrogram_top0/clock_20M/count_reg[24]_i_1__3_n_7
    SLICE_X28Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     1.959    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    spectrogram_top0/clock_20M/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.447    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk_20kHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_20kHz/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk_20kHz/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_20kHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_20kHz/count_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  clk_20kHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    clk_20kHz/count_reg[28]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.830     1.958    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_20kHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.447    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk_20kHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_20kHz/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk_20kHz/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_20kHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_20kHz/count_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  clk_20kHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    clk_20kHz/count_reg[28]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.830     1.958    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clk_20kHz/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_20kHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 spectrogram_top0/clock_20M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrogram_top0/clock_20M/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.517%)  route 0.146ns (28.483%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.447    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  spectrogram_top0/clock_20M/count_reg[22]/Q
                         net (fo=3, routed)           0.145     1.733    spectrogram_top0/clock_20M/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  spectrogram_top0/clock_20M/count_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    spectrogram_top0/clock_20M/count_reg[20]_i_1__3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  spectrogram_top0/clock_20M/count_reg[24]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.959    spectrogram_top0/clock_20M/count_reg[24]_i_1__3_n_5
    SLICE_X28Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     1.959    spectrogram_top0/clock_20M/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  spectrogram_top0/clock_20M/count_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    spectrogram_top0/clock_20M/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 detect_input_l/d2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.588     1.471    detect_input_l/d2/BASYS_CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  detect_input_l/d2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  detect_input_l/d2/Q_reg/Q
                         net (fo=1, routed)           0.058     1.671    detect_input_r/d1/Q2
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.045     1.716 r  detect_input_r/d1/set_c_i_1/O
                         net (fo=1, routed)           0.000     1.716    detect_input_r_n_0
    SLICE_X0Y18          FDRE                                         r  set_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.857     1.984    BASYS_CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  set_c_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.091     1.575    set_c_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BASYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  BASYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    aud0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    aud0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    aud0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    aud0/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    aud0/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    aud0/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    aud0/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    aud0/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    aud0/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_20kHz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clk_20kHz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_20kHz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_20kHz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_20kHz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_20kHz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_20kHz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_20kHz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clk_20kHz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clk_20kHz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    aud0/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    aud0/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    aud0/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    aud0/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    aud0/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    aud0/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    aud0/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    aud0/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    aud0/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    aud0/count2_reg[7]/C



