<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Multiplication Stage</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part199.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part201.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark238">&zwnj;</a>Multiplication Stage</h3><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_MLP72 floating-point multiplication stage consists of two 24-bit full floating-point multipliers, and a 24- bit full floating-point adder. The two multipliers perform parallel calculations of A×B and C×D. The adder sums the two results to provide A×B + C×D.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">There are two outputs from the multiplication stage. The lower half output can be selected between A×B, or (A×B</p><p class="s3" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">+ C×D). The upper half output is always C×D.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="90" alt="image" src="Image_260.png"/></span></p><div class="textbox" style="border:0.8pt solid #F7DF92;display:block;min-height:66.6pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Warning!</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">The <span class="s45">fpmult_ab_exp_size </span>and <span class="s45">fpmult_cd_exp_size </span>parameters must be consistent with the byte selection (<span class="s45">bytesel_xx_xx</span>) parameters in terms of the selected number format. If they are inconsistent, the final output result will be incorrect.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The numerical formats used by the multipliers and adder are determined by the format set by the byte selection parameters, and in addition, the <span class="s17">fpmult_ab_exp_size </span>and <span class="s17">fpmult_cd_exp_size </span>parameters.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s3" style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">The diagram below shows the floating-point multiplication stage. The sign and exponent inputs are sourced from the input selection and byte selection multiplexers. There are optional multi-stage delay registers for the sign and exponent paths, and single delay registers for the multiplier outputs.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="664" height="801" alt="image" src="Image_261.jpg"/></span></p><p class="s18" style="padding-top: 10pt;text-indent: 0pt;text-align: center;">Figure 47: <span class="h4">Floating-Point Multiplier Stage</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part201.htm">Parameters</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part199.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part201.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
