// Seed: 1044585281
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  wire id_3;
  assign module_2.id_1 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    output wire id_4
);
  assign id_2 = 1'd0;
  wand id_6 = 1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  wire id_7;
  assign id_3 = 1;
  assign id_6 = 1 % id_7;
  wire id_8;
  ;
endmodule : SymbolIdentifier
module module_2 (
    input  wire  id_0,
    output wand  id_1,
    output logic id_2
);
  module_0 modCall_1 (
      id_0,
      id_1
  );
  always id_2 = "";
  assign id_1 = id_0;
  always_comb wait (id_0);
  id_4 :
  assert property (@(posedge id_0 or posedge id_0 or posedge id_0 or(-1) or posedge id_0) 1)
    id_4 = id_4;
endmodule
