Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Mon May 13 19:54:31 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file ./report/mac_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.007        0.000                      0                   74        0.083        0.000                      0                   74        4.725        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              8.007        0.000                      0                   74        0.083        0.000                      0                   74        4.725        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.049ns (41.525%)  route 0.069ns (58.475%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.049 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_idle_reg/Q
                         net (fo=2, unplaced)         0.069     0.118    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_0_in[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.035     0.035    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C



