#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12b6a95b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b69be30 .scope module, "tb_conv2d_multichannel" "tb_conv2d_multichannel" 3 13;
 .timescale -9 -12;
P_0x12b66cde0 .param/l "CLK" 0 3 15, +C4<00000000000000000000000000001010>;
P_0x12b66ce20 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x12b66ce60 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x12b66cea0 .param/l "OP_TENSOR" 1 3 68, C4<00000001>;
P_0x12b66cee0 .param/l "SRAM_WIDTH" 0 3 16, +C4<00000000000000000000000100000000>;
P_0x12b66cf20 .param/l "SYNC_MXU" 1 3 71, C4<00000001>;
v0x600002b16c70_0 .var/s "actual", 31 0;
v0x600002b16d00_0 .net "axi_araddr", 39 0, L_0x600003249180;  1 drivers
v0x600002b16d90_0 .net "axi_arlen", 7 0, L_0x6000032491f0;  1 drivers
v0x600002b16e20_0 .var "axi_arready", 0 0;
v0x600002b16eb0_0 .net "axi_arvalid", 0 0, L_0x6000032492d0;  1 drivers
v0x600002b16f40_0 .net "axi_awaddr", 39 0, L_0x600003248ee0;  1 drivers
v0x600002b16fd0_0 .net "axi_awlen", 7 0, L_0x600003248f50;  1 drivers
v0x600002b17060_0 .var "axi_awready", 0 0;
v0x600002b170f0_0 .net "axi_awvalid", 0 0, L_0x600003248fc0;  1 drivers
L_0x13009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002b17180_0 .net "axi_bready", 0 0, L_0x13009a968;  1 drivers
v0x600002b17210_0 .var "axi_bresp", 1 0;
v0x600002b172a0_0 .var "axi_bvalid", 0 0;
v0x600002b17330_0 .var "axi_rdata", 255 0;
v0x600002b173c0_0 .var "axi_rlast", 0 0;
v0x600002b17450_0 .net "axi_rready", 0 0, L_0x600003249340;  1 drivers
v0x600002b174e0_0 .var "axi_rvalid", 0 0;
v0x600002b17570_0 .net "axi_wdata", 255 0, L_0x600003249030;  1 drivers
v0x600002b17600_0 .net "axi_wlast", 0 0, L_0x6000032490a0;  1 drivers
v0x600002b17690_0 .var "axi_wready", 0 0;
v0x600002b17720_0 .net "axi_wvalid", 0 0, L_0x600003249110;  1 drivers
v0x600002b177b0_0 .var "clk", 0 0;
v0x600002b17840_0 .var/i "errors", 31 0;
v0x600002b178d0_0 .var "global_sync_in", 0 0;
v0x600002b17960_0 .var/i "i", 31 0;
v0x600002b179f0_0 .var "noc_rx_addr", 19 0;
v0x600002b17a80_0 .var "noc_rx_data", 255 0;
v0x600002b17b10_0 .var "noc_rx_is_instr", 0 0;
v0x600002b17ba0_0 .net "noc_rx_ready", 0 0, L_0x60000285ee40;  1 drivers
v0x600002b17c30_0 .var "noc_rx_valid", 0 0;
L_0x13009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b17cc0_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  1 drivers
L_0x13009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b17d50_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  1 drivers
v0x600002b17de0_0 .var "noc_tx_ready", 0 0;
L_0x13009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b17e70_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  1 drivers
v0x600002b17f00_0 .var "rst_n", 0 0;
v0x600002b18000_0 .var "sync_grant", 0 0;
v0x600002b18090_0 .net "sync_request", 0 0, L_0x6000032450a0;  1 drivers
v0x600002b18120_0 .net "tpc_busy", 0 0, L_0x600003245260;  1 drivers
v0x600002b181b0_0 .net "tpc_done", 0 0, L_0x600003245110;  1 drivers
v0x600002b18240_0 .net "tpc_error", 0 0, L_0x600003245030;  1 drivers
v0x600002b182d0_0 .var "tpc_start", 0 0;
v0x600002b18360_0 .var "tpc_start_pc", 19 0;
E_0x600000c0b0c0 .event negedge, v0x600002b70090_0;
S_0x12b696c40 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x12b69be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12b810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12b810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12b810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12b810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12b810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12b810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12b810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12b810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12b810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12b810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12b810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12b810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12b810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12b810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12b810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12b810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12b811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600003245ff0 .functor BUFZ 1, v0x600002b143f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000032487e0 .functor OR 1, L_0x60000285bca0, L_0x60000285be80, C4<0>, C4<0>;
L_0x600003248850 .functor AND 1, L_0x600003248770, L_0x6000032487e0, C4<1>, C4<1>;
L_0x6000032488c0 .functor BUFZ 1, v0x600002b15440_0, C4<0>, C4<0>, C4<0>;
L_0x600003248930 .functor BUFZ 1, v0x600002b14f30_0, C4<0>, C4<0>, C4<0>;
L_0x600003249500 .functor AND 1, v0x600002b17c30_0, L_0x60000285ee40, C4<1>, C4<1>;
L_0x600003249570 .functor AND 1, L_0x600003249500, L_0x60000285eee0, C4<1>, C4<1>;
v0x600002b12370_0 .net *"_ivl_24", 19 0, L_0x60000285b5c0;  1 drivers
L_0x13009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b12400_0 .net *"_ivl_27", 3 0, L_0x13009a530;  1 drivers
v0x600002b12490_0 .net *"_ivl_28", 19 0, L_0x60000285b660;  1 drivers
L_0x13009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b12520_0 .net *"_ivl_31", 14 0, L_0x13009a578;  1 drivers
L_0x13009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002b125b0_0 .net/2u *"_ivl_34", 2 0, L_0x13009a5c0;  1 drivers
v0x600002b12640_0 .net *"_ivl_38", 19 0, L_0x60000285b840;  1 drivers
L_0x13009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b126d0_0 .net *"_ivl_41", 3 0, L_0x13009a608;  1 drivers
v0x600002b12760_0 .net *"_ivl_42", 19 0, L_0x60000285b8e0;  1 drivers
L_0x13009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b127f0_0 .net *"_ivl_45", 3 0, L_0x13009a650;  1 drivers
L_0x13009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b12880_0 .net/2u *"_ivl_48", 2 0, L_0x13009a698;  1 drivers
v0x600002b12910_0 .net *"_ivl_52", 19 0, L_0x60000285bac0;  1 drivers
L_0x13009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b129a0_0 .net *"_ivl_55", 3 0, L_0x13009a6e0;  1 drivers
v0x600002b12a30_0 .net *"_ivl_56", 19 0, L_0x60000285bb60;  1 drivers
L_0x13009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b12ac0_0 .net *"_ivl_59", 3 0, L_0x13009a728;  1 drivers
L_0x13009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002b12b50_0 .net *"_ivl_63", 127 0, L_0x13009a770;  1 drivers
v0x600002b12be0_0 .net *"_ivl_65", 127 0, L_0x60000285bd40;  1 drivers
L_0x13009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b12c70_0 .net/2u *"_ivl_68", 2 0, L_0x13009a7b8;  1 drivers
v0x600002b12d00_0 .net *"_ivl_70", 0 0, L_0x60000285bca0;  1 drivers
L_0x13009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002b12d90_0 .net/2u *"_ivl_72", 2 0, L_0x13009a800;  1 drivers
v0x600002b12e20_0 .net *"_ivl_74", 0 0, L_0x60000285be80;  1 drivers
v0x600002b12eb0_0 .net *"_ivl_77", 0 0, L_0x6000032487e0;  1 drivers
v0x600002b12f40_0 .net *"_ivl_87", 0 0, L_0x600003249500;  1 drivers
v0x600002b12fd0_0 .net *"_ivl_89", 0 0, L_0x60000285eee0;  1 drivers
v0x600002b13060_0 .var "act_data_d", 31 0;
v0x600002b130f0_0 .var "act_valid_d", 0 0;
v0x600002b13180_0 .var "act_valid_d2", 0 0;
v0x600002b13210_0 .net "axi_araddr", 39 0, L_0x600003249180;  alias, 1 drivers
v0x600002b132a0_0 .net "axi_arlen", 7 0, L_0x6000032491f0;  alias, 1 drivers
v0x600002b13330_0 .net "axi_arready", 0 0, v0x600002b16e20_0;  1 drivers
v0x600002b133c0_0 .net "axi_arvalid", 0 0, L_0x6000032492d0;  alias, 1 drivers
v0x600002b13450_0 .net "axi_awaddr", 39 0, L_0x600003248ee0;  alias, 1 drivers
v0x600002b134e0_0 .net "axi_awlen", 7 0, L_0x600003248f50;  alias, 1 drivers
v0x600002b13570_0 .net "axi_awready", 0 0, v0x600002b17060_0;  1 drivers
v0x600002b13600_0 .net "axi_awvalid", 0 0, L_0x600003248fc0;  alias, 1 drivers
v0x600002b13690_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x600002b13720_0 .net "axi_bresp", 1 0, v0x600002b17210_0;  1 drivers
v0x600002b137b0_0 .net "axi_bvalid", 0 0, v0x600002b172a0_0;  1 drivers
v0x600002b13840_0 .net "axi_rdata", 255 0, v0x600002b17330_0;  1 drivers
v0x600002b138d0_0 .net "axi_rlast", 0 0, v0x600002b173c0_0;  1 drivers
v0x600002b13960_0 .net "axi_rready", 0 0, L_0x600003249340;  alias, 1 drivers
v0x600002b139f0_0 .net "axi_rvalid", 0 0, v0x600002b174e0_0;  1 drivers
v0x600002b13a80_0 .net "axi_wdata", 255 0, L_0x600003249030;  alias, 1 drivers
v0x600002b13b10_0 .net "axi_wlast", 0 0, L_0x6000032490a0;  alias, 1 drivers
v0x600002b13ba0_0 .net "axi_wready", 0 0, v0x600002b17690_0;  1 drivers
v0x600002b13c30_0 .net "axi_wvalid", 0 0, L_0x600003249110;  alias, 1 drivers
v0x600002b13cc0_0 .net "clk", 0 0, v0x600002b177b0_0;  1 drivers
v0x600002b13d50_0 .net "dma_lcp_done", 0 0, L_0x600003248cb0;  1 drivers
v0x600002b13de0_0 .net "dma_lcp_ready", 0 0, L_0x60000285df40;  1 drivers
v0x600002b13e70_0 .net "dma_sram_addr", 19 0, v0x600002b70e10_0;  1 drivers
v0x600002b13f00_0 .net "dma_sram_rdata", 255 0, L_0x600003249490;  1 drivers
v0x600002b14000_0 .net "dma_sram_re", 0 0, L_0x600003248e70;  1 drivers
v0x600002b14090_0 .net "dma_sram_ready", 0 0, L_0x60000285eda0;  1 drivers
v0x600002b14120_0 .net "dma_sram_wdata", 255 0, L_0x600003248d90;  1 drivers
v0x600002b141b0_0 .net "dma_sram_we", 0 0, L_0x600003248e00;  1 drivers
v0x600002b14240_0 .net "global_sync_in", 0 0, v0x600002b178d0_0;  1 drivers
v0x600002b142d0 .array "instr_mem", 4095 0, 127 0;
v0x600002b14360_0 .var "instr_rdata_reg", 127 0;
v0x600002b143f0_0 .var "instr_valid_reg", 0 0;
v0x600002b14480_0 .net "lcp_dma_cmd", 127 0, v0x600002b72910_0;  1 drivers
v0x600002b14510_0 .net "lcp_dma_valid", 0 0, L_0x600003245340;  1 drivers
v0x600002b145a0_0 .net "lcp_imem_addr", 19 0, L_0x600003245dc0;  1 drivers
v0x600002b14630_0 .net "lcp_imem_data", 127 0, v0x600002b14360_0;  1 drivers
v0x600002b146c0_0 .net "lcp_imem_re", 0 0, L_0x600003245e30;  1 drivers
v0x600002b14750_0 .net "lcp_imem_valid", 0 0, L_0x600003245ff0;  1 drivers
v0x600002b147e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002b73600_0;  1 drivers
v0x600002b14870_0 .net "lcp_mxu_valid", 0 0, L_0x6000032455e0;  1 drivers
v0x600002b14900_0 .net "lcp_vpu_cmd", 127 0, v0x600002b74240_0;  1 drivers
v0x600002b14990_0 .net "lcp_vpu_valid", 0 0, L_0x600003245420;  1 drivers
v0x600002b14a20_0 .net "mxu_a_addr", 19 0, L_0x60000285b980;  1 drivers
v0x600002b14ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000032493b0;  1 drivers
v0x600002b14b40_0 .net "mxu_a_re", 0 0, L_0x60000285ba20;  1 drivers
v0x600002b14bd0_0 .net "mxu_a_ready", 0 0, L_0x60000285ec60;  1 drivers
v0x600002b14c60_0 .net "mxu_cfg_k", 15 0, L_0x600002855900;  1 drivers
v0x600002b14cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000028557c0;  1 drivers
v0x600002b14d80_0 .net "mxu_cfg_n", 15 0, L_0x600002855860;  1 drivers
v0x600002b14e10_0 .var "mxu_col_cnt", 4 0;
v0x600002b14ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002b14f30_0 .var "mxu_done_reg", 0 0;
v0x600002b14fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000028555e0;  1 drivers
v0x600002b15050_0 .net "mxu_lcp_done", 0 0, L_0x600003248930;  1 drivers
v0x600002b150e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000032488c0;  1 drivers
v0x600002b15170_0 .net "mxu_o_addr", 19 0, L_0x60000285bc00;  1 drivers
v0x600002b15200_0 .net "mxu_o_ready", 0 0, L_0x60000285ed00;  1 drivers
v0x600002b15290_0 .net "mxu_o_wdata", 255 0, L_0x60000285bde0;  1 drivers
v0x600002b15320_0 .net "mxu_o_we", 0 0, L_0x600003248850;  1 drivers
v0x600002b153b0_0 .var "mxu_out_cnt", 15 0;
v0x600002b15440_0 .var "mxu_ready_reg", 0 0;
v0x600002b154d0_0 .net "mxu_src0_addr", 15 0, L_0x600002855680;  1 drivers
v0x600002b15560_0 .net "mxu_src1_addr", 15 0, L_0x600002855720;  1 drivers
v0x600002b155f0_0 .var "mxu_start_array", 0 0;
v0x600002b15680_0 .var "mxu_start_array_d", 0 0;
v0x600002b15710_0 .var "mxu_state", 2 0;
v0x600002b157a0_0 .net "mxu_subop", 7 0, L_0x600002855540;  1 drivers
v0x600002b15830_0 .net "mxu_w_addr", 19 0, L_0x60000285b700;  1 drivers
v0x600002b158c0_0 .net "mxu_w_rdata", 255 0, v0x600002b6f8d0_0;  1 drivers
v0x600002b15950_0 .net "mxu_w_re", 0 0, L_0x60000285b7a0;  1 drivers
v0x600002b159e0_0 .net "mxu_w_ready", 0 0, L_0x60000285eb20;  1 drivers
v0x600002b15a70_0 .net "noc_data_write", 0 0, L_0x600003249570;  1 drivers
v0x600002b15b00_0 .net "noc_rx_addr", 19 0, v0x600002b179f0_0;  1 drivers
v0x600002b15b90_0 .net "noc_rx_data", 255 0, v0x600002b17a80_0;  1 drivers
v0x600002b15c20_0 .net "noc_rx_is_instr", 0 0, v0x600002b17b10_0;  1 drivers
v0x600002b15cb0_0 .net "noc_rx_ready", 0 0, L_0x60000285ee40;  alias, 1 drivers
v0x600002b15d40_0 .net "noc_rx_valid", 0 0, v0x600002b17c30_0;  1 drivers
v0x600002b15dd0_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  alias, 1 drivers
v0x600002b15e60_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  alias, 1 drivers
v0x600002b15ef0_0 .net "noc_tx_ready", 0 0, v0x600002b17de0_0;  1 drivers
v0x600002b15f80_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  alias, 1 drivers
v0x600002b16010_0 .net "rst_n", 0 0, v0x600002b17f00_0;  1 drivers
v0x600002b160a0_0 .net "sync_grant", 0 0, v0x600002b18000_0;  1 drivers
v0x600002b16130_0 .net "sync_request", 0 0, L_0x6000032450a0;  alias, 1 drivers
v0x600002b161c0_0 .net "systolic_busy", 0 0, L_0x600003248690;  1 drivers
v0x600002b16250_0 .net "systolic_done", 0 0, L_0x60000285b0c0;  1 drivers
v0x600002b162e0_0 .net "systolic_result", 127 0, L_0x60000285ac60;  1 drivers
v0x600002b16370_0 .net "systolic_result_valid", 0 0, L_0x600003248770;  1 drivers
v0x600002b16400_0 .net "tpc_busy", 0 0, L_0x600003245260;  alias, 1 drivers
v0x600002b16490_0 .net "tpc_done", 0 0, L_0x600003245110;  alias, 1 drivers
v0x600002b16520_0 .net "tpc_error", 0 0, L_0x600003245030;  alias, 1 drivers
v0x600002b165b0_0 .net "tpc_start", 0 0, v0x600002b182d0_0;  1 drivers
v0x600002b16640_0 .net "tpc_start_pc", 19 0, v0x600002b18360_0;  1 drivers
v0x600002b166d0_0 .net "vpu_lcp_done", 0 0, L_0x600003248a80;  1 drivers
v0x600002b16760_0 .net "vpu_lcp_ready", 0 0, L_0x60000285da40;  1 drivers
v0x600002b167f0_0 .net "vpu_sram_addr", 19 0, v0x600002b11710_0;  1 drivers
v0x600002b16880_0 .net "vpu_sram_rdata", 255 0, L_0x600003249420;  1 drivers
v0x600002b16910_0 .net "vpu_sram_re", 0 0, L_0x600003248c40;  1 drivers
v0x600002b169a0_0 .net "vpu_sram_ready", 0 0, L_0x60000285ebc0;  1 drivers
v0x600002b16a30_0 .net "vpu_sram_wdata", 255 0, L_0x600003248b60;  1 drivers
v0x600002b16ac0_0 .net "vpu_sram_we", 0 0, L_0x600003248bd0;  1 drivers
v0x600002b16b50_0 .var "weight_load_col_d", 1 0;
v0x600002b16be0_0 .var "weight_load_en_d", 0 0;
L_0x600002855540 .part v0x600002b73600_0, 112, 8;
L_0x6000028555e0 .part v0x600002b73600_0, 96, 16;
L_0x600002855680 .part v0x600002b73600_0, 80, 16;
L_0x600002855720 .part v0x600002b73600_0, 64, 16;
L_0x6000028557c0 .part v0x600002b73600_0, 48, 16;
L_0x600002855860 .part v0x600002b73600_0, 32, 16;
L_0x600002855900 .part v0x600002b73600_0, 16, 16;
L_0x60000285b520 .part v0x600002b6f8d0_0, 0, 32;
L_0x60000285b5c0 .concat [ 16 4 0 0], L_0x600002855720, L_0x13009a530;
L_0x60000285b660 .concat [ 5 15 0 0], v0x600002b14e10_0, L_0x13009a578;
L_0x60000285b700 .arith/sum 20, L_0x60000285b5c0, L_0x60000285b660;
L_0x60000285b7a0 .cmp/eq 3, v0x600002b15710_0, L_0x13009a5c0;
L_0x60000285b840 .concat [ 16 4 0 0], L_0x600002855680, L_0x13009a608;
L_0x60000285b8e0 .concat [ 16 4 0 0], v0x600002b14ea0_0, L_0x13009a650;
L_0x60000285b980 .arith/sum 20, L_0x60000285b840, L_0x60000285b8e0;
L_0x60000285ba20 .cmp/eq 3, v0x600002b15710_0, L_0x13009a698;
L_0x60000285bac0 .concat [ 16 4 0 0], L_0x6000028555e0, L_0x13009a6e0;
L_0x60000285bb60 .concat [ 16 4 0 0], v0x600002b153b0_0, L_0x13009a728;
L_0x60000285bc00 .arith/sum 20, L_0x60000285bac0, L_0x60000285bb60;
L_0x60000285bd40 .part L_0x60000285ac60, 0, 128;
L_0x60000285bde0 .concat [ 128 128 0 0], L_0x60000285bd40, L_0x13009a770;
L_0x60000285bca0 .cmp/eq 3, v0x600002b15710_0, L_0x13009a7b8;
L_0x60000285be80 .cmp/eq 3, v0x600002b15710_0, L_0x13009a800;
L_0x60000285ee40 .reduce/nor L_0x600003245260;
L_0x60000285eee0 .reduce/nor v0x600002b17b10_0;
S_0x12b66c9a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x12b696c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12b81b000 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12b81b040 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12b81b080 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12b81b0c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12b81b100 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12b81b140 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12b81b180 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12b81b1c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12b81b200 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12b81b240 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12b81b280 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12b81b2c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12b81b300 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12b81b340 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12b81b380 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12b81b3c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12b81b400 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12b81b440 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12b81b480 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12b81b4c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12b81b500 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003248cb0 .functor BUFZ 1, v0x600002b70510_0, C4<0>, C4<0>, C4<0>;
L_0x600003248d90 .functor BUFZ 256, v0x600002b71170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003248e00 .functor BUFZ 1, v0x600002b71290_0, C4<0>, C4<0>, C4<0>;
L_0x600003248e70 .functor BUFZ 1, v0x600002b70fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003248ee0 .functor BUFZ 40, v0x600002b4f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003248f50 .functor BUFZ 8, v0x600002b4f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003248fc0 .functor BUFZ 1, v0x600002b4f720_0, C4<0>, C4<0>, C4<0>;
L_0x600003249030 .functor BUFZ 256, v0x600002b4fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000032490a0 .functor BUFZ 1, v0x600002b4fde0_0, C4<0>, C4<0>, C4<0>;
L_0x600003249110 .functor BUFZ 1, v0x600002b486c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003249180 .functor BUFZ 40, v0x600002b4f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000032491f0 .functor BUFZ 8, v0x600002b4f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000032492d0 .functor BUFZ 1, v0x600002b4f330_0, C4<0>, C4<0>, C4<0>;
L_0x600003249340 .functor BUFZ 1, v0x600002b4fb10_0, C4<0>, C4<0>, C4<0>;
L_0x13009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b4ef40_0 .net/2u *"_ivl_14", 3 0, L_0x13009a920;  1 drivers
v0x600002b4efd0_0 .net "axi_araddr", 39 0, L_0x600003249180;  alias, 1 drivers
v0x600002b4f060_0 .var "axi_araddr_reg", 39 0;
v0x600002b4f0f0_0 .net "axi_arlen", 7 0, L_0x6000032491f0;  alias, 1 drivers
v0x600002b4f180_0 .var "axi_arlen_reg", 7 0;
v0x600002b4f210_0 .net "axi_arready", 0 0, v0x600002b16e20_0;  alias, 1 drivers
v0x600002b4f2a0_0 .net "axi_arvalid", 0 0, L_0x6000032492d0;  alias, 1 drivers
v0x600002b4f330_0 .var "axi_arvalid_reg", 0 0;
v0x600002b4f3c0_0 .net "axi_awaddr", 39 0, L_0x600003248ee0;  alias, 1 drivers
v0x600002b4f450_0 .var "axi_awaddr_reg", 39 0;
v0x600002b4f4e0_0 .net "axi_awlen", 7 0, L_0x600003248f50;  alias, 1 drivers
v0x600002b4f570_0 .var "axi_awlen_reg", 7 0;
v0x600002b4f600_0 .net "axi_awready", 0 0, v0x600002b17060_0;  alias, 1 drivers
v0x600002b4f690_0 .net "axi_awvalid", 0 0, L_0x600003248fc0;  alias, 1 drivers
v0x600002b4f720_0 .var "axi_awvalid_reg", 0 0;
v0x600002b4f7b0_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x600002b4f840_0 .net "axi_bresp", 1 0, v0x600002b17210_0;  alias, 1 drivers
v0x600002b4f8d0_0 .net "axi_bvalid", 0 0, v0x600002b172a0_0;  alias, 1 drivers
v0x600002b4f960_0 .net "axi_rdata", 255 0, v0x600002b17330_0;  alias, 1 drivers
v0x600002b4f9f0_0 .net "axi_rlast", 0 0, v0x600002b173c0_0;  alias, 1 drivers
v0x600002b4fa80_0 .net "axi_rready", 0 0, L_0x600003249340;  alias, 1 drivers
v0x600002b4fb10_0 .var "axi_rready_reg", 0 0;
v0x600002b4fba0_0 .net "axi_rvalid", 0 0, v0x600002b174e0_0;  alias, 1 drivers
v0x600002b4fc30_0 .net "axi_wdata", 255 0, L_0x600003249030;  alias, 1 drivers
v0x600002b4fcc0_0 .var "axi_wdata_reg", 255 0;
v0x600002b4fd50_0 .net "axi_wlast", 0 0, L_0x6000032490a0;  alias, 1 drivers
v0x600002b4fde0_0 .var "axi_wlast_reg", 0 0;
v0x600002b4fe70_0 .net "axi_wready", 0 0, v0x600002b17690_0;  alias, 1 drivers
v0x600002b4ff00_0 .net "axi_wvalid", 0 0, L_0x600003249110;  alias, 1 drivers
v0x600002b486c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002b48630_0 .net "cfg_cols", 11 0, L_0x60000285dd60;  1 drivers
v0x600002b70000_0 .net "cfg_rows", 11 0, L_0x60000285dcc0;  1 drivers
v0x600002b70090_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b70120_0 .net "cmd", 127 0, v0x600002b72910_0;  alias, 1 drivers
v0x600002b701b0_0 .net "cmd_done", 0 0, L_0x600003248cb0;  alias, 1 drivers
v0x600002b70240_0 .net "cmd_ready", 0 0, L_0x60000285df40;  alias, 1 drivers
v0x600002b702d0_0 .net "cmd_valid", 0 0, L_0x600003245340;  alias, 1 drivers
v0x600002b70360_0 .var "col_count", 11 0;
v0x600002b703f0_0 .var "cols_cfg", 11 0;
v0x600002b70480_0 .var "data_buf", 255 0;
v0x600002b70510_0 .var "done_reg", 0 0;
v0x600002b705a0_0 .net "ext_addr", 39 0, L_0x60000285db80;  1 drivers
v0x600002b70630_0 .var "ext_base", 39 0;
v0x600002b706c0_0 .var "ext_ptr", 39 0;
v0x600002b70750_0 .net "ext_stride", 11 0, L_0x60000285de00;  1 drivers
v0x600002b707e0_0 .var "ext_stride_cfg", 11 0;
v0x600002b70870_0 .net "int_addr", 19 0, L_0x60000285dc20;  1 drivers
v0x600002b70900_0 .var "int_base", 19 0;
v0x600002b70990_0 .var "int_ptr", 19 0;
v0x600002b70a20_0 .net "int_stride", 11 0, L_0x60000285dea0;  1 drivers
v0x600002b70ab0_0 .var "int_stride_cfg", 11 0;
v0x600002b70b40_0 .var "op_type", 7 0;
v0x600002b70bd0_0 .var "row_count", 11 0;
v0x600002b70c60_0 .var "rows_cfg", 11 0;
v0x600002b70cf0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b70d80_0 .net "sram_addr", 19 0, v0x600002b70e10_0;  alias, 1 drivers
v0x600002b70e10_0 .var "sram_addr_reg", 19 0;
v0x600002b70ea0_0 .net "sram_rdata", 255 0, L_0x600003249490;  alias, 1 drivers
v0x600002b70f30_0 .net "sram_re", 0 0, L_0x600003248e70;  alias, 1 drivers
v0x600002b70fc0_0 .var "sram_re_reg", 0 0;
v0x600002b71050_0 .net "sram_ready", 0 0, L_0x60000285eda0;  alias, 1 drivers
v0x600002b710e0_0 .net "sram_wdata", 255 0, L_0x600003248d90;  alias, 1 drivers
v0x600002b71170_0 .var "sram_wdata_reg", 255 0;
v0x600002b71200_0 .net "sram_we", 0 0, L_0x600003248e00;  alias, 1 drivers
v0x600002b71290_0 .var "sram_we_reg", 0 0;
v0x600002b71320_0 .var "state", 3 0;
v0x600002b713b0_0 .net "subop", 7 0, L_0x60000285dae0;  1 drivers
E_0x600000c0ba80/0 .event negedge, v0x600002b70cf0_0;
E_0x600000c0ba80/1 .event posedge, v0x600002b70090_0;
E_0x600000c0ba80 .event/or E_0x600000c0ba80/0, E_0x600000c0ba80/1;
L_0x60000285dae0 .part v0x600002b72910_0, 112, 8;
L_0x60000285db80 .part v0x600002b72910_0, 72, 40;
L_0x60000285dc20 .part v0x600002b72910_0, 52, 20;
L_0x60000285dcc0 .part v0x600002b72910_0, 40, 12;
L_0x60000285dd60 .part v0x600002b72910_0, 28, 12;
L_0x60000285de00 .part v0x600002b72910_0, 16, 12;
L_0x60000285dea0 .part v0x600002b72910_0, 4, 12;
L_0x60000285df40 .cmp/eq 4, v0x600002b71320_0, L_0x13009a920;
S_0x12b66c560 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x12b696c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12b824a00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12b824a40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12b824a80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12b824ac0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12b824b00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12b824b40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12b824b80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12b824bc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12b824c00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12b824c40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12b824c80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12b824cc0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12b824d00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12b824d40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12b824d80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12b824dc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12b824e00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12b824e40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12b824e80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12b824ec0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12b824f00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12b824f40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12b824f80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12b824fc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12b825000 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12b825040 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12b825080 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000032460d0 .functor AND 1, L_0x600002854b40, L_0x600002854c80, C4<1>, C4<1>;
L_0x600003245d50 .functor AND 1, L_0x6000032460d0, L_0x600002854820, C4<1>, C4<1>;
L_0x600003245dc0 .functor BUFZ 20, v0x600002b72f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003245e30 .functor BUFZ 1, v0x600002b730f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000032455e0 .functor BUFZ 1, v0x600002b73840_0, C4<0>, C4<0>, C4<0>;
L_0x600003245420 .functor BUFZ 1, v0x600002b74480_0, C4<0>, C4<0>, C4<0>;
L_0x600003245340 .functor BUFZ 1, v0x600002b72b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000032451f0 .functor AND 1, L_0x6000028552c0, L_0x600002855360, C4<1>, C4<1>;
L_0x600003245260 .functor AND 1, L_0x6000032451f0, L_0x600002855400, C4<1>, C4<1>;
L_0x600003245110 .functor BUFZ 1, v0x600002b72c70_0, C4<0>, C4<0>, C4<0>;
L_0x600003245030 .functor BUFZ 1, v0x600002b72d90_0, C4<0>, C4<0>, C4<0>;
L_0x6000032450a0 .functor BUFZ 1, v0x600002b74090_0, C4<0>, C4<0>, C4<0>;
L_0x130098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b714d0_0 .net *"_ivl_11", 23 0, L_0x130098010;  1 drivers
L_0x130098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71560_0 .net/2u *"_ivl_12", 31 0, L_0x130098058;  1 drivers
v0x600002b715f0_0 .net *"_ivl_14", 0 0, L_0x600002854b40;  1 drivers
v0x600002b71680_0 .net *"_ivl_16", 31 0, L_0x600002854be0;  1 drivers
L_0x1300980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71710_0 .net *"_ivl_19", 23 0, L_0x1300980a0;  1 drivers
L_0x1300980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b717a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300980e8;  1 drivers
v0x600002b71830_0 .net *"_ivl_22", 0 0, L_0x600002854c80;  1 drivers
v0x600002b718c0_0 .net *"_ivl_25", 0 0, L_0x6000032460d0;  1 drivers
v0x600002b71950_0 .net *"_ivl_26", 31 0, L_0x600002854d20;  1 drivers
L_0x130098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b719e0_0 .net *"_ivl_29", 23 0, L_0x130098130;  1 drivers
L_0x130098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71a70_0 .net/2u *"_ivl_30", 31 0, L_0x130098178;  1 drivers
v0x600002b71b00_0 .net *"_ivl_32", 0 0, L_0x600002854820;  1 drivers
v0x600002b71b90_0 .net *"_ivl_36", 31 0, L_0x600002854640;  1 drivers
L_0x1300981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71c20_0 .net *"_ivl_39", 23 0, L_0x1300981c0;  1 drivers
L_0x130098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71cb0_0 .net/2u *"_ivl_40", 31 0, L_0x130098208;  1 drivers
v0x600002b71d40_0 .net *"_ivl_44", 31 0, L_0x600002854500;  1 drivers
L_0x130098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71dd0_0 .net *"_ivl_47", 23 0, L_0x130098250;  1 drivers
L_0x130098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71e60_0 .net/2u *"_ivl_48", 31 0, L_0x130098298;  1 drivers
v0x600002b71ef0_0 .net *"_ivl_52", 31 0, L_0x600002855180;  1 drivers
L_0x1300982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b71f80_0 .net *"_ivl_55", 23 0, L_0x1300982e0;  1 drivers
L_0x130098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b72010_0 .net/2u *"_ivl_56", 31 0, L_0x130098328;  1 drivers
L_0x130098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002b720a0_0 .net/2u *"_ivl_76", 3 0, L_0x130098370;  1 drivers
v0x600002b72130_0 .net *"_ivl_78", 0 0, L_0x6000028552c0;  1 drivers
v0x600002b721c0_0 .net *"_ivl_8", 31 0, L_0x600002854aa0;  1 drivers
L_0x1300983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002b72250_0 .net/2u *"_ivl_80", 3 0, L_0x1300983b8;  1 drivers
v0x600002b722e0_0 .net *"_ivl_82", 0 0, L_0x600002855360;  1 drivers
v0x600002b72370_0 .net *"_ivl_85", 0 0, L_0x6000032451f0;  1 drivers
L_0x130098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002b72400_0 .net/2u *"_ivl_86", 3 0, L_0x130098400;  1 drivers
v0x600002b72490_0 .net *"_ivl_88", 0 0, L_0x600002855400;  1 drivers
v0x600002b72520_0 .net "all_done", 0 0, L_0x600003245d50;  1 drivers
v0x600002b725b0_0 .net "busy", 0 0, L_0x600003245260;  alias, 1 drivers
v0x600002b72640_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b726d0_0 .var "decoded_opcode", 7 0;
v0x600002b72760_0 .var "decoded_subop", 7 0;
v0x600002b727f0_0 .net "dma_clear", 0 0, L_0x600002855220;  1 drivers
v0x600002b72880_0 .net "dma_cmd", 127 0, v0x600002b72910_0;  alias, 1 drivers
v0x600002b72910_0 .var "dma_cmd_reg", 127 0;
v0x600002b729a0_0 .net "dma_done", 0 0, L_0x600003248cb0;  alias, 1 drivers
v0x600002b72a30_0 .net "dma_ready", 0 0, L_0x60000285df40;  alias, 1 drivers
v0x600002b72ac0_0 .net "dma_valid", 0 0, L_0x600003245340;  alias, 1 drivers
v0x600002b72b50_0 .var "dma_valid_reg", 0 0;
v0x600002b72be0_0 .net "done", 0 0, L_0x600003245110;  alias, 1 drivers
v0x600002b72c70_0 .var "done_reg", 0 0;
v0x600002b72d00_0 .net "error", 0 0, L_0x600003245030;  alias, 1 drivers
v0x600002b72d90_0 .var "error_reg", 0 0;
v0x600002b72e20_0 .net "global_sync_in", 0 0, v0x600002b178d0_0;  alias, 1 drivers
v0x600002b72eb0_0 .net "imem_addr", 19 0, L_0x600003245dc0;  alias, 1 drivers
v0x600002b72f40_0 .var "imem_addr_reg", 19 0;
v0x600002b72fd0_0 .net "imem_data", 127 0, v0x600002b14360_0;  alias, 1 drivers
v0x600002b73060_0 .net "imem_re", 0 0, L_0x600003245e30;  alias, 1 drivers
v0x600002b730f0_0 .var "imem_re_reg", 0 0;
v0x600002b73180_0 .net "imem_valid", 0 0, L_0x600003245ff0;  alias, 1 drivers
v0x600002b73210_0 .var "instr_reg", 127 0;
v0x600002b732a0_0 .net "loop_count", 15 0, L_0x600002854960;  1 drivers
v0x600002b73330 .array "loop_counter", 3 0, 15 0;
v0x600002b733c0_0 .var "loop_sp", 1 0;
v0x600002b73450 .array "loop_start_addr", 3 0, 19 0;
v0x600002b734e0_0 .net "mxu_clear", 0 0, L_0x6000028545a0;  1 drivers
v0x600002b73570_0 .net "mxu_cmd", 127 0, v0x600002b73600_0;  alias, 1 drivers
v0x600002b73600_0 .var "mxu_cmd_reg", 127 0;
v0x600002b73690_0 .net "mxu_done", 0 0, L_0x600003248930;  alias, 1 drivers
v0x600002b73720_0 .net "mxu_ready", 0 0, L_0x6000032488c0;  alias, 1 drivers
v0x600002b737b0_0 .net "mxu_valid", 0 0, L_0x6000032455e0;  alias, 1 drivers
v0x600002b73840_0 .var "mxu_valid_reg", 0 0;
v0x600002b738d0_0 .net "opcode", 7 0, L_0x600002854f00;  1 drivers
v0x600002b73960_0 .var "pc", 19 0;
v0x600002b739f0_0 .var "pending_dma", 7 0;
v0x600002b73a80_0 .var "pending_mxu", 7 0;
v0x600002b73b10_0 .var "pending_vpu", 7 0;
v0x600002b73ba0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b73c30_0 .net "start", 0 0, v0x600002b182d0_0;  alias, 1 drivers
v0x600002b73cc0_0 .net "start_pc", 19 0, v0x600002b18360_0;  alias, 1 drivers
v0x600002b73d50_0 .var "state", 3 0;
v0x600002b73de0_0 .net "subop", 7 0, L_0x600002855040;  1 drivers
v0x600002b73e70_0 .net "sync_grant", 0 0, v0x600002b18000_0;  alias, 1 drivers
v0x600002b73f00_0 .net "sync_mask", 7 0, L_0x600002854a00;  1 drivers
v0x600002b74000_0 .net "sync_request", 0 0, L_0x6000032450a0;  alias, 1 drivers
v0x600002b74090_0 .var "sync_request_reg", 0 0;
v0x600002b74120_0 .net "vpu_clear", 0 0, L_0x6000028550e0;  1 drivers
v0x600002b741b0_0 .net "vpu_cmd", 127 0, v0x600002b74240_0;  alias, 1 drivers
v0x600002b74240_0 .var "vpu_cmd_reg", 127 0;
v0x600002b742d0_0 .net "vpu_done", 0 0, L_0x600003248a80;  alias, 1 drivers
v0x600002b74360_0 .net "vpu_ready", 0 0, L_0x60000285da40;  alias, 1 drivers
v0x600002b743f0_0 .net "vpu_valid", 0 0, L_0x600003245420;  alias, 1 drivers
v0x600002b74480_0 .var "vpu_valid_reg", 0 0;
L_0x600002854f00 .part v0x600002b14360_0, 120, 8;
L_0x600002855040 .part v0x600002b14360_0, 112, 8;
L_0x600002854960 .part v0x600002b14360_0, 32, 16;
L_0x600002854a00 .part v0x600002b14360_0, 104, 8;
L_0x600002854aa0 .concat [ 8 24 0 0], v0x600002b73a80_0, L_0x130098010;
L_0x600002854b40 .cmp/eq 32, L_0x600002854aa0, L_0x130098058;
L_0x600002854be0 .concat [ 8 24 0 0], v0x600002b73b10_0, L_0x1300980a0;
L_0x600002854c80 .cmp/eq 32, L_0x600002854be0, L_0x1300980e8;
L_0x600002854d20 .concat [ 8 24 0 0], v0x600002b739f0_0, L_0x130098130;
L_0x600002854820 .cmp/eq 32, L_0x600002854d20, L_0x130098178;
L_0x600002854640 .concat [ 8 24 0 0], v0x600002b73a80_0, L_0x1300981c0;
L_0x6000028545a0 .cmp/eq 32, L_0x600002854640, L_0x130098208;
L_0x600002854500 .concat [ 8 24 0 0], v0x600002b73b10_0, L_0x130098250;
L_0x6000028550e0 .cmp/eq 32, L_0x600002854500, L_0x130098298;
L_0x600002855180 .concat [ 8 24 0 0], v0x600002b739f0_0, L_0x1300982e0;
L_0x600002855220 .cmp/eq 32, L_0x600002855180, L_0x130098328;
L_0x6000028552c0 .cmp/ne 4, v0x600002b73d50_0, L_0x130098370;
L_0x600002855360 .cmp/ne 4, v0x600002b73d50_0, L_0x1300983b8;
L_0x600002855400 .cmp/ne 4, v0x600002b73d50_0, L_0x130098400;
S_0x12b6923f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12b66c560;
 .timescale 0 0;
v0x600002b71440_0 .var/i "i", 31 0;
S_0x12b68fda0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x12b696c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12b68d750 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12b68d790 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12b68d7d0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12b68d810 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12b68d850 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12b68d890 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12b68d8d0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12b68d910 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003248460 .functor OR 1, L_0x60000285ad00, L_0x60000285ada0, C4<0>, C4<0>;
L_0x6000032484d0 .functor AND 1, L_0x60000285ae40, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003248540 .functor AND 1, L_0x6000032484d0, L_0x60000285aee0, C4<1>, C4<1>;
L_0x6000032485b0 .functor OR 1, L_0x600003248460, L_0x600003248540, C4<0>, C4<0>;
L_0x600003248620 .functor BUFZ 1, L_0x6000032485b0, C4<0>, C4<0>, C4<0>;
L_0x600003248690 .functor AND 1, L_0x60000285af80, L_0x60000285b020, C4<1>, C4<1>;
L_0x600003248700 .functor AND 1, L_0x60000285b200, L_0x60000285b2a0, C4<1>, C4<1>;
L_0x600003248770 .functor AND 1, L_0x600003248700, L_0x60000285b480, C4<1>, C4<1>;
v0x600002b6ad00_0 .net *"_ivl_101", 0 0, L_0x60000285b480;  1 drivers
L_0x13009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b6ad90_0 .net/2u *"_ivl_37", 2 0, L_0x13009a188;  1 drivers
v0x600002b6ae20_0 .net *"_ivl_39", 0 0, L_0x60000285ad00;  1 drivers
L_0x13009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002b6aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x13009a1d0;  1 drivers
v0x600002b6af40_0 .net *"_ivl_43", 0 0, L_0x60000285ada0;  1 drivers
v0x600002b6afd0_0 .net *"_ivl_46", 0 0, L_0x600003248460;  1 drivers
L_0x13009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b6b060_0 .net/2u *"_ivl_47", 2 0, L_0x13009a218;  1 drivers
v0x600002b6b0f0_0 .net *"_ivl_49", 0 0, L_0x60000285ae40;  1 drivers
v0x600002b6b180_0 .net *"_ivl_52", 0 0, L_0x6000032484d0;  1 drivers
v0x600002b6b210_0 .net *"_ivl_54", 0 0, L_0x60000285aee0;  1 drivers
v0x600002b6b2a0_0 .net *"_ivl_56", 0 0, L_0x600003248540;  1 drivers
L_0x13009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b6b330_0 .net/2u *"_ivl_61", 2 0, L_0x13009a260;  1 drivers
v0x600002b6b3c0_0 .net *"_ivl_63", 0 0, L_0x60000285af80;  1 drivers
L_0x13009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002b6b450_0 .net/2u *"_ivl_65", 2 0, L_0x13009a2a8;  1 drivers
v0x600002b6b4e0_0 .net *"_ivl_67", 0 0, L_0x60000285b020;  1 drivers
L_0x13009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002b6b570_0 .net/2u *"_ivl_71", 2 0, L_0x13009a2f0;  1 drivers
L_0x13009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b6b600_0 .net/2u *"_ivl_75", 2 0, L_0x13009a338;  1 drivers
L_0x13009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002b6b690_0 .net/2u *"_ivl_81", 2 0, L_0x13009a3c8;  1 drivers
v0x600002b6b720_0 .net *"_ivl_83", 0 0, L_0x60000285b200;  1 drivers
v0x600002b6b7b0_0 .net *"_ivl_85", 0 0, L_0x60000285b2a0;  1 drivers
v0x600002b6b840_0 .net *"_ivl_88", 0 0, L_0x600003248700;  1 drivers
v0x600002b6b8d0_0 .net *"_ivl_89", 31 0, L_0x60000285b340;  1 drivers
L_0x13009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6b960_0 .net *"_ivl_92", 15 0, L_0x13009a410;  1 drivers
L_0x13009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002b6b9f0_0 .net *"_ivl_93", 31 0, L_0x13009aa88;  1 drivers
L_0x13009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002b6ba80_0 .net/2u *"_ivl_97", 31 0, L_0x13009a458;  1 drivers
v0x600002b6bb10_0 .net *"_ivl_99", 31 0, L_0x60000285b3e0;  1 drivers
v0x600002b6bba0_0 .net "act_data", 31 0, v0x600002b13060_0;  1 drivers
v0x600002b6bc30 .array "act_h", 19 0;
v0x600002b6bc30_0 .net v0x600002b6bc30 0, 7 0, L_0x600003244ee0; 1 drivers
v0x600002b6bc30_1 .net v0x600002b6bc30 1, 7 0, v0x600002b755f0_0; 1 drivers
v0x600002b6bc30_2 .net v0x600002b6bc30 2, 7 0, v0x600002b76b50_0; 1 drivers
v0x600002b6bc30_3 .net v0x600002b6bc30 3, 7 0, v0x600002b78120_0; 1 drivers
v0x600002b6bc30_4 .net v0x600002b6bc30 4, 7 0, v0x600002b79680_0; 1 drivers
v0x600002b6bc30_5 .net v0x600002b6bc30 5, 7 0, L_0x600003244d90; 1 drivers
v0x600002b6bc30_6 .net v0x600002b6bc30 6, 7 0, v0x600002b7abe0_0; 1 drivers
v0x600002b6bc30_7 .net v0x600002b6bc30 7, 7 0, v0x600002b7c1b0_0; 1 drivers
v0x600002b6bc30_8 .net v0x600002b6bc30 8, 7 0, v0x600002b7d710_0; 1 drivers
v0x600002b6bc30_9 .net v0x600002b6bc30 9, 7 0, v0x600002b7ec70_0; 1 drivers
v0x600002b6bc30_10 .net v0x600002b6bc30 10, 7 0, L_0x600003244e00; 1 drivers
v0x600002b6bc30_11 .net v0x600002b6bc30 11, 7 0, v0x600002b60240_0; 1 drivers
v0x600002b6bc30_12 .net v0x600002b6bc30 12, 7 0, v0x600002b617a0_0; 1 drivers
v0x600002b6bc30_13 .net v0x600002b6bc30 13, 7 0, v0x600002b62d00_0; 1 drivers
v0x600002b6bc30_14 .net v0x600002b6bc30 14, 7 0, v0x600002b642d0_0; 1 drivers
v0x600002b6bc30_15 .net v0x600002b6bc30 15, 7 0, L_0x600003244cb0; 1 drivers
v0x600002b6bc30_16 .net v0x600002b6bc30 16, 7 0, v0x600002b65830_0; 1 drivers
v0x600002b6bc30_17 .net v0x600002b6bc30 17, 7 0, v0x600002b66d90_0; 1 drivers
v0x600002b6bc30_18 .net v0x600002b6bc30 18, 7 0, v0x600002b68360_0; 1 drivers
v0x600002b6bc30_19 .net v0x600002b6bc30 19, 7 0, v0x600002b698c0_0; 1 drivers
v0x600002b6bcc0_0 .net "act_ready", 0 0, L_0x60000285b160;  1 drivers
v0x600002b6bd50_0 .net "act_valid", 0 0, v0x600002b13180_0;  1 drivers
v0x600002b6bde0_0 .net "busy", 0 0, L_0x600003248690;  alias, 1 drivers
v0x600002b6be70_0 .net "cfg_k_tiles", 15 0, L_0x600002855900;  alias, 1 drivers
L_0x13009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002b6bf00_0 .net "clear_acc", 0 0, L_0x13009a4a0;  1 drivers
v0x600002b6c000_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b6c090_0 .var "cycle_count", 15 0;
v0x600002b6c120_0 .var "cycle_count_next", 15 0;
v0x600002b74510_5 .array/port v0x600002b74510, 5;
v0x600002b6c1b0 .array "deskew_output", 3 0;
v0x600002b6c1b0_0 .net v0x600002b6c1b0 0, 31 0, v0x600002b74510_5; 1 drivers
v0x600002b74630_3 .array/port v0x600002b74630, 3;
v0x600002b6c1b0_1 .net v0x600002b6c1b0 1, 31 0, v0x600002b74630_3; 1 drivers
v0x600002b74750_1 .array/port v0x600002b74750, 1;
v0x600002b6c1b0_2 .net v0x600002b6c1b0 2, 31 0, v0x600002b74750_1; 1 drivers
v0x600002b6c1b0_3 .net v0x600002b6c1b0 3, 31 0, L_0x600003248230; 1 drivers
v0x600002b6c240_0 .net "done", 0 0, L_0x60000285b0c0;  alias, 1 drivers
L_0x13009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002b6c2d0_0 .net "drain_delay", 15 0, L_0x13009a380;  1 drivers
v0x600002b6c360_0 .net "pe_enable", 0 0, L_0x6000032485b0;  1 drivers
v0x600002b6c3f0 .array "psum_bottom", 3 0;
v0x600002b6c3f0_0 .net v0x600002b6c3f0 0, 31 0, L_0x60000325f3a0; 1 drivers
v0x600002b6c3f0_1 .net v0x600002b6c3f0 1, 31 0, L_0x600003248000; 1 drivers
v0x600002b6c3f0_2 .net v0x600002b6c3f0 2, 31 0, L_0x6000032480e0; 1 drivers
v0x600002b6c3f0_3 .net v0x600002b6c3f0 3, 31 0, L_0x6000032481c0; 1 drivers
L_0x130098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6c480 .array "psum_v", 19 0;
v0x600002b6c480_0 .net v0x600002b6c480 0, 31 0, L_0x130098568; 1 drivers
L_0x1300985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6c480_1 .net v0x600002b6c480 1, 31 0, L_0x1300985b0; 1 drivers
L_0x1300985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6c480_2 .net v0x600002b6c480 2, 31 0, L_0x1300985f8; 1 drivers
L_0x130098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6c480_3 .net v0x600002b6c480 3, 31 0, L_0x130098640; 1 drivers
v0x600002b6c480_4 .net v0x600002b6c480 4, 31 0, v0x600002b75b00_0; 1 drivers
v0x600002b6c480_5 .net v0x600002b6c480 5, 31 0, v0x600002b77060_0; 1 drivers
v0x600002b6c480_6 .net v0x600002b6c480 6, 31 0, v0x600002b78630_0; 1 drivers
v0x600002b6c480_7 .net v0x600002b6c480 7, 31 0, v0x600002b79b90_0; 1 drivers
v0x600002b6c480_8 .net v0x600002b6c480 8, 31 0, v0x600002b7b0f0_0; 1 drivers
v0x600002b6c480_9 .net v0x600002b6c480 9, 31 0, v0x600002b7c6c0_0; 1 drivers
v0x600002b6c480_10 .net v0x600002b6c480 10, 31 0, v0x600002b7dc20_0; 1 drivers
v0x600002b6c480_11 .net v0x600002b6c480 11, 31 0, v0x600002b7f180_0; 1 drivers
v0x600002b6c480_12 .net v0x600002b6c480 12, 31 0, v0x600002b60750_0; 1 drivers
v0x600002b6c480_13 .net v0x600002b6c480 13, 31 0, v0x600002b61cb0_0; 1 drivers
v0x600002b6c480_14 .net v0x600002b6c480 14, 31 0, v0x600002b63210_0; 1 drivers
v0x600002b6c480_15 .net v0x600002b6c480 15, 31 0, v0x600002b647e0_0; 1 drivers
v0x600002b6c480_16 .net v0x600002b6c480 16, 31 0, v0x600002b65d40_0; 1 drivers
v0x600002b6c480_17 .net v0x600002b6c480 17, 31 0, v0x600002b672a0_0; 1 drivers
v0x600002b6c480_18 .net v0x600002b6c480 18, 31 0, v0x600002b68870_0; 1 drivers
v0x600002b6c480_19 .net v0x600002b6c480 19, 31 0, v0x600002b69dd0_0; 1 drivers
v0x600002b6c510_0 .net "result_data", 127 0, L_0x60000285ac60;  alias, 1 drivers
L_0x13009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002b6c5a0_0 .net "result_ready", 0 0, L_0x13009a4e8;  1 drivers
v0x600002b6c630_0 .net "result_valid", 0 0, L_0x600003248770;  alias, 1 drivers
v0x600002b6c6c0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b6c750_0 .net "skew_enable", 0 0, L_0x600003248620;  1 drivers
v0x600002b6c7e0 .array "skew_input", 3 0;
v0x600002b6c7e0_0 .net v0x600002b6c7e0 0, 7 0, L_0x600002855a40; 1 drivers
v0x600002b6c7e0_1 .net v0x600002b6c7e0 1, 7 0, L_0x600002855b80; 1 drivers
v0x600002b6c7e0_2 .net v0x600002b6c7e0 2, 7 0, L_0x600002855cc0; 1 drivers
v0x600002b6c7e0_3 .net v0x600002b6c7e0 3, 7 0, L_0x600002855e00; 1 drivers
v0x600002b6c870 .array "skew_output", 3 0;
v0x600002b6c870_0 .net v0x600002b6c870 0, 7 0, v0x600002b74870_0; 1 drivers
v0x600002b6c870_1 .net v0x600002b6c870 1, 7 0, v0x600002b74b40_0; 1 drivers
v0x600002b6c870_2 .net v0x600002b6c870 2, 7 0, v0x600002b74e10_0; 1 drivers
v0x600002b6c870_3 .net v0x600002b6c870 3, 7 0, v0x600002b750e0_0; 1 drivers
v0x600002b6c900_0 .net "start", 0 0, v0x600002b15680_0;  1 drivers
v0x600002b6c990_0 .var "state", 2 0;
v0x600002b6ca20_0 .var "state_next", 2 0;
v0x600002b6cab0_0 .net "weight_load_col", 1 0, v0x600002b16b50_0;  1 drivers
v0x600002b6cb40_0 .net "weight_load_data", 31 0, L_0x60000285b520;  1 drivers
v0x600002b6cbd0_0 .net "weight_load_en", 0 0, v0x600002b16be0_0;  1 drivers
E_0x600000c0c340/0 .event anyedge, v0x600002b6c990_0, v0x600002b6c090_0, v0x600002b6c900_0, v0x600002b6cbd0_0;
E_0x600000c0c340/1 .event anyedge, v0x600002b6be70_0, v0x600002b6c2d0_0;
E_0x600000c0c340 .event/or E_0x600000c0c340/0, E_0x600000c0c340/1;
L_0x6000028559a0 .part v0x600002b13060_0, 0, 8;
L_0x130098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002855a40 .functor MUXZ 8, L_0x130098448, L_0x6000028559a0, v0x600002b13180_0, C4<>;
L_0x600002855ae0 .part v0x600002b13060_0, 8, 8;
L_0x130098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002855b80 .functor MUXZ 8, L_0x130098490, L_0x600002855ae0, v0x600002b13180_0, C4<>;
L_0x600002855c20 .part v0x600002b13060_0, 16, 8;
L_0x1300984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002855cc0 .functor MUXZ 8, L_0x1300984d8, L_0x600002855c20, v0x600002b13180_0, C4<>;
L_0x600002855d60 .part v0x600002b13060_0, 24, 8;
L_0x130098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002855e00 .functor MUXZ 8, L_0x130098520, L_0x600002855d60, v0x600002b13180_0, C4<>;
L_0x600002855fe0 .part L_0x60000285b520, 0, 8;
L_0x600002856800 .part L_0x60000285b520, 0, 8;
L_0x600002857020 .part L_0x60000285b520, 0, 8;
L_0x600002857840 .part L_0x60000285b520, 0, 8;
L_0x600002853a20 .part L_0x60000285b520, 8, 8;
L_0x6000028533e0 .part L_0x60000285b520, 8, 8;
L_0x600002852c60 .part L_0x60000285b520, 8, 8;
L_0x600002851d60 .part L_0x60000285b520, 8, 8;
L_0x600002851680 .part L_0x60000285b520, 16, 8;
L_0x600002850d20 .part L_0x60000285b520, 16, 8;
L_0x600002852300 .part L_0x60000285b520, 16, 8;
L_0x600002858500 .part L_0x60000285b520, 16, 8;
L_0x600002858d20 .part L_0x60000285b520, 24, 8;
L_0x600002859540 .part L_0x60000285b520, 24, 8;
L_0x600002859d60 .part L_0x60000285b520, 24, 8;
L_0x60000285a580 .part L_0x60000285b520, 24, 8;
L_0x60000285ac60 .concat8 [ 32 32 32 32], L_0x6000032482a0, L_0x600003248310, L_0x600003248380, L_0x6000032483f0;
L_0x60000285ad00 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a188;
L_0x60000285ada0 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a1d0;
L_0x60000285ae40 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a218;
L_0x60000285aee0 .reduce/nor v0x600002b16be0_0;
L_0x60000285af80 .cmp/ne 3, v0x600002b6c990_0, L_0x13009a260;
L_0x60000285b020 .cmp/ne 3, v0x600002b6c990_0, L_0x13009a2a8;
L_0x60000285b0c0 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a2f0;
L_0x60000285b160 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a338;
L_0x60000285b200 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a3c8;
L_0x60000285b2a0 .cmp/ge 16, v0x600002b6c090_0, L_0x13009a380;
L_0x60000285b340 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x13009a410;
L_0x60000285b3e0 .arith/sum 32, L_0x13009aa88, L_0x13009a458;
L_0x60000285b480 .cmp/gt 32, L_0x60000285b3e0, L_0x60000285b340;
S_0x12b688ab0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x60000374b600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000374b640 .param/l "col" 1 7 248, +C4<00>;
L_0x60000325f3a0 .functor BUFZ 32, v0x600002b65d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12b686460 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12b688ab0;
 .timescale 0 0;
v0x600002b74510 .array "delay_stages", 5 0, 31 0;
v0x600002b745a0_0 .var/i "i", 31 0;
S_0x12b683e10 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x60000374b580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000374b5c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600003248000 .functor BUFZ 32, v0x600002b672a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12b6817c0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12b683e10;
 .timescale 0 0;
v0x600002b74630 .array "delay_stages", 3 0, 31 0;
v0x600002b746c0_0 .var/i "i", 31 0;
S_0x12b67f170 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x60000374b680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000374b6c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000032480e0 .functor BUFZ 32, v0x600002b68870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12b67cb20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12b67f170;
 .timescale 0 0;
v0x600002b74750 .array "delay_stages", 1 0, 31 0;
v0x600002b747e0_0 .var/i "i", 31 0;
S_0x12b67a4d0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x60000374b700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000374b740 .param/l "col" 1 7 248, +C4<011>;
L_0x6000032481c0 .functor BUFZ 32, v0x600002b69dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12b677e80 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12b67a4d0;
 .timescale 0 0;
L_0x600003248230 .functor BUFZ 32, L_0x6000032481c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12b675830 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0c5c0 .param/l "row" 1 7 142, +C4<00>;
v0x600002b74900_0 .net *"_ivl_1", 7 0, L_0x6000028559a0;  1 drivers
v0x600002b74990_0 .net/2u *"_ivl_2", 7 0, L_0x130098448;  1 drivers
S_0x12b6731e0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12b675830;
 .timescale 0 0;
v0x600002b74870_0 .var "out_reg", 7 0;
S_0x12b670b90 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0c640 .param/l "row" 1 7 142, +C4<01>;
v0x600002b74bd0_0 .net *"_ivl_1", 7 0, L_0x600002855ae0;  1 drivers
v0x600002b74c60_0 .net/2u *"_ivl_2", 7 0, L_0x130098490;  1 drivers
S_0x12b66e540 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12b670b90;
 .timescale 0 0;
v0x600002b74a20 .array "delay_stages", 0 0, 7 0;
v0x600002b74ab0_0 .var/i "i", 31 0;
v0x600002b74b40_0 .var "out_reg", 7 0;
S_0x12b620760 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0c6c0 .param/l "row" 1 7 142, +C4<010>;
v0x600002b74ea0_0 .net *"_ivl_1", 7 0, L_0x600002855c20;  1 drivers
v0x600002b74f30_0 .net/2u *"_ivl_2", 7 0, L_0x1300984d8;  1 drivers
S_0x12b6208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12b620760;
 .timescale 0 0;
v0x600002b74cf0 .array "delay_stages", 1 0, 7 0;
v0x600002b74d80_0 .var/i "i", 31 0;
v0x600002b74e10_0 .var "out_reg", 7 0;
S_0x12b60baa0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0c740 .param/l "row" 1 7 142, +C4<011>;
v0x600002b75170_0 .net *"_ivl_1", 7 0, L_0x600002855d60;  1 drivers
v0x600002b75200_0 .net/2u *"_ivl_2", 7 0, L_0x130098520;  1 drivers
S_0x12b60bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12b60baa0;
 .timescale 0 0;
v0x600002b74fc0 .array "delay_stages", 2 0, 7 0;
v0x600002b75050_0 .var/i "i", 31 0;
v0x600002b750e0_0 .var "out_reg", 7 0;
S_0x12b619c40 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0c580 .param/l "row" 1 7 213, +C4<00>;
S_0x12b619db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12b619c40;
 .timescale 0 0;
P_0x600000c0c800 .param/l "col" 1 7 214, +C4<00>;
L_0x600003244d20 .functor AND 1, v0x600002b16be0_0, L_0x600002855f40, C4<1>, C4<1>;
L_0x600003244bd0 .functor AND 1, L_0x600002856120, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003244c40 .functor OR 1, L_0x600002856080, L_0x600003244bd0, C4<0>, C4<0>;
L_0x600003244af0 .functor AND 1, L_0x13009a4a0, L_0x600003244c40, C4<1>, C4<1>;
L_0x600003244b60 .functor AND 1, L_0x600003244af0, L_0x600002856260, C4<1>, C4<1>;
v0x600002b75dd0_0 .net *"_ivl_0", 2 0, L_0x600002855ea0;  1 drivers
L_0x130098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b75e60_0 .net/2u *"_ivl_11", 2 0, L_0x130098718;  1 drivers
v0x600002b75ef0_0 .net *"_ivl_13", 0 0, L_0x600002856080;  1 drivers
L_0x130098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b75f80_0 .net/2u *"_ivl_15", 2 0, L_0x130098760;  1 drivers
v0x600002b76010_0 .net *"_ivl_17", 0 0, L_0x600002856120;  1 drivers
v0x600002b760a0_0 .net *"_ivl_20", 0 0, L_0x600003244bd0;  1 drivers
v0x600002b76130_0 .net *"_ivl_22", 0 0, L_0x600003244c40;  1 drivers
v0x600002b761c0_0 .net *"_ivl_24", 0 0, L_0x600003244af0;  1 drivers
v0x600002b76250_0 .net *"_ivl_25", 31 0, L_0x6000028561c0;  1 drivers
L_0x1300987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b762e0_0 .net *"_ivl_28", 15 0, L_0x1300987a8;  1 drivers
L_0x1300987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b76370_0 .net/2u *"_ivl_29", 31 0, L_0x1300987f0;  1 drivers
L_0x130098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b76400_0 .net *"_ivl_3", 0 0, L_0x130098688;  1 drivers
v0x600002b76490_0 .net *"_ivl_31", 0 0, L_0x600002856260;  1 drivers
L_0x1300986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b76520_0 .net/2u *"_ivl_4", 2 0, L_0x1300986d0;  1 drivers
v0x600002b765b0_0 .net *"_ivl_6", 0 0, L_0x600002855f40;  1 drivers
v0x600002b76640_0 .net "do_clear", 0 0, L_0x600003244b60;  1 drivers
v0x600002b766d0_0 .net "load_weight", 0 0, L_0x600003244d20;  1 drivers
v0x600002b76760_0 .net "weight_in", 7 0, L_0x600002855fe0;  1 drivers
L_0x600002855ea0 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130098688;
L_0x600002855f40 .cmp/eq 3, L_0x600002855ea0, L_0x1300986d0;
L_0x600002856080 .cmp/eq 3, v0x600002b6c990_0, L_0x130098718;
L_0x600002856120 .cmp/eq 3, v0x600002b6c990_0, L_0x130098760;
L_0x6000028561c0 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x1300987a8;
L_0x600002856260 .cmp/eq 32, L_0x6000028561c0, L_0x1300987f0;
S_0x12b61c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374b900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374b940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b75290_0 .net *"_ivl_11", 0 0, L_0x6000028564e0;  1 drivers
v0x600002b75320_0 .net *"_ivl_12", 15 0, L_0x600002856580;  1 drivers
v0x600002b753b0_0 .net/s *"_ivl_4", 15 0, L_0x600002856300;  1 drivers
v0x600002b75440_0 .net/s *"_ivl_6", 15 0, L_0x6000028563a0;  1 drivers
v0x600002b754d0_0 .net/s "a_signed", 7 0, v0x600002b75680_0;  1 drivers
v0x600002b75560_0 .net "act_in", 7 0, L_0x600003244ee0;  alias, 1 drivers
v0x600002b755f0_0 .var "act_out", 7 0;
v0x600002b75680_0 .var "act_reg", 7 0;
v0x600002b75710_0 .net "clear_acc", 0 0, L_0x600003244b60;  alias, 1 drivers
v0x600002b757a0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b75830_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b758c0_0 .net "load_weight", 0 0, L_0x600003244d20;  alias, 1 drivers
v0x600002b75950_0 .net/s "product", 15 0, L_0x600002856440;  1 drivers
v0x600002b759e0_0 .net/s "product_ext", 31 0, L_0x600002856620;  1 drivers
v0x600002b75a70_0 .net "psum_in", 31 0, L_0x130098568;  alias, 1 drivers
v0x600002b75b00_0 .var "psum_out", 31 0;
v0x600002b75b90_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b75c20_0 .net/s "w_signed", 7 0, v0x600002b75d40_0;  1 drivers
v0x600002b75cb0_0 .net "weight_in", 7 0, L_0x600002855fe0;  alias, 1 drivers
v0x600002b75d40_0 .var "weight_reg", 7 0;
L_0x600002856300 .extend/s 16, v0x600002b75680_0;
L_0x6000028563a0 .extend/s 16, v0x600002b75d40_0;
L_0x600002856440 .arith/mult 16, L_0x600002856300, L_0x6000028563a0;
L_0x6000028564e0 .part L_0x600002856440, 15, 1;
LS_0x600002856580_0_0 .concat [ 1 1 1 1], L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0;
LS_0x600002856580_0_4 .concat [ 1 1 1 1], L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0;
LS_0x600002856580_0_8 .concat [ 1 1 1 1], L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0;
LS_0x600002856580_0_12 .concat [ 1 1 1 1], L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0, L_0x6000028564e0;
L_0x600002856580 .concat [ 4 4 4 4], LS_0x600002856580_0_0, LS_0x600002856580_0_4, LS_0x600002856580_0_8, LS_0x600002856580_0_12;
L_0x600002856620 .concat [ 16 16 0 0], L_0x600002856440, L_0x600002856580;
S_0x12b61c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12b619c40;
 .timescale 0 0;
P_0x600000c0c980 .param/l "col" 1 7 214, +C4<01>;
L_0x600003244930 .functor AND 1, v0x600002b16be0_0, L_0x600002856760, C4<1>, C4<1>;
L_0x6000032449a0 .functor AND 1, L_0x600002856940, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003244850 .functor OR 1, L_0x6000028568a0, L_0x6000032449a0, C4<0>, C4<0>;
L_0x6000032448c0 .functor AND 1, L_0x13009a4a0, L_0x600003244850, C4<1>, C4<1>;
L_0x600003244770 .functor AND 1, L_0x6000032448c0, L_0x600002856a80, C4<1>, C4<1>;
v0x600002b77330_0 .net *"_ivl_0", 2 0, L_0x6000028566c0;  1 drivers
L_0x1300988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b773c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300988c8;  1 drivers
v0x600002b77450_0 .net *"_ivl_13", 0 0, L_0x6000028568a0;  1 drivers
L_0x130098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b774e0_0 .net/2u *"_ivl_15", 2 0, L_0x130098910;  1 drivers
v0x600002b77570_0 .net *"_ivl_17", 0 0, L_0x600002856940;  1 drivers
v0x600002b77600_0 .net *"_ivl_20", 0 0, L_0x6000032449a0;  1 drivers
v0x600002b77690_0 .net *"_ivl_22", 0 0, L_0x600003244850;  1 drivers
v0x600002b77720_0 .net *"_ivl_24", 0 0, L_0x6000032448c0;  1 drivers
v0x600002b777b0_0 .net *"_ivl_25", 31 0, L_0x6000028569e0;  1 drivers
L_0x130098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b77840_0 .net *"_ivl_28", 15 0, L_0x130098958;  1 drivers
L_0x1300989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b778d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300989a0;  1 drivers
L_0x130098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b77960_0 .net *"_ivl_3", 0 0, L_0x130098838;  1 drivers
v0x600002b779f0_0 .net *"_ivl_31", 0 0, L_0x600002856a80;  1 drivers
L_0x130098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002b77a80_0 .net/2u *"_ivl_4", 2 0, L_0x130098880;  1 drivers
v0x600002b77b10_0 .net *"_ivl_6", 0 0, L_0x600002856760;  1 drivers
v0x600002b77ba0_0 .net "do_clear", 0 0, L_0x600003244770;  1 drivers
v0x600002b77c30_0 .net "load_weight", 0 0, L_0x600003244930;  1 drivers
v0x600002b77cc0_0 .net "weight_in", 7 0, L_0x600002856800;  1 drivers
L_0x6000028566c0 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130098838;
L_0x600002856760 .cmp/eq 3, L_0x6000028566c0, L_0x130098880;
L_0x6000028568a0 .cmp/eq 3, v0x600002b6c990_0, L_0x1300988c8;
L_0x600002856940 .cmp/eq 3, v0x600002b6c990_0, L_0x130098910;
L_0x6000028569e0 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130098958;
L_0x600002856a80 .cmp/eq 32, L_0x6000028569e0, L_0x1300989a0;
S_0x12b60ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b61c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374b980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374b9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b767f0_0 .net *"_ivl_11", 0 0, L_0x600002856d00;  1 drivers
v0x600002b76880_0 .net *"_ivl_12", 15 0, L_0x600002856da0;  1 drivers
v0x600002b76910_0 .net/s *"_ivl_4", 15 0, L_0x600002856b20;  1 drivers
v0x600002b769a0_0 .net/s *"_ivl_6", 15 0, L_0x600002856bc0;  1 drivers
v0x600002b76a30_0 .net/s "a_signed", 7 0, v0x600002b76be0_0;  1 drivers
v0x600002b76ac0_0 .net "act_in", 7 0, v0x600002b755f0_0;  alias, 1 drivers
v0x600002b76b50_0 .var "act_out", 7 0;
v0x600002b76be0_0 .var "act_reg", 7 0;
v0x600002b76c70_0 .net "clear_acc", 0 0, L_0x600003244770;  alias, 1 drivers
v0x600002b76d00_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b76d90_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b76e20_0 .net "load_weight", 0 0, L_0x600003244930;  alias, 1 drivers
v0x600002b76eb0_0 .net/s "product", 15 0, L_0x600002856c60;  1 drivers
v0x600002b76f40_0 .net/s "product_ext", 31 0, L_0x600002856e40;  1 drivers
v0x600002b76fd0_0 .net "psum_in", 31 0, L_0x1300985b0;  alias, 1 drivers
v0x600002b77060_0 .var "psum_out", 31 0;
v0x600002b770f0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b77180_0 .net/s "w_signed", 7 0, v0x600002b772a0_0;  1 drivers
v0x600002b77210_0 .net "weight_in", 7 0, L_0x600002856800;  alias, 1 drivers
v0x600002b772a0_0 .var "weight_reg", 7 0;
L_0x600002856b20 .extend/s 16, v0x600002b76be0_0;
L_0x600002856bc0 .extend/s 16, v0x600002b772a0_0;
L_0x600002856c60 .arith/mult 16, L_0x600002856b20, L_0x600002856bc0;
L_0x600002856d00 .part L_0x600002856c60, 15, 1;
LS_0x600002856da0_0_0 .concat [ 1 1 1 1], L_0x600002856d00, L_0x600002856d00, L_0x600002856d00, L_0x600002856d00;
LS_0x600002856da0_0_4 .concat [ 1 1 1 1], L_0x600002856d00, L_0x600002856d00, L_0x600002856d00, L_0x600002856d00;
LS_0x600002856da0_0_8 .concat [ 1 1 1 1], L_0x600002856d00, L_0x600002856d00, L_0x600002856d00, L_0x600002856d00;
LS_0x600002856da0_0_12 .concat [ 1 1 1 1], L_0x600002856d00, L_0x600002856d00, L_0x600002856d00, L_0x600002856d00;
L_0x600002856da0 .concat [ 4 4 4 4], LS_0x600002856da0_0_0, LS_0x600002856da0_0_4, LS_0x600002856da0_0_8, LS_0x600002856da0_0_12;
L_0x600002856e40 .concat [ 16 16 0 0], L_0x600002856c60, L_0x600002856da0;
S_0x12b6100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12b619c40;
 .timescale 0 0;
P_0x600000c0ca80 .param/l "col" 1 7 214, +C4<010>;
L_0x600003245810 .functor AND 1, v0x600002b16be0_0, L_0x600002856f80, C4<1>, C4<1>;
L_0x6000032457a0 .functor AND 1, L_0x600002857160, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003245730 .functor OR 1, L_0x6000028570c0, L_0x6000032457a0, C4<0>, C4<0>;
L_0x6000032441c0 .functor AND 1, L_0x13009a4a0, L_0x600003245730, C4<1>, C4<1>;
L_0x6000032440e0 .functor AND 1, L_0x6000032441c0, L_0x6000028572a0, C4<1>, C4<1>;
v0x600002b78900_0 .net *"_ivl_0", 3 0, L_0x600002856ee0;  1 drivers
L_0x130098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b78990_0 .net/2u *"_ivl_11", 2 0, L_0x130098a78;  1 drivers
v0x600002b78a20_0 .net *"_ivl_13", 0 0, L_0x6000028570c0;  1 drivers
L_0x130098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b78ab0_0 .net/2u *"_ivl_15", 2 0, L_0x130098ac0;  1 drivers
v0x600002b78b40_0 .net *"_ivl_17", 0 0, L_0x600002857160;  1 drivers
v0x600002b78bd0_0 .net *"_ivl_20", 0 0, L_0x6000032457a0;  1 drivers
v0x600002b78c60_0 .net *"_ivl_22", 0 0, L_0x600003245730;  1 drivers
v0x600002b78cf0_0 .net *"_ivl_24", 0 0, L_0x6000032441c0;  1 drivers
v0x600002b78d80_0 .net *"_ivl_25", 31 0, L_0x600002857200;  1 drivers
L_0x130098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b78e10_0 .net *"_ivl_28", 15 0, L_0x130098b08;  1 drivers
L_0x130098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b78ea0_0 .net/2u *"_ivl_29", 31 0, L_0x130098b50;  1 drivers
L_0x1300989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b78f30_0 .net *"_ivl_3", 1 0, L_0x1300989e8;  1 drivers
v0x600002b78fc0_0 .net *"_ivl_31", 0 0, L_0x6000028572a0;  1 drivers
L_0x130098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002b79050_0 .net/2u *"_ivl_4", 3 0, L_0x130098a30;  1 drivers
v0x600002b790e0_0 .net *"_ivl_6", 0 0, L_0x600002856f80;  1 drivers
v0x600002b79170_0 .net "do_clear", 0 0, L_0x6000032440e0;  1 drivers
v0x600002b79200_0 .net "load_weight", 0 0, L_0x600003245810;  1 drivers
v0x600002b79290_0 .net "weight_in", 7 0, L_0x600002857020;  1 drivers
L_0x600002856ee0 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x1300989e8;
L_0x600002856f80 .cmp/eq 4, L_0x600002856ee0, L_0x130098a30;
L_0x6000028570c0 .cmp/eq 3, v0x600002b6c990_0, L_0x130098a78;
L_0x600002857160 .cmp/eq 3, v0x600002b6c990_0, L_0x130098ac0;
L_0x600002857200 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130098b08;
L_0x6000028572a0 .cmp/eq 32, L_0x600002857200, L_0x130098b50;
S_0x12b604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b6100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374ba00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374ba40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b77d50_0 .net *"_ivl_11", 0 0, L_0x600002857520;  1 drivers
v0x600002b77de0_0 .net *"_ivl_12", 15 0, L_0x6000028575c0;  1 drivers
v0x600002b77e70_0 .net/s *"_ivl_4", 15 0, L_0x600002857340;  1 drivers
v0x600002b77f00_0 .net/s *"_ivl_6", 15 0, L_0x6000028573e0;  1 drivers
v0x600002b78000_0 .net/s "a_signed", 7 0, v0x600002b781b0_0;  1 drivers
v0x600002b78090_0 .net "act_in", 7 0, v0x600002b76b50_0;  alias, 1 drivers
v0x600002b78120_0 .var "act_out", 7 0;
v0x600002b781b0_0 .var "act_reg", 7 0;
v0x600002b78240_0 .net "clear_acc", 0 0, L_0x6000032440e0;  alias, 1 drivers
v0x600002b782d0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b78360_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b783f0_0 .net "load_weight", 0 0, L_0x600003245810;  alias, 1 drivers
v0x600002b78480_0 .net/s "product", 15 0, L_0x600002857480;  1 drivers
v0x600002b78510_0 .net/s "product_ext", 31 0, L_0x600002857660;  1 drivers
v0x600002b785a0_0 .net "psum_in", 31 0, L_0x1300985f8;  alias, 1 drivers
v0x600002b78630_0 .var "psum_out", 31 0;
v0x600002b786c0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b78750_0 .net/s "w_signed", 7 0, v0x600002b78870_0;  1 drivers
v0x600002b787e0_0 .net "weight_in", 7 0, L_0x600002857020;  alias, 1 drivers
v0x600002b78870_0 .var "weight_reg", 7 0;
L_0x600002857340 .extend/s 16, v0x600002b781b0_0;
L_0x6000028573e0 .extend/s 16, v0x600002b78870_0;
L_0x600002857480 .arith/mult 16, L_0x600002857340, L_0x6000028573e0;
L_0x600002857520 .part L_0x600002857480, 15, 1;
LS_0x6000028575c0_0_0 .concat [ 1 1 1 1], L_0x600002857520, L_0x600002857520, L_0x600002857520, L_0x600002857520;
LS_0x6000028575c0_0_4 .concat [ 1 1 1 1], L_0x600002857520, L_0x600002857520, L_0x600002857520, L_0x600002857520;
LS_0x6000028575c0_0_8 .concat [ 1 1 1 1], L_0x600002857520, L_0x600002857520, L_0x600002857520, L_0x600002857520;
LS_0x6000028575c0_0_12 .concat [ 1 1 1 1], L_0x600002857520, L_0x600002857520, L_0x600002857520, L_0x600002857520;
L_0x6000028575c0 .concat [ 4 4 4 4], LS_0x6000028575c0_0_0, LS_0x6000028575c0_0_4, LS_0x6000028575c0_0_8, LS_0x6000028575c0_0_12;
L_0x600002857660 .concat [ 16 16 0 0], L_0x600002857480, L_0x6000028575c0;
S_0x12b604c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12b619c40;
 .timescale 0 0;
P_0x600000c0c940 .param/l "col" 1 7 214, +C4<011>;
L_0x600003246220 .functor AND 1, v0x600002b16be0_0, L_0x6000028577a0, C4<1>, C4<1>;
L_0x600003246290 .functor AND 1, L_0x600002857980, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003246300 .functor OR 1, L_0x6000028578e0, L_0x600003246290, C4<0>, C4<0>;
L_0x600003246370 .functor AND 1, L_0x13009a4a0, L_0x600003246300, C4<1>, C4<1>;
L_0x6000032463e0 .functor AND 1, L_0x600003246370, L_0x600002857ac0, C4<1>, C4<1>;
v0x600002b79e60_0 .net *"_ivl_0", 3 0, L_0x600002857700;  1 drivers
L_0x130098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b79ef0_0 .net/2u *"_ivl_11", 2 0, L_0x130098c28;  1 drivers
v0x600002b79f80_0 .net *"_ivl_13", 0 0, L_0x6000028578e0;  1 drivers
L_0x130098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b7a010_0 .net/2u *"_ivl_15", 2 0, L_0x130098c70;  1 drivers
v0x600002b7a0a0_0 .net *"_ivl_17", 0 0, L_0x600002857980;  1 drivers
v0x600002b7a130_0 .net *"_ivl_20", 0 0, L_0x600003246290;  1 drivers
v0x600002b7a1c0_0 .net *"_ivl_22", 0 0, L_0x600003246300;  1 drivers
v0x600002b7a250_0 .net *"_ivl_24", 0 0, L_0x600003246370;  1 drivers
v0x600002b7a2e0_0 .net *"_ivl_25", 31 0, L_0x600002857a20;  1 drivers
L_0x130098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7a370_0 .net *"_ivl_28", 15 0, L_0x130098cb8;  1 drivers
L_0x130098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7a400_0 .net/2u *"_ivl_29", 31 0, L_0x130098d00;  1 drivers
L_0x130098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b7a490_0 .net *"_ivl_3", 1 0, L_0x130098b98;  1 drivers
v0x600002b7a520_0 .net *"_ivl_31", 0 0, L_0x600002857ac0;  1 drivers
L_0x130098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002b7a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x130098be0;  1 drivers
v0x600002b7a640_0 .net *"_ivl_6", 0 0, L_0x6000028577a0;  1 drivers
v0x600002b7a6d0_0 .net "do_clear", 0 0, L_0x6000032463e0;  1 drivers
v0x600002b7a760_0 .net "load_weight", 0 0, L_0x600003246220;  1 drivers
v0x600002b7a7f0_0 .net "weight_in", 7 0, L_0x600002857840;  1 drivers
L_0x600002857700 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x130098b98;
L_0x6000028577a0 .cmp/eq 4, L_0x600002857700, L_0x130098be0;
L_0x6000028578e0 .cmp/eq 3, v0x600002b6c990_0, L_0x130098c28;
L_0x600002857980 .cmp/eq 3, v0x600002b6c990_0, L_0x130098c70;
L_0x600002857a20 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130098cb8;
L_0x600002857ac0 .cmp/eq 32, L_0x600002857a20, L_0x130098d00;
S_0x12b616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b79320_0 .net *"_ivl_11", 0 0, L_0x600002857d40;  1 drivers
v0x600002b793b0_0 .net *"_ivl_12", 15 0, L_0x600002857de0;  1 drivers
v0x600002b79440_0 .net/s *"_ivl_4", 15 0, L_0x600002857b60;  1 drivers
v0x600002b794d0_0 .net/s *"_ivl_6", 15 0, L_0x600002857c00;  1 drivers
v0x600002b79560_0 .net/s "a_signed", 7 0, v0x600002b79710_0;  1 drivers
v0x600002b795f0_0 .net "act_in", 7 0, v0x600002b78120_0;  alias, 1 drivers
v0x600002b79680_0 .var "act_out", 7 0;
v0x600002b79710_0 .var "act_reg", 7 0;
v0x600002b797a0_0 .net "clear_acc", 0 0, L_0x6000032463e0;  alias, 1 drivers
v0x600002b79830_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b798c0_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b79950_0 .net "load_weight", 0 0, L_0x600003246220;  alias, 1 drivers
v0x600002b799e0_0 .net/s "product", 15 0, L_0x600002857ca0;  1 drivers
v0x600002b79a70_0 .net/s "product_ext", 31 0, L_0x600002857e80;  1 drivers
v0x600002b79b00_0 .net "psum_in", 31 0, L_0x130098640;  alias, 1 drivers
v0x600002b79b90_0 .var "psum_out", 31 0;
v0x600002b79c20_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b79cb0_0 .net/s "w_signed", 7 0, v0x600002b79dd0_0;  1 drivers
v0x600002b79d40_0 .net "weight_in", 7 0, L_0x600002857840;  alias, 1 drivers
v0x600002b79dd0_0 .var "weight_reg", 7 0;
L_0x600002857b60 .extend/s 16, v0x600002b79710_0;
L_0x600002857c00 .extend/s 16, v0x600002b79dd0_0;
L_0x600002857ca0 .arith/mult 16, L_0x600002857b60, L_0x600002857c00;
L_0x600002857d40 .part L_0x600002857ca0, 15, 1;
LS_0x600002857de0_0_0 .concat [ 1 1 1 1], L_0x600002857d40, L_0x600002857d40, L_0x600002857d40, L_0x600002857d40;
LS_0x600002857de0_0_4 .concat [ 1 1 1 1], L_0x600002857d40, L_0x600002857d40, L_0x600002857d40, L_0x600002857d40;
LS_0x600002857de0_0_8 .concat [ 1 1 1 1], L_0x600002857d40, L_0x600002857d40, L_0x600002857d40, L_0x600002857d40;
LS_0x600002857de0_0_12 .concat [ 1 1 1 1], L_0x600002857d40, L_0x600002857d40, L_0x600002857d40, L_0x600002857d40;
L_0x600002857de0 .concat [ 4 4 4 4], LS_0x600002857de0_0_0, LS_0x600002857de0_0_4, LS_0x600002857de0_0_8, LS_0x600002857de0_0_12;
L_0x600002857e80 .concat [ 16 16 0 0], L_0x600002857ca0, L_0x600002857de0;
S_0x12b616270 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0cc40 .param/l "row" 1 7 213, +C4<01>;
S_0x12b698eb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12b616270;
 .timescale 0 0;
P_0x600000c0ccc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600003246530 .functor AND 1, v0x600002b16be0_0, L_0x600002853b60, C4<1>, C4<1>;
L_0x600003246610 .functor AND 1, L_0x600002853e80, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003246680 .functor OR 1, L_0x6000028537a0, L_0x600003246610, C4<0>, C4<0>;
L_0x6000032466f0 .functor AND 1, L_0x13009a4a0, L_0x600003246680, C4<1>, C4<1>;
L_0x600003246760 .functor AND 1, L_0x6000032466f0, L_0x600002853d40, C4<1>, C4<1>;
v0x600002b7b3c0_0 .net *"_ivl_0", 2 0, L_0x600002857f20;  1 drivers
L_0x130098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b7b450_0 .net/2u *"_ivl_11", 2 0, L_0x130098dd8;  1 drivers
v0x600002b7b4e0_0 .net *"_ivl_13", 0 0, L_0x6000028537a0;  1 drivers
L_0x130098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b7b570_0 .net/2u *"_ivl_15", 2 0, L_0x130098e20;  1 drivers
v0x600002b7b600_0 .net *"_ivl_17", 0 0, L_0x600002853e80;  1 drivers
v0x600002b7b690_0 .net *"_ivl_20", 0 0, L_0x600003246610;  1 drivers
v0x600002b7b720_0 .net *"_ivl_22", 0 0, L_0x600003246680;  1 drivers
v0x600002b7b7b0_0 .net *"_ivl_24", 0 0, L_0x6000032466f0;  1 drivers
v0x600002b7b840_0 .net *"_ivl_25", 31 0, L_0x600002853660;  1 drivers
L_0x130098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7b8d0_0 .net *"_ivl_28", 15 0, L_0x130098e68;  1 drivers
L_0x130098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7b960_0 .net/2u *"_ivl_29", 31 0, L_0x130098eb0;  1 drivers
L_0x130098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b7b9f0_0 .net *"_ivl_3", 0 0, L_0x130098d48;  1 drivers
v0x600002b7ba80_0 .net *"_ivl_31", 0 0, L_0x600002853d40;  1 drivers
L_0x130098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b7bb10_0 .net/2u *"_ivl_4", 2 0, L_0x130098d90;  1 drivers
v0x600002b7bba0_0 .net *"_ivl_6", 0 0, L_0x600002853b60;  1 drivers
v0x600002b7bc30_0 .net "do_clear", 0 0, L_0x600003246760;  1 drivers
v0x600002b7bcc0_0 .net "load_weight", 0 0, L_0x600003246530;  1 drivers
v0x600002b7bd50_0 .net "weight_in", 7 0, L_0x600002853a20;  1 drivers
L_0x600002857f20 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130098d48;
L_0x600002853b60 .cmp/eq 3, L_0x600002857f20, L_0x130098d90;
L_0x6000028537a0 .cmp/eq 3, v0x600002b6c990_0, L_0x130098dd8;
L_0x600002853e80 .cmp/eq 3, v0x600002b6c990_0, L_0x130098e20;
L_0x600002853660 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130098e68;
L_0x600002853d40 .cmp/eq 32, L_0x600002853660, L_0x130098eb0;
S_0x12b699020 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b698eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b7a880_0 .net *"_ivl_11", 0 0, L_0x600002853ac0;  1 drivers
v0x600002b7a910_0 .net *"_ivl_12", 15 0, L_0x6000028532a0;  1 drivers
v0x600002b7a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600002853520;  1 drivers
v0x600002b7aa30_0 .net/s *"_ivl_6", 15 0, L_0x600002853c00;  1 drivers
v0x600002b7aac0_0 .net/s "a_signed", 7 0, v0x600002b7ac70_0;  1 drivers
v0x600002b7ab50_0 .net "act_in", 7 0, L_0x600003244d90;  alias, 1 drivers
v0x600002b7abe0_0 .var "act_out", 7 0;
v0x600002b7ac70_0 .var "act_reg", 7 0;
v0x600002b7ad00_0 .net "clear_acc", 0 0, L_0x600003246760;  alias, 1 drivers
v0x600002b7ad90_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b7ae20_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b7aeb0_0 .net "load_weight", 0 0, L_0x600003246530;  alias, 1 drivers
v0x600002b7af40_0 .net/s "product", 15 0, L_0x600002853200;  1 drivers
v0x600002b7afd0_0 .net/s "product_ext", 31 0, L_0x600002853980;  1 drivers
v0x600002b7b060_0 .net "psum_in", 31 0, v0x600002b75b00_0;  alias, 1 drivers
v0x600002b7b0f0_0 .var "psum_out", 31 0;
v0x600002b7b180_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b7b210_0 .net/s "w_signed", 7 0, v0x600002b7b330_0;  1 drivers
v0x600002b7b2a0_0 .net "weight_in", 7 0, L_0x600002853a20;  alias, 1 drivers
v0x600002b7b330_0 .var "weight_reg", 7 0;
L_0x600002853520 .extend/s 16, v0x600002b7ac70_0;
L_0x600002853c00 .extend/s 16, v0x600002b7b330_0;
L_0x600002853200 .arith/mult 16, L_0x600002853520, L_0x600002853c00;
L_0x600002853ac0 .part L_0x600002853200, 15, 1;
LS_0x6000028532a0_0_0 .concat [ 1 1 1 1], L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0;
LS_0x6000028532a0_0_4 .concat [ 1 1 1 1], L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0;
LS_0x6000028532a0_0_8 .concat [ 1 1 1 1], L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0;
LS_0x6000028532a0_0_12 .concat [ 1 1 1 1], L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0, L_0x600002853ac0;
L_0x6000028532a0 .concat [ 4 4 4 4], LS_0x6000028532a0_0_0, LS_0x6000028532a0_0_4, LS_0x6000028532a0_0_8, LS_0x6000028532a0_0_12;
L_0x600002853980 .concat [ 16 16 0 0], L_0x600002853200, L_0x6000028532a0;
S_0x12b6934f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12b616270;
 .timescale 0 0;
P_0x600000c0c900 .param/l "col" 1 7 214, +C4<01>;
L_0x6000032468b0 .functor AND 1, v0x600002b16be0_0, L_0x600002853840, C4<1>, C4<1>;
L_0x600003246920 .functor AND 1, L_0x600002853480, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003246990 .functor OR 1, L_0x600002853700, L_0x600003246920, C4<0>, C4<0>;
L_0x600003246a00 .functor AND 1, L_0x13009a4a0, L_0x600003246990, C4<1>, C4<1>;
L_0x600003246a70 .functor AND 1, L_0x600003246a00, L_0x6000028530c0, C4<1>, C4<1>;
v0x600002b7c990_0 .net *"_ivl_0", 2 0, L_0x600002853340;  1 drivers
L_0x130098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b7ca20_0 .net/2u *"_ivl_11", 2 0, L_0x130098f88;  1 drivers
v0x600002b7cab0_0 .net *"_ivl_13", 0 0, L_0x600002853700;  1 drivers
L_0x130098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b7cb40_0 .net/2u *"_ivl_15", 2 0, L_0x130098fd0;  1 drivers
v0x600002b7cbd0_0 .net *"_ivl_17", 0 0, L_0x600002853480;  1 drivers
v0x600002b7cc60_0 .net *"_ivl_20", 0 0, L_0x600003246920;  1 drivers
v0x600002b7ccf0_0 .net *"_ivl_22", 0 0, L_0x600003246990;  1 drivers
v0x600002b7cd80_0 .net *"_ivl_24", 0 0, L_0x600003246a00;  1 drivers
v0x600002b7ce10_0 .net *"_ivl_25", 31 0, L_0x6000028535c0;  1 drivers
L_0x130099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7cea0_0 .net *"_ivl_28", 15 0, L_0x130099018;  1 drivers
L_0x130099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7cf30_0 .net/2u *"_ivl_29", 31 0, L_0x130099060;  1 drivers
L_0x130098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b7cfc0_0 .net *"_ivl_3", 0 0, L_0x130098ef8;  1 drivers
v0x600002b7d050_0 .net *"_ivl_31", 0 0, L_0x6000028530c0;  1 drivers
L_0x130098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002b7d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x130098f40;  1 drivers
v0x600002b7d170_0 .net *"_ivl_6", 0 0, L_0x600002853840;  1 drivers
v0x600002b7d200_0 .net "do_clear", 0 0, L_0x600003246a70;  1 drivers
v0x600002b7d290_0 .net "load_weight", 0 0, L_0x6000032468b0;  1 drivers
v0x600002b7d320_0 .net "weight_in", 7 0, L_0x6000028533e0;  1 drivers
L_0x600002853340 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130098ef8;
L_0x600002853840 .cmp/eq 3, L_0x600002853340, L_0x130098f40;
L_0x600002853700 .cmp/eq 3, v0x600002b6c990_0, L_0x130098f88;
L_0x600002853480 .cmp/eq 3, v0x600002b6c990_0, L_0x130098fd0;
L_0x6000028535c0 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099018;
L_0x6000028530c0 .cmp/eq 32, L_0x6000028535c0, L_0x130099060;
S_0x12b693660 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b6934f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b7bde0_0 .net *"_ivl_11", 0 0, L_0x600002852e40;  1 drivers
v0x600002b7be70_0 .net *"_ivl_12", 15 0, L_0x600002852ee0;  1 drivers
v0x600002b7bf00_0 .net/s *"_ivl_4", 15 0, L_0x600002853160;  1 drivers
v0x600002b7c000_0 .net/s *"_ivl_6", 15 0, L_0x600002852f80;  1 drivers
v0x600002b7c090_0 .net/s "a_signed", 7 0, v0x600002b7c240_0;  1 drivers
v0x600002b7c120_0 .net "act_in", 7 0, v0x600002b7abe0_0;  alias, 1 drivers
v0x600002b7c1b0_0 .var "act_out", 7 0;
v0x600002b7c240_0 .var "act_reg", 7 0;
v0x600002b7c2d0_0 .net "clear_acc", 0 0, L_0x600003246a70;  alias, 1 drivers
v0x600002b7c360_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b7c3f0_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b7c480_0 .net "load_weight", 0 0, L_0x6000032468b0;  alias, 1 drivers
v0x600002b7c510_0 .net/s "product", 15 0, L_0x600002853020;  1 drivers
v0x600002b7c5a0_0 .net/s "product_ext", 31 0, L_0x600002852d00;  1 drivers
v0x600002b7c630_0 .net "psum_in", 31 0, v0x600002b77060_0;  alias, 1 drivers
v0x600002b7c6c0_0 .var "psum_out", 31 0;
v0x600002b7c750_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b7c7e0_0 .net/s "w_signed", 7 0, v0x600002b7c900_0;  1 drivers
v0x600002b7c870_0 .net "weight_in", 7 0, L_0x6000028533e0;  alias, 1 drivers
v0x600002b7c900_0 .var "weight_reg", 7 0;
L_0x600002853160 .extend/s 16, v0x600002b7c240_0;
L_0x600002852f80 .extend/s 16, v0x600002b7c900_0;
L_0x600002853020 .arith/mult 16, L_0x600002853160, L_0x600002852f80;
L_0x600002852e40 .part L_0x600002853020, 15, 1;
LS_0x600002852ee0_0_0 .concat [ 1 1 1 1], L_0x600002852e40, L_0x600002852e40, L_0x600002852e40, L_0x600002852e40;
LS_0x600002852ee0_0_4 .concat [ 1 1 1 1], L_0x600002852e40, L_0x600002852e40, L_0x600002852e40, L_0x600002852e40;
LS_0x600002852ee0_0_8 .concat [ 1 1 1 1], L_0x600002852e40, L_0x600002852e40, L_0x600002852e40, L_0x600002852e40;
LS_0x600002852ee0_0_12 .concat [ 1 1 1 1], L_0x600002852e40, L_0x600002852e40, L_0x600002852e40, L_0x600002852e40;
L_0x600002852ee0 .concat [ 4 4 4 4], LS_0x600002852ee0_0_0, LS_0x600002852ee0_0_4, LS_0x600002852ee0_0_8, LS_0x600002852ee0_0_12;
L_0x600002852d00 .concat [ 16 16 0 0], L_0x600002853020, L_0x600002852ee0;
S_0x12b690ea0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12b616270;
 .timescale 0 0;
P_0x600000c0ce80 .param/l "col" 1 7 214, +C4<010>;
L_0x600003246bc0 .functor AND 1, v0x600002b16be0_0, L_0x600002852bc0, C4<1>, C4<1>;
L_0x6000032465a0 .functor AND 1, L_0x600002852b20, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003246c30 .functor OR 1, L_0x600002852a80, L_0x6000032465a0, C4<0>, C4<0>;
L_0x600003246ca0 .functor AND 1, L_0x13009a4a0, L_0x600003246c30, C4<1>, C4<1>;
L_0x600003246d10 .functor AND 1, L_0x600003246ca0, L_0x6000028529e0, C4<1>, C4<1>;
v0x600002b7def0_0 .net *"_ivl_0", 3 0, L_0x600002852da0;  1 drivers
L_0x130099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b7df80_0 .net/2u *"_ivl_11", 2 0, L_0x130099138;  1 drivers
v0x600002b7e010_0 .net *"_ivl_13", 0 0, L_0x600002852a80;  1 drivers
L_0x130099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b7e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x130099180;  1 drivers
v0x600002b7e130_0 .net *"_ivl_17", 0 0, L_0x600002852b20;  1 drivers
v0x600002b7e1c0_0 .net *"_ivl_20", 0 0, L_0x6000032465a0;  1 drivers
v0x600002b7e250_0 .net *"_ivl_22", 0 0, L_0x600003246c30;  1 drivers
v0x600002b7e2e0_0 .net *"_ivl_24", 0 0, L_0x600003246ca0;  1 drivers
v0x600002b7e370_0 .net *"_ivl_25", 31 0, L_0x600002852940;  1 drivers
L_0x1300991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7e400_0 .net *"_ivl_28", 15 0, L_0x1300991c8;  1 drivers
L_0x130099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7e490_0 .net/2u *"_ivl_29", 31 0, L_0x130099210;  1 drivers
L_0x1300990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b7e520_0 .net *"_ivl_3", 1 0, L_0x1300990a8;  1 drivers
v0x600002b7e5b0_0 .net *"_ivl_31", 0 0, L_0x6000028529e0;  1 drivers
L_0x1300990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002b7e640_0 .net/2u *"_ivl_4", 3 0, L_0x1300990f0;  1 drivers
v0x600002b7e6d0_0 .net *"_ivl_6", 0 0, L_0x600002852bc0;  1 drivers
v0x600002b7e760_0 .net "do_clear", 0 0, L_0x600003246d10;  1 drivers
v0x600002b7e7f0_0 .net "load_weight", 0 0, L_0x600003246bc0;  1 drivers
v0x600002b7e880_0 .net "weight_in", 7 0, L_0x600002852c60;  1 drivers
L_0x600002852da0 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x1300990a8;
L_0x600002852bc0 .cmp/eq 4, L_0x600002852da0, L_0x1300990f0;
L_0x600002852a80 .cmp/eq 3, v0x600002b6c990_0, L_0x130099138;
L_0x600002852b20 .cmp/eq 3, v0x600002b6c990_0, L_0x130099180;
L_0x600002852940 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x1300991c8;
L_0x6000028529e0 .cmp/eq 32, L_0x600002852940, L_0x130099210;
S_0x12b691010 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b690ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b7d3b0_0 .net *"_ivl_11", 0 0, L_0x6000028521c0;  1 drivers
v0x600002b7d440_0 .net *"_ivl_12", 15 0, L_0x600002851fe0;  1 drivers
v0x600002b7d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600002852620;  1 drivers
v0x600002b7d560_0 .net/s *"_ivl_6", 15 0, L_0x6000028526c0;  1 drivers
v0x600002b7d5f0_0 .net/s "a_signed", 7 0, v0x600002b7d7a0_0;  1 drivers
v0x600002b7d680_0 .net "act_in", 7 0, v0x600002b7c1b0_0;  alias, 1 drivers
v0x600002b7d710_0 .var "act_out", 7 0;
v0x600002b7d7a0_0 .var "act_reg", 7 0;
v0x600002b7d830_0 .net "clear_acc", 0 0, L_0x600003246d10;  alias, 1 drivers
v0x600002b7d8c0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b7d950_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b7d9e0_0 .net "load_weight", 0 0, L_0x600003246bc0;  alias, 1 drivers
v0x600002b7da70_0 .net/s "product", 15 0, L_0x600002852120;  1 drivers
v0x600002b7db00_0 .net/s "product_ext", 31 0, L_0x600002852080;  1 drivers
v0x600002b7db90_0 .net "psum_in", 31 0, v0x600002b78630_0;  alias, 1 drivers
v0x600002b7dc20_0 .var "psum_out", 31 0;
v0x600002b7dcb0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b7dd40_0 .net/s "w_signed", 7 0, v0x600002b7de60_0;  1 drivers
v0x600002b7ddd0_0 .net "weight_in", 7 0, L_0x600002852c60;  alias, 1 drivers
v0x600002b7de60_0 .var "weight_reg", 7 0;
L_0x600002852620 .extend/s 16, v0x600002b7d7a0_0;
L_0x6000028526c0 .extend/s 16, v0x600002b7de60_0;
L_0x600002852120 .arith/mult 16, L_0x600002852620, L_0x6000028526c0;
L_0x6000028521c0 .part L_0x600002852120, 15, 1;
LS_0x600002851fe0_0_0 .concat [ 1 1 1 1], L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0;
LS_0x600002851fe0_0_4 .concat [ 1 1 1 1], L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0;
LS_0x600002851fe0_0_8 .concat [ 1 1 1 1], L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0;
LS_0x600002851fe0_0_12 .concat [ 1 1 1 1], L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0, L_0x6000028521c0;
L_0x600002851fe0 .concat [ 4 4 4 4], LS_0x600002851fe0_0_0, LS_0x600002851fe0_0_4, LS_0x600002851fe0_0_8, LS_0x600002851fe0_0_12;
L_0x600002852080 .concat [ 16 16 0 0], L_0x600002852120, L_0x600002851fe0;
S_0x12b68e850 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12b616270;
 .timescale 0 0;
P_0x600000c0cf80 .param/l "col" 1 7 214, +C4<011>;
L_0x600003246e60 .functor AND 1, v0x600002b16be0_0, L_0x600002851f40, C4<1>, C4<1>;
L_0x600003246ed0 .functor AND 1, L_0x600002851c20, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003246f40 .functor OR 1, L_0x600002851e00, L_0x600003246ed0, C4<0>, C4<0>;
L_0x600003246fb0 .functor AND 1, L_0x13009a4a0, L_0x600003246f40, C4<1>, C4<1>;
L_0x600003247020 .functor AND 1, L_0x600003246fb0, L_0x600002851ae0, C4<1>, C4<1>;
v0x600002b7f450_0 .net *"_ivl_0", 3 0, L_0x600002851ea0;  1 drivers
L_0x1300992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b7f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300992e8;  1 drivers
v0x600002b7f570_0 .net *"_ivl_13", 0 0, L_0x600002851e00;  1 drivers
L_0x130099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b7f600_0 .net/2u *"_ivl_15", 2 0, L_0x130099330;  1 drivers
v0x600002b7f690_0 .net *"_ivl_17", 0 0, L_0x600002851c20;  1 drivers
v0x600002b7f720_0 .net *"_ivl_20", 0 0, L_0x600003246ed0;  1 drivers
v0x600002b7f7b0_0 .net *"_ivl_22", 0 0, L_0x600003246f40;  1 drivers
v0x600002b7f840_0 .net *"_ivl_24", 0 0, L_0x600003246fb0;  1 drivers
v0x600002b7f8d0_0 .net *"_ivl_25", 31 0, L_0x600002851cc0;  1 drivers
L_0x130099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7f960_0 .net *"_ivl_28", 15 0, L_0x130099378;  1 drivers
L_0x1300993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b7f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300993c0;  1 drivers
L_0x130099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b7fa80_0 .net *"_ivl_3", 1 0, L_0x130099258;  1 drivers
v0x600002b7fb10_0 .net *"_ivl_31", 0 0, L_0x600002851ae0;  1 drivers
L_0x1300992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002b7fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1300992a0;  1 drivers
v0x600002b7fc30_0 .net *"_ivl_6", 0 0, L_0x600002851f40;  1 drivers
v0x600002b7fcc0_0 .net "do_clear", 0 0, L_0x600003247020;  1 drivers
v0x600002b7fd50_0 .net "load_weight", 0 0, L_0x600003246e60;  1 drivers
v0x600002b7fde0_0 .net "weight_in", 7 0, L_0x600002851d60;  1 drivers
L_0x600002851ea0 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x130099258;
L_0x600002851f40 .cmp/eq 4, L_0x600002851ea0, L_0x1300992a0;
L_0x600002851e00 .cmp/eq 3, v0x600002b6c990_0, L_0x1300992e8;
L_0x600002851c20 .cmp/eq 3, v0x600002b6c990_0, L_0x130099330;
L_0x600002851cc0 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099378;
L_0x600002851ae0 .cmp/eq 32, L_0x600002851cc0, L_0x1300993c0;
S_0x12b68e9c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b68e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374ba80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b7e910_0 .net *"_ivl_11", 0 0, L_0x600002851860;  1 drivers
v0x600002b7e9a0_0 .net *"_ivl_12", 15 0, L_0x600002851900;  1 drivers
v0x600002b7ea30_0 .net/s *"_ivl_4", 15 0, L_0x600002851b80;  1 drivers
v0x600002b7eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000028519a0;  1 drivers
v0x600002b7eb50_0 .net/s "a_signed", 7 0, v0x600002b7ed00_0;  1 drivers
v0x600002b7ebe0_0 .net "act_in", 7 0, v0x600002b7d710_0;  alias, 1 drivers
v0x600002b7ec70_0 .var "act_out", 7 0;
v0x600002b7ed00_0 .var "act_reg", 7 0;
v0x600002b7ed90_0 .net "clear_acc", 0 0, L_0x600003247020;  alias, 1 drivers
v0x600002b7ee20_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b7eeb0_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b7ef40_0 .net "load_weight", 0 0, L_0x600003246e60;  alias, 1 drivers
v0x600002b7efd0_0 .net/s "product", 15 0, L_0x600002851a40;  1 drivers
v0x600002b7f060_0 .net/s "product_ext", 31 0, L_0x600002851720;  1 drivers
v0x600002b7f0f0_0 .net "psum_in", 31 0, v0x600002b79b90_0;  alias, 1 drivers
v0x600002b7f180_0 .var "psum_out", 31 0;
v0x600002b7f210_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b7f2a0_0 .net/s "w_signed", 7 0, v0x600002b7f3c0_0;  1 drivers
v0x600002b7f330_0 .net "weight_in", 7 0, L_0x600002851d60;  alias, 1 drivers
v0x600002b7f3c0_0 .var "weight_reg", 7 0;
L_0x600002851b80 .extend/s 16, v0x600002b7ed00_0;
L_0x6000028519a0 .extend/s 16, v0x600002b7f3c0_0;
L_0x600002851a40 .arith/mult 16, L_0x600002851b80, L_0x6000028519a0;
L_0x600002851860 .part L_0x600002851a40, 15, 1;
LS_0x600002851900_0_0 .concat [ 1 1 1 1], L_0x600002851860, L_0x600002851860, L_0x600002851860, L_0x600002851860;
LS_0x600002851900_0_4 .concat [ 1 1 1 1], L_0x600002851860, L_0x600002851860, L_0x600002851860, L_0x600002851860;
LS_0x600002851900_0_8 .concat [ 1 1 1 1], L_0x600002851860, L_0x600002851860, L_0x600002851860, L_0x600002851860;
LS_0x600002851900_0_12 .concat [ 1 1 1 1], L_0x600002851860, L_0x600002851860, L_0x600002851860, L_0x600002851860;
L_0x600002851900 .concat [ 4 4 4 4], LS_0x600002851900_0_0, LS_0x600002851900_0_4, LS_0x600002851900_0_8, LS_0x600002851900_0_12;
L_0x600002851720 .concat [ 16 16 0 0], L_0x600002851a40, L_0x600002851900;
S_0x12b68c200 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0d080 .param/l "row" 1 7 213, +C4<010>;
S_0x12b68c370 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12b68c200;
 .timescale 0 0;
P_0x600000c0d100 .param/l "col" 1 7 214, +C4<00>;
L_0x600003247170 .functor AND 1, v0x600002b16be0_0, L_0x6000028515e0, C4<1>, C4<1>;
L_0x6000032471e0 .functor AND 1, L_0x600002851540, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003247250 .functor OR 1, L_0x6000028514a0, L_0x6000032471e0, C4<0>, C4<0>;
L_0x6000032472c0 .functor AND 1, L_0x13009a4a0, L_0x600003247250, C4<1>, C4<1>;
L_0x600003247330 .functor AND 1, L_0x6000032472c0, L_0x600002851400, C4<1>, C4<1>;
v0x600002b60a20_0 .net *"_ivl_0", 2 0, L_0x6000028517c0;  1 drivers
L_0x130099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b60ab0_0 .net/2u *"_ivl_11", 2 0, L_0x130099498;  1 drivers
v0x600002b60b40_0 .net *"_ivl_13", 0 0, L_0x6000028514a0;  1 drivers
L_0x1300994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b60bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300994e0;  1 drivers
v0x600002b60c60_0 .net *"_ivl_17", 0 0, L_0x600002851540;  1 drivers
v0x600002b60cf0_0 .net *"_ivl_20", 0 0, L_0x6000032471e0;  1 drivers
v0x600002b60d80_0 .net *"_ivl_22", 0 0, L_0x600003247250;  1 drivers
v0x600002b60e10_0 .net *"_ivl_24", 0 0, L_0x6000032472c0;  1 drivers
v0x600002b60ea0_0 .net *"_ivl_25", 31 0, L_0x600002851360;  1 drivers
L_0x130099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b60f30_0 .net *"_ivl_28", 15 0, L_0x130099528;  1 drivers
L_0x130099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b60fc0_0 .net/2u *"_ivl_29", 31 0, L_0x130099570;  1 drivers
L_0x130099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b61050_0 .net *"_ivl_3", 0 0, L_0x130099408;  1 drivers
v0x600002b610e0_0 .net *"_ivl_31", 0 0, L_0x600002851400;  1 drivers
L_0x130099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b61170_0 .net/2u *"_ivl_4", 2 0, L_0x130099450;  1 drivers
v0x600002b61200_0 .net *"_ivl_6", 0 0, L_0x6000028515e0;  1 drivers
v0x600002b61290_0 .net "do_clear", 0 0, L_0x600003247330;  1 drivers
v0x600002b61320_0 .net "load_weight", 0 0, L_0x600003247170;  1 drivers
v0x600002b613b0_0 .net "weight_in", 7 0, L_0x600002851680;  1 drivers
L_0x6000028517c0 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130099408;
L_0x6000028515e0 .cmp/eq 3, L_0x6000028517c0, L_0x130099450;
L_0x6000028514a0 .cmp/eq 3, v0x600002b6c990_0, L_0x130099498;
L_0x600002851540 .cmp/eq 3, v0x600002b6c990_0, L_0x1300994e0;
L_0x600002851360 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099528;
L_0x600002851400 .cmp/eq 32, L_0x600002851360, L_0x130099570;
S_0x12b689bb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b68c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374be00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374be40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b7fe70_0 .net *"_ivl_11", 0 0, L_0x600002851180;  1 drivers
v0x600002b7ff00_0 .net *"_ivl_12", 15 0, L_0x600002850fa0;  1 drivers
v0x600002b60000_0 .net/s *"_ivl_4", 15 0, L_0x600002851220;  1 drivers
v0x600002b60090_0 .net/s *"_ivl_6", 15 0, L_0x6000028512c0;  1 drivers
v0x600002b60120_0 .net/s "a_signed", 7 0, v0x600002b602d0_0;  1 drivers
v0x600002b601b0_0 .net "act_in", 7 0, L_0x600003244e00;  alias, 1 drivers
v0x600002b60240_0 .var "act_out", 7 0;
v0x600002b602d0_0 .var "act_reg", 7 0;
v0x600002b60360_0 .net "clear_acc", 0 0, L_0x600003247330;  alias, 1 drivers
v0x600002b603f0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b60480_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b60510_0 .net "load_weight", 0 0, L_0x600003247170;  alias, 1 drivers
v0x600002b605a0_0 .net/s "product", 15 0, L_0x6000028510e0;  1 drivers
v0x600002b60630_0 .net/s "product_ext", 31 0, L_0x600002851040;  1 drivers
v0x600002b606c0_0 .net "psum_in", 31 0, v0x600002b7b0f0_0;  alias, 1 drivers
v0x600002b60750_0 .var "psum_out", 31 0;
v0x600002b607e0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b60870_0 .net/s "w_signed", 7 0, v0x600002b60990_0;  1 drivers
v0x600002b60900_0 .net "weight_in", 7 0, L_0x600002851680;  alias, 1 drivers
v0x600002b60990_0 .var "weight_reg", 7 0;
L_0x600002851220 .extend/s 16, v0x600002b602d0_0;
L_0x6000028512c0 .extend/s 16, v0x600002b60990_0;
L_0x6000028510e0 .arith/mult 16, L_0x600002851220, L_0x6000028512c0;
L_0x600002851180 .part L_0x6000028510e0, 15, 1;
LS_0x600002850fa0_0_0 .concat [ 1 1 1 1], L_0x600002851180, L_0x600002851180, L_0x600002851180, L_0x600002851180;
LS_0x600002850fa0_0_4 .concat [ 1 1 1 1], L_0x600002851180, L_0x600002851180, L_0x600002851180, L_0x600002851180;
LS_0x600002850fa0_0_8 .concat [ 1 1 1 1], L_0x600002851180, L_0x600002851180, L_0x600002851180, L_0x600002851180;
LS_0x600002850fa0_0_12 .concat [ 1 1 1 1], L_0x600002851180, L_0x600002851180, L_0x600002851180, L_0x600002851180;
L_0x600002850fa0 .concat [ 4 4 4 4], LS_0x600002850fa0_0_0, LS_0x600002850fa0_0_4, LS_0x600002850fa0_0_8, LS_0x600002850fa0_0_12;
L_0x600002851040 .concat [ 16 16 0 0], L_0x6000028510e0, L_0x600002850fa0;
S_0x12b689d20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12b68c200;
 .timescale 0 0;
P_0x600000c0d200 .param/l "col" 1 7 214, +C4<01>;
L_0x600003247480 .functor AND 1, v0x600002b16be0_0, L_0x600002850f00, C4<1>, C4<1>;
L_0x6000032474f0 .functor AND 1, L_0x600002850be0, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003247560 .functor OR 1, L_0x600002850dc0, L_0x6000032474f0, C4<0>, C4<0>;
L_0x6000032475d0 .functor AND 1, L_0x13009a4a0, L_0x600003247560, C4<1>, C4<1>;
L_0x600003247640 .functor AND 1, L_0x6000032475d0, L_0x600002850aa0, C4<1>, C4<1>;
v0x600002b61f80_0 .net *"_ivl_0", 2 0, L_0x600002850e60;  1 drivers
L_0x130099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b62010_0 .net/2u *"_ivl_11", 2 0, L_0x130099648;  1 drivers
v0x600002b620a0_0 .net *"_ivl_13", 0 0, L_0x600002850dc0;  1 drivers
L_0x130099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b62130_0 .net/2u *"_ivl_15", 2 0, L_0x130099690;  1 drivers
v0x600002b621c0_0 .net *"_ivl_17", 0 0, L_0x600002850be0;  1 drivers
v0x600002b62250_0 .net *"_ivl_20", 0 0, L_0x6000032474f0;  1 drivers
v0x600002b622e0_0 .net *"_ivl_22", 0 0, L_0x600003247560;  1 drivers
v0x600002b62370_0 .net *"_ivl_24", 0 0, L_0x6000032475d0;  1 drivers
v0x600002b62400_0 .net *"_ivl_25", 31 0, L_0x600002850c80;  1 drivers
L_0x1300996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b62490_0 .net *"_ivl_28", 15 0, L_0x1300996d8;  1 drivers
L_0x130099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b62520_0 .net/2u *"_ivl_29", 31 0, L_0x130099720;  1 drivers
L_0x1300995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b625b0_0 .net *"_ivl_3", 0 0, L_0x1300995b8;  1 drivers
v0x600002b62640_0 .net *"_ivl_31", 0 0, L_0x600002850aa0;  1 drivers
L_0x130099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002b626d0_0 .net/2u *"_ivl_4", 2 0, L_0x130099600;  1 drivers
v0x600002b62760_0 .net *"_ivl_6", 0 0, L_0x600002850f00;  1 drivers
v0x600002b627f0_0 .net "do_clear", 0 0, L_0x600003247640;  1 drivers
v0x600002b62880_0 .net "load_weight", 0 0, L_0x600003247480;  1 drivers
v0x600002b62910_0 .net "weight_in", 7 0, L_0x600002850d20;  1 drivers
L_0x600002850e60 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x1300995b8;
L_0x600002850f00 .cmp/eq 3, L_0x600002850e60, L_0x130099600;
L_0x600002850dc0 .cmp/eq 3, v0x600002b6c990_0, L_0x130099648;
L_0x600002850be0 .cmp/eq 3, v0x600002b6c990_0, L_0x130099690;
L_0x600002850c80 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x1300996d8;
L_0x600002850aa0 .cmp/eq 32, L_0x600002850c80, L_0x130099720;
S_0x12b687560 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b689d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b61440_0 .net *"_ivl_11", 0 0, L_0x6000028524e0;  1 drivers
v0x600002b614d0_0 .net *"_ivl_12", 15 0, L_0x600002852580;  1 drivers
v0x600002b61560_0 .net/s *"_ivl_4", 15 0, L_0x600002850b40;  1 drivers
v0x600002b615f0_0 .net/s *"_ivl_6", 15 0, L_0x600002850960;  1 drivers
v0x600002b61680_0 .net/s "a_signed", 7 0, v0x600002b61830_0;  1 drivers
v0x600002b61710_0 .net "act_in", 7 0, v0x600002b60240_0;  alias, 1 drivers
v0x600002b617a0_0 .var "act_out", 7 0;
v0x600002b61830_0 .var "act_reg", 7 0;
v0x600002b618c0_0 .net "clear_acc", 0 0, L_0x600003247640;  alias, 1 drivers
v0x600002b61950_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b619e0_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b61a70_0 .net "load_weight", 0 0, L_0x600003247480;  alias, 1 drivers
v0x600002b61b00_0 .net/s "product", 15 0, L_0x600002850a00;  1 drivers
v0x600002b61b90_0 .net/s "product_ext", 31 0, L_0x6000028523a0;  1 drivers
v0x600002b61c20_0 .net "psum_in", 31 0, v0x600002b7c6c0_0;  alias, 1 drivers
v0x600002b61cb0_0 .var "psum_out", 31 0;
v0x600002b61d40_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b61dd0_0 .net/s "w_signed", 7 0, v0x600002b61ef0_0;  1 drivers
v0x600002b61e60_0 .net "weight_in", 7 0, L_0x600002850d20;  alias, 1 drivers
v0x600002b61ef0_0 .var "weight_reg", 7 0;
L_0x600002850b40 .extend/s 16, v0x600002b61830_0;
L_0x600002850960 .extend/s 16, v0x600002b61ef0_0;
L_0x600002850a00 .arith/mult 16, L_0x600002850b40, L_0x600002850960;
L_0x6000028524e0 .part L_0x600002850a00, 15, 1;
LS_0x600002852580_0_0 .concat [ 1 1 1 1], L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0;
LS_0x600002852580_0_4 .concat [ 1 1 1 1], L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0;
LS_0x600002852580_0_8 .concat [ 1 1 1 1], L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0;
LS_0x600002852580_0_12 .concat [ 1 1 1 1], L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0, L_0x6000028524e0;
L_0x600002852580 .concat [ 4 4 4 4], LS_0x600002852580_0_0, LS_0x600002852580_0_4, LS_0x600002852580_0_8, LS_0x600002852580_0_12;
L_0x6000028523a0 .concat [ 16 16 0 0], L_0x600002850a00, L_0x600002852580;
S_0x12b6876d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12b68c200;
 .timescale 0 0;
P_0x600000c0d300 .param/l "col" 1 7 214, +C4<010>;
L_0x600003247790 .functor AND 1, v0x600002b16be0_0, L_0x600002852260, C4<1>, C4<1>;
L_0x600003247800 .functor AND 1, L_0x600002850820, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003247870 .functor OR 1, L_0x6000028506e0, L_0x600003247800, C4<0>, C4<0>;
L_0x6000032478e0 .functor AND 1, L_0x13009a4a0, L_0x600003247870, C4<1>, C4<1>;
L_0x600003247950 .functor AND 1, L_0x6000032478e0, L_0x6000028538e0, C4<1>, C4<1>;
v0x600002b634e0_0 .net *"_ivl_0", 3 0, L_0x600002852440;  1 drivers
L_0x1300997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b63570_0 .net/2u *"_ivl_11", 2 0, L_0x1300997f8;  1 drivers
v0x600002b63600_0 .net *"_ivl_13", 0 0, L_0x6000028506e0;  1 drivers
L_0x130099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b63690_0 .net/2u *"_ivl_15", 2 0, L_0x130099840;  1 drivers
v0x600002b63720_0 .net *"_ivl_17", 0 0, L_0x600002850820;  1 drivers
v0x600002b637b0_0 .net *"_ivl_20", 0 0, L_0x600003247800;  1 drivers
v0x600002b63840_0 .net *"_ivl_22", 0 0, L_0x600003247870;  1 drivers
v0x600002b638d0_0 .net *"_ivl_24", 0 0, L_0x6000032478e0;  1 drivers
v0x600002b63960_0 .net *"_ivl_25", 31 0, L_0x6000028508c0;  1 drivers
L_0x130099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b639f0_0 .net *"_ivl_28", 15 0, L_0x130099888;  1 drivers
L_0x1300998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b63a80_0 .net/2u *"_ivl_29", 31 0, L_0x1300998d0;  1 drivers
L_0x130099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b63b10_0 .net *"_ivl_3", 1 0, L_0x130099768;  1 drivers
v0x600002b63ba0_0 .net *"_ivl_31", 0 0, L_0x6000028538e0;  1 drivers
L_0x1300997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002b63c30_0 .net/2u *"_ivl_4", 3 0, L_0x1300997b0;  1 drivers
v0x600002b63cc0_0 .net *"_ivl_6", 0 0, L_0x600002852260;  1 drivers
v0x600002b63d50_0 .net "do_clear", 0 0, L_0x600003247950;  1 drivers
v0x600002b63de0_0 .net "load_weight", 0 0, L_0x600003247790;  1 drivers
v0x600002b63e70_0 .net "weight_in", 7 0, L_0x600002852300;  1 drivers
L_0x600002852440 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x130099768;
L_0x600002852260 .cmp/eq 4, L_0x600002852440, L_0x1300997b0;
L_0x6000028506e0 .cmp/eq 3, v0x600002b6c990_0, L_0x1300997f8;
L_0x600002850820 .cmp/eq 3, v0x600002b6c990_0, L_0x130099840;
L_0x6000028508c0 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099888;
L_0x6000028538e0 .cmp/eq 32, L_0x6000028508c0, L_0x1300998d0;
S_0x12b684f10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b6876d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b629a0_0 .net *"_ivl_11", 0 0, L_0x6000028581e0;  1 drivers
v0x600002b62a30_0 .net *"_ivl_12", 15 0, L_0x600002858280;  1 drivers
v0x600002b62ac0_0 .net/s *"_ivl_4", 15 0, L_0x600002858000;  1 drivers
v0x600002b62b50_0 .net/s *"_ivl_6", 15 0, L_0x6000028580a0;  1 drivers
v0x600002b62be0_0 .net/s "a_signed", 7 0, v0x600002b62d90_0;  1 drivers
v0x600002b62c70_0 .net "act_in", 7 0, v0x600002b617a0_0;  alias, 1 drivers
v0x600002b62d00_0 .var "act_out", 7 0;
v0x600002b62d90_0 .var "act_reg", 7 0;
v0x600002b62e20_0 .net "clear_acc", 0 0, L_0x600003247950;  alias, 1 drivers
v0x600002b62eb0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b62f40_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b62fd0_0 .net "load_weight", 0 0, L_0x600003247790;  alias, 1 drivers
v0x600002b63060_0 .net/s "product", 15 0, L_0x600002858140;  1 drivers
v0x600002b630f0_0 .net/s "product_ext", 31 0, L_0x600002858320;  1 drivers
v0x600002b63180_0 .net "psum_in", 31 0, v0x600002b7dc20_0;  alias, 1 drivers
v0x600002b63210_0 .var "psum_out", 31 0;
v0x600002b632a0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b63330_0 .net/s "w_signed", 7 0, v0x600002b63450_0;  1 drivers
v0x600002b633c0_0 .net "weight_in", 7 0, L_0x600002852300;  alias, 1 drivers
v0x600002b63450_0 .var "weight_reg", 7 0;
L_0x600002858000 .extend/s 16, v0x600002b62d90_0;
L_0x6000028580a0 .extend/s 16, v0x600002b63450_0;
L_0x600002858140 .arith/mult 16, L_0x600002858000, L_0x6000028580a0;
L_0x6000028581e0 .part L_0x600002858140, 15, 1;
LS_0x600002858280_0_0 .concat [ 1 1 1 1], L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0;
LS_0x600002858280_0_4 .concat [ 1 1 1 1], L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0;
LS_0x600002858280_0_8 .concat [ 1 1 1 1], L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0;
LS_0x600002858280_0_12 .concat [ 1 1 1 1], L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0, L_0x6000028581e0;
L_0x600002858280 .concat [ 4 4 4 4], LS_0x600002858280_0_0, LS_0x600002858280_0_4, LS_0x600002858280_0_8, LS_0x600002858280_0_12;
L_0x600002858320 .concat [ 16 16 0 0], L_0x600002858140, L_0x600002858280;
S_0x12b685080 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12b68c200;
 .timescale 0 0;
P_0x600000c0d400 .param/l "col" 1 7 214, +C4<011>;
L_0x600003247aa0 .functor AND 1, v0x600002b16be0_0, L_0x600002858460, C4<1>, C4<1>;
L_0x600003247b10 .functor AND 1, L_0x600002858640, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003247b80 .functor OR 1, L_0x6000028585a0, L_0x600003247b10, C4<0>, C4<0>;
L_0x600003247bf0 .functor AND 1, L_0x13009a4a0, L_0x600003247b80, C4<1>, C4<1>;
L_0x600003247c60 .functor AND 1, L_0x600003247bf0, L_0x600002858780, C4<1>, C4<1>;
v0x600002b64ab0_0 .net *"_ivl_0", 3 0, L_0x6000028583c0;  1 drivers
L_0x1300999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b64b40_0 .net/2u *"_ivl_11", 2 0, L_0x1300999a8;  1 drivers
v0x600002b64bd0_0 .net *"_ivl_13", 0 0, L_0x6000028585a0;  1 drivers
L_0x1300999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b64c60_0 .net/2u *"_ivl_15", 2 0, L_0x1300999f0;  1 drivers
v0x600002b64cf0_0 .net *"_ivl_17", 0 0, L_0x600002858640;  1 drivers
v0x600002b64d80_0 .net *"_ivl_20", 0 0, L_0x600003247b10;  1 drivers
v0x600002b64e10_0 .net *"_ivl_22", 0 0, L_0x600003247b80;  1 drivers
v0x600002b64ea0_0 .net *"_ivl_24", 0 0, L_0x600003247bf0;  1 drivers
v0x600002b64f30_0 .net *"_ivl_25", 31 0, L_0x6000028586e0;  1 drivers
L_0x130099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b64fc0_0 .net *"_ivl_28", 15 0, L_0x130099a38;  1 drivers
L_0x130099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b65050_0 .net/2u *"_ivl_29", 31 0, L_0x130099a80;  1 drivers
L_0x130099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b650e0_0 .net *"_ivl_3", 1 0, L_0x130099918;  1 drivers
v0x600002b65170_0 .net *"_ivl_31", 0 0, L_0x600002858780;  1 drivers
L_0x130099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002b65200_0 .net/2u *"_ivl_4", 3 0, L_0x130099960;  1 drivers
v0x600002b65290_0 .net *"_ivl_6", 0 0, L_0x600002858460;  1 drivers
v0x600002b65320_0 .net "do_clear", 0 0, L_0x600003247c60;  1 drivers
v0x600002b653b0_0 .net "load_weight", 0 0, L_0x600003247aa0;  1 drivers
v0x600002b65440_0 .net "weight_in", 7 0, L_0x600002858500;  1 drivers
L_0x6000028583c0 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x130099918;
L_0x600002858460 .cmp/eq 4, L_0x6000028583c0, L_0x130099960;
L_0x6000028585a0 .cmp/eq 3, v0x600002b6c990_0, L_0x1300999a8;
L_0x600002858640 .cmp/eq 3, v0x600002b6c990_0, L_0x1300999f0;
L_0x6000028586e0 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099a38;
L_0x600002858780 .cmp/eq 32, L_0x6000028586e0, L_0x130099a80;
S_0x12b6828c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b685080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374be80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b63f00_0 .net *"_ivl_11", 0 0, L_0x600002858a00;  1 drivers
v0x600002b64000_0 .net *"_ivl_12", 15 0, L_0x600002858aa0;  1 drivers
v0x600002b64090_0 .net/s *"_ivl_4", 15 0, L_0x600002858820;  1 drivers
v0x600002b64120_0 .net/s *"_ivl_6", 15 0, L_0x6000028588c0;  1 drivers
v0x600002b641b0_0 .net/s "a_signed", 7 0, v0x600002b64360_0;  1 drivers
v0x600002b64240_0 .net "act_in", 7 0, v0x600002b62d00_0;  alias, 1 drivers
v0x600002b642d0_0 .var "act_out", 7 0;
v0x600002b64360_0 .var "act_reg", 7 0;
v0x600002b643f0_0 .net "clear_acc", 0 0, L_0x600003247c60;  alias, 1 drivers
v0x600002b64480_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b64510_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b645a0_0 .net "load_weight", 0 0, L_0x600003247aa0;  alias, 1 drivers
v0x600002b64630_0 .net/s "product", 15 0, L_0x600002858960;  1 drivers
v0x600002b646c0_0 .net/s "product_ext", 31 0, L_0x600002858b40;  1 drivers
v0x600002b64750_0 .net "psum_in", 31 0, v0x600002b7f180_0;  alias, 1 drivers
v0x600002b647e0_0 .var "psum_out", 31 0;
v0x600002b64870_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b64900_0 .net/s "w_signed", 7 0, v0x600002b64a20_0;  1 drivers
v0x600002b64990_0 .net "weight_in", 7 0, L_0x600002858500;  alias, 1 drivers
v0x600002b64a20_0 .var "weight_reg", 7 0;
L_0x600002858820 .extend/s 16, v0x600002b64360_0;
L_0x6000028588c0 .extend/s 16, v0x600002b64a20_0;
L_0x600002858960 .arith/mult 16, L_0x600002858820, L_0x6000028588c0;
L_0x600002858a00 .part L_0x600002858960, 15, 1;
LS_0x600002858aa0_0_0 .concat [ 1 1 1 1], L_0x600002858a00, L_0x600002858a00, L_0x600002858a00, L_0x600002858a00;
LS_0x600002858aa0_0_4 .concat [ 1 1 1 1], L_0x600002858a00, L_0x600002858a00, L_0x600002858a00, L_0x600002858a00;
LS_0x600002858aa0_0_8 .concat [ 1 1 1 1], L_0x600002858a00, L_0x600002858a00, L_0x600002858a00, L_0x600002858a00;
LS_0x600002858aa0_0_12 .concat [ 1 1 1 1], L_0x600002858a00, L_0x600002858a00, L_0x600002858a00, L_0x600002858a00;
L_0x600002858aa0 .concat [ 4 4 4 4], LS_0x600002858aa0_0_0, LS_0x600002858aa0_0_4, LS_0x600002858aa0_0_8, LS_0x600002858aa0_0_12;
L_0x600002858b40 .concat [ 16 16 0 0], L_0x600002858960, L_0x600002858aa0;
S_0x12b682a30 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0d500 .param/l "row" 1 7 213, +C4<011>;
S_0x12b680270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12b682a30;
 .timescale 0 0;
P_0x600000c0d580 .param/l "col" 1 7 214, +C4<00>;
L_0x600003247db0 .functor AND 1, v0x600002b16be0_0, L_0x600002858c80, C4<1>, C4<1>;
L_0x600003247e20 .functor AND 1, L_0x600002858e60, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003247e90 .functor OR 1, L_0x600002858dc0, L_0x600003247e20, C4<0>, C4<0>;
L_0x600003247f00 .functor AND 1, L_0x13009a4a0, L_0x600003247e90, C4<1>, C4<1>;
L_0x600003247f70 .functor AND 1, L_0x600003247f00, L_0x600002858fa0, C4<1>, C4<1>;
v0x600002b66010_0 .net *"_ivl_0", 2 0, L_0x600002858be0;  1 drivers
L_0x130099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b660a0_0 .net/2u *"_ivl_11", 2 0, L_0x130099b58;  1 drivers
v0x600002b66130_0 .net *"_ivl_13", 0 0, L_0x600002858dc0;  1 drivers
L_0x130099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b661c0_0 .net/2u *"_ivl_15", 2 0, L_0x130099ba0;  1 drivers
v0x600002b66250_0 .net *"_ivl_17", 0 0, L_0x600002858e60;  1 drivers
v0x600002b662e0_0 .net *"_ivl_20", 0 0, L_0x600003247e20;  1 drivers
v0x600002b66370_0 .net *"_ivl_22", 0 0, L_0x600003247e90;  1 drivers
v0x600002b66400_0 .net *"_ivl_24", 0 0, L_0x600003247f00;  1 drivers
v0x600002b66490_0 .net *"_ivl_25", 31 0, L_0x600002858f00;  1 drivers
L_0x130099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b66520_0 .net *"_ivl_28", 15 0, L_0x130099be8;  1 drivers
L_0x130099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b665b0_0 .net/2u *"_ivl_29", 31 0, L_0x130099c30;  1 drivers
L_0x130099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b66640_0 .net *"_ivl_3", 0 0, L_0x130099ac8;  1 drivers
v0x600002b666d0_0 .net *"_ivl_31", 0 0, L_0x600002858fa0;  1 drivers
L_0x130099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b66760_0 .net/2u *"_ivl_4", 2 0, L_0x130099b10;  1 drivers
v0x600002b667f0_0 .net *"_ivl_6", 0 0, L_0x600002858c80;  1 drivers
v0x600002b66880_0 .net "do_clear", 0 0, L_0x600003247f70;  1 drivers
v0x600002b66910_0 .net "load_weight", 0 0, L_0x600003247db0;  1 drivers
v0x600002b669a0_0 .net "weight_in", 7 0, L_0x600002858d20;  1 drivers
L_0x600002858be0 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130099ac8;
L_0x600002858c80 .cmp/eq 3, L_0x600002858be0, L_0x130099b10;
L_0x600002858dc0 .cmp/eq 3, v0x600002b6c990_0, L_0x130099b58;
L_0x600002858e60 .cmp/eq 3, v0x600002b6c990_0, L_0x130099ba0;
L_0x600002858f00 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099be8;
L_0x600002858fa0 .cmp/eq 32, L_0x600002858f00, L_0x130099c30;
S_0x12b6803e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b680270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bf00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bf40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b654d0_0 .net *"_ivl_11", 0 0, L_0x600002859220;  1 drivers
v0x600002b65560_0 .net *"_ivl_12", 15 0, L_0x6000028592c0;  1 drivers
v0x600002b655f0_0 .net/s *"_ivl_4", 15 0, L_0x600002859040;  1 drivers
v0x600002b65680_0 .net/s *"_ivl_6", 15 0, L_0x6000028590e0;  1 drivers
v0x600002b65710_0 .net/s "a_signed", 7 0, v0x600002b658c0_0;  1 drivers
v0x600002b657a0_0 .net "act_in", 7 0, L_0x600003244cb0;  alias, 1 drivers
v0x600002b65830_0 .var "act_out", 7 0;
v0x600002b658c0_0 .var "act_reg", 7 0;
v0x600002b65950_0 .net "clear_acc", 0 0, L_0x600003247f70;  alias, 1 drivers
v0x600002b659e0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b65a70_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b65b00_0 .net "load_weight", 0 0, L_0x600003247db0;  alias, 1 drivers
v0x600002b65b90_0 .net/s "product", 15 0, L_0x600002859180;  1 drivers
v0x600002b65c20_0 .net/s "product_ext", 31 0, L_0x600002859360;  1 drivers
v0x600002b65cb0_0 .net "psum_in", 31 0, v0x600002b60750_0;  alias, 1 drivers
v0x600002b65d40_0 .var "psum_out", 31 0;
v0x600002b65dd0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b65e60_0 .net/s "w_signed", 7 0, v0x600002b65f80_0;  1 drivers
v0x600002b65ef0_0 .net "weight_in", 7 0, L_0x600002858d20;  alias, 1 drivers
v0x600002b65f80_0 .var "weight_reg", 7 0;
L_0x600002859040 .extend/s 16, v0x600002b658c0_0;
L_0x6000028590e0 .extend/s 16, v0x600002b65f80_0;
L_0x600002859180 .arith/mult 16, L_0x600002859040, L_0x6000028590e0;
L_0x600002859220 .part L_0x600002859180, 15, 1;
LS_0x6000028592c0_0_0 .concat [ 1 1 1 1], L_0x600002859220, L_0x600002859220, L_0x600002859220, L_0x600002859220;
LS_0x6000028592c0_0_4 .concat [ 1 1 1 1], L_0x600002859220, L_0x600002859220, L_0x600002859220, L_0x600002859220;
LS_0x6000028592c0_0_8 .concat [ 1 1 1 1], L_0x600002859220, L_0x600002859220, L_0x600002859220, L_0x600002859220;
LS_0x6000028592c0_0_12 .concat [ 1 1 1 1], L_0x600002859220, L_0x600002859220, L_0x600002859220, L_0x600002859220;
L_0x6000028592c0 .concat [ 4 4 4 4], LS_0x6000028592c0_0_0, LS_0x6000028592c0_0_4, LS_0x6000028592c0_0_8, LS_0x6000028592c0_0_12;
L_0x600002859360 .concat [ 16 16 0 0], L_0x600002859180, L_0x6000028592c0;
S_0x12b67dc20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12b682a30;
 .timescale 0 0;
P_0x600000c0d680 .param/l "col" 1 7 214, +C4<01>;
L_0x600003243330 .functor AND 1, v0x600002b16be0_0, L_0x6000028594a0, C4<1>, C4<1>;
L_0x600003242ed0 .functor AND 1, L_0x600002859680, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003242a70 .functor OR 1, L_0x6000028595e0, L_0x600003242ed0, C4<0>, C4<0>;
L_0x600003242610 .functor AND 1, L_0x13009a4a0, L_0x600003242a70, C4<1>, C4<1>;
L_0x6000032421b0 .functor AND 1, L_0x600003242610, L_0x6000028597c0, C4<1>, C4<1>;
v0x600002b67570_0 .net *"_ivl_0", 2 0, L_0x600002859400;  1 drivers
L_0x130099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b67600_0 .net/2u *"_ivl_11", 2 0, L_0x130099d08;  1 drivers
v0x600002b67690_0 .net *"_ivl_13", 0 0, L_0x6000028595e0;  1 drivers
L_0x130099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b67720_0 .net/2u *"_ivl_15", 2 0, L_0x130099d50;  1 drivers
v0x600002b677b0_0 .net *"_ivl_17", 0 0, L_0x600002859680;  1 drivers
v0x600002b67840_0 .net *"_ivl_20", 0 0, L_0x600003242ed0;  1 drivers
v0x600002b678d0_0 .net *"_ivl_22", 0 0, L_0x600003242a70;  1 drivers
v0x600002b67960_0 .net *"_ivl_24", 0 0, L_0x600003242610;  1 drivers
v0x600002b679f0_0 .net *"_ivl_25", 31 0, L_0x600002859720;  1 drivers
L_0x130099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b67a80_0 .net *"_ivl_28", 15 0, L_0x130099d98;  1 drivers
L_0x130099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b67b10_0 .net/2u *"_ivl_29", 31 0, L_0x130099de0;  1 drivers
L_0x130099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002b67ba0_0 .net *"_ivl_3", 0 0, L_0x130099c78;  1 drivers
v0x600002b67c30_0 .net *"_ivl_31", 0 0, L_0x6000028597c0;  1 drivers
L_0x130099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002b67cc0_0 .net/2u *"_ivl_4", 2 0, L_0x130099cc0;  1 drivers
v0x600002b67d50_0 .net *"_ivl_6", 0 0, L_0x6000028594a0;  1 drivers
v0x600002b67de0_0 .net "do_clear", 0 0, L_0x6000032421b0;  1 drivers
v0x600002b67e70_0 .net "load_weight", 0 0, L_0x600003243330;  1 drivers
v0x600002b67f00_0 .net "weight_in", 7 0, L_0x600002859540;  1 drivers
L_0x600002859400 .concat [ 2 1 0 0], v0x600002b16b50_0, L_0x130099c78;
L_0x6000028594a0 .cmp/eq 3, L_0x600002859400, L_0x130099cc0;
L_0x6000028595e0 .cmp/eq 3, v0x600002b6c990_0, L_0x130099d08;
L_0x600002859680 .cmp/eq 3, v0x600002b6c990_0, L_0x130099d50;
L_0x600002859720 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099d98;
L_0x6000028597c0 .cmp/eq 32, L_0x600002859720, L_0x130099de0;
S_0x12b67dd90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b67dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000374bf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000374bfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b66a30_0 .net *"_ivl_11", 0 0, L_0x600002859a40;  1 drivers
v0x600002b66ac0_0 .net *"_ivl_12", 15 0, L_0x600002859ae0;  1 drivers
v0x600002b66b50_0 .net/s *"_ivl_4", 15 0, L_0x600002859860;  1 drivers
v0x600002b66be0_0 .net/s *"_ivl_6", 15 0, L_0x600002859900;  1 drivers
v0x600002b66c70_0 .net/s "a_signed", 7 0, v0x600002b66e20_0;  1 drivers
v0x600002b66d00_0 .net "act_in", 7 0, v0x600002b65830_0;  alias, 1 drivers
v0x600002b66d90_0 .var "act_out", 7 0;
v0x600002b66e20_0 .var "act_reg", 7 0;
v0x600002b66eb0_0 .net "clear_acc", 0 0, L_0x6000032421b0;  alias, 1 drivers
v0x600002b66f40_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b66fd0_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b67060_0 .net "load_weight", 0 0, L_0x600003243330;  alias, 1 drivers
v0x600002b670f0_0 .net/s "product", 15 0, L_0x6000028599a0;  1 drivers
v0x600002b67180_0 .net/s "product_ext", 31 0, L_0x600002859b80;  1 drivers
v0x600002b67210_0 .net "psum_in", 31 0, v0x600002b61cb0_0;  alias, 1 drivers
v0x600002b672a0_0 .var "psum_out", 31 0;
v0x600002b67330_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b673c0_0 .net/s "w_signed", 7 0, v0x600002b674e0_0;  1 drivers
v0x600002b67450_0 .net "weight_in", 7 0, L_0x600002859540;  alias, 1 drivers
v0x600002b674e0_0 .var "weight_reg", 7 0;
L_0x600002859860 .extend/s 16, v0x600002b66e20_0;
L_0x600002859900 .extend/s 16, v0x600002b674e0_0;
L_0x6000028599a0 .arith/mult 16, L_0x600002859860, L_0x600002859900;
L_0x600002859a40 .part L_0x6000028599a0, 15, 1;
LS_0x600002859ae0_0_0 .concat [ 1 1 1 1], L_0x600002859a40, L_0x600002859a40, L_0x600002859a40, L_0x600002859a40;
LS_0x600002859ae0_0_4 .concat [ 1 1 1 1], L_0x600002859a40, L_0x600002859a40, L_0x600002859a40, L_0x600002859a40;
LS_0x600002859ae0_0_8 .concat [ 1 1 1 1], L_0x600002859a40, L_0x600002859a40, L_0x600002859a40, L_0x600002859a40;
LS_0x600002859ae0_0_12 .concat [ 1 1 1 1], L_0x600002859a40, L_0x600002859a40, L_0x600002859a40, L_0x600002859a40;
L_0x600002859ae0 .concat [ 4 4 4 4], LS_0x600002859ae0_0_0, LS_0x600002859ae0_0_4, LS_0x600002859ae0_0_8, LS_0x600002859ae0_0_12;
L_0x600002859b80 .concat [ 16 16 0 0], L_0x6000028599a0, L_0x600002859ae0;
S_0x12b67b5d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12b682a30;
 .timescale 0 0;
P_0x600000c0d780 .param/l "col" 1 7 214, +C4<010>;
L_0x600003241490 .functor AND 1, v0x600002b16be0_0, L_0x600002859cc0, C4<1>, C4<1>;
L_0x600003241030 .functor AND 1, L_0x600002859ea0, v0x600002b15680_0, C4<1>, C4<1>;
L_0x600003240bd0 .functor OR 1, L_0x600002859e00, L_0x600003241030, C4<0>, C4<0>;
L_0x600003240770 .functor AND 1, L_0x13009a4a0, L_0x600003240bd0, C4<1>, C4<1>;
L_0x600003240310 .functor AND 1, L_0x600003240770, L_0x600002859fe0, C4<1>, C4<1>;
v0x600002b68b40_0 .net *"_ivl_0", 3 0, L_0x600002859c20;  1 drivers
L_0x130099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b68bd0_0 .net/2u *"_ivl_11", 2 0, L_0x130099eb8;  1 drivers
v0x600002b68c60_0 .net *"_ivl_13", 0 0, L_0x600002859e00;  1 drivers
L_0x130099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b68cf0_0 .net/2u *"_ivl_15", 2 0, L_0x130099f00;  1 drivers
v0x600002b68d80_0 .net *"_ivl_17", 0 0, L_0x600002859ea0;  1 drivers
v0x600002b68e10_0 .net *"_ivl_20", 0 0, L_0x600003241030;  1 drivers
v0x600002b68ea0_0 .net *"_ivl_22", 0 0, L_0x600003240bd0;  1 drivers
v0x600002b68f30_0 .net *"_ivl_24", 0 0, L_0x600003240770;  1 drivers
v0x600002b68fc0_0 .net *"_ivl_25", 31 0, L_0x600002859f40;  1 drivers
L_0x130099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b69050_0 .net *"_ivl_28", 15 0, L_0x130099f48;  1 drivers
L_0x130099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b690e0_0 .net/2u *"_ivl_29", 31 0, L_0x130099f90;  1 drivers
L_0x130099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b69170_0 .net *"_ivl_3", 1 0, L_0x130099e28;  1 drivers
v0x600002b69200_0 .net *"_ivl_31", 0 0, L_0x600002859fe0;  1 drivers
L_0x130099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002b69290_0 .net/2u *"_ivl_4", 3 0, L_0x130099e70;  1 drivers
v0x600002b69320_0 .net *"_ivl_6", 0 0, L_0x600002859cc0;  1 drivers
v0x600002b693b0_0 .net "do_clear", 0 0, L_0x600003240310;  1 drivers
v0x600002b69440_0 .net "load_weight", 0 0, L_0x600003241490;  1 drivers
v0x600002b694d0_0 .net "weight_in", 7 0, L_0x600002859d60;  1 drivers
L_0x600002859c20 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x130099e28;
L_0x600002859cc0 .cmp/eq 4, L_0x600002859c20, L_0x130099e70;
L_0x600002859e00 .cmp/eq 3, v0x600002b6c990_0, L_0x130099eb8;
L_0x600002859ea0 .cmp/eq 3, v0x600002b6c990_0, L_0x130099f00;
L_0x600002859f40 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x130099f48;
L_0x600002859fe0 .cmp/eq 32, L_0x600002859f40, L_0x130099f90;
S_0x12b67b740 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b67b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003747f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003747fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b68000_0 .net *"_ivl_11", 0 0, L_0x60000285a260;  1 drivers
v0x600002b68090_0 .net *"_ivl_12", 15 0, L_0x60000285a300;  1 drivers
v0x600002b68120_0 .net/s *"_ivl_4", 15 0, L_0x60000285a080;  1 drivers
v0x600002b681b0_0 .net/s *"_ivl_6", 15 0, L_0x60000285a120;  1 drivers
v0x600002b68240_0 .net/s "a_signed", 7 0, v0x600002b683f0_0;  1 drivers
v0x600002b682d0_0 .net "act_in", 7 0, v0x600002b66d90_0;  alias, 1 drivers
v0x600002b68360_0 .var "act_out", 7 0;
v0x600002b683f0_0 .var "act_reg", 7 0;
v0x600002b68480_0 .net "clear_acc", 0 0, L_0x600003240310;  alias, 1 drivers
v0x600002b68510_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b685a0_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b68630_0 .net "load_weight", 0 0, L_0x600003241490;  alias, 1 drivers
v0x600002b686c0_0 .net/s "product", 15 0, L_0x60000285a1c0;  1 drivers
v0x600002b68750_0 .net/s "product_ext", 31 0, L_0x60000285a3a0;  1 drivers
v0x600002b687e0_0 .net "psum_in", 31 0, v0x600002b63210_0;  alias, 1 drivers
v0x600002b68870_0 .var "psum_out", 31 0;
v0x600002b68900_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b68990_0 .net/s "w_signed", 7 0, v0x600002b68ab0_0;  1 drivers
v0x600002b68a20_0 .net "weight_in", 7 0, L_0x600002859d60;  alias, 1 drivers
v0x600002b68ab0_0 .var "weight_reg", 7 0;
L_0x60000285a080 .extend/s 16, v0x600002b683f0_0;
L_0x60000285a120 .extend/s 16, v0x600002b68ab0_0;
L_0x60000285a1c0 .arith/mult 16, L_0x60000285a080, L_0x60000285a120;
L_0x60000285a260 .part L_0x60000285a1c0, 15, 1;
LS_0x60000285a300_0_0 .concat [ 1 1 1 1], L_0x60000285a260, L_0x60000285a260, L_0x60000285a260, L_0x60000285a260;
LS_0x60000285a300_0_4 .concat [ 1 1 1 1], L_0x60000285a260, L_0x60000285a260, L_0x60000285a260, L_0x60000285a260;
LS_0x60000285a300_0_8 .concat [ 1 1 1 1], L_0x60000285a260, L_0x60000285a260, L_0x60000285a260, L_0x60000285a260;
LS_0x60000285a300_0_12 .concat [ 1 1 1 1], L_0x60000285a260, L_0x60000285a260, L_0x60000285a260, L_0x60000285a260;
L_0x60000285a300 .concat [ 4 4 4 4], LS_0x60000285a300_0_0, LS_0x60000285a300_0_4, LS_0x60000285a300_0_8, LS_0x60000285a300_0_12;
L_0x60000285a3a0 .concat [ 16 16 0 0], L_0x60000285a1c0, L_0x60000285a300;
S_0x12b6742e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12b682a30;
 .timescale 0 0;
P_0x600000c0d880 .param/l "col" 1 7 214, +C4<011>;
L_0x600003243c60 .functor AND 1, v0x600002b16be0_0, L_0x60000285a4e0, C4<1>, C4<1>;
L_0x60000325fe90 .functor AND 1, L_0x60000285a6c0, v0x600002b15680_0, C4<1>, C4<1>;
L_0x60000325fa30 .functor OR 1, L_0x60000285a620, L_0x60000325fe90, C4<0>, C4<0>;
L_0x60000325f5d0 .functor AND 1, L_0x13009a4a0, L_0x60000325fa30, C4<1>, C4<1>;
L_0x60000325f560 .functor AND 1, L_0x60000325f5d0, L_0x60000285a800, C4<1>, C4<1>;
v0x600002b6a0a0_0 .net *"_ivl_0", 3 0, L_0x60000285a440;  1 drivers
L_0x13009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002b6a130_0 .net/2u *"_ivl_11", 2 0, L_0x13009a068;  1 drivers
v0x600002b6a1c0_0 .net *"_ivl_13", 0 0, L_0x60000285a620;  1 drivers
L_0x13009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b6a250_0 .net/2u *"_ivl_15", 2 0, L_0x13009a0b0;  1 drivers
v0x600002b6a2e0_0 .net *"_ivl_17", 0 0, L_0x60000285a6c0;  1 drivers
v0x600002b6a370_0 .net *"_ivl_20", 0 0, L_0x60000325fe90;  1 drivers
v0x600002b6a400_0 .net *"_ivl_22", 0 0, L_0x60000325fa30;  1 drivers
v0x600002b6a490_0 .net *"_ivl_24", 0 0, L_0x60000325f5d0;  1 drivers
v0x600002b6a520_0 .net *"_ivl_25", 31 0, L_0x60000285a760;  1 drivers
L_0x13009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6a5b0_0 .net *"_ivl_28", 15 0, L_0x13009a0f8;  1 drivers
L_0x13009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002b6a640_0 .net/2u *"_ivl_29", 31 0, L_0x13009a140;  1 drivers
L_0x130099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b6a6d0_0 .net *"_ivl_3", 1 0, L_0x130099fd8;  1 drivers
v0x600002b6a760_0 .net *"_ivl_31", 0 0, L_0x60000285a800;  1 drivers
L_0x13009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002b6a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x13009a020;  1 drivers
v0x600002b6a880_0 .net *"_ivl_6", 0 0, L_0x60000285a4e0;  1 drivers
v0x600002b6a910_0 .net "do_clear", 0 0, L_0x60000325f560;  1 drivers
v0x600002b6a9a0_0 .net "load_weight", 0 0, L_0x600003243c60;  1 drivers
v0x600002b6aa30_0 .net "weight_in", 7 0, L_0x60000285a580;  1 drivers
L_0x60000285a440 .concat [ 2 2 0 0], v0x600002b16b50_0, L_0x130099fd8;
L_0x60000285a4e0 .cmp/eq 4, L_0x60000285a440, L_0x13009a020;
L_0x60000285a620 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a068;
L_0x60000285a6c0 .cmp/eq 3, v0x600002b6c990_0, L_0x13009a0b0;
L_0x60000285a760 .concat [ 16 16 0 0], v0x600002b6c090_0, L_0x13009a0f8;
L_0x60000285a800 .cmp/eq 32, L_0x60000285a760, L_0x13009a140;
S_0x12b674450 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12b6742e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003750200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003750240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002b69560_0 .net *"_ivl_11", 0 0, L_0x60000285aa80;  1 drivers
v0x600002b695f0_0 .net *"_ivl_12", 15 0, L_0x60000285ab20;  1 drivers
v0x600002b69680_0 .net/s *"_ivl_4", 15 0, L_0x60000285a8a0;  1 drivers
v0x600002b69710_0 .net/s *"_ivl_6", 15 0, L_0x60000285a940;  1 drivers
v0x600002b697a0_0 .net/s "a_signed", 7 0, v0x600002b69950_0;  1 drivers
v0x600002b69830_0 .net "act_in", 7 0, v0x600002b68360_0;  alias, 1 drivers
v0x600002b698c0_0 .var "act_out", 7 0;
v0x600002b69950_0 .var "act_reg", 7 0;
v0x600002b699e0_0 .net "clear_acc", 0 0, L_0x60000325f560;  alias, 1 drivers
v0x600002b69a70_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b69b00_0 .net "enable", 0 0, L_0x6000032485b0;  alias, 1 drivers
v0x600002b69b90_0 .net "load_weight", 0 0, L_0x600003243c60;  alias, 1 drivers
v0x600002b69c20_0 .net/s "product", 15 0, L_0x60000285a9e0;  1 drivers
v0x600002b69cb0_0 .net/s "product_ext", 31 0, L_0x60000285abc0;  1 drivers
v0x600002b69d40_0 .net "psum_in", 31 0, v0x600002b647e0_0;  alias, 1 drivers
v0x600002b69dd0_0 .var "psum_out", 31 0;
v0x600002b69e60_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b69ef0_0 .net/s "w_signed", 7 0, v0x600002b6a010_0;  1 drivers
v0x600002b69f80_0 .net "weight_in", 7 0, L_0x60000285a580;  alias, 1 drivers
v0x600002b6a010_0 .var "weight_reg", 7 0;
L_0x60000285a8a0 .extend/s 16, v0x600002b69950_0;
L_0x60000285a940 .extend/s 16, v0x600002b6a010_0;
L_0x60000285a9e0 .arith/mult 16, L_0x60000285a8a0, L_0x60000285a940;
L_0x60000285aa80 .part L_0x60000285a9e0, 15, 1;
LS_0x60000285ab20_0_0 .concat [ 1 1 1 1], L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80;
LS_0x60000285ab20_0_4 .concat [ 1 1 1 1], L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80;
LS_0x60000285ab20_0_8 .concat [ 1 1 1 1], L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80;
LS_0x60000285ab20_0_12 .concat [ 1 1 1 1], L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80, L_0x60000285aa80;
L_0x60000285ab20 .concat [ 4 4 4 4], LS_0x60000285ab20_0_0, LS_0x60000285ab20_0_4, LS_0x60000285ab20_0_8, LS_0x60000285ab20_0_12;
L_0x60000285abc0 .concat [ 16 16 0 0], L_0x60000285a9e0, L_0x60000285ab20;
S_0x12b671c90 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0d980 .param/l "row" 1 7 198, +C4<00>;
L_0x600003244ee0 .functor BUFZ 8, v0x600002b74870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12b671e00 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0da00 .param/l "row" 1 7 198, +C4<01>;
L_0x600003244d90 .functor BUFZ 8, v0x600002b74b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12b66f640 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0da80 .param/l "row" 1 7 198, +C4<010>;
L_0x600003244e00 .functor BUFZ 8, v0x600002b74e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12b66f7b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0db00 .param/l "row" 1 7 198, +C4<011>;
L_0x600003244cb0 .functor BUFZ 8, v0x600002b750e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12b6a80e0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0db80 .param/l "col" 1 7 279, +C4<00>;
L_0x6000032482a0 .functor BUFZ 32, v0x600002b74510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002b6aac0_0 .net *"_ivl_2", 31 0, L_0x6000032482a0;  1 drivers
S_0x12b6a8250 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0dc00 .param/l "col" 1 7 279, +C4<01>;
L_0x600003248310 .functor BUFZ 32, v0x600002b74630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002b6ab50_0 .net *"_ivl_2", 31 0, L_0x600003248310;  1 drivers
S_0x12b69b5c0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0dc80 .param/l "col" 1 7 279, +C4<010>;
L_0x600003248380 .functor BUFZ 32, v0x600002b74750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002b6abe0_0 .net *"_ivl_2", 31 0, L_0x600003248380;  1 drivers
S_0x12b69b730 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0dd00 .param/l "col" 1 7 279, +C4<011>;
L_0x6000032483f0 .functor BUFZ 32, L_0x600003248230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002b6ac70_0 .net *"_ivl_2", 31 0, L_0x6000032483f0;  1 drivers
S_0x12b69b8a0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0dd80 .param/l "col" 1 7 206, +C4<00>;
S_0x12b69ba10 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0de00 .param/l "col" 1 7 206, +C4<01>;
S_0x12b66ab20 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0de80 .param/l "col" 1 7 206, +C4<010>;
S_0x12b66ac90 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12b68fda0;
 .timescale 0 0;
P_0x600000c0df00 .param/l "col" 1 7 206, +C4<011>;
S_0x12b66bdd0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x12b696c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12b66bf40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12b66bf80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12b66bfc0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12b66c000 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12b66c040 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12b66c080 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000032493b0 .functor BUFZ 256, v0x600002b6f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003249420 .functor BUFZ 256, v0x600002b6ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003249490 .functor BUFZ 256, v0x600002b6ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002b6e2e0_0 .var/i "b", 31 0;
v0x600002b6e370 .array "bank_addr", 3 0, 7 0;
v0x600002b6e400_0 .net "bank_dma", 1 0, L_0x60000285e760;  1 drivers
v0x600002b6e490_0 .var "bank_dma_d", 1 0;
v0x600002b6e520_0 .net "bank_mxu_a", 1 0, L_0x60000285e580;  1 drivers
v0x600002b6e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002b6e640_0 .net "bank_mxu_o", 1 0, L_0x60000285e620;  1 drivers
v0x600002b6e6d0_0 .net "bank_mxu_w", 1 0, L_0x60000285e4e0;  1 drivers
v0x600002b6e760_0 .var "bank_mxu_w_d", 1 0;
v0x600002b6e7f0 .array "bank_rdata", 3 0;
v0x600002b6e7f0_0 .net v0x600002b6e7f0 0, 255 0, v0x600002b6cf30_0; 1 drivers
v0x600002b6e7f0_1 .net v0x600002b6e7f0 1, 255 0, v0x600002b6d440_0; 1 drivers
v0x600002b6e7f0_2 .net v0x600002b6e7f0 2, 255 0, v0x600002b6d950_0; 1 drivers
v0x600002b6e7f0_3 .net v0x600002b6e7f0 3, 255 0, v0x600002b6de60_0; 1 drivers
v0x600002b6e880_0 .var "bank_re", 3 0;
v0x600002b6e910_0 .net "bank_vpu", 1 0, L_0x60000285e6c0;  1 drivers
v0x600002b6e9a0_0 .var "bank_vpu_d", 1 0;
v0x600002b6ea30 .array "bank_wdata", 3 0, 255 0;
v0x600002b6eac0_0 .var "bank_we", 3 0;
v0x600002b6eb50_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b6ebe0_0 .net "dma_addr", 19 0, v0x600002b70e10_0;  alias, 1 drivers
v0x600002b6ec70_0 .net "dma_rdata", 255 0, L_0x600003249490;  alias, 1 drivers
v0x600002b6ed00_0 .var "dma_rdata_reg", 255 0;
v0x600002b6ed90_0 .net "dma_re", 0 0, L_0x600003248e70;  alias, 1 drivers
v0x600002b6ee20_0 .net "dma_ready", 0 0, L_0x60000285eda0;  alias, 1 drivers
v0x600002b6eeb0_0 .net "dma_wdata", 255 0, L_0x600003248d90;  alias, 1 drivers
v0x600002b6ef40_0 .net "dma_we", 0 0, L_0x600003248e00;  alias, 1 drivers
v0x600002b6efd0_0 .var "grant_dma", 3 0;
v0x600002b6f060_0 .var "grant_mxu_a", 3 0;
v0x600002b6f0f0_0 .var "grant_mxu_o", 3 0;
v0x600002b6f180_0 .var "grant_mxu_w", 3 0;
v0x600002b6f210_0 .var "grant_vpu", 3 0;
v0x600002b6f2a0_0 .net "mxu_a_addr", 19 0, L_0x60000285b980;  alias, 1 drivers
v0x600002b6f330_0 .net "mxu_a_rdata", 255 0, L_0x6000032493b0;  alias, 1 drivers
v0x600002b6f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002b6f450_0 .net "mxu_a_re", 0 0, L_0x60000285ba20;  alias, 1 drivers
v0x600002b6f4e0_0 .net "mxu_a_ready", 0 0, L_0x60000285ec60;  alias, 1 drivers
v0x600002b6f570_0 .net "mxu_o_addr", 19 0, L_0x60000285bc00;  alias, 1 drivers
v0x600002b6f600_0 .net "mxu_o_ready", 0 0, L_0x60000285ed00;  alias, 1 drivers
v0x600002b6f690_0 .net "mxu_o_wdata", 255 0, L_0x60000285bde0;  alias, 1 drivers
v0x600002b6f720_0 .net "mxu_o_we", 0 0, L_0x600003248850;  alias, 1 drivers
v0x600002b6f7b0_0 .net "mxu_w_addr", 19 0, L_0x60000285b700;  alias, 1 drivers
v0x600002b6f840_0 .net "mxu_w_rdata", 255 0, v0x600002b6f8d0_0;  alias, 1 drivers
v0x600002b6f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002b6f960_0 .net "mxu_w_re", 0 0, L_0x60000285b7a0;  alias, 1 drivers
v0x600002b6f9f0_0 .net "mxu_w_ready", 0 0, L_0x60000285eb20;  alias, 1 drivers
v0x600002b6fa80_0 .var "req_dma", 3 0;
v0x600002b6fb10_0 .var "req_mxu_a", 3 0;
v0x600002b6fba0_0 .var "req_mxu_o", 3 0;
v0x600002b6fc30_0 .var "req_mxu_w", 3 0;
v0x600002b6fcc0_0 .var "req_vpu", 3 0;
v0x600002b6fd50_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b6fde0_0 .net "vpu_addr", 19 0, v0x600002b11710_0;  alias, 1 drivers
v0x600002b6fe70_0 .net "vpu_rdata", 255 0, L_0x600003249420;  alias, 1 drivers
v0x600002b6ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600002b10000_0 .net "vpu_re", 0 0, L_0x600003248c40;  alias, 1 drivers
v0x600002b10090_0 .net "vpu_ready", 0 0, L_0x60000285ebc0;  alias, 1 drivers
v0x600002b10120_0 .net "vpu_wdata", 255 0, L_0x600003248b60;  alias, 1 drivers
v0x600002b101b0_0 .net "vpu_we", 0 0, L_0x600003248bd0;  alias, 1 drivers
v0x600002b10240_0 .net "word_dma", 7 0, L_0x60000285ea80;  1 drivers
v0x600002b102d0_0 .net "word_mxu_a", 7 0, L_0x60000285e8a0;  1 drivers
v0x600002b10360_0 .net "word_mxu_o", 7 0, L_0x60000285e940;  1 drivers
v0x600002b103f0_0 .net "word_mxu_w", 7 0, L_0x60000285e800;  1 drivers
v0x600002b10480_0 .net "word_vpu", 7 0, L_0x60000285e9e0;  1 drivers
E_0x600000c0e700/0 .event anyedge, v0x600002b6e760_0, v0x600002b6cf30_0, v0x600002b6d440_0, v0x600002b6d950_0;
E_0x600000c0e700/1 .event anyedge, v0x600002b6de60_0, v0x600002b6e5b0_0, v0x600002b6e9a0_0, v0x600002b6e490_0;
E_0x600000c0e700 .event/or E_0x600000c0e700/0, E_0x600000c0e700/1;
E_0x600000c0e780/0 .event anyedge, v0x600002b6fc30_0, v0x600002b6fb10_0, v0x600002b6fba0_0, v0x600002b6fcc0_0;
E_0x600000c0e780/1 .event anyedge, v0x600002b6fa80_0, v0x600002b6f180_0, v0x600002b103f0_0, v0x600002b6f060_0;
E_0x600000c0e780/2 .event anyedge, v0x600002b102d0_0, v0x600002b6f0f0_0, v0x600002b10360_0, v0x600002b6f690_0;
E_0x600000c0e780/3 .event anyedge, v0x600002b6f210_0, v0x600002b10480_0, v0x600002b10120_0, v0x600002b101b0_0;
E_0x600000c0e780/4 .event anyedge, v0x600002b10000_0, v0x600002b6efd0_0, v0x600002b10240_0, v0x600002b710e0_0;
E_0x600000c0e780/5 .event anyedge, v0x600002b71200_0, v0x600002b70f30_0;
E_0x600000c0e780 .event/or E_0x600000c0e780/0, E_0x600000c0e780/1, E_0x600000c0e780/2, E_0x600000c0e780/3, E_0x600000c0e780/4, E_0x600000c0e780/5;
E_0x600000c0e7c0/0 .event anyedge, v0x600002b6f960_0, v0x600002b6e6d0_0, v0x600002b6f450_0, v0x600002b6e520_0;
E_0x600000c0e7c0/1 .event anyedge, v0x600002b6f720_0, v0x600002b6e640_0, v0x600002b101b0_0, v0x600002b10000_0;
E_0x600000c0e7c0/2 .event anyedge, v0x600002b6e910_0, v0x600002b71200_0, v0x600002b70f30_0, v0x600002b6e400_0;
E_0x600000c0e7c0 .event/or E_0x600000c0e7c0/0, E_0x600000c0e7c0/1, E_0x600000c0e7c0/2;
L_0x60000285dfe0 .part v0x600002b6eac0_0, 0, 1;
L_0x60000285e080 .part v0x600002b6e880_0, 0, 1;
L_0x60000285e120 .part v0x600002b6eac0_0, 1, 1;
L_0x60000285e1c0 .part v0x600002b6e880_0, 1, 1;
L_0x60000285e260 .part v0x600002b6eac0_0, 2, 1;
L_0x60000285e300 .part v0x600002b6e880_0, 2, 1;
L_0x60000285e3a0 .part v0x600002b6eac0_0, 3, 1;
L_0x60000285e440 .part v0x600002b6e880_0, 3, 1;
L_0x60000285e4e0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x60000285b700 (v0x600002b6e0a0_0) S_0x12b69c960;
L_0x60000285e580 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x60000285b980 (v0x600002b6e0a0_0) S_0x12b69c960;
L_0x60000285e620 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x60000285bc00 (v0x600002b6e0a0_0) S_0x12b69c960;
L_0x60000285e6c0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, v0x600002b11710_0 (v0x600002b6e0a0_0) S_0x12b69c960;
L_0x60000285e760 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, v0x600002b70e10_0 (v0x600002b6e0a0_0) S_0x12b69c960;
L_0x60000285e800 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x60000285b700 (v0x600002b6e1c0_0) S_0x12b69cad0;
L_0x60000285e8a0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x60000285b980 (v0x600002b6e1c0_0) S_0x12b69cad0;
L_0x60000285e940 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x60000285bc00 (v0x600002b6e1c0_0) S_0x12b69cad0;
L_0x60000285e9e0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, v0x600002b11710_0 (v0x600002b6e1c0_0) S_0x12b69cad0;
L_0x60000285ea80 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, v0x600002b70e10_0 (v0x600002b6e1c0_0) S_0x12b69cad0;
L_0x60000285eb20 .part/v v0x600002b6f180_0, L_0x60000285e4e0, 1;
L_0x60000285ec60 .part/v v0x600002b6f060_0, L_0x60000285e580, 1;
L_0x60000285ed00 .part/v v0x600002b6f0f0_0, L_0x60000285e620, 1;
L_0x60000285ebc0 .part/v v0x600002b6f210_0, L_0x60000285e6c0, 1;
L_0x60000285eda0 .part/v v0x600002b6efd0_0, L_0x60000285e760, 1;
S_0x12b66c0c0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12b66bdd0;
 .timescale 0 0;
P_0x600000c0e800 .param/l "i" 1 9 184, +C4<00>;
S_0x12b6a22a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12b66c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000374c080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000374c0c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002b6e370_0 .array/port v0x600002b6e370, 0;
v0x600002b6ccf0_0 .net "addr", 7 0, v0x600002b6e370_0;  1 drivers
v0x600002b6cd80_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b6ce10_0 .var/i "i", 31 0;
v0x600002b6cea0 .array "mem", 255 0, 255 0;
v0x600002b6cf30_0 .var "rdata", 255 0;
v0x600002b6cfc0_0 .net "re", 0 0, L_0x60000285e080;  1 drivers
v0x600002b6ea30_0 .array/port v0x600002b6ea30, 0;
v0x600002b6d050_0 .net "wdata", 255 0, v0x600002b6ea30_0;  1 drivers
v0x600002b6d0e0_0 .net "we", 0 0, L_0x60000285dfe0;  1 drivers
E_0x600000c0e900 .event posedge, v0x600002b70090_0;
S_0x12b6a2410 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12b66bdd0;
 .timescale 0 0;
P_0x600000c0e980 .param/l "i" 1 9 184, +C4<01>;
S_0x12b69c230 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12b6a2410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000374c100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000374c140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002b6e370_1 .array/port v0x600002b6e370, 1;
v0x600002b6d200_0 .net "addr", 7 0, v0x600002b6e370_1;  1 drivers
v0x600002b6d290_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b6d320_0 .var/i "i", 31 0;
v0x600002b6d3b0 .array "mem", 255 0, 255 0;
v0x600002b6d440_0 .var "rdata", 255 0;
v0x600002b6d4d0_0 .net "re", 0 0, L_0x60000285e1c0;  1 drivers
v0x600002b6ea30_1 .array/port v0x600002b6ea30, 1;
v0x600002b6d560_0 .net "wdata", 255 0, v0x600002b6ea30_1;  1 drivers
v0x600002b6d5f0_0 .net "we", 0 0, L_0x60000285e120;  1 drivers
S_0x12b69c3a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12b66bdd0;
 .timescale 0 0;
P_0x600000c0eac0 .param/l "i" 1 9 184, +C4<010>;
S_0x12b69c510 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12b69c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000374c180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000374c1c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002b6e370_2 .array/port v0x600002b6e370, 2;
v0x600002b6d710_0 .net "addr", 7 0, v0x600002b6e370_2;  1 drivers
v0x600002b6d7a0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b6d830_0 .var/i "i", 31 0;
v0x600002b6d8c0 .array "mem", 255 0, 255 0;
v0x600002b6d950_0 .var "rdata", 255 0;
v0x600002b6d9e0_0 .net "re", 0 0, L_0x60000285e300;  1 drivers
v0x600002b6ea30_2 .array/port v0x600002b6ea30, 2;
v0x600002b6da70_0 .net "wdata", 255 0, v0x600002b6ea30_2;  1 drivers
v0x600002b6db00_0 .net "we", 0 0, L_0x60000285e260;  1 drivers
S_0x12b69c680 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12b66bdd0;
 .timescale 0 0;
P_0x600000c0ec00 .param/l "i" 1 9 184, +C4<011>;
S_0x12b69c7f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12b69c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000374c200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000374c240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002b6e370_3 .array/port v0x600002b6e370, 3;
v0x600002b6dc20_0 .net "addr", 7 0, v0x600002b6e370_3;  1 drivers
v0x600002b6dcb0_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b6dd40_0 .var/i "i", 31 0;
v0x600002b6ddd0 .array "mem", 255 0, 255 0;
v0x600002b6de60_0 .var "rdata", 255 0;
v0x600002b6def0_0 .net "re", 0 0, L_0x60000285e440;  1 drivers
v0x600002b6ea30_3 .array/port v0x600002b6ea30, 3;
v0x600002b6df80_0 .net "wdata", 255 0, v0x600002b6ea30_3;  1 drivers
v0x600002b6e010_0 .net "we", 0 0, L_0x60000285e3a0;  1 drivers
S_0x12b69c960 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12b66bdd0;
 .timescale 0 0;
v0x600002b6e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12b69c960
TD_tb_conv2d_multichannel.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002b6e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002b6e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12b69cad0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12b66bdd0;
 .timescale 0 0;
v0x600002b6e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12b69cad0
TD_tb_conv2d_multichannel.dut.sram_inst.get_word ;
    %load/vec4 v0x600002b6e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12b69ce40 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x12b696c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12b80f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12b80f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12b80f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12b80f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12b80f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12b80f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12b80f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12b80f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12b80f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12b80f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12b80f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12b80f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12b80f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12b80f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12b80f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12b80f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12b80f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12b80f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12b80f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12b80f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12b80f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12b80f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12b80f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12b80f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12b80fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12b80fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12b80fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12b80fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12b80fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000032489a0 .functor BUFZ 256, L_0x60000285d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003248a10 .functor BUFZ 256, L_0x60000285d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003248a80 .functor BUFZ 1, v0x600002b10ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600003248b60 .functor BUFZ 256, v0x600002b11a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003248bd0 .functor BUFZ 1, v0x600002b11b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003248c40 .functor BUFZ 1, v0x600002b118c0_0, C4<0>, C4<0>, C4<0>;
v0x600002b10510_0 .net *"_ivl_48", 255 0, L_0x60000285d7c0;  1 drivers
v0x600002b105a0_0 .net *"_ivl_50", 6 0, L_0x60000285d860;  1 drivers
L_0x13009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b10630_0 .net *"_ivl_53", 1 0, L_0x13009a848;  1 drivers
v0x600002b106c0_0 .net *"_ivl_56", 255 0, L_0x60000285d900;  1 drivers
v0x600002b10750_0 .net *"_ivl_58", 6 0, L_0x60000285d9a0;  1 drivers
L_0x13009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002b107e0_0 .net *"_ivl_61", 1 0, L_0x13009a890;  1 drivers
L_0x13009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002b10870_0 .net/2u *"_ivl_64", 2 0, L_0x13009a8d8;  1 drivers
v0x600002b10900_0 .var "addr_reg", 19 0;
v0x600002b10990_0 .var "alu_result", 255 0;
v0x600002b10a20_0 .net "clk", 0 0, v0x600002b177b0_0;  alias, 1 drivers
v0x600002b10ab0_0 .net "cmd", 127 0, v0x600002b74240_0;  alias, 1 drivers
v0x600002b10b40_0 .net "cmd_done", 0 0, L_0x600003248a80;  alias, 1 drivers
v0x600002b10bd0_0 .net "cmd_ready", 0 0, L_0x60000285da40;  alias, 1 drivers
v0x600002b10c60_0 .var "cmd_reg", 127 0;
v0x600002b10cf0_0 .net "cmd_valid", 0 0, L_0x600003245420;  alias, 1 drivers
v0x600002b10d80_0 .net "count", 15 0, L_0x60000285d720;  1 drivers
v0x600002b10e10_0 .var "count_reg", 15 0;
v0x600002b10ea0_0 .var "done_reg", 0 0;
v0x600002b10f30_0 .var "elem_count", 15 0;
v0x600002b10fc0_0 .net "imm", 15 0, L_0x60000285d5e0;  1 drivers
v0x600002b11050_0 .var "imm_reg", 15 0;
v0x600002b110e0_0 .var/i "lane", 31 0;
v0x600002b11170 .array "lane_a", 15 0;
v0x600002b11170_0 .net v0x600002b11170 0, 15 0, L_0x60000285bf20; 1 drivers
v0x600002b11170_1 .net v0x600002b11170 1, 15 0, L_0x60000285c000; 1 drivers
v0x600002b11170_2 .net v0x600002b11170 2, 15 0, L_0x60000285c140; 1 drivers
v0x600002b11170_3 .net v0x600002b11170 3, 15 0, L_0x60000285c280; 1 drivers
v0x600002b11170_4 .net v0x600002b11170 4, 15 0, L_0x60000285c3c0; 1 drivers
v0x600002b11170_5 .net v0x600002b11170 5, 15 0, L_0x60000285c500; 1 drivers
v0x600002b11170_6 .net v0x600002b11170 6, 15 0, L_0x60000285c640; 1 drivers
v0x600002b11170_7 .net v0x600002b11170 7, 15 0, L_0x60000285c780; 1 drivers
v0x600002b11170_8 .net v0x600002b11170 8, 15 0, L_0x60000285c8c0; 1 drivers
v0x600002b11170_9 .net v0x600002b11170 9, 15 0, L_0x60000285ca00; 1 drivers
v0x600002b11170_10 .net v0x600002b11170 10, 15 0, L_0x60000285cbe0; 1 drivers
v0x600002b11170_11 .net v0x600002b11170 11, 15 0, L_0x60000285cc80; 1 drivers
v0x600002b11170_12 .net v0x600002b11170 12, 15 0, L_0x60000285cdc0; 1 drivers
v0x600002b11170_13 .net v0x600002b11170 13, 15 0, L_0x60000285cf00; 1 drivers
v0x600002b11170_14 .net v0x600002b11170 14, 15 0, L_0x60000285d040; 1 drivers
v0x600002b11170_15 .net v0x600002b11170 15, 15 0, L_0x60000285d180; 1 drivers
v0x600002b11200 .array "lane_b", 15 0;
v0x600002b11200_0 .net v0x600002b11200 0, 15 0, L_0x600002850640; 1 drivers
v0x600002b11200_1 .net v0x600002b11200 1, 15 0, L_0x60000285c0a0; 1 drivers
v0x600002b11200_2 .net v0x600002b11200 2, 15 0, L_0x60000285c1e0; 1 drivers
v0x600002b11200_3 .net v0x600002b11200 3, 15 0, L_0x60000285c320; 1 drivers
v0x600002b11200_4 .net v0x600002b11200 4, 15 0, L_0x60000285c460; 1 drivers
v0x600002b11200_5 .net v0x600002b11200 5, 15 0, L_0x60000285c5a0; 1 drivers
v0x600002b11200_6 .net v0x600002b11200 6, 15 0, L_0x60000285c6e0; 1 drivers
v0x600002b11200_7 .net v0x600002b11200 7, 15 0, L_0x60000285c820; 1 drivers
v0x600002b11200_8 .net v0x600002b11200 8, 15 0, L_0x60000285c960; 1 drivers
v0x600002b11200_9 .net v0x600002b11200 9, 15 0, L_0x60000285cb40; 1 drivers
v0x600002b11200_10 .net v0x600002b11200 10, 15 0, L_0x60000285caa0; 1 drivers
v0x600002b11200_11 .net v0x600002b11200 11, 15 0, L_0x60000285cd20; 1 drivers
v0x600002b11200_12 .net v0x600002b11200 12, 15 0, L_0x60000285ce60; 1 drivers
v0x600002b11200_13 .net v0x600002b11200 13, 15 0, L_0x60000285cfa0; 1 drivers
v0x600002b11200_14 .net v0x600002b11200 14, 15 0, L_0x60000285d0e0; 1 drivers
v0x600002b11200_15 .net v0x600002b11200 15, 15 0, L_0x60000285d220; 1 drivers
v0x600002b11290 .array "lane_result", 15 0, 15 0;
v0x600002b11320_0 .net "mem_addr", 19 0, L_0x60000285d680;  1 drivers
v0x600002b113b0_0 .var "mem_addr_reg", 19 0;
v0x600002b11440_0 .net "opcode", 7 0, L_0x60000285d2c0;  1 drivers
v0x600002b114d0_0 .var "reduce_result", 15 0;
v0x600002b11560 .array "reduce_tree", 79 0, 15 0;
v0x600002b115f0_0 .net "rst_n", 0 0, v0x600002b17f00_0;  alias, 1 drivers
v0x600002b11680_0 .net "sram_addr", 19 0, v0x600002b11710_0;  alias, 1 drivers
v0x600002b11710_0 .var "sram_addr_reg", 19 0;
v0x600002b117a0_0 .net "sram_rdata", 255 0, L_0x600003249420;  alias, 1 drivers
v0x600002b11830_0 .net "sram_re", 0 0, L_0x600003248c40;  alias, 1 drivers
v0x600002b118c0_0 .var "sram_re_reg", 0 0;
v0x600002b11950_0 .net "sram_ready", 0 0, L_0x60000285ebc0;  alias, 1 drivers
v0x600002b119e0_0 .net "sram_wdata", 255 0, L_0x600003248b60;  alias, 1 drivers
v0x600002b11a70_0 .var "sram_wdata_reg", 255 0;
v0x600002b11b00_0 .net "sram_we", 0 0, L_0x600003248bd0;  alias, 1 drivers
v0x600002b11b90_0 .var "sram_we_reg", 0 0;
v0x600002b11c20_0 .var/i "stage", 31 0;
v0x600002b11cb0_0 .var "state", 2 0;
v0x600002b11d40_0 .net "subop", 7 0, L_0x60000285d360;  1 drivers
v0x600002b11dd0_0 .var "subop_reg", 7 0;
v0x600002b11e60_0 .net "vd", 4 0, L_0x60000285d400;  1 drivers
v0x600002b11ef0_0 .var "vd_reg", 4 0;
v0x600002b11f80 .array "vrf", 31 0, 255 0;
v0x600002b12010_0 .net "vs1", 4 0, L_0x60000285d4a0;  1 drivers
v0x600002b120a0_0 .net "vs1_data", 255 0, L_0x6000032489a0;  1 drivers
v0x600002b12130_0 .var "vs1_reg", 4 0;
v0x600002b121c0_0 .net "vs2", 4 0, L_0x60000285d540;  1 drivers
v0x600002b12250_0 .net "vs2_data", 255 0, L_0x600003248a10;  1 drivers
v0x600002b122e0_0 .var "vs2_reg", 4 0;
E_0x600000c0f500/0 .event anyedge, v0x600002b11170_0, v0x600002b11170_1, v0x600002b11170_2, v0x600002b11170_3;
E_0x600000c0f500/1 .event anyedge, v0x600002b11170_4, v0x600002b11170_5, v0x600002b11170_6, v0x600002b11170_7;
E_0x600000c0f500/2 .event anyedge, v0x600002b11170_8, v0x600002b11170_9, v0x600002b11170_10, v0x600002b11170_11;
E_0x600000c0f500/3 .event anyedge, v0x600002b11170_12, v0x600002b11170_13, v0x600002b11170_14, v0x600002b11170_15;
v0x600002b11560_0 .array/port v0x600002b11560, 0;
v0x600002b11560_1 .array/port v0x600002b11560, 1;
v0x600002b11560_2 .array/port v0x600002b11560, 2;
E_0x600000c0f500/4 .event anyedge, v0x600002b11dd0_0, v0x600002b11560_0, v0x600002b11560_1, v0x600002b11560_2;
v0x600002b11560_3 .array/port v0x600002b11560, 3;
v0x600002b11560_4 .array/port v0x600002b11560, 4;
v0x600002b11560_5 .array/port v0x600002b11560, 5;
v0x600002b11560_6 .array/port v0x600002b11560, 6;
E_0x600000c0f500/5 .event anyedge, v0x600002b11560_3, v0x600002b11560_4, v0x600002b11560_5, v0x600002b11560_6;
v0x600002b11560_7 .array/port v0x600002b11560, 7;
v0x600002b11560_8 .array/port v0x600002b11560, 8;
v0x600002b11560_9 .array/port v0x600002b11560, 9;
v0x600002b11560_10 .array/port v0x600002b11560, 10;
E_0x600000c0f500/6 .event anyedge, v0x600002b11560_7, v0x600002b11560_8, v0x600002b11560_9, v0x600002b11560_10;
v0x600002b11560_11 .array/port v0x600002b11560, 11;
v0x600002b11560_12 .array/port v0x600002b11560, 12;
v0x600002b11560_13 .array/port v0x600002b11560, 13;
v0x600002b11560_14 .array/port v0x600002b11560, 14;
E_0x600000c0f500/7 .event anyedge, v0x600002b11560_11, v0x600002b11560_12, v0x600002b11560_13, v0x600002b11560_14;
v0x600002b11560_15 .array/port v0x600002b11560, 15;
v0x600002b11560_16 .array/port v0x600002b11560, 16;
v0x600002b11560_17 .array/port v0x600002b11560, 17;
v0x600002b11560_18 .array/port v0x600002b11560, 18;
E_0x600000c0f500/8 .event anyedge, v0x600002b11560_15, v0x600002b11560_16, v0x600002b11560_17, v0x600002b11560_18;
v0x600002b11560_19 .array/port v0x600002b11560, 19;
v0x600002b11560_20 .array/port v0x600002b11560, 20;
v0x600002b11560_21 .array/port v0x600002b11560, 21;
v0x600002b11560_22 .array/port v0x600002b11560, 22;
E_0x600000c0f500/9 .event anyedge, v0x600002b11560_19, v0x600002b11560_20, v0x600002b11560_21, v0x600002b11560_22;
v0x600002b11560_23 .array/port v0x600002b11560, 23;
v0x600002b11560_24 .array/port v0x600002b11560, 24;
v0x600002b11560_25 .array/port v0x600002b11560, 25;
v0x600002b11560_26 .array/port v0x600002b11560, 26;
E_0x600000c0f500/10 .event anyedge, v0x600002b11560_23, v0x600002b11560_24, v0x600002b11560_25, v0x600002b11560_26;
v0x600002b11560_27 .array/port v0x600002b11560, 27;
v0x600002b11560_28 .array/port v0x600002b11560, 28;
v0x600002b11560_29 .array/port v0x600002b11560, 29;
v0x600002b11560_30 .array/port v0x600002b11560, 30;
E_0x600000c0f500/11 .event anyedge, v0x600002b11560_27, v0x600002b11560_28, v0x600002b11560_29, v0x600002b11560_30;
v0x600002b11560_31 .array/port v0x600002b11560, 31;
v0x600002b11560_32 .array/port v0x600002b11560, 32;
v0x600002b11560_33 .array/port v0x600002b11560, 33;
v0x600002b11560_34 .array/port v0x600002b11560, 34;
E_0x600000c0f500/12 .event anyedge, v0x600002b11560_31, v0x600002b11560_32, v0x600002b11560_33, v0x600002b11560_34;
v0x600002b11560_35 .array/port v0x600002b11560, 35;
v0x600002b11560_36 .array/port v0x600002b11560, 36;
v0x600002b11560_37 .array/port v0x600002b11560, 37;
v0x600002b11560_38 .array/port v0x600002b11560, 38;
E_0x600000c0f500/13 .event anyedge, v0x600002b11560_35, v0x600002b11560_36, v0x600002b11560_37, v0x600002b11560_38;
v0x600002b11560_39 .array/port v0x600002b11560, 39;
v0x600002b11560_40 .array/port v0x600002b11560, 40;
v0x600002b11560_41 .array/port v0x600002b11560, 41;
v0x600002b11560_42 .array/port v0x600002b11560, 42;
E_0x600000c0f500/14 .event anyedge, v0x600002b11560_39, v0x600002b11560_40, v0x600002b11560_41, v0x600002b11560_42;
v0x600002b11560_43 .array/port v0x600002b11560, 43;
v0x600002b11560_44 .array/port v0x600002b11560, 44;
v0x600002b11560_45 .array/port v0x600002b11560, 45;
v0x600002b11560_46 .array/port v0x600002b11560, 46;
E_0x600000c0f500/15 .event anyedge, v0x600002b11560_43, v0x600002b11560_44, v0x600002b11560_45, v0x600002b11560_46;
v0x600002b11560_47 .array/port v0x600002b11560, 47;
v0x600002b11560_48 .array/port v0x600002b11560, 48;
v0x600002b11560_49 .array/port v0x600002b11560, 49;
v0x600002b11560_50 .array/port v0x600002b11560, 50;
E_0x600000c0f500/16 .event anyedge, v0x600002b11560_47, v0x600002b11560_48, v0x600002b11560_49, v0x600002b11560_50;
v0x600002b11560_51 .array/port v0x600002b11560, 51;
v0x600002b11560_52 .array/port v0x600002b11560, 52;
v0x600002b11560_53 .array/port v0x600002b11560, 53;
v0x600002b11560_54 .array/port v0x600002b11560, 54;
E_0x600000c0f500/17 .event anyedge, v0x600002b11560_51, v0x600002b11560_52, v0x600002b11560_53, v0x600002b11560_54;
v0x600002b11560_55 .array/port v0x600002b11560, 55;
v0x600002b11560_56 .array/port v0x600002b11560, 56;
v0x600002b11560_57 .array/port v0x600002b11560, 57;
v0x600002b11560_58 .array/port v0x600002b11560, 58;
E_0x600000c0f500/18 .event anyedge, v0x600002b11560_55, v0x600002b11560_56, v0x600002b11560_57, v0x600002b11560_58;
v0x600002b11560_59 .array/port v0x600002b11560, 59;
v0x600002b11560_60 .array/port v0x600002b11560, 60;
v0x600002b11560_61 .array/port v0x600002b11560, 61;
v0x600002b11560_62 .array/port v0x600002b11560, 62;
E_0x600000c0f500/19 .event anyedge, v0x600002b11560_59, v0x600002b11560_60, v0x600002b11560_61, v0x600002b11560_62;
v0x600002b11560_63 .array/port v0x600002b11560, 63;
v0x600002b11560_64 .array/port v0x600002b11560, 64;
v0x600002b11560_65 .array/port v0x600002b11560, 65;
v0x600002b11560_66 .array/port v0x600002b11560, 66;
E_0x600000c0f500/20 .event anyedge, v0x600002b11560_63, v0x600002b11560_64, v0x600002b11560_65, v0x600002b11560_66;
v0x600002b11560_67 .array/port v0x600002b11560, 67;
v0x600002b11560_68 .array/port v0x600002b11560, 68;
v0x600002b11560_69 .array/port v0x600002b11560, 69;
v0x600002b11560_70 .array/port v0x600002b11560, 70;
E_0x600000c0f500/21 .event anyedge, v0x600002b11560_67, v0x600002b11560_68, v0x600002b11560_69, v0x600002b11560_70;
v0x600002b11560_71 .array/port v0x600002b11560, 71;
v0x600002b11560_72 .array/port v0x600002b11560, 72;
v0x600002b11560_73 .array/port v0x600002b11560, 73;
v0x600002b11560_74 .array/port v0x600002b11560, 74;
E_0x600000c0f500/22 .event anyedge, v0x600002b11560_71, v0x600002b11560_72, v0x600002b11560_73, v0x600002b11560_74;
v0x600002b11560_75 .array/port v0x600002b11560, 75;
v0x600002b11560_76 .array/port v0x600002b11560, 76;
v0x600002b11560_77 .array/port v0x600002b11560, 77;
v0x600002b11560_78 .array/port v0x600002b11560, 78;
E_0x600000c0f500/23 .event anyedge, v0x600002b11560_75, v0x600002b11560_76, v0x600002b11560_77, v0x600002b11560_78;
v0x600002b11560_79 .array/port v0x600002b11560, 79;
E_0x600000c0f500/24 .event anyedge, v0x600002b11560_79;
E_0x600000c0f500 .event/or E_0x600000c0f500/0, E_0x600000c0f500/1, E_0x600000c0f500/2, E_0x600000c0f500/3, E_0x600000c0f500/4, E_0x600000c0f500/5, E_0x600000c0f500/6, E_0x600000c0f500/7, E_0x600000c0f500/8, E_0x600000c0f500/9, E_0x600000c0f500/10, E_0x600000c0f500/11, E_0x600000c0f500/12, E_0x600000c0f500/13, E_0x600000c0f500/14, E_0x600000c0f500/15, E_0x600000c0f500/16, E_0x600000c0f500/17, E_0x600000c0f500/18, E_0x600000c0f500/19, E_0x600000c0f500/20, E_0x600000c0f500/21, E_0x600000c0f500/22, E_0x600000c0f500/23, E_0x600000c0f500/24;
L_0x60000285bf20 .part L_0x6000032489a0, 0, 16;
L_0x600002850640 .part L_0x600003248a10, 0, 16;
L_0x60000285c000 .part L_0x6000032489a0, 16, 16;
L_0x60000285c0a0 .part L_0x600003248a10, 16, 16;
L_0x60000285c140 .part L_0x6000032489a0, 32, 16;
L_0x60000285c1e0 .part L_0x600003248a10, 32, 16;
L_0x60000285c280 .part L_0x6000032489a0, 48, 16;
L_0x60000285c320 .part L_0x600003248a10, 48, 16;
L_0x60000285c3c0 .part L_0x6000032489a0, 64, 16;
L_0x60000285c460 .part L_0x600003248a10, 64, 16;
L_0x60000285c500 .part L_0x6000032489a0, 80, 16;
L_0x60000285c5a0 .part L_0x600003248a10, 80, 16;
L_0x60000285c640 .part L_0x6000032489a0, 96, 16;
L_0x60000285c6e0 .part L_0x600003248a10, 96, 16;
L_0x60000285c780 .part L_0x6000032489a0, 112, 16;
L_0x60000285c820 .part L_0x600003248a10, 112, 16;
L_0x60000285c8c0 .part L_0x6000032489a0, 128, 16;
L_0x60000285c960 .part L_0x600003248a10, 128, 16;
L_0x60000285ca00 .part L_0x6000032489a0, 144, 16;
L_0x60000285cb40 .part L_0x600003248a10, 144, 16;
L_0x60000285cbe0 .part L_0x6000032489a0, 160, 16;
L_0x60000285caa0 .part L_0x600003248a10, 160, 16;
L_0x60000285cc80 .part L_0x6000032489a0, 176, 16;
L_0x60000285cd20 .part L_0x600003248a10, 176, 16;
L_0x60000285cdc0 .part L_0x6000032489a0, 192, 16;
L_0x60000285ce60 .part L_0x600003248a10, 192, 16;
L_0x60000285cf00 .part L_0x6000032489a0, 208, 16;
L_0x60000285cfa0 .part L_0x600003248a10, 208, 16;
L_0x60000285d040 .part L_0x6000032489a0, 224, 16;
L_0x60000285d0e0 .part L_0x600003248a10, 224, 16;
L_0x60000285d180 .part L_0x6000032489a0, 240, 16;
L_0x60000285d220 .part L_0x600003248a10, 240, 16;
L_0x60000285d2c0 .part v0x600002b74240_0, 120, 8;
L_0x60000285d360 .part v0x600002b74240_0, 112, 8;
L_0x60000285d400 .part v0x600002b74240_0, 107, 5;
L_0x60000285d4a0 .part v0x600002b74240_0, 102, 5;
L_0x60000285d540 .part v0x600002b74240_0, 97, 5;
L_0x60000285d5e0 .part v0x600002b74240_0, 32, 16;
L_0x60000285d680 .part v0x600002b74240_0, 76, 20;
L_0x60000285d720 .part v0x600002b74240_0, 48, 16;
L_0x60000285d7c0 .array/port v0x600002b11f80, L_0x60000285d860;
L_0x60000285d860 .concat [ 5 2 0 0], v0x600002b12130_0, L_0x13009a848;
L_0x60000285d900 .array/port v0x600002b11f80, L_0x60000285d9a0;
L_0x60000285d9a0 .concat [ 5 2 0 0], v0x600002b122e0_0, L_0x13009a890;
L_0x60000285da40 .cmp/eq 3, v0x600002b11cb0_0, L_0x13009a8d8;
S_0x12b69d2c0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f540 .param/l "i" 1 10 137, +C4<00>;
v0x600002b11290_0 .array/port v0x600002b11290, 0;
v0x600002b11290_1 .array/port v0x600002b11290, 1;
v0x600002b11290_2 .array/port v0x600002b11290, 2;
v0x600002b11290_3 .array/port v0x600002b11290, 3;
E_0x600000c0f5c0/0 .event anyedge, v0x600002b11290_0, v0x600002b11290_1, v0x600002b11290_2, v0x600002b11290_3;
v0x600002b11290_4 .array/port v0x600002b11290, 4;
v0x600002b11290_5 .array/port v0x600002b11290, 5;
v0x600002b11290_6 .array/port v0x600002b11290, 6;
v0x600002b11290_7 .array/port v0x600002b11290, 7;
E_0x600000c0f5c0/1 .event anyedge, v0x600002b11290_4, v0x600002b11290_5, v0x600002b11290_6, v0x600002b11290_7;
v0x600002b11290_8 .array/port v0x600002b11290, 8;
v0x600002b11290_9 .array/port v0x600002b11290, 9;
v0x600002b11290_10 .array/port v0x600002b11290, 10;
v0x600002b11290_11 .array/port v0x600002b11290, 11;
E_0x600000c0f5c0/2 .event anyedge, v0x600002b11290_8, v0x600002b11290_9, v0x600002b11290_10, v0x600002b11290_11;
v0x600002b11290_12 .array/port v0x600002b11290, 12;
v0x600002b11290_13 .array/port v0x600002b11290, 13;
v0x600002b11290_14 .array/port v0x600002b11290, 14;
v0x600002b11290_15 .array/port v0x600002b11290, 15;
E_0x600000c0f5c0/3 .event anyedge, v0x600002b11290_12, v0x600002b11290_13, v0x600002b11290_14, v0x600002b11290_15;
E_0x600000c0f5c0 .event/or E_0x600000c0f5c0/0, E_0x600000c0f5c0/1, E_0x600000c0f5c0/2, E_0x600000c0f5c0/3;
E_0x600000c0f600/0 .event anyedge, v0x600002b11dd0_0, v0x600002b11170_0, v0x600002b11170_1, v0x600002b11170_2;
E_0x600000c0f600/1 .event anyedge, v0x600002b11170_3, v0x600002b11170_4, v0x600002b11170_5, v0x600002b11170_6;
E_0x600000c0f600/2 .event anyedge, v0x600002b11170_7, v0x600002b11170_8, v0x600002b11170_9, v0x600002b11170_10;
E_0x600000c0f600/3 .event anyedge, v0x600002b11170_11, v0x600002b11170_12, v0x600002b11170_13, v0x600002b11170_14;
E_0x600000c0f600/4 .event anyedge, v0x600002b11170_15, v0x600002b11200_0, v0x600002b11200_1, v0x600002b11200_2;
E_0x600000c0f600/5 .event anyedge, v0x600002b11200_3, v0x600002b11200_4, v0x600002b11200_5, v0x600002b11200_6;
E_0x600000c0f600/6 .event anyedge, v0x600002b11200_7, v0x600002b11200_8, v0x600002b11200_9, v0x600002b11200_10;
E_0x600000c0f600/7 .event anyedge, v0x600002b11200_11, v0x600002b11200_12, v0x600002b11200_13, v0x600002b11200_14;
E_0x600000c0f600/8 .event anyedge, v0x600002b11200_15, v0x600002b11050_0;
E_0x600000c0f600 .event/or E_0x600000c0f600/0, E_0x600000c0f600/1, E_0x600000c0f600/2, E_0x600000c0f600/3, E_0x600000c0f600/4, E_0x600000c0f600/5, E_0x600000c0f600/6, E_0x600000c0f600/7, E_0x600000c0f600/8;
S_0x12b69d430 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f640 .param/l "i" 1 10 137, +C4<01>;
S_0x12b69d5a0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f6c0 .param/l "i" 1 10 137, +C4<010>;
S_0x12b69d710 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f740 .param/l "i" 1 10 137, +C4<011>;
S_0x12b69d880 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f800 .param/l "i" 1 10 137, +C4<0100>;
S_0x12b69d9f0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f880 .param/l "i" 1 10 137, +C4<0101>;
S_0x12b69db60 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f900 .param/l "i" 1 10 137, +C4<0110>;
S_0x12b69dcd0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f980 .param/l "i" 1 10 137, +C4<0111>;
S_0x12b69de40 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0f7c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x12b69dfb0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fa40 .param/l "i" 1 10 137, +C4<01001>;
S_0x12b69e120 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fac0 .param/l "i" 1 10 137, +C4<01010>;
S_0x12b69e290 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fb40 .param/l "i" 1 10 137, +C4<01011>;
S_0x12b69e400 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fbc0 .param/l "i" 1 10 137, +C4<01100>;
S_0x12b69e570 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fc40 .param/l "i" 1 10 137, +C4<01101>;
S_0x12b69e6e0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fcc0 .param/l "i" 1 10 137, +C4<01110>;
S_0x12b69e850 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12b69ce40;
 .timescale 0 0;
P_0x600000c0fd40 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12b66c560;
T_2 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b73ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b73a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b73b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b739f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002b73690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002b73a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002b73a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002b73a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002b742d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002b73b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002b73b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002b73b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002b729a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002b739f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002b739f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002b739f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002b73840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002b73720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002b73a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002b73a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002b74480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002b74360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002b73b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002b73b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002b72b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002b72a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002b739f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002b739f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12b66c560;
T_3 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b73ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002b73210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002b733c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b72f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b730f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002b73600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b73840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002b74240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b74480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002b72910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b74090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b726d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b72760_0, 0;
    %fork t_1, S_0x12b6923f0;
    %jmp t_0;
    .scope S_0x12b6923f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b71440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002b71440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002b71440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b73450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002b71440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b73330, 0, 4;
    %load/vec4 v0x600002b71440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b71440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12b66c560;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002b73840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002b73720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b73840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002b74480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002b74360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b74480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002b72b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002b72a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b730f0_0, 0;
    %load/vec4 v0x600002b73d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002b73c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002b73cc0_0;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002b733c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002b73960_0;
    %assign/vec4 v0x600002b72f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b730f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002b73180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002b72fd0_0;
    %assign/vec4 v0x600002b73210_0, 0;
    %load/vec4 v0x600002b72fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002b726d0_0, 0;
    %load/vec4 v0x600002b72fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002b72760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002b726d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b72d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b73450, 0, 4;
    %load/vec4 v0x600002b73210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b73330, 0, 4;
    %load/vec4 v0x600002b733c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002b733c0_0, 0;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b72d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002b73330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002b73330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b73330, 0, 4;
    %load/vec4 v0x600002b733c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002b73450, 4;
    %assign/vec4 v0x600002b73960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002b733c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002b733c0_0, 0;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b72d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b74090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002b72520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b72c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002b72520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002b726d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002b73210_0;
    %assign/vec4 v0x600002b73600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b73840_0, 0;
    %load/vec4 v0x600002b73720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002b73210_0;
    %assign/vec4 v0x600002b74240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b74480_0, 0;
    %load/vec4 v0x600002b74360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002b73210_0;
    %assign/vec4 v0x600002b72910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b72b50_0, 0;
    %load/vec4 v0x600002b72a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002b72760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002b734e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002b74120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002b727f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002b72520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002b73e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b74090_0, 0;
    %load/vec4 v0x600002b73960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002b73c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002b73cc0_0;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002b733c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002b73c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b72d90_0, 0;
    %load/vec4 v0x600002b73cc0_0;
    %assign/vec4 v0x600002b73960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002b733c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b73d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12b6731e0;
T_4 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b74870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002b6c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c7e0, 4;
    %assign/vec4 v0x600002b74870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12b66e540;
T_5 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b74ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002b74ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002b74ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74a20, 0, 4;
    %load/vec4 v0x600002b74ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b74ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b74b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002b6c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b74ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002b74ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002b74ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b74a20, 4;
    %ix/getv/s 3, v0x600002b74ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74a20, 0, 4;
    %load/vec4 v0x600002b74ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b74ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b74a20, 4;
    %assign/vec4 v0x600002b74b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12b6208d0;
T_6 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b74d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002b74d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002b74d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74cf0, 0, 4;
    %load/vec4 v0x600002b74d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b74d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b74e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002b6c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b74d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002b74d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002b74d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b74cf0, 4;
    %ix/getv/s 3, v0x600002b74d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74cf0, 0, 4;
    %load/vec4 v0x600002b74d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b74d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b74cf0, 4;
    %assign/vec4 v0x600002b74e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12b60bc10;
T_7 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b75050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002b75050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002b75050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74fc0, 0, 4;
    %load/vec4 v0x600002b75050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b75050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b750e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002b6c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b75050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002b75050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002b75050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b74fc0, 4;
    %ix/getv/s 3, v0x600002b75050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74fc0, 0, 4;
    %load/vec4 v0x600002b75050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b75050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b74fc0, 4;
    %assign/vec4 v0x600002b750e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12b61c0a0;
T_8 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b75b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b75d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b75680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b755f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b75b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002b758c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002b75cb0_0;
    %assign/vec4 v0x600002b75d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002b75830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002b75560_0;
    %assign/vec4 v0x600002b75680_0, 0;
    %load/vec4 v0x600002b75680_0;
    %assign/vec4 v0x600002b755f0_0, 0;
    %load/vec4 v0x600002b75710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002b759e0_0;
    %assign/vec4 v0x600002b75b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002b75a70_0;
    %load/vec4 v0x600002b759e0_0;
    %add;
    %assign/vec4 v0x600002b75b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12b60ff40;
T_9 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b770f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b772a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b76be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b76b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b77060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002b76e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002b77210_0;
    %assign/vec4 v0x600002b772a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002b76d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002b76ac0_0;
    %assign/vec4 v0x600002b76be0_0, 0;
    %load/vec4 v0x600002b76be0_0;
    %assign/vec4 v0x600002b76b50_0, 0;
    %load/vec4 v0x600002b76c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002b76f40_0;
    %assign/vec4 v0x600002b77060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002b76fd0_0;
    %load/vec4 v0x600002b76f40_0;
    %add;
    %assign/vec4 v0x600002b77060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12b604b10;
T_10 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b786c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b78870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b781b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b78120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b78630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002b783f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002b787e0_0;
    %assign/vec4 v0x600002b78870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002b78360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002b78090_0;
    %assign/vec4 v0x600002b781b0_0, 0;
    %load/vec4 v0x600002b781b0_0;
    %assign/vec4 v0x600002b78120_0, 0;
    %load/vec4 v0x600002b78240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002b78510_0;
    %assign/vec4 v0x600002b78630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002b785a0_0;
    %load/vec4 v0x600002b78510_0;
    %add;
    %assign/vec4 v0x600002b78630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12b616100;
T_11 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b79c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b79dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b79710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b79680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b79b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002b79950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002b79d40_0;
    %assign/vec4 v0x600002b79dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002b798c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002b795f0_0;
    %assign/vec4 v0x600002b79710_0, 0;
    %load/vec4 v0x600002b79710_0;
    %assign/vec4 v0x600002b79680_0, 0;
    %load/vec4 v0x600002b797a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002b79a70_0;
    %assign/vec4 v0x600002b79b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002b79b00_0;
    %load/vec4 v0x600002b79a70_0;
    %add;
    %assign/vec4 v0x600002b79b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12b699020;
T_12 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b7b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b7b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002b7aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002b7b2a0_0;
    %assign/vec4 v0x600002b7b330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002b7ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002b7ab50_0;
    %assign/vec4 v0x600002b7ac70_0, 0;
    %load/vec4 v0x600002b7ac70_0;
    %assign/vec4 v0x600002b7abe0_0, 0;
    %load/vec4 v0x600002b7ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002b7afd0_0;
    %assign/vec4 v0x600002b7b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002b7b060_0;
    %load/vec4 v0x600002b7afd0_0;
    %add;
    %assign/vec4 v0x600002b7b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12b693660;
T_13 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b7c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b7c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002b7c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002b7c870_0;
    %assign/vec4 v0x600002b7c900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002b7c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002b7c120_0;
    %assign/vec4 v0x600002b7c240_0, 0;
    %load/vec4 v0x600002b7c240_0;
    %assign/vec4 v0x600002b7c1b0_0, 0;
    %load/vec4 v0x600002b7c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002b7c5a0_0;
    %assign/vec4 v0x600002b7c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002b7c630_0;
    %load/vec4 v0x600002b7c5a0_0;
    %add;
    %assign/vec4 v0x600002b7c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12b691010;
T_14 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b7dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b7dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002b7d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002b7ddd0_0;
    %assign/vec4 v0x600002b7de60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002b7d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002b7d680_0;
    %assign/vec4 v0x600002b7d7a0_0, 0;
    %load/vec4 v0x600002b7d7a0_0;
    %assign/vec4 v0x600002b7d710_0, 0;
    %load/vec4 v0x600002b7d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002b7db00_0;
    %assign/vec4 v0x600002b7dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002b7db90_0;
    %load/vec4 v0x600002b7db00_0;
    %add;
    %assign/vec4 v0x600002b7dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12b68e9c0;
T_15 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b7f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b7ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b7f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002b7ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002b7f330_0;
    %assign/vec4 v0x600002b7f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002b7eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002b7ebe0_0;
    %assign/vec4 v0x600002b7ed00_0, 0;
    %load/vec4 v0x600002b7ed00_0;
    %assign/vec4 v0x600002b7ec70_0, 0;
    %load/vec4 v0x600002b7ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002b7f060_0;
    %assign/vec4 v0x600002b7f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002b7f0f0_0;
    %load/vec4 v0x600002b7f060_0;
    %add;
    %assign/vec4 v0x600002b7f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12b689bb0;
T_16 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b607e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b60990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b602d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b60240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b60750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002b60510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002b60900_0;
    %assign/vec4 v0x600002b60990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002b60480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002b601b0_0;
    %assign/vec4 v0x600002b602d0_0, 0;
    %load/vec4 v0x600002b602d0_0;
    %assign/vec4 v0x600002b60240_0, 0;
    %load/vec4 v0x600002b60360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002b60630_0;
    %assign/vec4 v0x600002b60750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002b606c0_0;
    %load/vec4 v0x600002b60630_0;
    %add;
    %assign/vec4 v0x600002b60750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12b687560;
T_17 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b61d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b61ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b61830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b617a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b61cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002b61a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002b61e60_0;
    %assign/vec4 v0x600002b61ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002b619e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002b61710_0;
    %assign/vec4 v0x600002b61830_0, 0;
    %load/vec4 v0x600002b61830_0;
    %assign/vec4 v0x600002b617a0_0, 0;
    %load/vec4 v0x600002b618c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002b61b90_0;
    %assign/vec4 v0x600002b61cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002b61c20_0;
    %load/vec4 v0x600002b61b90_0;
    %add;
    %assign/vec4 v0x600002b61cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12b684f10;
T_18 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b632a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b63450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b62d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b62d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b63210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002b62fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002b633c0_0;
    %assign/vec4 v0x600002b63450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002b62f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002b62c70_0;
    %assign/vec4 v0x600002b62d90_0, 0;
    %load/vec4 v0x600002b62d90_0;
    %assign/vec4 v0x600002b62d00_0, 0;
    %load/vec4 v0x600002b62e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002b630f0_0;
    %assign/vec4 v0x600002b63210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002b63180_0;
    %load/vec4 v0x600002b630f0_0;
    %add;
    %assign/vec4 v0x600002b63210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12b6828c0;
T_19 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b64870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b64a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b64360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b642d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b647e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002b645a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002b64990_0;
    %assign/vec4 v0x600002b64a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002b64510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002b64240_0;
    %assign/vec4 v0x600002b64360_0, 0;
    %load/vec4 v0x600002b64360_0;
    %assign/vec4 v0x600002b642d0_0, 0;
    %load/vec4 v0x600002b643f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002b646c0_0;
    %assign/vec4 v0x600002b647e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002b64750_0;
    %load/vec4 v0x600002b646c0_0;
    %add;
    %assign/vec4 v0x600002b647e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12b6803e0;
T_20 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b65dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b65f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b658c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b65830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b65d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002b65b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002b65ef0_0;
    %assign/vec4 v0x600002b65f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002b65a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002b657a0_0;
    %assign/vec4 v0x600002b658c0_0, 0;
    %load/vec4 v0x600002b658c0_0;
    %assign/vec4 v0x600002b65830_0, 0;
    %load/vec4 v0x600002b65950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002b65c20_0;
    %assign/vec4 v0x600002b65d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002b65cb0_0;
    %load/vec4 v0x600002b65c20_0;
    %add;
    %assign/vec4 v0x600002b65d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12b67dd90;
T_21 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b67330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b674e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b66e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b66d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b672a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002b67060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002b67450_0;
    %assign/vec4 v0x600002b674e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002b66fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002b66d00_0;
    %assign/vec4 v0x600002b66e20_0, 0;
    %load/vec4 v0x600002b66e20_0;
    %assign/vec4 v0x600002b66d90_0, 0;
    %load/vec4 v0x600002b66eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002b67180_0;
    %assign/vec4 v0x600002b672a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002b67210_0;
    %load/vec4 v0x600002b67180_0;
    %add;
    %assign/vec4 v0x600002b672a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12b67b740;
T_22 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b68900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b68ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b683f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b68360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b68870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002b68630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002b68a20_0;
    %assign/vec4 v0x600002b68ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002b685a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002b682d0_0;
    %assign/vec4 v0x600002b683f0_0, 0;
    %load/vec4 v0x600002b683f0_0;
    %assign/vec4 v0x600002b68360_0, 0;
    %load/vec4 v0x600002b68480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002b68750_0;
    %assign/vec4 v0x600002b68870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002b687e0_0;
    %load/vec4 v0x600002b68750_0;
    %add;
    %assign/vec4 v0x600002b68870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12b674450;
T_23 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b69e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b6a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b69950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b698c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b69dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002b69b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002b69f80_0;
    %assign/vec4 v0x600002b6a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002b69b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002b69830_0;
    %assign/vec4 v0x600002b69950_0, 0;
    %load/vec4 v0x600002b69950_0;
    %assign/vec4 v0x600002b698c0_0, 0;
    %load/vec4 v0x600002b699e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002b69cb0_0;
    %assign/vec4 v0x600002b69dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002b69d40_0;
    %load/vec4 v0x600002b69cb0_0;
    %add;
    %assign/vec4 v0x600002b69dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12b686460;
T_24 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b745a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002b745a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002b745a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74510, 0, 4;
    %load/vec4 v0x600002b745a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b745a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002b6c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b745a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002b745a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002b745a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b74510, 4;
    %ix/getv/s 3, v0x600002b745a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74510, 0, 4;
    %load/vec4 v0x600002b745a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b745a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12b6817c0;
T_25 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b746c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002b746c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002b746c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74630, 0, 4;
    %load/vec4 v0x600002b746c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b746c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002b6c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b746c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002b746c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002b746c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b74630, 4;
    %ix/getv/s 3, v0x600002b746c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74630, 0, 4;
    %load/vec4 v0x600002b746c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b746c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12b67cb20;
T_26 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b747e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002b747e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002b747e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74750, 0, 4;
    %load/vec4 v0x600002b747e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b747e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002b6c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b747e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002b747e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002b747e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b74750, 4;
    %ix/getv/s 3, v0x600002b747e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b74750, 0, 4;
    %load/vec4 v0x600002b747e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b747e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12b68fda0;
T_27 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b6c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002b6c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b6c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002b6ca20_0;
    %assign/vec4 v0x600002b6c990_0, 0;
    %load/vec4 v0x600002b6c120_0;
    %assign/vec4 v0x600002b6c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12b68fda0;
T_28 ;
    %wait E_0x600000c0c340;
    %load/vec4 v0x600002b6c990_0;
    %store/vec4 v0x600002b6ca20_0, 0, 3;
    %load/vec4 v0x600002b6c090_0;
    %store/vec4 v0x600002b6c120_0, 0, 16;
    %load/vec4 v0x600002b6c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002b6c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002b6cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002b6ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002b6c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002b6cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002b6ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002b6c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002b6c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002b6c120_0, 0, 16;
    %load/vec4 v0x600002b6be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002b6c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002b6ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002b6c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002b6c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002b6c120_0, 0, 16;
    %load/vec4 v0x600002b6c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002b6c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002b6ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002b6c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002b6ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12b69d2c0;
T_29 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12b69d2c0;
T_30 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12b69d430;
T_31 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12b69d430;
T_32 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12b69d5a0;
T_33 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12b69d5a0;
T_34 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12b69d710;
T_35 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12b69d710;
T_36 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12b69d880;
T_37 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12b69d880;
T_38 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12b69d9f0;
T_39 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12b69d9f0;
T_40 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12b69db60;
T_41 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12b69db60;
T_42 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12b69dcd0;
T_43 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12b69dcd0;
T_44 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12b69de40;
T_45 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12b69de40;
T_46 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12b69dfb0;
T_47 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12b69dfb0;
T_48 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12b69e120;
T_49 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12b69e120;
T_50 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12b69e290;
T_51 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12b69e290;
T_52 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12b69e400;
T_53 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12b69e400;
T_54 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12b69e570;
T_55 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12b69e570;
T_56 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12b69e6e0;
T_57 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12b69e6e0;
T_58 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12b69e850;
T_59 ;
    %wait E_0x600000c0f600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002b11050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b11290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12b69e850;
T_60 ;
    %wait E_0x600000c0f5c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002b10990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12b69ce40;
T_61 ;
    %wait E_0x600000c0f500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b110e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002b110e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002b110e0_0;
    %load/vec4a v0x600002b11170, 4;
    %ix/getv/s 4, v0x600002b110e0_0;
    %store/vec4a v0x600002b11560, 4, 0;
    %load/vec4 v0x600002b110e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b110e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002b11c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002b11c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b110e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002b110e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002b11c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %load/vec4 v0x600002b11c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002b11560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %add;
    %load/vec4 v0x600002b11c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002b11560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002b11c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002b11560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002b11c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002b11560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002b11c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002b110e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002b11560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002b110e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b110e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002b11c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b11c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b11560, 4;
    %store/vec4 v0x600002b114d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12b69ce40;
T_62 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b115f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002b10c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b10f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b10900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b11b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b118c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b10ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b11dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002b11ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002b12130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002b122e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b11050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b113b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b10e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b11b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b118c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b10ea0_0, 0;
    %load/vec4 v0x600002b11cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002b10cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002b10ab0_0;
    %assign/vec4 v0x600002b10c60_0, 0;
    %load/vec4 v0x600002b11d40_0;
    %assign/vec4 v0x600002b11dd0_0, 0;
    %load/vec4 v0x600002b11e60_0;
    %assign/vec4 v0x600002b11ef0_0, 0;
    %load/vec4 v0x600002b12010_0;
    %assign/vec4 v0x600002b12130_0, 0;
    %load/vec4 v0x600002b121c0_0;
    %assign/vec4 v0x600002b122e0_0, 0;
    %load/vec4 v0x600002b10fc0_0;
    %assign/vec4 v0x600002b11050_0, 0;
    %load/vec4 v0x600002b11320_0;
    %assign/vec4 v0x600002b113b0_0, 0;
    %load/vec4 v0x600002b10d80_0;
    %assign/vec4 v0x600002b10e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002b10e10_0;
    %assign/vec4 v0x600002b10f30_0, 0;
    %load/vec4 v0x600002b113b0_0;
    %assign/vec4 v0x600002b10900_0, 0;
    %load/vec4 v0x600002b11dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b118c0_0, 0;
    %load/vec4 v0x600002b113b0_0;
    %assign/vec4 v0x600002b11710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b11b90_0, 0;
    %load/vec4 v0x600002b113b0_0;
    %assign/vec4 v0x600002b11710_0, 0;
    %load/vec4 v0x600002b120a0_0;
    %assign/vec4 v0x600002b11a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002b10990_0;
    %load/vec4 v0x600002b11ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b11f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002b11950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002b11dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002b117a0_0;
    %load/vec4 v0x600002b11ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b11f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002b114d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002b11ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b11f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b10ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002b11cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12b66c9a0;
T_63 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b70cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b70b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b703f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b707e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002b70630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002b706c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b70900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b70990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002b70480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002b70e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002b71170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b71290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b70fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002b4f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002b4f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b4f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b4f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002b4fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b486c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b70510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b71290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b70fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b70510_0, 0;
    %load/vec4 v0x600002b71320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002b702d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002b713b0_0;
    %assign/vec4 v0x600002b70b40_0, 0;
    %load/vec4 v0x600002b705a0_0;
    %assign/vec4 v0x600002b70630_0, 0;
    %load/vec4 v0x600002b70870_0;
    %assign/vec4 v0x600002b70900_0, 0;
    %load/vec4 v0x600002b70000_0;
    %assign/vec4 v0x600002b70c60_0, 0;
    %load/vec4 v0x600002b48630_0;
    %assign/vec4 v0x600002b703f0_0, 0;
    %load/vec4 v0x600002b70750_0;
    %assign/vec4 v0x600002b707e0_0, 0;
    %load/vec4 v0x600002b70a20_0;
    %assign/vec4 v0x600002b70ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002b70630_0;
    %assign/vec4 v0x600002b706c0_0, 0;
    %load/vec4 v0x600002b70900_0;
    %assign/vec4 v0x600002b70990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70360_0, 0;
    %load/vec4 v0x600002b70b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002b706c0_0;
    %assign/vec4 v0x600002b4f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b4f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b4f330_0, 0;
    %load/vec4 v0x600002b4f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002b4f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b4fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002b4fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002b4fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002b4f960_0;
    %assign/vec4 v0x600002b70480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002b70990_0;
    %assign/vec4 v0x600002b70e10_0, 0;
    %load/vec4 v0x600002b70480_0;
    %assign/vec4 v0x600002b71170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b71290_0, 0;
    %load/vec4 v0x600002b71050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002b70990_0;
    %assign/vec4 v0x600002b70e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b70fc0_0, 0;
    %load/vec4 v0x600002b71050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002b70ea0_0;
    %assign/vec4 v0x600002b70480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002b706c0_0;
    %assign/vec4 v0x600002b4f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002b4f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b4f720_0, 0;
    %load/vec4 v0x600002b4f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002b4f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002b70480_0;
    %assign/vec4 v0x600002b4fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b4fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b486c0_0, 0;
    %load/vec4 v0x600002b4fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002b486c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b486c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b4fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002b4f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002b70360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002b70360_0, 0;
    %load/vec4 v0x600002b706c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002b706c0_0, 0;
    %load/vec4 v0x600002b70990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002b70990_0, 0;
    %load/vec4 v0x600002b703f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002b70360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002b70b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002b70bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002b70bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002b70360_0, 0;
    %load/vec4 v0x600002b70c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002b70bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002b70630_0;
    %load/vec4 v0x600002b70bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002b707e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002b706c0_0, 0;
    %load/vec4 v0x600002b70900_0;
    %load/vec4 v0x600002b70bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002b70ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002b70990_0, 0;
    %load/vec4 v0x600002b70b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b70510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002b71320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12b6a22a0;
T_64 ;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b6d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002b6d050_0;
    %load/vec4 v0x600002b6ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b6cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002b6cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002b6ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002b6cea0, 4;
    %assign/vec4 v0x600002b6cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12b6a22a0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b6ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002b6ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6ce10_0;
    %store/vec4a v0x600002b6cea0, 4, 0;
    %load/vec4 v0x600002b6ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b6ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12b69c230;
T_66 ;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b6d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002b6d560_0;
    %load/vec4 v0x600002b6d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b6d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002b6d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002b6d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002b6d3b0, 4;
    %assign/vec4 v0x600002b6d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12b69c230;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b6d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002b6d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6d320_0;
    %store/vec4a v0x600002b6d3b0, 4, 0;
    %load/vec4 v0x600002b6d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b6d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x12b69c510;
T_68 ;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b6db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002b6da70_0;
    %load/vec4 v0x600002b6d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b6d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002b6d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002b6d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002b6d8c0, 4;
    %assign/vec4 v0x600002b6d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12b69c510;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b6d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002b6d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6d830_0;
    %store/vec4a v0x600002b6d8c0, 4, 0;
    %load/vec4 v0x600002b6d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b6d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12b69c7f0;
T_70 ;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b6e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002b6df80_0;
    %load/vec4 v0x600002b6dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b6ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002b6def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002b6dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002b6ddd0, 4;
    %assign/vec4 v0x600002b6de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12b69c7f0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b6dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002b6dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6dd40_0;
    %store/vec4a v0x600002b6ddd0, 4, 0;
    %load/vec4 v0x600002b6dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b6dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12b66bdd0;
T_72 ;
    %wait E_0x600000c0e7c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b6e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002b6e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002b6f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002b6e6d0_0;
    %pad/u 32;
    %load/vec4 v0x600002b6e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6fc30_0, 4, 1;
    %load/vec4 v0x600002b6f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002b6e520_0;
    %pad/u 32;
    %load/vec4 v0x600002b6e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6fb10_0, 4, 1;
    %load/vec4 v0x600002b6f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002b6e640_0;
    %pad/u 32;
    %load/vec4 v0x600002b6e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6fba0_0, 4, 1;
    %load/vec4 v0x600002b101b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002b10000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002b6e910_0;
    %pad/u 32;
    %load/vec4 v0x600002b6e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6fcc0_0, 4, 1;
    %load/vec4 v0x600002b6ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002b6ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002b6e400_0;
    %pad/u 32;
    %load/vec4 v0x600002b6e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6fa80_0, 4, 1;
    %load/vec4 v0x600002b6e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b6e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12b66bdd0;
T_73 ;
    %wait E_0x600000c0e780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b6e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002b6e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002b6fc30_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6f180_0, 4, 1;
    %load/vec4 v0x600002b6fb10_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002b6fc30_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6f060_0, 4, 1;
    %load/vec4 v0x600002b6fba0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002b6fc30_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002b6fb10_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6f0f0_0, 4, 1;
    %load/vec4 v0x600002b6fcc0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002b6fc30_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002b6fb10_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002b6fba0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6f210_0, 4, 1;
    %load/vec4 v0x600002b6fa80_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002b6fc30_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002b6fb10_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002b6fba0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002b6fcc0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6efd0_0, 4, 1;
    %load/vec4 v0x600002b6f180_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002b103f0_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002b6f060_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002b102d0_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002b6f0f0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002b10360_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6e370, 4, 0;
    %load/vec4 v0x600002b6f690_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002b6f210_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002b10480_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6e370, 4, 0;
    %load/vec4 v0x600002b10120_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6ea30, 4, 0;
    %load/vec4 v0x600002b101b0_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6eac0_0, 4, 1;
    %load/vec4 v0x600002b10000_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002b6efd0_0;
    %load/vec4 v0x600002b6e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002b10240_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6e370, 4, 0;
    %load/vec4 v0x600002b6eeb0_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6ea30, 4, 0;
    %load/vec4 v0x600002b6ef40_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6eac0_0, 4, 1;
    %load/vec4 v0x600002b6ed90_0;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4a v0x600002b6ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002b6e2e0_0;
    %store/vec4 v0x600002b6e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002b6e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b6e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12b66bdd0;
T_74 ;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b6e6d0_0;
    %assign/vec4 v0x600002b6e760_0, 0;
    %load/vec4 v0x600002b6e520_0;
    %assign/vec4 v0x600002b6e5b0_0, 0;
    %load/vec4 v0x600002b6e910_0;
    %assign/vec4 v0x600002b6e9a0_0, 0;
    %load/vec4 v0x600002b6e400_0;
    %assign/vec4 v0x600002b6e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12b66bdd0;
T_75 ;
    %wait E_0x600000c0e700;
    %load/vec4 v0x600002b6e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002b6e7f0, 4;
    %store/vec4 v0x600002b6f8d0_0, 0, 256;
    %load/vec4 v0x600002b6e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002b6e7f0, 4;
    %store/vec4 v0x600002b6f3c0_0, 0, 256;
    %load/vec4 v0x600002b6e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002b6e7f0, 4;
    %store/vec4 v0x600002b6ff00_0, 0, 256;
    %load/vec4 v0x600002b6e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002b6e7f0, 4;
    %store/vec4 v0x600002b6ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12b696c40;
T_76 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b16010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002b14360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b143f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002b146c0_0;
    %assign/vec4 v0x600002b143f0_0, 0;
    %load/vec4 v0x600002b146c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002b145a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002b142d0, 4;
    %assign/vec4 v0x600002b14360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12b696c40;
T_77 ;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b15d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002b15cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002b15c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002b15b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002b15b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002b142d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12b696c40;
T_78 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b16010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b16be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002b16b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b130f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b13180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b15680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002b13060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002b15710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002b16be0_0, 0;
    %load/vec4 v0x600002b14e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002b16b50_0, 0;
    %load/vec4 v0x600002b15710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002b130f0_0, 0;
    %load/vec4 v0x600002b130f0_0;
    %assign/vec4 v0x600002b13180_0, 0;
    %load/vec4 v0x600002b155f0_0;
    %assign/vec4 v0x600002b15680_0, 0;
    %load/vec4 v0x600002b14ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002b13060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12b696c40;
T_79 ;
    %wait E_0x600000c0ba80;
    %load/vec4 v0x600002b16010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002b15710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b14ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b153b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002b14e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b155f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b15440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b14f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b155f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b14f30_0, 0;
    %load/vec4 v0x600002b16370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002b15200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002b15710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002b15710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002b153b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002b153b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002b15710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b15440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b153b0_0, 0;
    %load/vec4 v0x600002b14870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002b15440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002b14e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002b15710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002b159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002b14e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002b14e10_0, 0;
    %load/vec4 v0x600002b14e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b155f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002b14ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002b15710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002b14bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002b14ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002b14ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002b16250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002b15710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002b153b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002b15710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002b14f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002b15710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12b69be30;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b177b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b17f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b182d0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002b18360_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b178d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b18000_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002b17a80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002b179f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b17c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b17b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002b17de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002b17060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002b16e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002b17690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b172a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b174e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b173c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002b17210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002b17330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12b69be30;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002b177b0_0;
    %inv;
    %store/vec4 v0x600002b177b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12b69be30;
T_82 ;
    %vpi_call/w 3 109 "$display", "\000" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\221     Multi-Channel Conv2D Test: im2col + GEMM approach        \342\225\221" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221     4 output channels, 4 positions, 4 features               \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17840_0, 0, 32;
    %vpi_call/w 3 121 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6cea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6d3b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6d8c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6ddd0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6cea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6d3b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6d8c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002b6ddd0, 4, 0;
    %vpi_call/w 3 149 "$display", "  Weights: 4\303\2274 (4 output channels \303\227 4 features)" {0 0 0};
    %vpi_call/w 3 150 "$display", "  Patches: 4\303\2274 (4 features \303\227 4 positions)" {0 0 0};
    %vpi_call/w 3 151 "$display", "  Expected output: 4\303\2274, all 4s" {0 0 0};
    %vpi_call/w 3 156 "$display", "\000" {0 0 0};
    %vpi_call/w 3 157 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600002b17960_0;
    %store/vec4a v0x600002b142d0, 4, 0;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002b17960_0;
    %store/vec4a v0x600002b142d0, 4, 0;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600002b17960_0;
    %store/vec4a v0x600002b142d0, 4, 0;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 167 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 168 "$display", "  Single GEMM: Output = Patches \303\227 Weights" {0 0 0};
    %vpi_call/w 3 173 "$display", "\000" {0 0 0};
    %vpi_call/w 3 174 "$display", "[EXEC] Running conv2d via GEMM..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b17f00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002b17f00_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000c0b0c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002b182d0_0, 0, 1;
    %wait E_0x600000c0e900;
    %wait E_0x600000c0e900;
    %wait E_0x600000c0b0c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002b182d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002b17960_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000c0e900;
    %load/vec4 v0x600002b181b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 188 "$display", "  Completed in %0d cycles", v0x600002b17960_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600002b17960_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 194 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600002b17840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 203 "$display", "\000" {0 0 0};
    %vpi_call/w 3 204 "$display", "[VERIFY] Checking conv2d output..." {0 0 0};
    %vpi_call/w 3 207 "$display", "  Output rows (should all be [4,4,4,4]):" {0 0 0};
    %vpi_call/w 3 210 "$display", "    Row 0: %h", &APV<v0x600002b6cea0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600002b17960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6cea0, 4;
    %load/vec4 v0x600002b17960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600002b16c70_0, 0, 32;
    %load/vec4 v0x600002b16c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 214 "$display", "    FAIL: Output[0,%0d] = %0d, expected 4", v0x600002b17960_0, v0x600002b16c70_0 {0 0 0};
    %load/vec4 v0x600002b17840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17840_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 220 "$display", "    Row 1: %h", &APV<v0x600002b6d3b0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x600002b17960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.11, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6d3b0, 4;
    %load/vec4 v0x600002b17960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600002b16c70_0, 0, 32;
    %load/vec4 v0x600002b16c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 224 "$display", "    FAIL: Output[1,%0d] = %0d, expected 4", v0x600002b17960_0, v0x600002b16c70_0 {0 0 0};
    %load/vec4 v0x600002b17840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17840_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %jmp T_82.10;
T_82.11 ;
    %vpi_call/w 3 230 "$display", "    Row 2: %h", &APV<v0x600002b6d8c0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600002b17960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.15, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6d8c0, 4;
    %load/vec4 v0x600002b17960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600002b16c70_0, 0, 32;
    %load/vec4 v0x600002b16c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.16, 4;
    %vpi_call/w 3 234 "$display", "    FAIL: Output[2,%0d] = %0d, expected 4", v0x600002b17960_0, v0x600002b16c70_0 {0 0 0};
    %load/vec4 v0x600002b17840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17840_0, 0, 32;
T_82.16 ;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %jmp T_82.14;
T_82.15 ;
    %vpi_call/w 3 240 "$display", "    Row 3: %h", &APV<v0x600002b6ddd0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
T_82.18 ;
    %load/vec4 v0x600002b17960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.19, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002b6ddd0, 4;
    %load/vec4 v0x600002b17960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600002b16c70_0, 0, 32;
    %load/vec4 v0x600002b16c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.20, 4;
    %vpi_call/w 3 244 "$display", "    FAIL: Output[3,%0d] = %0d, expected 4", v0x600002b17960_0, v0x600002b16c70_0 {0 0 0};
    %load/vec4 v0x600002b17840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17840_0, 0, 32;
T_82.20 ;
    %load/vec4 v0x600002b17960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002b17960_0, 0, 32;
    %jmp T_82.18;
T_82.19 ;
    %load/vec4 v0x600002b17840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.22, 4;
    %vpi_call/w 3 250 "$display", "    All 16 output values correct!" {0 0 0};
T_82.22 ;
    %vpi_call/w 3 256 "$display", "\000" {0 0 0};
    %vpi_call/w 3 257 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 258 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 259 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600002b17840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 261 "$display", "\342\225\221   PASSED: Multi-Channel Conv2D (im2col + GEMM)              \342\225\221" {0 0 0};
    %vpi_call/w 3 262 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 263 "$display", ">>> CONV2D MULTICHANNEL TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 265 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600002b17840_0 {0 0 0};
    %vpi_call/w 3 266 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 267 "$display", ">>> CONV2D MULTICHANNEL TEST FAILED <<<" {0 0 0};
T_82.25 ;
    %delay 100000, 0;
    %vpi_call/w 3 271 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x12b69be30;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 276 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 277 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_conv2d_multichannel.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
