Analysis & Synthesis report for SCOMP
Wed Jul 16 18:27:15 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SCOMP_System|SCOMP:inst|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kp24:auto_generated
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: SCOMP:inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: SCOMP:inst|LPM_CLSHIFT:shifter
 22. Parameter Settings for User Entity Instance: SCOMP:inst|LPM_BUSTRI:io_bus
 23. Parameter Settings for User Entity Instance: TIMER:inst4|LPM_BUSTRI:IO_BUS
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3
 26. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5
 27. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod4
 28. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod3
 32. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod2
 33. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod1
 34. Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod0
 35. altsyncram Parameter Settings by Entity Instance
 36. Signal Tap Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 39. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 40. Elapsed Time Per Partition
 41. Connections to In-System Debugging Instance "auto_signaltap_0"
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 16 18:27:15 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; SCOMP                                           ;
; Top-level Entity Name           ; SCOMP_System                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2448                                            ;
; Total pins                      ; 162                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,187,840                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SCOMP_System       ; SCOMP              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+
; DIG_OUT.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd                                                        ;             ;
; DIG_IN.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd                                                         ;             ;
; clk_div.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd                                                        ;             ;
; TIMER.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd                                                          ;             ;
; SCOMP.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd                                                          ;             ;
; SCOMP_System.bdf                                                   ; yes             ; User Block Diagram/Schematic File            ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf                                                   ;             ;
; HEX_DISP_6.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf                                                     ;             ;
; PLL_main.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd                                                       ; PLL_main    ;
; PLL_main/PLL_main_0002.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v                                           ; PLL_main    ;
; SEG_DISP.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd                                                       ;             ;
; PARSE_DISP_DATA_IN.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd                                             ;             ;
; seg_edit.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd                                                       ;             ;
; disp_conversion.vhd                                                ; yes             ; Auto-Found VHDL File                         ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd                                                ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal241.inc                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_kp24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_kp24.tdf                                             ;             ;
; HexProject.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HexProject.mif                                                     ;             ;
; lpm_clshift.tdf                                                    ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_clshift.tdf                                                       ;             ;
; lpm_bustri.tdf                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_bustri.tdf                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/dffeea.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;             ;
; db/altsyncram_uk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_uk84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.tdf                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.inc                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/muxlut.inc                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/declut.inc                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/cmpconst.inc                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;             ;
; db/cntr_kai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sldfd7bd03d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                        ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                                                       ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                   ;             ;
; db/lpm_divide_hbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_hbm.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_kve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_kve.tdf                                               ;             ;
; db/lpm_divide_45m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_45m.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_k2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_k2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1858           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2644           ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 289            ;
;     -- 5 input functions                    ; 425            ;
;     -- 4 input functions                    ; 473            ;
;     -- <=3 input functions                  ; 1447           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2448           ;
;                                             ;                ;
; I/O pins                                    ; 162            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1187840        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 1436           ;
; Total fan-out                               ; 22027          ;
; Average fan-out                             ; 3.95           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SCOMP_System                                                                                                                           ; 2644 (0)            ; 2448 (0)                  ; 1187840           ; 0          ; 162  ; 0            ; |SCOMP_System                                                                                                                                                                                                                                                                                                                                            ; SCOMP_System                      ; work         ;
;    |DIG_IN:inst7|                                                                                                                       ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|DIG_IN:inst7                                                                                                                                                                                                                                                                                                                               ; DIG_IN                            ; work         ;
;    |DIG_OUT:inst6|                                                                                                                      ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|DIG_OUT:inst6                                                                                                                                                                                                                                                                                                                              ; DIG_OUT                           ; work         ;
;    |HEX_DISP_6:inst10|                                                                                                                  ; 1773 (42)           ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10                                                                                                                                                                                                                                                                                                                          ; HEX_DISP_6                        ; work         ;
;       |DISP_CONVERSION:inst18|                                                                                                          ; 1685 (203)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18                                                                                                                                                                                                                                                                                                   ; DISP_CONVERSION                   ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div0                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                                                             ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_hbm                    ; work         ;
;                |sign_div_unsign_nlh:divider|                                                                                            ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                         ; sign_div_unsign_nlh               ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                   ; alt_u_div_kve                     ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div1                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                                                             ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_hbm                    ; work         ;
;                |sign_div_unsign_nlh:divider|                                                                                            ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                         ; sign_div_unsign_nlh               ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                   ; alt_u_div_kve                     ; work         ;
;          |lpm_divide:Div2|                                                                                                              ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div2                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                                                             ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div2|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_hbm                    ; work         ;
;                |sign_div_unsign_nlh:divider|                                                                                            ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div2|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                         ; sign_div_unsign_nlh               ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div2|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                   ; alt_u_div_kve                     ; work         ;
;          |lpm_divide:Div3|                                                                                                              ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                                                             ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_hbm                    ; work         ;
;                |sign_div_unsign_nlh:divider|                                                                                            ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                         ; sign_div_unsign_nlh               ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                   ; alt_u_div_kve                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod0                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 206 (206)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                   ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod1                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                   ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod2|                                                                                                              ; 171 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod2                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 171 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod2|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 171 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 171 (171)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                   ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod3|                                                                                                              ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod3                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod3|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod3|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod3|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                   ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod4|                                                                                                              ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod4                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod4|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod4|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 206 (206)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod4|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                   ; alt_u_div_k2f                     ; work         ;
;          |lpm_divide:Mod5|                                                                                                              ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_45m:auto_generated|                                                                                             ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_45m                    ; work         ;
;                |sign_div_unsign_7nh:divider|                                                                                            ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_7nh               ; work         ;
;                   |alt_u_div_k2f:divider|                                                                                               ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                   ; alt_u_div_k2f                     ; work         ;
;       |PARSE_DISP_DATA_IN:inst3|                                                                                                        ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3                                                                                                                                                                                                                                                                                                 ; PARSE_DISP_DATA_IN                ; work         ;
;       |SEG_DISP:inst12|                                                                                                                 ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst12                                                                                                                                                                                                                                                                                                          ; SEG_DISP                          ; work         ;
;       |SEG_DISP:inst13|                                                                                                                 ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst13                                                                                                                                                                                                                                                                                                          ; SEG_DISP                          ; work         ;
;       |SEG_DISP:inst14|                                                                                                                 ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst14                                                                                                                                                                                                                                                                                                          ; SEG_DISP                          ; work         ;
;       |SEG_DISP:inst15|                                                                                                                 ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst15                                                                                                                                                                                                                                                                                                          ; SEG_DISP                          ; work         ;
;       |SEG_DISP:inst7|                                                                                                                  ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst7                                                                                                                                                                                                                                                                                                           ; SEG_DISP                          ; work         ;
;       |SEG_DISP:inst8|                                                                                                                  ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst8                                                                                                                                                                                                                                                                                                           ; SEG_DISP                          ; work         ;
;    |PLL_main:inst1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|PLL_main:inst1                                                                                                                                                                                                                                                                                                                             ; PLL_main                          ; pll_main     ;
;       |PLL_main_0002:pll_main_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst                                                                                                                                                                                                                                                                                                 ; PLL_main_0002                     ; PLL_main     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |SCOMP:inst|                                                                                                                         ; 260 (213)           ; 187 (187)                 ; 32768             ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst                                                                                                                                                                                                                                                                                                                                 ; SCOMP                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_kp24:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kp24:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_kp24                   ; work         ;
;       |lpm_clshift:shifter|                                                                                                             ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst|lpm_clshift:shifter                                                                                                                                                                                                                                                                                                             ; lpm_clshift                       ; work         ;
;    |TIMER:inst4|                                                                                                                        ; 28 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|TIMER:inst4                                                                                                                                                                                                                                                                                                                                ; TIMER                             ; work         ;
;       |lpm_bustri:IO_BUS|                                                                                                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|TIMER:inst4|lpm_bustri:IO_BUS                                                                                                                                                                                                                                                                                                              ; lpm_bustri                        ; work         ;
;    |clk_div:inst5|                                                                                                                      ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|clk_div:inst5                                                                                                                                                                                                                                                                                                                              ; clk_div                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 421 (2)             ; 2082 (282)                ; 1155072           ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 419 (0)             ; 1800 (0)                  ; 1155072           ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 419 (67)            ; 1800 (650)                ; 1155072           ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1155072           ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1155072           ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated                                                                                                                                                 ; altsyncram_uk84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 173 (1)             ; 721 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 141 (0)             ; 705 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 423 (423)                 ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 141 (0)             ; 282 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 31 (31)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 47 (12)             ; 222 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_kai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kai:auto_generated                                                             ; cntr_kai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 141 (141)                 ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kp24:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; 2048         ; 16           ; --           ; --           ; 32768   ; HexProject.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 141          ; 8192         ; 141          ; 1155072 ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 24.1    ; N/A          ; N/A          ; |SCOMP_System|PLL_main:inst1                                                                                                                                                                                                                                                      ; PLL_main.vhd    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SCOMP_System|SCOMP:inst|state                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+--------------+---------------+--------------+---------------+--------------+--------------+-------------+---------------+-----------------+----------------+---------------+---------------+----------------+--------------+-------------+--------------+---------------+--------------+----------------+-----------------+----------------+---------------+--------------+--------------+-------------+------------+
; Name            ; state.ex_jnz ; state.ex_jpos ; state.ex_sub ; state.ex_out2 ; state.ex_out ; state.ex_in2 ; state.ex_in ; state.ex_call ; state.ex_return ; state.ex_jzero ; state.ex_jneg ; state.ex_jump ; state.ex_shift ; state.ex_xor ; state.ex_or ; state.ex_and ; state.ex_addi ; state.ex_add ; state.ex_loadi ; state.ex_store2 ; state.ex_store ; state.ex_load ; state.ex_nop ; state.decode ; state.fetch ; state.init ;
+-----------------+--------------+---------------+--------------+---------------+--------------+--------------+-------------+---------------+-----------------+----------------+---------------+---------------+----------------+--------------+-------------+--------------+---------------+--------------+----------------+-----------------+----------------+---------------+--------------+--------------+-------------+------------+
; state.init      ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 0          ;
; state.fetch     ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 1           ; 1          ;
; state.decode    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 1            ; 0           ; 1          ;
; state.ex_nop    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 1            ; 0            ; 0           ; 1          ;
; state.ex_load   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 1             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_store  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 1              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_store2 ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 1               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_loadi  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 1              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_add    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 1            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_addi   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 1             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_and    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 1            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_or     ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 1           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_xor    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 1            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_shift  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 1              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jump   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 1             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jneg   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 1             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jzero  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 1              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_return ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 1               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_call   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 1             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_in     ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_in2    ; 0            ; 0             ; 0            ; 0             ; 0            ; 1            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_out    ; 0            ; 0             ; 0            ; 0             ; 1            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_out2   ; 0            ; 0             ; 0            ; 1             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_sub    ; 0            ; 0             ; 1            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jpos   ; 0            ; 1             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jnz    ; 1            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
+-----------------+--------------+---------------+--------------+---------------+--------------+--------------+-------------+---------------+-----------------+----------------+---------------+---------------+----------------+--------------+-------------+--------------+---------------+--------------+----------------+-----------------+----------------+---------------+--------------+--------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s ; yes                    ;
; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp1_we_s ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|process_0 ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[40]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[39]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[38]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[37]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[36]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[35]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[34]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[33]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[32]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[31]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[30]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[29]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[28]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[26]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[25]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[24]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[23]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[22]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[21]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[20]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[19]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[18]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[17]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[16]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[15]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[14]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[13]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[12]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[11]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[10]     ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[9]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[8]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[7]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[6]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[5]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[4]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[3]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[2]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[1]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[0]      ; HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27]     ; yes                    ;
; Number of user-specified and inferred latches = 44   ;                                                      ;                        ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SCOMP:inst|state.ex_nop                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; SCOMP:inst|state.ex_store2                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 2                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 30                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2448  ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 399   ;
; Number of registers using Asynchronous Clear ; 838   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 930   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 110 bits  ; 220 LEs       ; 0 LEs                ; 220 LEs                ; Yes        ; |SCOMP_System|SCOMP:inst|PC_stack[8][9]                                                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 11 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |SCOMP_System|SCOMP:inst|PC[0]                                                                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SCOMP_System|SCOMP:inst|AC[1]                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[22]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[1]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[26]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[4]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1|Mux33                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1|Mux21                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1|Mux36                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[36]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[35]                                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |SCOMP_System|SCOMP:inst|Add1                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |SCOMP_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kp24:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; HexProject.mif       ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_kp24      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|LPM_CLSHIFT:shifter ;
+----------------+-----------------+------------------------------------------+
; Parameter Name ; Value           ; Type                                     ;
+----------------+-----------------+------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                  ;
; CBXI_PARAMETER ; lpm_clshift_fuc ; Untyped                                  ;
; LPM_WIDTH      ; 16              ; Signed Integer                           ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                           ;
; LPM_SHIFTTYPE  ; arithmetic      ; Untyped                                  ;
+----------------+-----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|LPM_BUSTRI:io_bus ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TIMER:inst4|LPM_BUSTRI:IO_BUS ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 450                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 13             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 13             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 13             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 13             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 13             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                         ;
; LPM_WIDTHD             ; 13             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; SCOMP:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 2048                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 141                 ; 141              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 276                         ;
;     CLR               ; 92                          ;
;     ENA               ; 42                          ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 110                         ;
;     SCLR              ; 19                          ;
;     plain             ; 2                           ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 2131                        ;
;     arith             ; 857                         ;
;         0 data inputs ; 171                         ;
;         1 data inputs ; 99                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 269                         ;
;         4 data inputs ; 224                         ;
;         5 data inputs ; 16                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 1231                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 340                         ;
;         3 data inputs ; 280                         ;
;         4 data inputs ; 206                         ;
;         5 data inputs ; 201                         ;
;         6 data inputs ; 202                         ;
;     shared            ; 34                          ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 12                          ;
; boundary_port         ; 162                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 34.20                       ;
; Average LUT depth     ; 21.59                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 2082                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 193                                                    ;
;     ENA               ; 83                                                     ;
;     ENA CLR           ; 470                                                    ;
;     ENA CLR SCLR      ; 40                                                     ;
;     ENA SCLR          ; 39                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 40                                                     ;
;     SCLR SLD          ; 13                                                     ;
;     plain             ; 1165                                                   ;
; arriav_lcell_comb     ; 421                                                    ;
;     arith             ; 102                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 97                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 319                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 7                                                      ;
;         3 data inputs ; 13                                                     ;
;         4 data inputs ; 25                                                     ;
;         5 data inputs ; 182                                                    ;
;         6 data inputs ; 76                                                     ;
; boundary_port         ; 789                                                    ;
; stratixv_ram_block    ; 141                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.90                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:04     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                          ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; FC_DISPLAY_SELECT[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_DISPLAY_SELECT[0]~2          ; N/A     ;
; FC_DISPLAY_SELECT[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_DISPLAY_SELECT[0]~2          ; N/A     ;
; FC_DISPLAY_SELECT[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_DISPLAY_SELECT[1]~1_wirecell ; N/A     ;
; FC_DISPLAY_SELECT[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_DISPLAY_SELECT[1]~1_wirecell ; N/A     ;
; FC_DISPLAY_SELECT[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_DISPLAY_SELECT[2]~0          ; N/A     ;
; FC_DISPLAY_SELECT[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_DISPLAY_SELECT[2]~0          ; N/A     ;
; FC_VALUE[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[0]~6                   ; N/A     ;
; FC_VALUE[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[0]~6                   ; N/A     ;
; FC_VALUE[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[1]~5                   ; N/A     ;
; FC_VALUE[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[1]~5                   ; N/A     ;
; FC_VALUE[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[2]~4                   ; N/A     ;
; FC_VALUE[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[2]~4                   ; N/A     ;
; FC_VALUE[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[3]~3                   ; N/A     ;
; FC_VALUE[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[3]~3                   ; N/A     ;
; FC_VALUE[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[4]~2                   ; N/A     ;
; FC_VALUE[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[4]~2                   ; N/A     ;
; FC_VALUE[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[5]~1                   ; N/A     ;
; FC_VALUE[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[5]~1                   ; N/A     ;
; FC_VALUE[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[6]~0                   ; N/A     ;
; FC_VALUE[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|FC_VALUE[6]~0                   ; N/A     ;
; GRP0_VALUE[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[0]~12                ; N/A     ;
; GRP0_VALUE[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[0]~12                ; N/A     ;
; GRP0_VALUE[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[10]~2                ; N/A     ;
; GRP0_VALUE[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[10]~2                ; N/A     ;
; GRP0_VALUE[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[11]~1                ; N/A     ;
; GRP0_VALUE[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[11]~1                ; N/A     ;
; GRP0_VALUE[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[12]~0                ; N/A     ;
; GRP0_VALUE[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[12]~0                ; N/A     ;
; GRP0_VALUE[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[1]~11                ; N/A     ;
; GRP0_VALUE[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[1]~11                ; N/A     ;
; GRP0_VALUE[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[2]~10                ; N/A     ;
; GRP0_VALUE[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[2]~10                ; N/A     ;
; GRP0_VALUE[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[3]~9                 ; N/A     ;
; GRP0_VALUE[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[3]~9                 ; N/A     ;
; GRP0_VALUE[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[4]~8                 ; N/A     ;
; GRP0_VALUE[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[4]~8                 ; N/A     ;
; GRP0_VALUE[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[5]~7                 ; N/A     ;
; GRP0_VALUE[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[5]~7                 ; N/A     ;
; GRP0_VALUE[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[6]~6                 ; N/A     ;
; GRP0_VALUE[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[6]~6                 ; N/A     ;
; GRP0_VALUE[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[7]~5                 ; N/A     ;
; GRP0_VALUE[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[7]~5                 ; N/A     ;
; GRP0_VALUE[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[8]~4                 ; N/A     ;
; GRP0_VALUE[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[8]~4                 ; N/A     ;
; GRP0_VALUE[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[9]~3                 ; N/A     ;
; GRP0_VALUE[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP0_VALUE[9]~3                 ; N/A     ;
; GRP0_WRITE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s                       ; N/A     ;
; GRP0_WRITE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s                       ; N/A     ;
; GRP1_VALUE[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[0]~12                ; N/A     ;
; GRP1_VALUE[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[0]~12                ; N/A     ;
; GRP1_VALUE[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[10]~2                ; N/A     ;
; GRP1_VALUE[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[10]~2                ; N/A     ;
; GRP1_VALUE[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[11]~1                ; N/A     ;
; GRP1_VALUE[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[11]~1                ; N/A     ;
; GRP1_VALUE[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[12]~0                ; N/A     ;
; GRP1_VALUE[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[12]~0                ; N/A     ;
; GRP1_VALUE[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[1]~11                ; N/A     ;
; GRP1_VALUE[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[1]~11                ; N/A     ;
; GRP1_VALUE[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[2]~10                ; N/A     ;
; GRP1_VALUE[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[2]~10                ; N/A     ;
; GRP1_VALUE[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[3]~9                 ; N/A     ;
; GRP1_VALUE[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[3]~9                 ; N/A     ;
; GRP1_VALUE[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[4]~8                 ; N/A     ;
; GRP1_VALUE[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[4]~8                 ; N/A     ;
; GRP1_VALUE[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[5]~7                 ; N/A     ;
; GRP1_VALUE[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[5]~7                 ; N/A     ;
; GRP1_VALUE[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[6]~6                 ; N/A     ;
; GRP1_VALUE[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[6]~6                 ; N/A     ;
; GRP1_VALUE[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[7]~5                 ; N/A     ;
; GRP1_VALUE[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[7]~5                 ; N/A     ;
; GRP1_VALUE[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[8]~4                 ; N/A     ;
; GRP1_VALUE[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[8]~4                 ; N/A     ;
; GRP1_VALUE[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[9]~3                 ; N/A     ;
; GRP1_VALUE[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|GRP1_VALUE[9]~3                 ; N/A     ;
; GRP1_WRITE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp1_we_s                       ; N/A     ;
; GRP1_WRITE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp1_we_s                       ; N/A     ;
; HEX0[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[0]                            ; N/A     ;
; HEX0[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[0]                            ; N/A     ;
; HEX0[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[1]                            ; N/A     ;
; HEX0[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[1]                            ; N/A     ;
; HEX0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[2]                            ; N/A     ;
; HEX0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[2]                            ; N/A     ;
; HEX0[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[3]                            ; N/A     ;
; HEX0[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[3]                            ; N/A     ;
; HEX0[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[4]                            ; N/A     ;
; HEX0[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[4]                            ; N/A     ;
; HEX0[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[5]                            ; N/A     ;
; HEX0[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[5]                            ; N/A     ;
; HEX0[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[6]                            ; N/A     ;
; HEX0[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[6]                            ; N/A     ;
; HEX1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[0]                            ; N/A     ;
; HEX1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[0]                            ; N/A     ;
; HEX1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[1]                            ; N/A     ;
; HEX1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[1]                            ; N/A     ;
; HEX1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[2]                            ; N/A     ;
; HEX1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[2]                            ; N/A     ;
; HEX1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[3]                            ; N/A     ;
; HEX1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[3]                            ; N/A     ;
; HEX1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[4]                            ; N/A     ;
; HEX1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[4]                            ; N/A     ;
; HEX1[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[5]                            ; N/A     ;
; HEX1[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[5]                            ; N/A     ;
; HEX1[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[6]                            ; N/A     ;
; HEX1[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[6]                            ; N/A     ;
; HEX2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[0]                           ; N/A     ;
; HEX2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[0]                           ; N/A     ;
; HEX2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[1]                           ; N/A     ;
; HEX2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[1]                           ; N/A     ;
; HEX2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[2]                           ; N/A     ;
; HEX2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[2]                           ; N/A     ;
; HEX2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[3]                           ; N/A     ;
; HEX2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[3]                           ; N/A     ;
; HEX2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[4]                           ; N/A     ;
; HEX2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[4]                           ; N/A     ;
; HEX2[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[5]                           ; N/A     ;
; HEX2[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[5]                           ; N/A     ;
; HEX2[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[6]                           ; N/A     ;
; HEX2[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[6]                           ; N/A     ;
; HEX3[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[0]                           ; N/A     ;
; HEX3[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[0]                           ; N/A     ;
; HEX3[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[1]                           ; N/A     ;
; HEX3[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[1]                           ; N/A     ;
; HEX3[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[2]                           ; N/A     ;
; HEX3[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[2]                           ; N/A     ;
; HEX3[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[3]                           ; N/A     ;
; HEX3[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[3]                           ; N/A     ;
; HEX3[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[4]                           ; N/A     ;
; HEX3[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[4]                           ; N/A     ;
; HEX3[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[5]                           ; N/A     ;
; HEX3[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[5]                           ; N/A     ;
; HEX3[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[6]                           ; N/A     ;
; HEX3[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[6]                           ; N/A     ;
; HEX4[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[0]                           ; N/A     ;
; HEX4[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[0]                           ; N/A     ;
; HEX4[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[1]                           ; N/A     ;
; HEX4[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[1]                           ; N/A     ;
; HEX4[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[2]                           ; N/A     ;
; HEX4[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[2]                           ; N/A     ;
; HEX4[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[3]                           ; N/A     ;
; HEX4[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[3]                           ; N/A     ;
; HEX4[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[4]                           ; N/A     ;
; HEX4[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[4]                           ; N/A     ;
; HEX4[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[5]                           ; N/A     ;
; HEX4[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[5]                           ; N/A     ;
; HEX4[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[6]                           ; N/A     ;
; HEX4[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[6]                           ; N/A     ;
; HEX5[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[0]                           ; N/A     ;
; HEX5[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[0]                           ; N/A     ;
; HEX5[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[1]                           ; N/A     ;
; HEX5[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[1]                           ; N/A     ;
; HEX5[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[2]                           ; N/A     ;
; HEX5[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[2]                           ; N/A     ;
; HEX5[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[3]                           ; N/A     ;
; HEX5[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[3]                           ; N/A     ;
; HEX5[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[4]                           ; N/A     ;
; HEX5[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[4]                           ; N/A     ;
; HEX5[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[5]                           ; N/A     ;
; HEX5[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[5]                           ; N/A     ;
; HEX5[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[6]                           ; N/A     ;
; HEX5[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[6]                           ; N/A     ;
; IO_DATA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[0]~55                                                 ; N/A     ;
; IO_DATA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[0]~55                                                 ; N/A     ;
; IO_DATA[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[10]~45                                                ; N/A     ;
; IO_DATA[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[10]~45                                                ; N/A     ;
; IO_DATA[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[11]~21                                                ; N/A     ;
; IO_DATA[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[11]~21                                                ; N/A     ;
; IO_DATA[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[12]~20                                                ; N/A     ;
; IO_DATA[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[12]~20                                                ; N/A     ;
; IO_DATA[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[13]~19                                                ; N/A     ;
; IO_DATA[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[13]~19                                                ; N/A     ;
; IO_DATA[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[14]~44                                                ; N/A     ;
; IO_DATA[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[14]~44                                                ; N/A     ;
; IO_DATA[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[15]~43                                                ; N/A     ;
; IO_DATA[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[15]~43                                                ; N/A     ;
; IO_DATA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[1]~54                                                 ; N/A     ;
; IO_DATA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[1]~54                                                 ; N/A     ;
; IO_DATA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[2]~53                                                 ; N/A     ;
; IO_DATA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[2]~53                                                 ; N/A     ;
; IO_DATA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[3]~52                                                 ; N/A     ;
; IO_DATA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[3]~52                                                 ; N/A     ;
; IO_DATA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[4]~51                                                 ; N/A     ;
; IO_DATA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[4]~51                                                 ; N/A     ;
; IO_DATA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[5]~50                                                 ; N/A     ;
; IO_DATA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[5]~50                                                 ; N/A     ;
; IO_DATA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[6]~49                                                 ; N/A     ;
; IO_DATA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[6]~49                                                 ; N/A     ;
; IO_DATA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[7]~48                                                 ; N/A     ;
; IO_DATA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[7]~48                                                 ; N/A     ;
; IO_DATA[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[8]~47                                                 ; N/A     ;
; IO_DATA[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[8]~47                                                 ; N/A     ;
; IO_DATA[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[9]~46                                                 ; N/A     ;
; IO_DATA[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[9]~46                                                 ; N/A     ;
; KEY0                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY0                                                                       ; N/A     ;
; KEY0                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY0                                                                       ; N/A     ;
; MODE[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[14]~44                                                ; N/A     ;
; MODE[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[14]~44                                                ; N/A     ;
; MODE[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[15]~43                                                ; N/A     ;
; MODE[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DIG_IN:inst7|IO_DATA[15]~43                                                ; N/A     ;
; clock_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_50                                                                   ; N/A     ;
; seg_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[0]~41                                             ; N/A     ;
; seg_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[0]~41                                             ; N/A     ;
; seg_val[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[10]~31                                            ; N/A     ;
; seg_val[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[10]~31                                            ; N/A     ;
; seg_val[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[11]~30                                            ; N/A     ;
; seg_val[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[11]~30                                            ; N/A     ;
; seg_val[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[12]~29                                            ; N/A     ;
; seg_val[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[12]~29                                            ; N/A     ;
; seg_val[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[13]~28                                            ; N/A     ;
; seg_val[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[13]~28                                            ; N/A     ;
; seg_val[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[14]~27                                            ; N/A     ;
; seg_val[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[14]~27                                            ; N/A     ;
; seg_val[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[15]~26                                            ; N/A     ;
; seg_val[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[15]~26                                            ; N/A     ;
; seg_val[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[16]~25                                            ; N/A     ;
; seg_val[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[16]~25                                            ; N/A     ;
; seg_val[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[17]~24                                            ; N/A     ;
; seg_val[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[17]~24                                            ; N/A     ;
; seg_val[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[18]~23                                            ; N/A     ;
; seg_val[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[18]~23                                            ; N/A     ;
; seg_val[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[19]~22                                            ; N/A     ;
; seg_val[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[19]~22                                            ; N/A     ;
; seg_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[1]~40                                             ; N/A     ;
; seg_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[1]~40                                             ; N/A     ;
; seg_val[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[20]~21                                            ; N/A     ;
; seg_val[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[20]~21                                            ; N/A     ;
; seg_val[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[21]~20                                            ; N/A     ;
; seg_val[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[21]~20                                            ; N/A     ;
; seg_val[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[22]~19                                            ; N/A     ;
; seg_val[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[22]~19                                            ; N/A     ;
; seg_val[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[23]~18                                            ; N/A     ;
; seg_val[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[23]~18                                            ; N/A     ;
; seg_val[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[24]~17                                            ; N/A     ;
; seg_val[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[24]~17                                            ; N/A     ;
; seg_val[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[25]~16                                            ; N/A     ;
; seg_val[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[25]~16                                            ; N/A     ;
; seg_val[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[26]~15                                            ; N/A     ;
; seg_val[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[26]~15                                            ; N/A     ;
; seg_val[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[27]~14                                            ; N/A     ;
; seg_val[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[27]~14                                            ; N/A     ;
; seg_val[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[28]~13                                            ; N/A     ;
; seg_val[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[28]~13                                            ; N/A     ;
; seg_val[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[29]~12                                            ; N/A     ;
; seg_val[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[29]~12                                            ; N/A     ;
; seg_val[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[2]~39                                             ; N/A     ;
; seg_val[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[2]~39                                             ; N/A     ;
; seg_val[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[30]~11                                            ; N/A     ;
; seg_val[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[30]~11                                            ; N/A     ;
; seg_val[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[31]~10                                            ; N/A     ;
; seg_val[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[31]~10                                            ; N/A     ;
; seg_val[32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[32]~9                                             ; N/A     ;
; seg_val[32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[32]~9                                             ; N/A     ;
; seg_val[33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[33]~8                                             ; N/A     ;
; seg_val[33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[33]~8                                             ; N/A     ;
; seg_val[34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[34]~7                                             ; N/A     ;
; seg_val[34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[34]~7                                             ; N/A     ;
; seg_val[35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[35]~6                                             ; N/A     ;
; seg_val[35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[35]~6                                             ; N/A     ;
; seg_val[36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[36]~5                                             ; N/A     ;
; seg_val[36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[36]~5                                             ; N/A     ;
; seg_val[37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[37]~4                                             ; N/A     ;
; seg_val[37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[37]~4                                             ; N/A     ;
; seg_val[38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[38]~3                                             ; N/A     ;
; seg_val[38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[38]~3                                             ; N/A     ;
; seg_val[39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[39]~2                                             ; N/A     ;
; seg_val[39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[39]~2                                             ; N/A     ;
; seg_val[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[3]~38                                             ; N/A     ;
; seg_val[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[3]~38                                             ; N/A     ;
; seg_val[40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[40]~1                                             ; N/A     ;
; seg_val[40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[40]~1                                             ; N/A     ;
; seg_val[41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[41]~0                                             ; N/A     ;
; seg_val[41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[41]~0                                             ; N/A     ;
; seg_val[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[4]~37                                             ; N/A     ;
; seg_val[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[4]~37                                             ; N/A     ;
; seg_val[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[5]~36                                             ; N/A     ;
; seg_val[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[5]~36                                             ; N/A     ;
; seg_val[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[6]~35                                             ; N/A     ;
; seg_val[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[6]~35                                             ; N/A     ;
; seg_val[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[7]~34                                             ; N/A     ;
; seg_val[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[7]~34                                             ; N/A     ;
; seg_val[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[8]~33                                             ; N/A     ;
; seg_val[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[8]~33                                             ; N/A     ;
; seg_val[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[9]~32                                             ; N/A     ;
; seg_val[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst10|inst10[9]~32                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Jul 16 18:26:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (12019): Can't analyze file -- file HEX_DISP.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file dig_out.vhd
    Info (12022): Found design unit 1: DIG_OUT-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd Line: 26
    Info (12023): Found entity 1: DIG_OUT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file dig_in.vhd
    Info (12022): Found design unit 1: DIG_IN-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 20
    Info (12023): Found entity 1: DIG_IN File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd Line: 26
    Info (12023): Found entity 1: clk_div File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: TIMER-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd Line: 29
    Info (12023): Found entity 1: TIMER File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file scomp.vhd
    Info (12022): Found design unit 1: SCOMP-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 33
    Info (12023): Found entity 1: SCOMP File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scomp_system.bdf
    Info (12023): Found entity 1: SCOMP_System
Info (12021): Found 1 design units, including 1 entities, in source file hex_disp_6.bdf
    Info (12023): Found entity 1: HEX_DISP_6
Info (12021): Found 2 design units, including 1 entities, in source file pll_main.vhd
    Info (12022): Found design unit 1: PLL_main-rtl File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd Line: 20
    Info (12023): Found entity 1: PLL_main File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_main_0002 File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file seg_disp.vhd
    Info (12022): Found design unit 1: SEG_DISP-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd Line: 17
    Info (12023): Found entity 1: SEG_DISP File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file parse_disp_data_in.vhd
    Info (12022): Found design unit 1: PARSE_DISP_DATA_IN-comb File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 23
    Info (12023): Found entity 1: PARSE_DISP_DATA_IN File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 5
Info (12127): Elaborating entity "SCOMP_System" for the top level hierarchy
Info (12128): Elaborating entity "HEX_DISP_6" for hierarchy "HEX_DISP_6:inst10"
Info (12128): Elaborating entity "PARSE_DISP_DATA_IN" for hierarchy "HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"
Warning (10492): VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(54): signal "IO_WRITE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 54
Warning (10492): VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(56): signal "IO_WRITE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 56
Warning (10631): VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(51): inferring latch(es) for signal or variable "grp0_we_s", which holds its previous value in one or more paths through the process File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (10631): VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(51): inferring latch(es) for signal or variable "grp1_we_s", which holds its previous value in one or more paths through the process File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Info (10041): Inferred latch for "grp1_we_s" at PARSE_DISP_DATA_IN.vhd(51) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Info (10041): Inferred latch for "grp0_we_s" at PARSE_DISP_DATA_IN.vhd(51) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (12125): Using design file seg_edit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SEG_EDIT-a File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd Line: 13
    Info (12023): Found entity 1: SEG_EDIT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd Line: 5
Info (12128): Elaborating entity "SEG_EDIT" for hierarchy "HEX_DISP_6:inst10|SEG_EDIT:inst1"
Warning (12125): Using design file disp_conversion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DISP_CONVERSION-rtl File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 23
    Info (12023): Found entity 1: DISP_CONVERSION File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 11
Info (12128): Elaborating entity "DISP_CONVERSION" for hierarchy "HEX_DISP_6:inst10|DISP_CONVERSION:inst18"
Warning (10492): VHDL Process Statement warning at disp_conversion.vhd(28): signal "latched_segments" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 28
Warning (10631): VHDL Process Statement warning at disp_conversion.vhd(27): inferring latch(es) for signal or variable "tmp", which holds its previous value in one or more paths through the process File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 27
Info (10041): Inferred latch for "tmp[28]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[29]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[30]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[31]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[32]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[33]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[34]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[35]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[36]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[37]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[38]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[39]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[40]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[41]" at disp_conversion.vhd(111) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
Info (10041): Inferred latch for "tmp[0]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[1]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[2]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[3]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[4]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[5]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[6]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[7]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[8]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[9]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[10]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[11]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[12]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[13]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[14]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[15]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[16]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[17]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[18]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[19]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[20]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[21]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[22]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[23]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[24]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[25]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[26]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (10041): Inferred latch for "tmp[27]" at disp_conversion.vhd(35) File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
Info (12128): Elaborating entity "SEG_DISP" for hierarchy "HEX_DISP_6:inst10|SEG_DISP:inst7"
Info (12128): Elaborating entity "PLL_main" for hierarchy "PLL_main:inst1"
Info (12128): Elaborating entity "PLL_main_0002" for hierarchy "PLL_main:inst1|PLL_main_0002:pll_main_inst" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SCOMP" for hierarchy "SCOMP:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|altsyncram:altsyncram_component" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 63
Info (12133): Instantiated megafunction "SCOMP:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "CYCLONE V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "HexProject.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kp24.tdf
    Info (12023): Found entity 1: altsyncram_kp24 File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_kp24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kp24" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kp24:auto_generated" File: c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_CLSHIFT" for hierarchy "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 90
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_CLSHIFT:shifter" with the following parameter: File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
    Info (12134): Parameter "LPM_SHIFTTYPE" = "arithmetic"
    Info (12134): Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_BUSTRI" for hierarchy "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 114
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 114
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_BUSTRI:io_bus" with the following parameter: File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 114
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:inst4"
Warning (10492): VHDL Process Statement warning at TIMER.vhd(48): signal "IO_WRITE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd Line: 48
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:inst5"
Info (12128): Elaborating entity "DIG_IN" for hierarchy "DIG_IN:inst7"
Info (12128): Elaborating entity "DIG_OUT" for hierarchy "DIG_OUT:inst6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf
    Info (12023): Found entity 1: altsyncram_uk84 File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_uk84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf
    Info (12023): Found entity 1: cntr_kai File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.07.16.18:26:59 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Div3" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Mod5" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 143
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Mod4" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 143
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Div0" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Div1" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Div2" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Mod3" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Mod2" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Mod1" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Mod0" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 144
Info (12133): Instantiated megafunction "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Div3" with the following parameter: File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 144
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5" File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 143
Info (12133): Instantiated megafunction "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|lpm_divide:Mod5" with the following parameter: File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 143
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_45m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_k2f.tdf Line: 23
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[41]" to the node "seg_val[41]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[40]" to the node "seg_val[40]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[39]" to the node "seg_val[39]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[38]" to the node "seg_val[38]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[37]" to the node "seg_val[37]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[36]" to the node "seg_val[36]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[35]" to the node "seg_val[35]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[34]" to the node "seg_val[34]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[33]" to the node "seg_val[33]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[32]" to the node "seg_val[32]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[31]" to the node "seg_val[31]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[30]" to the node "seg_val[30]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[29]" to the node "seg_val[29]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[28]" to the node "seg_val[28]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[27]" to the node "seg_val[27]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[26]" to the node "seg_val[26]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[25]" to the node "seg_val[25]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[24]" to the node "seg_val[24]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[23]" to the node "seg_val[23]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[22]" to the node "seg_val[22]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[21]" to the node "seg_val[21]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[20]" to the node "seg_val[20]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[19]" to the node "seg_val[19]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[18]" to the node "seg_val[18]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[17]" to the node "seg_val[17]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[16]" to the node "seg_val[16]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[15]" to the node "seg_val[15]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[14]" to the node "seg_val[14]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[13]" to the node "seg_val[13]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[12]" to the node "seg_val[12]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[11]" to the node "seg_val[11]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[10]" to the node "seg_val[10]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[9]" to the node "seg_val[9]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[8]" to the node "seg_val[8]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[7]" to the node "seg_val[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[6]" to the node "seg_val[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[5]" to the node "seg_val[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[4]" to the node "seg_val[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[3]" to the node "seg_val[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[2]" to the node "seg_val[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[1]" to the node "seg_val[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[0]" to the node "seg_val[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[41]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[40]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[39]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[38]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[37]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[36]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[35]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst15|latched_seg[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[34]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[33]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[32]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[31]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[30]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[29]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[28]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst14|latched_seg[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[27]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[26]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[25]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[24]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[23]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[22]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[21]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst13|latched_seg[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[20]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[19]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[18]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[17]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[16]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[15]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[14]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst12|latched_seg[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[13]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[12]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[11]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[10]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[9]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[8]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[7]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst8|latched_seg[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[6]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[5]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[4]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[3]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[2]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[1]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "HEX_DISP_6:inst10|inst10[0]" to the node "HEX_DISP_6:inst10|SEG_DISP:inst7|latched_seg[0]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[15]" to the node "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Equal40" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[14]" to the node "HEX_DISP_6:inst10|DISP_CONVERSION:inst18|Equal40" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[13]" to the node "HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|process_0" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[12]" to the node "HEX_DISP_6:inst10|SEG_EDIT:inst1|Mux34" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[11]" to the node "HEX_DISP_6:inst10|SEG_EDIT:inst1|Mux34" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[10]" to the node "SCOMP:inst|Selector17" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[9]" to the node "DIG_OUT:inst6|EXT_WIRES[9]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[8]" to the node "DIG_OUT:inst6|EXT_WIRES[8]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[7]" to the node "DIG_OUT:inst6|EXT_WIRES[7]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[6]" to the node "DIG_OUT:inst6|EXT_WIRES[6]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[5]" to the node "DIG_OUT:inst6|EXT_WIRES[5]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[4]" to the node "DIG_OUT:inst6|EXT_WIRES[4]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[3]" to the node "DIG_OUT:inst6|EXT_WIRES[3]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[2]" to the node "DIG_OUT:inst6|EXT_WIRES[2]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[1]" to the node "DIG_OUT:inst6|EXT_WIRES[1]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "DIG_IN:inst7|IO_DATA[0]" to the node "DIG_OUT:inst6|EXT_WIRES[0]" into an OR gate File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 16
Warning (13012): Latch HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SCOMP:inst|IR[10] File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 129
Warning (13012): Latch HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp1_we_s has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SCOMP:inst|IR[10] File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 129
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[41] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[40] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[39] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[38] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[37] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[36] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[35] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[34] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[33] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[32] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[31] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[30] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[29] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[28] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 111
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[27] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[26] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[25] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[24] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[23] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[22] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[21] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[20] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[19] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[18] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[17] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[16] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[15] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[14] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[13] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[12] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[11] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[10] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[9] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[8] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[7] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[6] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[5] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[4] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[3] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[2] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[1] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7|CHIP_SELECT File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 21
Warning (13012): Latch HEX_DISP_6:inst10|DISP_CONVERSION:inst18|tmp[0] has unsafe behavior File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3|grp0_we_s File: C:/Users/hcarpenter30/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 51
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 315 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5010 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 151 output pins
    Info (21061): Implemented 4685 logic cells
    Info (21064): Implemented 157 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings
    Info: Peak virtual memory: 5025 megabytes
    Info: Processing ended: Wed Jul 16 18:27:15 2025
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:50


