{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 16:19:03 2018 " "Info: Processing started: Thu May 24 16:19:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MultiFunctionSampProc.v(188) " "Warning (10273): Verilog HDL warning at MultiFunctionSampProc.v(188): extended using \"x\" or \"z\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MultiFunctionSampProc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MultiFunctionSampProc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiFunctionSampProc " "Info: Found entity 1: MultiFunctionSampProc" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_LATCH.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DATA_LATCH.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LATCH " "Info: Found entity 1: DATA_LATCH" {  } { { "DATA_LATCH.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DATA_LATCH.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiFunctionSampProc " "Info: Elaborating entity \"MultiFunctionSampProc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "PLL_25MxN.v 1 1 " "Warning: Using design file PLL_25MxN.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_25MxN " "Info: Found entity 1: PLL_25MxN" {  } { { "PLL_25MxN.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/PLL_25MxN.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_25MxN PLL_25MxN:PLL_25MxN_M " "Info: Elaborating entity \"PLL_25MxN\" for hierarchy \"PLL_25MxN:PLL_25MxN_M\"" {  } { { "MultiFunctionSampProc.v" "PLL_25MxN_M" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\"" {  } { { "PLL_25MxN.v" "altpll_component" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/PLL_25MxN.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\"" {  } { { "PLL_25MxN.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/PLL_25MxN.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_25MxN " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_25MxN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_25MxN.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/PLL_25MxN.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Reset_Gen.v 1 1 " "Warning: Using design file Reset_Gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Gen " "Info: Found entity 1: Reset_Gen" {  } { { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Gen Reset_Gen:Reset_Gen_M " "Info: Elaborating entity \"Reset_Gen\" for hierarchy \"Reset_Gen:Reset_Gen_M\"" {  } { { "MultiFunctionSampProc.v" "Reset_Gen_M" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Reset_Gen.v(43) " "Warning (10230): Verilog HDL assignment warning at Reset_Gen.v(43): truncated value with size 32 to match size of target (10)" {  } { { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "UART_TXD.v 1 1 " "Warning: Using design file UART_TXD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TXD " "Info: Found entity 1: UART_TXD" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD UART_TXD:UART_TXD_A " "Info: Elaborating entity \"UART_TXD\" for hierarchy \"UART_TXD:UART_TXD_A\"" {  } { { "MultiFunctionSampProc.v" "UART_TXD_A" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_TXD.v(82) " "Warning (10230): Verilog HDL assignment warning at UART_TXD.v(82): truncated value with size 32 to match size of target (13)" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TXD.v(117) " "Warning (10230): Verilog HDL assignment warning at UART_TXD.v(117): truncated value with size 32 to match size of target (4)" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TXD.v(123) " "Warning (10230): Verilog HDL assignment warning at UART_TXD.v(123): truncated value with size 32 to match size of target (4)" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TXD.v(129) " "Warning (10230): Verilog HDL assignment warning at UART_TXD.v(129): truncated value with size 32 to match size of target (4)" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "FIFO8x2048.v 1 1 " "Warning: Using design file FIFO8x2048.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO8x2048 " "Info: Found entity 1: FIFO8x2048" {  } { { "FIFO8x2048.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/FIFO8x2048.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO8x2048 UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD " "Info: Elaborating entity \"FIFO8x2048\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\"" {  } { { "UART_TXD.v" "FIFO8x2048_UART_TXD" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\"" {  } { { "FIFO8x2048.v" "scfifo_component" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/FIFO8x2048.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\"" {  } { { "FIFO8x2048.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/FIFO8x2048.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component " "Info: Instantiated megafunction \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO8x2048.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/FIFO8x2048.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0d31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_0d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0d31 " "Info: Found entity 1: scfifo_0d31" {  } { { "db/scfifo_0d31.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/scfifo_0d31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0d31 UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated " "Info: Elaborating entity \"scfifo_0d31\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7j31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_7j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7j31 " "Info: Found entity 1: a_dpfifo_7j31" {  } { { "db/a_dpfifo_7j31.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_dpfifo_7j31.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7j31 UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo " "Info: Elaborating entity \"a_dpfifo_7j31\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\"" {  } { { "db/scfifo_0d31.tdf" "dpfifo" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/scfifo_0d31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Info: Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|a_fefifo_sae:fifo_state " "Info: Elaborating entity \"a_fefifo_sae\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_7j31.tdf" "fifo_state" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_dpfifo_7j31.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9m7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9m7 " "Info: Found entity 1: cntr_9m7" {  } { { "db/cntr_9m7.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_9m7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9m7 UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|a_fefifo_sae:fifo_state\|cntr_9m7:count_usedw " "Info: Elaborating entity \"cntr_9m7\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|a_fefifo_sae:fifo_state\|cntr_9m7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_fefifo_sae.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_c011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_c011 " "Info: Found entity 1: dpram_c011" {  } { { "db/dpram_c011.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/dpram_c011.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_c011 UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|dpram_c011:FIFOram " "Info: Elaborating entity \"dpram_c011\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|dpram_c011:FIFOram\"" {  } { { "db/a_dpfifo_7j31.tdf" "FIFOram" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_dpfifo_7j31.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvj1 " "Info: Found entity 1: altsyncram_uvj1" {  } { { "db/altsyncram_uvj1.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_uvj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uvj1 UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|dpram_c011:FIFOram\|altsyncram_uvj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_uvj1\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|dpram_c011:FIFOram\|altsyncram_uvj1:altsyncram2\"" {  } { { "db/dpram_c011.tdf" "altsyncram2" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/dpram_c011.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tlb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tlb " "Info: Found entity 1: cntr_tlb" {  } { { "db/cntr_tlb.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_tlb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tlb UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|cntr_tlb:rd_ptr_count " "Info: Elaborating entity \"cntr_tlb\" for hierarchy \"UART_TXD:UART_TXD_A\|FIFO8x2048:FIFO8x2048_UART_TXD\|scfifo:scfifo_component\|scfifo_0d31:auto_generated\|a_dpfifo_7j31:dpfifo\|cntr_tlb:rd_ptr_count\"" {  } { { "db/a_dpfifo_7j31.tdf" "rd_ptr_count" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_dpfifo_7j31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "UART_RXD.v 1 1 " "Warning: Using design file UART_RXD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RXD " "Info: Found entity 1: UART_RXD" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD UART_RXD:UART_RXD_A " "Info: Elaborating entity \"UART_RXD\" for hierarchy \"UART_RXD:UART_RXD_A\"" {  } { { "MultiFunctionSampProc.v" "UART_RXD_A" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_RXD.v(77) " "Warning (10230): Verilog HDL assignment warning at UART_RXD.v(77): truncated value with size 32 to match size of target (13)" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_RXD.v(89) " "Warning (10230): Verilog HDL assignment warning at UART_RXD.v(89): truncated value with size 32 to match size of target (13)" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RXD.v(124) " "Warning (10230): Verilog HDL assignment warning at UART_RXD.v(124): truncated value with size 32 to match size of target (4)" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RXD.v(130) " "Warning (10230): Verilog HDL assignment warning at UART_RXD.v(130): truncated value with size 32 to match size of target (4)" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RXD.v(136) " "Warning (10230): Verilog HDL assignment warning at UART_RXD.v(136): truncated value with size 32 to match size of target (4)" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RXD.v(142) " "Warning (10230): Verilog HDL assignment warning at UART_RXD.v(142): truncated value with size 32 to match size of target (4)" {  } { { "UART_RXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "TIME_BASE.v 1 1 " "Warning: Using design file TIME_BASE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_BASE " "Info: Found entity 1: TIME_BASE" {  } { { "TIME_BASE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/TIME_BASE.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_BASE TIME_BASE:TIME_BASE_M " "Info: Elaborating entity \"TIME_BASE\" for hierarchy \"TIME_BASE:TIME_BASE_M\"" {  } { { "MultiFunctionSampProc.v" "TIME_BASE_M" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_LATCH DATA_LATCH:DATA_LATCH_CH1 " "Info: Elaborating entity \"DATA_LATCH\" for hierarchy \"DATA_LATCH:DATA_LATCH_CH1\"" {  } { { "MultiFunctionSampProc.v" "DATA_LATCH_CH1" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 321 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DAC_TABLE.v 1 1 " "Warning: Using design file DAC_TABLE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_TABLE " "Info: Found entity 1: DAC_TABLE" {  } { { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_TABLE DAC_TABLE:DAC_TABLE_DAC1 " "Info: Elaborating entity \"DAC_TABLE\" for hierarchy \"DAC_TABLE:DAC_TABLE_DAC1\"" {  } { { "MultiFunctionSampProc.v" "DAC_TABLE_DAC1" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 358 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\"" {  } { { "DAC_TABLE.v" "altsyncram_component" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\"" {  } { { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Info: Parameter \"width_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nj91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nj91 " "Info: Found entity 1: altsyncram_nj91" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nj91 DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated " "Info: Elaborating entity \"altsyncram_nj91\" for hierarchy \"DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3p3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d3p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3p3 " "Info: Found entity 1: altsyncram_d3p3" {  } { { "db/altsyncram_d3p3.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_d3p3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Info: Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/mux_bpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_trf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_trf " "Info: Found entity 1: decode_trf" {  } { { "db/decode_trf.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/decode_trf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6di " "Info: Found entity 1: cntr_6di" {  } { { "db/cntr_6di.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_6di.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cdc " "Info: Found entity 1: cmpr_cdc" {  } { { "db/cmpr_cdc.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cmpr_cdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_06j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_06j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_06j " "Info: Found entity 1: cntr_06j" {  } { { "db/cntr_06j.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_06j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_uci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uci " "Info: Found entity 1: cntr_uci" {  } { { "db/cntr_uci.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_uci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bdc " "Info: Found entity 1: cmpr_bdc" {  } { { "db/cmpr_bdc.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cmpr_bdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ivi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ivi " "Info: Found entity 1: cntr_ivi" {  } { { "db/cntr_ivi.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_ivi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Info: Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cmpr_7dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 379 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 379 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC3\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC3\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 372 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC3\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC3\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 372 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC2\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC2\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC2\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC2\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DAC_TABLE:DAC_TABLE_DAC1\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "DAC_TABLE.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v" 69 0 0 } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "EXTINT5 GND " "Warning (13410): Pin \"EXTINT5\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EXTINT6 GND " "Warning (13410): Pin \"EXTINT6\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EXTINT7 GND " "Warning (13410): Pin \"EXTINT7\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC1_PDWN GND " "Warning (13410): Pin \"ADC1_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC2_PDWN GND " "Warning (13410): Pin \"ADC2_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC3_PDWN GND " "Warning (13410): Pin \"ADC3_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC4_PDWN GND " "Warning (13410): Pin \"ADC4_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC1_PDWN GND " "Warning (13410): Pin \"DAC1_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC2_PDWN GND " "Warning (13410): Pin \"DAC2_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC3_PDWN GND " "Warning (13410): Pin \"DAC3_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC4_PDWN GND " "Warning (13410): Pin \"DAC4_PDWN\" is stuck at GND" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.map.smsg " "Info: Generated suppressed messages file E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 97 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_D\[0\] " "Warning (15610): No output dependent on input pin \"ADC1_D\[0\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_D\[1\] " "Warning (15610): No output dependent on input pin \"ADC1_D\[1\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2_D\[0\] " "Warning (15610): No output dependent on input pin \"ADC2_D\[0\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 85 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2_D\[1\] " "Warning (15610): No output dependent on input pin \"ADC2_D\[1\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 85 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC3_D\[0\] " "Warning (15610): No output dependent on input pin \"ADC3_D\[0\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC3_D\[1\] " "Warning (15610): No output dependent on input pin \"ADC3_D\[1\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC4_D\[0\] " "Warning (15610): No output dependent on input pin \"ADC4_D\[0\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC4_D\[1\] " "Warning (15610): No output dependent on input pin \"ADC4_D\[1\]\"" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1989 " "Info: Implemented 1989 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Info: Implemented 91 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Info: Implemented 76 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1660 " "Info: Implemented 1660 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Info: Implemented 128 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 16:19:22 2018 " "Info: Processing ended: Thu May 24 16:19:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
