<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1184" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1184{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1184{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1184{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1184{left:69px;bottom:1088px;letter-spacing:-0.16px;}
#t5_1184{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_1184{left:297px;bottom:1088px;}
#t7_1184{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t8_1184{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t9_1184{left:69px;bottom:1030px;letter-spacing:-0.16px;}
#ta_1184{left:95px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_1184{left:257px;bottom:1030px;}
#tc_1184{left:95px;bottom:1013px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#td_1184{left:95px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1184{left:95px;bottom:972px;letter-spacing:-0.12px;}
#tf_1184{left:121px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tg_1184{left:95px;bottom:947px;letter-spacing:-0.26px;}
#th_1184{left:121px;bottom:947px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#ti_1184{left:95px;bottom:923px;letter-spacing:-0.12px;}
#tj_1184{left:121px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_1184{left:121px;bottom:898px;letter-spacing:-0.2px;}
#tl_1184{left:147px;bottom:898px;letter-spacing:-0.22px;word-spacing:0.1px;}
#tm_1184{left:121px;bottom:874px;letter-spacing:-0.14px;}
#tn_1184{left:147px;bottom:874px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_1184{left:69px;bottom:851px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tp_1184{left:69px;bottom:834px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#tq_1184{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_1184{left:69px;bottom:794px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_1184{left:69px;bottom:778px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tt_1184{left:69px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_1184{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tv_1184{left:69px;bottom:688px;letter-spacing:-0.09px;}
#tw_1184{left:154px;bottom:688px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_1184{left:69px;bottom:665px;letter-spacing:-0.18px;word-spacing:-0.69px;}
#ty_1184{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_1184{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_1184{left:69px;bottom:615px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_1184{left:69px;bottom:565px;letter-spacing:-0.09px;}
#t12_1184{left:154px;bottom:565px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t13_1184{left:69px;bottom:542px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t14_1184{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_1184{left:69px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_1184{left:69px;bottom:492px;letter-spacing:-0.2px;word-spacing:-0.27px;}
#t17_1184{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_1184{left:69px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1184{left:535px;bottom:263px;}
#t1a_1184{left:549px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_1184{left:69px;bottom:240px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1c_1184{left:69px;bottom:203px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1d_1184{left:69px;bottom:180px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1e_1184{left:69px;bottom:163px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1f_1184{left:69px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_1184{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_1184{left:69px;bottom:113px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1i_1184{left:284px;bottom:458px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1j_1184{left:106px;bottom:435px;letter-spacing:-0.13px;}
#t1k_1184{left:487px;bottom:435px;letter-spacing:-0.14px;}
#t1l_1184{left:75px;bottom:411px;letter-spacing:-0.12px;word-spacing:-1.09px;}
#t1m_1184{left:75px;bottom:394px;letter-spacing:-0.11px;}
#t1n_1184{left:75px;bottom:377px;letter-spacing:-0.18px;}
#t1o_1184{left:201px;bottom:411px;letter-spacing:-0.11px;}
#t1p_1184{left:201px;bottom:394px;letter-spacing:-0.11px;}
#t1q_1184{left:201px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1r_1184{left:201px;bottom:360px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t1s_1184{left:201px;bottom:344px;letter-spacing:-0.11px;}
#t1t_1184{left:75px;bottom:319px;letter-spacing:-0.11px;word-spacing:-2.06px;}
#t1u_1184{left:75px;bottom:302px;letter-spacing:-0.14px;}
#t1v_1184{left:201px;bottom:319px;letter-spacing:-0.11px;}
#t1w_1184{left:201px;bottom:302px;letter-spacing:-0.12px;}

.s1_1184{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1184{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1184{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1184{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_1184{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1184{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1184{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1184{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_1184{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1184" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1184Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1184" style="-webkit-user-select: none;"><object width="935" height="1210" data="1184/1184.svg" type="image/svg+xml" id="pdf1184" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1184" class="t s1_1184">33-16 </span><span id="t2_1184" class="t s1_1184">Vol. 3C </span>
<span id="t3_1184" class="t s2_1184">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_1184" class="t s3_1184">3. </span><span id="t5_1184" class="t s4_1184">Illegal ToPA Output Offset</span><span id="t6_1184" class="t s3_1184">. </span>
<span id="t7_1184" class="t s3_1184">IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset is greater than or equal to the size of the current ToPA output </span>
<span id="t8_1184" class="t s3_1184">region size. </span>
<span id="t9_1184" class="t s3_1184">4. </span><span id="ta_1184" class="t s4_1184">ToPA rules violations</span><span id="tb_1184" class="t s3_1184">. </span>
<span id="tc_1184" class="t s3_1184">These are similar to ToPA entry reserved bit violations; they are cases when a ToPA entry is encountered with </span>
<span id="td_1184" class="t s3_1184">illegal field combinations. They include the following: </span>
<span id="te_1184" class="t s3_1184">a. </span><span id="tf_1184" class="t s3_1184">Setting the STOP or INT bit on an entry with END=1. </span>
<span id="tg_1184" class="t s3_1184">b. </span><span id="th_1184" class="t s3_1184">Setting the END bit in entry 0 of a ToPA table. </span>
<span id="ti_1184" class="t s3_1184">c. </span><span id="tj_1184" class="t s3_1184">On processors that support only a single ToPA entry (see above), two additional illegal settings apply: </span>
<span id="tk_1184" class="t s3_1184">i) </span><span id="tl_1184" class="t s3_1184">ToPA table entry 1 with END=0. </span>
<span id="tm_1184" class="t s3_1184">ii) </span><span id="tn_1184" class="t s3_1184">ToPA table entry 1 with base address not matching the table base. </span>
<span id="to_1184" class="t s3_1184">In all cases, the error will be logged by setting IA32_RTIT_STATUS.Error, thereby disabling tracing when the prob- </span>
<span id="tp_1184" class="t s3_1184">lematic ToPA entry is reached (when proc_trace_table_offset points to the entry containing the error). Any packet </span>
<span id="tq_1184" class="t s3_1184">bytes that are internally buffered when the error is detected may be lost. </span>
<span id="tr_1184" class="t s3_1184">Note that operational errors may also be signaled due to attempts to access restricted memory. See Section </span>
<span id="ts_1184" class="t s3_1184">33.2.7.4 for details. </span>
<span id="tt_1184" class="t s3_1184">A tracing software have a range of flexibility using ToPA to manage the interaction of Intel PT with application </span>
<span id="tu_1184" class="t s3_1184">buffers, see Section 33.4.2.26. </span>
<span id="tv_1184" class="t s5_1184">33.2.7.3 </span><span id="tw_1184" class="t s5_1184">Trace Transport Subsystem </span>
<span id="tx_1184" class="t s3_1184">When IA32_RTIT_CTL.FabricEn is set, the IA32_RTIT_CTL.ToPA bit is ignored, and trace output is written to the </span>
<span id="ty_1184" class="t s3_1184">trace transport subsystem. The endpoints of this transport are platform-specific, and details of configuration </span>
<span id="tz_1184" class="t s3_1184">options should refer to the specific platform documentation. The FabricEn bit is available to be set if </span>
<span id="t10_1184" class="t s3_1184">CPUID(EAX=14H,ECX=0):EBX[bit 3] = 1. </span>
<span id="t11_1184" class="t s5_1184">33.2.7.4 </span><span id="t12_1184" class="t s5_1184">Restricted Memory Access </span>
<span id="t13_1184" class="t s3_1184">Packet output cannot be directed to any regions of memory that are restricted by the platform. In particular, all </span>
<span id="t14_1184" class="t s3_1184">memory accesses on behalf of packet output are checked against the SMRR regions. If there is any overlap with </span>
<span id="t15_1184" class="t s3_1184">these regions, trace data collection will not function properly. Exact processor behavior is implementation-depen- </span>
<span id="t16_1184" class="t s3_1184">dent; Table 33-5 summarizes several scenarios. </span>
<span id="t17_1184" class="t s3_1184">It should also be noted that packet output should not be routed to the 4KB APIC MMIO region, as defined by the </span>
<span id="t18_1184" class="t s3_1184">IA32_APIC_BASE MSR. For details about the APIC, refer to the Intel </span>
<span id="t19_1184" class="t s6_1184">Â® </span>
<span id="t1a_1184" class="t s3_1184">64 and IA-32 Architectures Software Devel- </span>
<span id="t1b_1184" class="t s3_1184">operâs Manual, Volume 3A. No error is signaled for this case. </span>
<span id="t1c_1184" class="t s7_1184">Modifications to Restricted Memory Regions </span>
<span id="t1d_1184" class="t s3_1184">It is recommended that software disable packet generation before modifying the SMRRs to change the scope of the </span>
<span id="t1e_1184" class="t s3_1184">SMRR regions. This is because the processor reserves the right to cache any number of ToPA table entries inter- </span>
<span id="t1f_1184" class="t s3_1184">nally, after checking them against restricted memory ranges. Once cached, the entries will not be checked again, </span>
<span id="t1g_1184" class="t s3_1184">meaning one could potentially route packet output to a newly restricted region. Software can ensure that any </span>
<span id="t1h_1184" class="t s3_1184">cached entries are written to memory by clearing IA32_RTIT_CTL.TraceEn. </span>
<span id="t1i_1184" class="t s7_1184">Table 33-5. Behavior on Restricted Memory Access </span>
<span id="t1j_1184" class="t s8_1184">Scenario </span><span id="t1k_1184" class="t s8_1184">Description </span>
<span id="t1l_1184" class="t s9_1184">ToPA output region </span>
<span id="t1m_1184" class="t s9_1184">overlaps with </span>
<span id="t1n_1184" class="t s9_1184">SMRR </span>
<span id="t1o_1184" class="t s9_1184">Stores to the restricted memory region will be dropped, and that packet data will be lost. Any attempt to read </span>
<span id="t1p_1184" class="t s9_1184">from that restricted region will return all 1s. The processor also may signal an error (Section 33.3.10) and dis- </span>
<span id="t1q_1184" class="t s9_1184">able tracing when the output pointer reaches the restricted region. If packet generation remains enabled, then </span>
<span id="t1r_1184" class="t s9_1184">packet output may continue once stores are no longer directed to restricted memory (on wrap, or if the output </span>
<span id="t1s_1184" class="t s9_1184">region is larger than the restricted memory region). </span>
<span id="t1t_1184" class="t s9_1184">ToPA table overlaps </span>
<span id="t1u_1184" class="t s9_1184">with SMRR </span>
<span id="t1v_1184" class="t s9_1184">The processor will signal an error (Section 33.3.10) and disable tracing when the ToPA write pointer (IA32_R- </span>
<span id="t1w_1184" class="t s9_1184">TIT_OUTPUT_BASE + proc_trace_table_offset) enters the restricted region. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
