Analysis & Synthesis report for Txt_Renderer
Sun Nov 20 00:53:44 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Txt_Renderer|Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state
 12. State Machine - |Txt_Renderer|Edge_Trigger:hs_update_ET|state
 13. State Machine - |Txt_Renderer|Edge_Trigger:sens_t_SW|state
 14. State Machine - |Txt_Renderer|Edge_Trigger:sens_mode_SW|state
 15. State Machine - |Txt_Renderer|Edge_Trigger:TH_SW|state
 16. State Machine - |Txt_Renderer|Mem_Controller:mem_controller|state
 17. State Machine - |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 18. State Machine - |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 19. Registers Protected by Synthesis
 20. Logic Cells Representing Combinational Loops
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram|altsyncram_7v12:auto_generated
 27. Source assignments for core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated
 28. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 29. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 30. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 31. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 32. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 35. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 36. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 37. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 38. Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 39. Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux_001
 41. Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux_001
 43. Source assignments for core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: core_sys:core|core_sys_font_mem:font_mem
 49. Parameter Settings for User Entity Instance: core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0
 51. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 52. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 53. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 54. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 55. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 56. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 57. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 83. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 84. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 85. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 86. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 87. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 88. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 89. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 90. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 91. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 92. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 93. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 94. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 95. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 96. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 97. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 98. Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 99. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator
100. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator
101. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
102. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
103. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent
104. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo
107. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent
108. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo
111. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router|core_sys_mm_interconnect_0_router_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router_001|core_sys_mm_interconnect_0_router_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_003|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
116. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
117. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter
118. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
119. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
120. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
121. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
122. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
123. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
124. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
125. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
126. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
127. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
128. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
129. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
130. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
131. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
132. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
133. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
134. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter
135. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
136. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
137. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
138. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
139. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
140. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
141. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
142. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
143. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
144. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
145. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
146. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
147. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
148. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
149. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
150. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
151. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
156. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
157. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
160. Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
161. Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller
162. Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
163. Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
164. Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller_001
165. Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
166. Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
167. Parameter Settings for User Entity Instance: Mem_Controller:mem_controller
168. Parameter Settings for User Entity Instance: VGA_Sync:vga_sync
169. Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:HSYNC
170. Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT
171. Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:VSYNC
172. Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT
173. Parameter Settings for User Entity Instance: CI_Gen:char_index_gen
174. Parameter Settings for User Entity Instance: FI_Gen:font_index_gen
175. Parameter Settings for User Entity Instance: Font_BMP:font_bitmap_mem
176. Parameter Settings for User Entity Instance: CNT:theme
177. Parameter Settings for User Entity Instance: CNT:sens_mode_CNT
178. Parameter Settings for User Entity Instance: UDL_CNT:sens_t_CNT
179. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[0].buf_reg
180. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[1].buf_reg
181. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[2].buf_reg
182. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[3].buf_reg
183. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[4].buf_reg
184. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[5].buf_reg
185. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[6].buf_reg
186. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[7].buf_reg
187. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[8].buf_reg
188. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[9].buf_reg
189. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[10].buf_reg
190. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[11].buf_reg
191. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[12].buf_reg
192. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[13].buf_reg
193. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[14].buf_reg
194. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[15].buf_reg
195. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[16].buf_reg
196. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[17].buf_reg
197. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[18].buf_reg
198. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[19].buf_reg
199. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[20].buf_reg
200. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[21].buf_reg
201. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[22].buf_reg
202. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[23].buf_reg
203. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[24].buf_reg
204. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[25].buf_reg
205. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[26].buf_reg
206. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[27].buf_reg
207. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[28].buf_reg
208. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[29].buf_reg
209. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[30].buf_reg
210. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[31].buf_reg
211. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[32].buf_reg
212. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[33].buf_reg
213. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[34].buf_reg
214. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[35].buf_reg
215. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[36].buf_reg
216. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[37].buf_reg
217. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[38].buf_reg
218. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[39].buf_reg
219. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[40].buf_reg
220. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[41].buf_reg
221. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[42].buf_reg
222. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[43].buf_reg
223. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[44].buf_reg
224. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[45].buf_reg
225. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[46].buf_reg
226. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[47].buf_reg
227. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[48].buf_reg
228. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[49].buf_reg
229. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[50].buf_reg
230. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[51].buf_reg
231. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[52].buf_reg
232. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[53].buf_reg
233. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[54].buf_reg
234. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[55].buf_reg
235. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[56].buf_reg
236. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[57].buf_reg
237. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[58].buf_reg
238. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[59].buf_reg
239. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[60].buf_reg
240. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[61].buf_reg
241. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[62].buf_reg
242. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[63].buf_reg
243. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[64].buf_reg
244. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[65].buf_reg
245. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[66].buf_reg
246. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[67].buf_reg
247. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[68].buf_reg
248. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[69].buf_reg
249. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[70].buf_reg
250. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[71].buf_reg
251. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[72].buf_reg
252. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[73].buf_reg
253. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[74].buf_reg
254. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[75].buf_reg
255. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[76].buf_reg
256. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[77].buf_reg
257. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[78].buf_reg
258. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[79].buf_reg
259. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[80].buf_reg
260. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[81].buf_reg
261. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[82].buf_reg
262. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[83].buf_reg
263. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[84].buf_reg
264. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[85].buf_reg
265. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[86].buf_reg
266. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[87].buf_reg
267. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[88].buf_reg
268. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[89].buf_reg
269. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[90].buf_reg
270. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[91].buf_reg
271. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[92].buf_reg
272. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[93].buf_reg
273. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[94].buf_reg
274. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[95].buf_reg
275. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[96].buf_reg
276. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[97].buf_reg
277. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[98].buf_reg
278. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[99].buf_reg
279. Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT
280. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR
281. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[0].core_shr
282. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[1].core_shr
283. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[2].core_shr
284. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[3].core_shr
285. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[4].core_shr
286. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[5].core_shr
287. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[6].core_shr
288. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[7].core_shr
289. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[8].core_shr
290. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[9].core_shr
291. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[10].core_shr
292. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[11].core_shr
293. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[12].core_shr
294. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT
295. Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|UDL_CNT:oa_CNT
296. Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol
297. Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol
298. Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol
299. Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol
300. Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol
301. Parameter Settings for User Entity Instance: Axes_Checker:comb_319
302. Parameter Settings for Inferred Entity Instance: FI_Gen:font_index_gen|lpm_divide:Mod1
303. Parameter Settings for Inferred Entity Instance: FI_Gen:font_index_gen|lpm_divide:Mod0
304. Parameter Settings for Inferred Entity Instance: CI_Gen:char_index_gen|lpm_divide:Div0
305. Parameter Settings for Inferred Entity Instance: CI_Gen:char_index_gen|lpm_divide:Div1
306. altsyncram Parameter Settings by Entity Instance
307. Port Connectivity Checks: "Axes_Checker:comb_319"
308. Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol"
309. Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol"
310. Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol"
311. Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol"
312. Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"
313. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|UDL_CNT:oa_CNT"
314. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT"
315. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[12].core_shr"
316. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[11].core_shr"
317. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[10].core_shr"
318. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[9].core_shr"
319. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[8].core_shr"
320. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[7].core_shr"
321. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[6].core_shr"
322. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[5].core_shr"
323. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[4].core_shr"
324. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[3].core_shr"
325. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[2].core_shr"
326. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[1].core_shr"
327. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[0].core_shr"
328. Port Connectivity Checks: "Debug_SHR:buff_debug_SHR"
329. Port Connectivity Checks: "Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT"
330. Port Connectivity Checks: "UDL_CNT:sens_t_CNT"
331. Port Connectivity Checks: "BCD_7Seg:sens_mode_7seg"
332. Port Connectivity Checks: "CNT:sens_mode_CNT"
333. Port Connectivity Checks: "T_FF:TFF"
334. Port Connectivity Checks: "CNT:theme"
335. Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT"
336. Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:VSYNC"
337. Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT"
338. Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:HSYNC"
339. Port Connectivity Checks: "VGA_Sync:vga_sync"
340. Port Connectivity Checks: "core_sys:core|altera_reset_controller:rst_controller_001"
341. Port Connectivity Checks: "core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
342. Port Connectivity Checks: "core_sys:core|altera_reset_controller:rst_controller"
343. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
344. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
345. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
346. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
347. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
348. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
349. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
350. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
351. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
352. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
353. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
354. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode"
355. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router|core_sys_mm_interconnect_0_router_default_decode:the_default_decode"
356. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo"
357. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo"
358. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent"
359. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo"
360. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo"
361. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent"
362. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
363. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
364. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator"
365. Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator"
366. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
367. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
368. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
369. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
370. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
371. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
372. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
373. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
374. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
375. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
376. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
377. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
378. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
379. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
380. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
381. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
382. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
383. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
384. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
385. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
386. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
387. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
388. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
389. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
390. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
391. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
392. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
393. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
394. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
395. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
396. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
397. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
398. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
399. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
400. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
401. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
402. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
403. Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0"
404. Port Connectivity Checks: "core_sys:core|core_sys_font_mem:font_mem"
405. Port Connectivity Checks: "core_sys:core|core_sys_char_mem:char_mem"
406. Port Connectivity Checks: "core_sys:core"
407. Post-Synthesis Netlist Statistics for Top Partition
408. Post-Synthesis Netlist Statistics for Partition core_sys_hps_0_hps_io_border:border
409. Elapsed Time Per Partition
410. Analysis & Synthesis Messages
411. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 20 00:53:44 2022       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; Txt_Renderer                                ;
; Top-level Entity Name           ; Txt_Renderer                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1626                                        ;
; Total pins                      ; 223                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 95,461                                      ;
; Total DSP Blocks                ; 11                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Txt_Renderer       ; Txt_Renderer       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                   ; Library  ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; lib/SHR.v                                                                                     ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/SHR.v                                                                                     ;          ;
; lib/D_FF_Reg.v                                                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/D_FF_Reg.v                                                                                ;          ;
; PX_Lin_Interpol.v                                                                             ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v                                                                             ;          ;
; Buff_Controller.v                                                                             ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v                                                                             ;          ;
; lib/CNT.v                                                                                     ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v                                                                                     ;          ;
; lib/Edge_Trigger.v                                                                            ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Edge_Trigger.v                                                                            ;          ;
; core_sys/synthesis/core_sys.v                                                                 ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v                                                                 ; core_sys ;
; core_sys/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v                                       ; core_sys ;
; core_sys/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_synchronizer.v                                     ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v                                    ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v                  ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv                           ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv                         ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv                           ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv                         ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_address_alignment.sv                              ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_address_alignment.sv                              ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; core_sys ;
; core_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv                        ; core_sys ;
; core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv                            ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv                                  ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv                                  ; core_sys ;
; core_sys/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_translator.sv                               ; core_sys ;
; core_sys/synthesis/submodules/core_sys_to_hps.v                                               ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_to_hps.v                                               ; core_sys ;
; core_sys/synthesis/submodules/core_sys_hps_0.v                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v                                                ; core_sys ;
; core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v                                         ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram.v                                                     ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v                                                     ; core_sys ;
; core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                   ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                   ; core_sys ;
; core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                   ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                   ; core_sys ;
; core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; core_sys ;
; core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; core_sys ;
; core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                         ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                         ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0.sv                                                 ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv                                                 ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                     ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                     ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                          ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                          ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                             ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                             ; core_sys ;
; core_sys/synthesis/submodules/hps_sdram_pll.sv                                                ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv                                                ; core_sys ;
; core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv                                 ; core_sys ;
; core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv                               ; core_sys ;
; core_sys/synthesis/submodules/core_sys_from_hps.v                                             ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_from_hps.v                                             ; core_sys ;
; core_sys/synthesis/submodules/core_sys_font_mem.v                                             ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v                                             ; core_sys ;
; core_sys/synthesis/submodules/core_sys_char_mem.v                                             ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v                                             ; core_sys ;
; lib/VGA_Sync.v                                                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v                                                                                ;          ;
; lib/UDL_CNT.v                                                                                 ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v                                                                                 ;          ;
; lib/Theme_Handler.v                                                                           ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Theme_Handler.v                                                                           ;          ;
; lib/T_FF.v                                                                                    ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/T_FF.v                                                                                    ;          ;
; lib/Sync_Gen.v                                                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v                                                                                ;          ;
; lib/Mem_Controller.v                                                                          ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v                                                                          ;          ;
; lib/Font_BMP.v                                                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Font_BMP.v                                                                                ;          ;
; lib/FI_Gen.v                                                                                  ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v                                                                                  ;          ;
; lib/CI_Gen.v                                                                                  ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v                                                                                  ;          ;
; lib/BCD_7Seg.v                                                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/BCD_7Seg.v                                                                                ;          ;
; Txt_Renderer.v                                                                                ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v                                                                                ;          ;
; Graph_TH_Handler.v                                                                            ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v                                                                            ;          ;
; lib/Debug_SHR.v                                                                               ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v                                                                               ;          ;
; lib/Axes_Checker.v                                                                            ; yes             ; User Verilog HDL File                  ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Axes_Checker.v                                                                            ;          ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;          ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;          ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;          ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;          ;
; aglobal211.inc                                                                                ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                               ;          ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;          ;
; altrom.inc                                                                                    ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;          ;
; altram.inc                                                                                    ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                                   ;          ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;          ;
; db/altsyncram_7v12.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_7v12.tdf                                                                        ;          ;
; db/altsyncram_ims1.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf                                                                        ;          ;
; /home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex           ; yes             ; Auto-Found Memory Initialization File  ; /home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex                                                                                            ;          ;
; altddio_out.tdf                                                                               ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                              ;          ;
; stratix_ddio.inc                                                                              ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                             ;          ;
; cyclone_ddio.inc                                                                              ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                             ;          ;
; stratix_lcell.inc                                                                             ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                            ;          ;
; db/ddio_out_uqe.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/ddio_out_uqe.tdf                                                                           ;          ;
; lpm_divide.tdf                                                                                ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                               ;          ;
; abs_divider.inc                                                                               ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                              ;          ;
; sign_div_unsign.inc                                                                           ; yes             ; Megafunction                           ; /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                          ;          ;
; db/lpm_divide_a2m.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_a2m.tdf                                                                         ;          ;
; db/sign_div_unsign_dkh.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/sign_div_unsign_dkh.tdf                                                                    ;          ;
; db/alt_u_div_0te.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/alt_u_div_0te.tdf                                                                          ;          ;
; db/lpm_divide_h3m.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_h3m.tdf                                                                         ;          ;
; db/sign_div_unsign_klh.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/sign_div_unsign_klh.tdf                                                                    ;          ;
; db/alt_u_div_eve.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/alt_u_div_eve.tdf                                                                          ;          ;
; db/lpm_divide_ebm.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_ebm.tdf                                                                         ;          ;
; db/lpm_divide_7am.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_7am.tdf                                                                         ;          ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1691           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2350           ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 905            ;
;     -- 5 input functions                    ; 183            ;
;     -- 4 input functions                    ; 485            ;
;     -- <=3 input functions                  ; 773            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1440           ;
;                                             ;                ;
; I/O pins                                    ; 223            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 95461          ;
;                                             ;                ;
; Total DSP Blocks                            ; 11             ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1730           ;
; Total fan-out                               ; 21219          ;
; Average fan-out                             ; 4.02           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |Txt_Renderer                                                                                 ; 2350 (93)           ; 1440 (1)                  ; 95461             ; 11         ; 223  ; 0            ; |Txt_Renderer                                                                                                                                                                                                                                                                                                                                              ; Txt_Renderer                                      ; work         ;
;    |Axes_Checker:comb_319|                                                                    ; 124 (124)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Axes_Checker:comb_319                                                                                                                                                                                                                                                                                                                        ; Axes_Checker                                      ; work         ;
;    |BCD_7Seg:sens_mode_7seg|                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|BCD_7Seg:sens_mode_7seg                                                                                                                                                                                                                                                                                                                      ; BCD_7Seg                                          ; work         ;
;    |BCD_7Seg:sens_t_7seg|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|BCD_7Seg:sens_t_7seg                                                                                                                                                                                                                                                                                                                         ; BCD_7Seg                                          ; work         ;
;    |Buff_Controller:Buff_CNTL|                                                                ; 140 (127)           ; 807 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL                                                                                                                                                                                                                                                                                                                    ; Buff_Controller                                   ; work         ;
;       |D_FF_Reg:gen_loop[0].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[0].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[10].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[10].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[11].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[11].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[12].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[12].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[13].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[13].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[14].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[14].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[15].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[15].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[16].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[16].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[17].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[17].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[18].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[18].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[19].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[19].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[1].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[1].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[20].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[20].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[21].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[21].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[22].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[22].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[23].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[23].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[24].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[24].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[25].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[25].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[26].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[26].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[27].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[27].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[28].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[28].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[29].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[29].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[2].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[2].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[30].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[30].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[31].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[31].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[32].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[32].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[33].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[33].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[34].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[34].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[35].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[35].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[36].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[36].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[37].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[37].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[38].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[38].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[39].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[39].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[3].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[3].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[40].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[40].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[41].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[41].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[42].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[42].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[43].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[43].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[44].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[44].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[45].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[45].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[46].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[46].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[47].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[47].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[48].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[48].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[49].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[49].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[4].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[4].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[50].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[50].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[51].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[51].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[52].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[52].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[53].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[53].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[54].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[54].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[55].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[55].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[56].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[56].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[57].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[57].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[58].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[58].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[59].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[59].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[5].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[5].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[60].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[60].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[61].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[61].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[62].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[62].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[63].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[63].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[64].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[64].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[65].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[65].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[66].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[66].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[67].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[67].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[68].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[68].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[69].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[69].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[6].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[6].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[70].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[70].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[71].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[71].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[72].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[72].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[73].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[73].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[74].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[74].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[75].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[75].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[76].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[76].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[77].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[77].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[78].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[78].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[79].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[79].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[7].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[7].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[80].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[80].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[81].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[81].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[82].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[82].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[83].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[83].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[84].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[84].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[85].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[85].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[86].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[86].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[87].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[87].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[88].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[88].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[89].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[89].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[8].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[8].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[90].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[90].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[91].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[91].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[92].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[92].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[93].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[93].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[94].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[94].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[95].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[95].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[96].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[96].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[97].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[97].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[98].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[98].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[99].buf_reg|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[99].buf_reg                                                                                                                                                                                                                                                                                      ; D_FF_Reg                                          ; work         ;
;       |D_FF_Reg:gen_loop[9].buf_reg|                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[9].buf_reg                                                                                                                                                                                                                                                                                       ; D_FF_Reg                                          ; work         ;
;       |UDL_CNT:buf_line_CNT|                                                                  ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT                                                                                                                                                                                                                                                                                               ; UDL_CNT                                           ; work         ;
;    |CI_Gen:char_index_gen|                                                                    ; 138 (20)            ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen                                                                                                                                                                                                                                                                                                                        ; CI_Gen                                            ; work         ;
;       |lpm_divide:Div0|                                                                       ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div0                                                                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;          |lpm_divide_ebm:auto_generated|                                                      ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_ebm                                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                     ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_klh                               ; work         ;
;                |alt_u_div_eve:divider|                                                        ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                        ; alt_u_div_eve                                     ; work         ;
;       |lpm_divide:Div1|                                                                       ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div1                                                                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;          |lpm_divide_7am:auto_generated|                                                      ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div1|lpm_divide_7am:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_7am                                    ; work         ;
;             |sign_div_unsign_dkh:divider|                                                     ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div1|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_dkh                               ; work         ;
;                |alt_u_div_0te:divider|                                                        ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CI_Gen:char_index_gen|lpm_divide:Div1|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                                                        ; alt_u_div_0te                                     ; work         ;
;    |CNT:sens_mode_CNT|                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CNT:sens_mode_CNT                                                                                                                                                                                                                                                                                                                            ; CNT                                               ; work         ;
;    |CNT:theme|                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|CNT:theme                                                                                                                                                                                                                                                                                                                                    ; CNT                                               ; work         ;
;    |Edge_Trigger:TH_SW|                                                                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Edge_Trigger:TH_SW                                                                                                                                                                                                                                                                                                                           ; Edge_Trigger                                      ; work         ;
;    |Edge_Trigger:hs_update_ET|                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Edge_Trigger:hs_update_ET                                                                                                                                                                                                                                                                                                                    ; Edge_Trigger                                      ; work         ;
;    |Edge_Trigger:sens_mode_SW|                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Edge_Trigger:sens_mode_SW                                                                                                                                                                                                                                                                                                                    ; Edge_Trigger                                      ; work         ;
;    |Edge_Trigger:sens_t_SW|                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Edge_Trigger:sens_t_SW                                                                                                                                                                                                                                                                                                                       ; Edge_Trigger                                      ; work         ;
;    |FI_Gen:font_index_gen|                                                                    ; 140 (9)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen                                                                                                                                                                                                                                                                                                                        ; FI_Gen                                            ; work         ;
;       |lpm_divide:Mod0|                                                                       ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                      ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_h3m                                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                     ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_klh                               ; work         ;
;                |alt_u_div_eve:divider|                                                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                        ; alt_u_div_eve                                     ; work         ;
;       |lpm_divide:Mod1|                                                                       ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;          |lpm_divide_a2m:auto_generated|                                                      ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod1|lpm_divide_a2m:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_a2m                                    ; work         ;
;             |sign_div_unsign_dkh:divider|                                                     ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_dkh                               ; work         ;
;                |alt_u_div_0te:divider|                                                        ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|FI_Gen:font_index_gen|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                                                        ; alt_u_div_0te                                     ; work         ;
;    |Font_BMP:font_bitmap_mem|                                                                 ; 123 (123)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Font_BMP:font_bitmap_mem                                                                                                                                                                                                                                                                                                                     ; Font_BMP                                          ; work         ;
;    |Graph_TH_Handler:G_TH_Handler|                                                            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Graph_TH_Handler:G_TH_Handler                                                                                                                                                                                                                                                                                                                ; Graph_TH_Handler                                  ; work         ;
;    |Mem_Controller:mem_controller|                                                            ; 25 (25)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Mem_Controller:mem_controller                                                                                                                                                                                                                                                                                                                ; Mem_Controller                                    ; work         ;
;    |PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol|                                       ; 175 (175)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol                                                                                                                                                                                                                                                                                           ; PX_Lin_Interpol                                   ; work         ;
;    |PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol|                                       ; 166 (166)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol                                                                                                                                                                                                                                                                                           ; PX_Lin_Interpol                                   ; work         ;
;    |PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol|                                       ; 168 (168)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol                                                                                                                                                                                                                                                                                           ; PX_Lin_Interpol                                   ; work         ;
;    |PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol|                                       ; 166 (166)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol                                                                                                                                                                                                                                                                                           ; PX_Lin_Interpol                                   ; work         ;
;    |PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol|                                       ; 168 (168)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol                                                                                                                                                                                                                                                                                           ; PX_Lin_Interpol                                   ; work         ;
;    |T_FF:TFF|                                                                                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|T_FF:TFF                                                                                                                                                                                                                                                                                                                                     ; T_FF                                              ; work         ;
;    |Theme_Handler:TH|                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|Theme_Handler:TH                                                                                                                                                                                                                                                                                                                             ; Theme_Handler                                     ; work         ;
;    |UDL_CNT:sens_t_CNT|                                                                       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|UDL_CNT:sens_t_CNT                                                                                                                                                                                                                                                                                                                           ; UDL_CNT                                           ; work         ;
;    |VGA_Sync:vga_sync|                                                                        ; 52 (1)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|VGA_Sync:vga_sync                                                                                                                                                                                                                                                                                                                            ; VGA_Sync                                          ; work         ;
;       |Sync_Gen:HSYNC|                                                                        ; 24 (13)             ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC                                                                                                                                                                                                                                                                                                             ; Sync_Gen                                          ; work         ;
;          |UDL_CNT:Core_CNT|                                                                   ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT                                                                                                                                                                                                                                                                                            ; UDL_CNT                                           ; work         ;
;       |Sync_Gen:VSYNC|                                                                        ; 27 (17)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC                                                                                                                                                                                                                                                                                                             ; Sync_Gen                                          ; work         ;
;          |UDL_CNT:Core_CNT|                                                                   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT                                                                                                                                                                                                                                                                                            ; UDL_CNT                                           ; work         ;
;    |core_sys:core|                                                                            ; 626 (0)             ; 541 (0)                   ; 95461             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core                                                                                                                                                                                                                                                                                                                                ; core_sys                                          ; core_sys     ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; core_sys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; core_sys     ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; core_sys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; core_sys     ;
;       |core_sys_char_mem:char_mem|                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem                                                                                                                                                                                                                                                                                                     ; core_sys_char_mem                                 ; core_sys     ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;             |altsyncram_7v12:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram|altsyncram_7v12:auto_generated                                                                                                                                                                                                                                            ; altsyncram_7v12                                   ; work         ;
;       |core_sys_font_mem:font_mem|                                                            ; 0 (0)               ; 0 (0)                     ; 29925             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem                                                                                                                                                                                                                                                                                                     ; core_sys_font_mem                                 ; core_sys     ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 29925             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;             |altsyncram_ims1:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 29925             ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_ims1                                   ; work         ;
;       |core_sys_from_hps:from_hps|                                                            ; 34 (34)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_from_hps:from_hps                                                                                                                                                                                                                                                                                                     ; core_sys_from_hps                                 ; core_sys     ;
;       |core_sys_hps_0:hps_0|                                                                  ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0                                                                                                                                                                                                                                                                                                           ; core_sys_hps_0                                    ; core_sys     ;
;          |core_sys_hps_0_fpga_interfaces:fpga_interfaces|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; core_sys_hps_0_fpga_interfaces                    ; core_sys     ;
;          |core_sys_hps_0_hps_io:hps_io|                                                       ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                              ; core_sys_hps_0_hps_io                             ; core_sys     ;
;             |core_sys_hps_0_hps_io_border:border|                                             ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; core_sys_hps_0_hps_io_border                      ; core_sys     ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; core_sys     ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; core_sys     ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; core_sys     ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; core_sys     ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; core_sys     ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; core_sys     ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; core_sys     ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; core_sys     ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; core_sys     ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; core_sys     ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; core_sys     ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; core_sys     ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; core_sys     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; core_sys     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; core_sys     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; core_sys     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; core_sys     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; core_sys     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; core_sys     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; core_sys     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; core_sys     ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; core_sys     ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; core_sys     ;
;       |core_sys_mm_interconnect_0:mm_interconnect_0|                                          ; 567 (0)             ; 443 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; core_sys_mm_interconnect_0                        ; core_sys     ;
;          |altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|                                 ; 38 (38)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; core_sys     ;
;          |altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|                                   ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; core_sys     ;
;          |altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|                                   ; 29 (29)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; core_sys     ;
;          |altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|                                     ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; core_sys     ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 66 (48)             ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                       ; core_sys     ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 18 (18)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                   ; altera_merlin_address_alignment                   ; core_sys     ;
;          |altera_merlin_burst_adapter:from_hps_s1_burst_adapter|                              ; 71 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; core_sys     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 71 (70)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; core_sys     ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; core_sys     ;
;          |altera_merlin_burst_adapter:to_hps_s1_burst_adapter|                                ; 63 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; core_sys     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63 (61)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; core_sys     ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                         ; altera_merlin_address_alignment                   ; core_sys     ;
;          |altera_merlin_slave_agent:from_hps_s1_agent|                                        ; 26 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; core_sys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; core_sys     ;
;          |altera_merlin_slave_agent:to_hps_s1_agent|                                          ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; core_sys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; core_sys     ;
;          |altera_merlin_slave_translator:from_hps_s1_translator|                              ; 4 (4)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; core_sys     ;
;          |altera_merlin_slave_translator:to_hps_s1_translator|                                ; 2 (2)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; core_sys     ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; core_sys     ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; core_sys     ;
;          |core_sys_mm_interconnect_0_cmd_demux:cmd_demux_001|                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                ; core_sys_mm_interconnect_0_cmd_demux              ; core_sys     ;
;          |core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|                                     ; 73 (69)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                    ; core_sys_mm_interconnect_0_cmd_mux                ; core_sys     ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; core_sys     ;
;          |core_sys_mm_interconnect_0_cmd_mux:cmd_mux|                                         ; 19 (19)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; core_sys_mm_interconnect_0_cmd_mux                ; core_sys     ;
;          |core_sys_mm_interconnect_0_rsp_demux:rsp_demux_001|                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                ; core_sys_mm_interconnect_0_rsp_demux              ; core_sys     ;
;          |core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|                                     ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                    ; core_sys_mm_interconnect_0_rsp_mux                ; core_sys     ;
;          |core_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; core_sys_mm_interconnect_0_rsp_mux                ; core_sys     ;
;       |core_sys_to_hps:to_hps|                                                                ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Txt_Renderer|core_sys:core|core_sys_to_hps:to_hps                                                                                                                                                                                                                                                                                                         ; core_sys_to_hps                                   ; core_sys     ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------------------+
; core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram|altsyncram_7v12:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None                                                                                ;
; core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 95           ; 512          ; --           ; --           ; 48640 ; /home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 10          ;
; Total number of DSP blocks      ; 11          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 11          ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core                                                                                                                                                                                              ; core_sys.qsys   ;
; Altera ; altera_avalon_onchip_memory2   ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem                                                                                                                                                                   ; core_sys.qsys   ;
; Altera ; altera_avalon_onchip_memory2   ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem                                                                                                                                                                   ; core_sys.qsys   ;
; Altera ; altera_avalon_pio              ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_from_hps:from_hps                                                                                                                                                                   ; core_sys.qsys   ;
; Altera ; altera_hps                     ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0                                                                                                                                                                         ; core_sys.qsys   ;
; Altera ; altera_hps_io                  ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io                                                                                                                                            ; core_sys.qsys   ;
; Altera ; altera_mm_interconnect         ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; core_sys.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; core_sys.qsys   ;
; Altera ; error_adapter                  ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; core_sys.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; core_sys.qsys   ;
; Altera ; error_adapter                  ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; core_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; core_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                              ; core_sys.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; core_sys.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; core_sys.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent                                                                                                     ; core_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo                                                                                              ; core_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo                                                                                                ; core_sys.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter                                                                                           ; core_sys.qsys   ;
; Altera ; altera_merlin_slave_translator ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator                                                                                           ; core_sys.qsys   ;
; Altera ; altera_merlin_axi_master_ni    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                       ; core_sys.qsys   ;
; Altera ; altera_merlin_traffic_limiter  ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                ; core_sys.qsys   ;
; Altera ; altera_merlin_traffic_limiter  ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                ; core_sys.qsys   ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router                                                                                                        ; core_sys.qsys   ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router_001                                                                                                    ; core_sys.qsys   ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002                                                                                                ; core_sys.qsys   ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_003                                                                                                ; core_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; core_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; core_sys.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; core_sys.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                  ; core_sys.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent                                                                                                       ; core_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo                                                                                                ; core_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo                                                                                                  ; core_sys.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter                                                                                             ; core_sys.qsys   ;
; Altera ; altera_merlin_slave_translator ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator                                                                                             ; core_sys.qsys   ;
; Altera ; altera_reset_controller        ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller                                                                                                                                                       ; core_sys.qsys   ;
; Altera ; altera_reset_controller        ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller_001                                                                                                                                                   ; core_sys.qsys   ;
; Altera ; altera_avalon_pio              ; 21.1    ; N/A          ; N/A          ; |Txt_Renderer|core_sys:core|core_sys_to_hps:to_hps                                                                                                                                                                       ; core_sys.qsys   ;
+--------+--------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |Txt_Renderer|Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state ;
+----------+----------+----------+------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                       ;
+----------+----------+----------+------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                              ;
; state.01 ; 1        ; 0        ; 1                                              ;
; state.10 ; 1        ; 1        ; 0                                              ;
+----------+----------+----------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Txt_Renderer|Edge_Trigger:hs_update_ET|state ;
+----------+----------+----------+------------------------------+
; Name     ; state.00 ; state.10 ; state.01                     ;
+----------+----------+----------+------------------------------+
; state.00 ; 0        ; 0        ; 0                            ;
; state.01 ; 1        ; 0        ; 1                            ;
; state.10 ; 1        ; 1        ; 0                            ;
+----------+----------+----------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |Txt_Renderer|Edge_Trigger:sens_t_SW|state ;
+----------+----------+----------+---------------------------+
; Name     ; state.00 ; state.10 ; state.01                  ;
+----------+----------+----------+---------------------------+
; state.00 ; 0        ; 0        ; 0                         ;
; state.01 ; 1        ; 0        ; 1                         ;
; state.10 ; 1        ; 1        ; 0                         ;
+----------+----------+----------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Txt_Renderer|Edge_Trigger:sens_mode_SW|state ;
+----------+----------+----------+------------------------------+
; Name     ; state.00 ; state.10 ; state.01                     ;
+----------+----------+----------+------------------------------+
; state.00 ; 0        ; 0        ; 0                            ;
; state.01 ; 1        ; 0        ; 1                            ;
; state.10 ; 1        ; 1        ; 0                            ;
+----------+----------+----------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |Txt_Renderer|Edge_Trigger:TH_SW|state ;
+----------+----------+----------+-----------------------+
; Name     ; state.00 ; state.10 ; state.01              ;
+----------+----------+----------+-----------------------+
; state.00 ; 0        ; 0        ; 0                     ;
; state.01 ; 1        ; 0        ; 1                     ;
; state.10 ; 1        ; 1        ; 0                     ;
+----------+----------+----------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Txt_Renderer|Mem_Controller:mem_controller|state                                                                                                                                      ;
+---------------+---------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name          ; state.op_cplt ; state.w2_3 ; state.w2_2 ; state.w2_1 ; state.w1_2 ; state.w1_1 ; state.r2_4 ; state.r2_3 ; state.r2_2 ; state.r2_1 ; state.r1_3 ; state.r1_2 ; state.r1_1 ; state.idle ;
+---------------+---------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.idle    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.r1_1    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.r1_2    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.r1_3    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.r2_1    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.r2_2    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.r2_3    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.r2_4    ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.w1_1    ; 0             ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.w1_2    ; 0             ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.w2_1    ; 0             ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.w2_2    ; 0             ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.w2_3    ; 0             ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.op_cplt ; 1             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+---------------+---------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Graph_TH_Handler:G_TH_Handler|Add0~0                   ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[16..22,24]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[16..22,24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|waitrequest_reset_override                                                                                      ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator|waitrequest_reset_override                                                                                 ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]             ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                      ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                    ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                 ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][19]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][16]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][21]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][22]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][18]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][17]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][59]                                                                                                           ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][86]                                                                                                        ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                        ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                     ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][32]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][86]                                                                                                           ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][17]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][18]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][19]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][20]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][21]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][22]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][24]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][86]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][59]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state.01                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state.10                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state.00                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; Edge_Trigger:hs_update_ET|state.10                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; Edge_Trigger:sens_t_SW|state.10                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                             ;
; Edge_Trigger:sens_mode_SW|state.10                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; Edge_Trigger:TH_SW|state.10                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; Mem_Controller:mem_controller|state~5                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; Mem_Controller:mem_controller|state~6                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; Mem_Controller:mem_controller|state~7                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; Mem_Controller:mem_controller|state~8                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]     ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]          ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                   ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]             ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]             ; Lost fanout                                                                                                                                                                                                                             ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator|waitrequest_reset_override                                                                                    ; Merged with core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][112]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][112]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 234                                                                                                                                                                                        ;                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                           ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0],                                                                                 ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],                                                                                                        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],              ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],   ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][59],                                                                                                        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                 ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                 ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                 ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                 ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                 ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4],                                 ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                           ;                           ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]            ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][112],                                                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[0][112]                                                                                                        ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[24]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[24],                                                                                          ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem[0][86]                                                                                                       ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[16]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[16],                                                                                          ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[17]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[17]                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                           ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state.01                                                                                                                                                                      ; Lost Fanouts              ; Debug_SHR:buff_debug_SHR|Edge_Trigger:oa_ET|state.00                                                                                                                                                                         ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                               ; Stuck at VCC              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                         ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                           ; Stuck at VCC              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo|mem[0][32]                                                                                                     ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[18]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[18]                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[19]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[19]                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[20]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[20]                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[21]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[21]                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_to_hps:to_hps|readdata[22]                                                                                                                                                                         ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|av_readdata_pre[22]                                                                                           ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; Stuck at GND              ; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ;
;                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1440  ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 1404  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1165  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 480     ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                            ; 19      ;
; core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; 19      ;
; core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; 1       ;
; core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; 1       ;
; Total number of inverted registers = 8                                                                                                                     ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator|wait_latency_counter[0]                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Txt_Renderer|Mem_Controller:mem_controller|mem_in[6]                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Txt_Renderer|Mem_Controller:mem_controller|mem_addr[11]                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|p2_addr[9]                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|Theme_Handler:TH|Mux11                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|VGA_R                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|VGA_B                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|VGA_G                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|VGA_B                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Txt_Renderer|VGA_G                                                                                                                                                                                                                            ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|Buff_Controller:Buff_CNTL|en_line[74]                                                                                                                                                                                            ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|Buff_Controller:Buff_CNTL|en_line[3]                                                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|Font_BMP:font_bitmap_mem|font_mem_addr[4]                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol|px_liny[7]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol|px_liny[0]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol|px_liny[7]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol|px_liny[1]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol|px_liny[4]                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|p2_addr[5]                                                                                                                                                                                                                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|Buff_Controller:Buff_CNTL|en_line[44]                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Txt_Renderer|Buff_Controller:Buff_CNTL|en_line[59]                                                                                                                                                                                            ;
; 20:1               ; 40 bits   ; 520 LEs       ; 520 LEs              ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol|Mux11                                                                                                                                                                         ;
; 20:1               ; 40 bits   ; 520 LEs       ; 520 LEs              ; 0 LEs                  ; No         ; |Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol|Mux4                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram|altsyncram_7v12:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                             ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                              ;
; IP_TOOL_VERSION                       ; 21.1                  ; -    ; -                                                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                              ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                 ;
; IP_TOOL_VERSION                       ; 21.1                             ; -    ; -                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                              ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                               ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                               ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                               ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                              ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                               ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                               ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                               ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_7v12      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_font_mem:font_mem                         ;
+----------------+-------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                               ; Type   ;
+----------------+-------------------------------------------------------------------------------------+--------+
; INIT_FILE      ; /home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex ; String ;
+----------------+-------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                         ; Untyped        ;
; WIDTH_A                            ; 512                                                                                 ; Signed Integer ;
; WIDTHAD_A                          ; 7                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 95                                                                                  ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 64                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; /home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 95                                                                                  ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ims1                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                         ;
; S2F_Width      ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                               ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                             ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                             ;
; GENERIC_PLL                ; true      ; String                                                                                                                                             ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                             ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                     ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                             ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                             ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                             ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                             ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                             ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                             ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                             ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                             ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                             ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                            ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                          ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                          ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                  ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                  ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                  ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                  ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                  ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                  ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                  ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                  ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                  ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                  ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                  ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                  ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                  ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                  ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                  ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                  ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                  ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                  ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                  ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                  ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                  ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                          ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                          ;
; TB_RATE                              ; FULL             ; String                                                                                                                          ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                          ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                          ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                          ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                          ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                      ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                    ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                            ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                            ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                            ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                            ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                            ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                            ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                            ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                            ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                            ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                            ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                            ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                            ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                            ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                            ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                            ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                    ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                    ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                    ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                    ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                            ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                    ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                            ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                    ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                    ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                               ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                       ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                       ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                       ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                               ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                    ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                    ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                    ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                    ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                    ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                    ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                              ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                    ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                    ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                    ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                    ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                    ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                    ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                    ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                    ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                    ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                    ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                    ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                    ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                    ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                    ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                    ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                    ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                    ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                    ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                    ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                    ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                    ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                    ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                    ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                            ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                            ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                            ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                            ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                            ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                            ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                            ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                            ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                            ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                            ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                            ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                            ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                            ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                            ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                            ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                            ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                            ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                            ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                            ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                            ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                            ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                            ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                            ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                            ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                            ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                            ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                            ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                            ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                            ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                            ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                            ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                            ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                            ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                            ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                            ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                            ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                            ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                            ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                            ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                            ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                            ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                            ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                            ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                            ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                            ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                            ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                            ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                            ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                            ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                            ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                            ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                            ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                            ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                            ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                            ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                            ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                            ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                            ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                            ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                            ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                            ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                            ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                            ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                            ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                            ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                            ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                            ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                            ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                            ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                            ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                            ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                            ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                            ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                    ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                    ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                    ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                    ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                    ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                   ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                   ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                   ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                   ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                   ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                    ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                              ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                    ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                            ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                    ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                        ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                              ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                              ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router|core_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router_001|core_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_003|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                          ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                          ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Controller:mem_controller ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; M_WIDTH        ; 8     ; Signed Integer                                    ;
; M_DEPTH        ; 8192  ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync:vga_sync ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SYNC_H         ; 192   ; Signed Integer                        ;
; BP_H           ; 96    ; Signed Integer                        ;
; DISP_H         ; 1280  ; Signed Integer                        ;
; FP_H           ; 32    ; Signed Integer                        ;
; SYNC_V         ; 2     ; Signed Integer                        ;
; BP_V           ; 33    ; Signed Integer                        ;
; DISP_V         ; 480   ; Signed Integer                        ;
; FP_V           ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:HSYNC ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SYNC           ; 192   ; Signed Integer                                       ;
; BACK_P         ; 96    ; Signed Integer                                       ;
; DISP           ; 1280  ; Signed Integer                                       ;
; FRONT_P        ; 32    ; Signed Integer                                       ;
; DISP_OUT       ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N_BIT          ; 11    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:VSYNC ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SYNC           ; 2     ; Signed Integer                                       ;
; BACK_P         ; 33    ; Signed Integer                                       ;
; DISP           ; 480   ; Signed Integer                                       ;
; FRONT_P        ; 10    ; Signed Integer                                       ;
; DISP_OUT       ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N_BIT          ; 10    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CI_Gen:char_index_gen ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; FONT_W         ; 15    ; Signed Integer                            ;
; FONT_H         ; 21    ; Signed Integer                            ;
; SCREEN_W       ; 640   ; Signed Integer                            ;
; SCREEN_H       ; 480   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FI_Gen:font_index_gen ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; FONT_W         ; 15    ; Signed Integer                            ;
; FONT_H         ; 21    ; Signed Integer                            ;
; SCREEN_W       ; 640   ; Signed Integer                            ;
; SCREEN_H       ; 480   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Font_BMP:font_bitmap_mem ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; FONT_W         ; 15    ; Signed Integer                               ;
; FONT_H         ; 21    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: CNT:theme ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; N_BIT          ; 3     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CNT:sens_mode_CNT ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N_BIT          ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UDL_CNT:sens_t_CNT ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N_BIT          ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[0].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[1].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[2].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[3].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[4].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[5].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[6].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[7].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[8].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[9].buf_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[10].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[11].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[12].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[13].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[14].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[15].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[16].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[17].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[18].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[19].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[20].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[21].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[22].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[23].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[24].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[25].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[26].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[27].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[28].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[29].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[30].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[31].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[32].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[33].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[34].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[35].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[36].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[37].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[38].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[39].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[40].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[41].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[42].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[43].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[44].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[45].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[46].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[47].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[48].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[49].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[50].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[51].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[52].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[53].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[54].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[55].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[56].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[57].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[58].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[59].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[60].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[61].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[62].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[63].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[64].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[65].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[66].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[67].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[68].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[69].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[70].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[71].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[72].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[73].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[74].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[75].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[76].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[77].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[78].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[79].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[80].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[81].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[82].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[83].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[84].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[85].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[86].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[87].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[88].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[89].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[90].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[91].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[92].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[93].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[94].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[95].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[96].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[97].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[98].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[99].buf_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N_BIT          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N_BIT          ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                               ;
; DEPTH          ; 50    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[0].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[1].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[2].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[3].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[4].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[5].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[6].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[7].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[8].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[9].core_shr ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[10].core_shr ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[11].core_shr ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[12].core_shr ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N_BIT          ; 50    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N_BIT          ; 6     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debug_SHR:buff_debug_SHR|UDL_CNT:oa_CNT ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N_BIT          ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N_COLS         ; 20    ; Signed Integer                                                         ;
; SCREEN_W       ; 640   ; Signed Integer                                                         ;
; SCREEN_H       ; 480   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N_COLS         ; 20    ; Signed Integer                                                         ;
; SCREEN_W       ; 640   ; Signed Integer                                                         ;
; SCREEN_H       ; 480   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N_COLS         ; 20    ; Signed Integer                                                         ;
; SCREEN_W       ; 640   ; Signed Integer                                                         ;
; SCREEN_H       ; 480   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N_COLS         ; 20    ; Signed Integer                                                         ;
; SCREEN_W       ; 640   ; Signed Integer                                                         ;
; SCREEN_H       ; 480   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N_COLS         ; 20    ; Signed Integer                                                         ;
; SCREEN_W       ; 640   ; Signed Integer                                                         ;
; SCREEN_H       ; 480   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Axes_Checker:comb_319 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; OFFSET         ; 7     ; Signed Integer                            ;
; WIDTH          ; 5     ; Signed Integer                            ;
; W_LEN          ; 600   ; Signed Integer                            ;
; H_LEN          ; 450   ; Signed Integer                            ;
; SCREEN_W       ; 640   ; Signed Integer                            ;
; SCREEN_H       ; 480   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FI_Gen:font_index_gen|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FI_Gen:font_index_gen|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CI_Gen:char_index_gen|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CI_Gen:char_index_gen|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 8192                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 512                                                                ;
;     -- NUMWORDS_A                         ; 95                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axes_Checker:comb_319"                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; py   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[4].PX_Interpol"                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; py   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[3].PX_Interpol"                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; py   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[2].PX_Interpol"                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; py   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[1].PX_Interpol"                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; py   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; py   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|UDL_CNT:oa_CNT"                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d_nu      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pin[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT"                                                                                                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d_nu      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pin[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[12].core_shr"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[11].core_shr"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[10].core_shr"                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[9].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[8].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[7].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[6].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[5].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[4].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[3].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[2].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[1].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[0].core_shr"                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; l_nr ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pl   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; pin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "pin[49..32]" will be connected to GND. ;
; pin  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debug_SHR:buff_debug_SHR"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addr_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; d_nu ; Input ; Info     ; Stuck at GND                                     ;
; pin  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "UDL_CNT:sens_t_CNT" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; d_nu ; Input ; Info     ; Stuck at GND         ;
; pin  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "BCD_7Seg:sens_mode_7seg" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; A[3] ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "CNT:sens_mode_CNT" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; d_nu ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+----------------------------------------+
; Port Connectivity Checks: "T_FF:TFF"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; t    ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "CNT:theme"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; d_nu ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; d_nu ; Input ; Info     ; Stuck at GND                                        ;
; pin  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:VSYNC"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; coord[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; d_nu ; Input ; Info     ; Stuck at GND                                        ;
; pin  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Sync:vga_sync|Sync_Gen:HSYNC"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; coord[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Sync:vga_sync"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eof  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                    ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router|core_sys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                          ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                          ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                          ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                          ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                          ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                          ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                          ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                  ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                  ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                         ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                        ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                        ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                        ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                  ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_hps_0:hps_0" ;
+-------------+--------+----------+------------------------------+
; Port        ; Type   ; Severity ; Details                      ;
+-------------+--------+----------+------------------------------+
; h2f_AWID    ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWADDR  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWLEN   ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWSIZE  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWBURST ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWLOCK  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWCACHE ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWPROT  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWVALID ; Output ; Info     ; Explicitly unconnected       ;
; h2f_AWREADY ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_WID     ; Output ; Info     ; Explicitly unconnected       ;
; h2f_WDATA   ; Output ; Info     ; Explicitly unconnected       ;
; h2f_WSTRB   ; Output ; Info     ; Explicitly unconnected       ;
; h2f_WLAST   ; Output ; Info     ; Explicitly unconnected       ;
; h2f_WVALID  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_WREADY  ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_BID     ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_BRESP   ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_BVALID  ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_BREADY  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARID    ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARADDR  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARLEN   ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARSIZE  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARBURST ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARLOCK  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARCACHE ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARPROT  ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARVALID ; Output ; Info     ; Explicitly unconnected       ;
; h2f_ARREADY ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_RID     ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_RDATA   ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_RRESP   ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_RLAST   ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_RVALID  ; Input  ; Info     ; Explicitly unconnected       ;
; h2f_RREADY  ; Output ; Info     ; Explicitly unconnected       ;
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected       ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected       ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected       ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected       ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected       ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected       ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected       ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected       ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected       ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected       ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected       ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected       ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected       ;
+-------------+--------+----------+------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_font_mem:font_mem" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                          ;
; freeze    ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core|core_sys_char_mem:char_mem" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; freeze    ; Input ; Info     ; Stuck at GND                          ;
; reset_req ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_sys:core"                                                                                               ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; to_hps_ext_export[24]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; char_mem_p2_chipselect        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; char_mem_p2_clken             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; char_mem_p2_write             ; Input  ; Info     ; Stuck at GND                                                                        ;
; char_mem_p1_clken             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; char_mem_p1_chipselect        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; font_mem_p_debugaccess        ; Input  ; Info     ; Stuck at GND                                                                        ;
; font_mem_p_clken              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; font_mem_p_chipselect         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; font_mem_p_write              ; Input  ; Info     ; Stuck at GND                                                                        ;
; font_mem_p_readdata[196..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; font_mem_p_writedata          ; Input  ; Info     ; Stuck at GND                                                                        ;
; font_mem_p_byteenable[31..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; font_mem_p_byteenable[63..32] ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition        ;
+----------------------------------------------------+-------+
; Type                                               ; Count ;
+----------------------------------------------------+-------+
; arriav_ff                                          ; 1404  ;
;     CLR                                            ; 239   ;
;     ENA CLR                                        ; 1123  ;
;     ENA CLR SCLR                                   ; 21    ;
;     ENA CLR SLD                                    ; 21    ;
; arriav_hps_interface_boot_from_fpga                ; 1     ;
; arriav_hps_interface_clocks_resets                 ; 1     ;
; arriav_hps_interface_dbg_apb                       ; 1     ;
; arriav_hps_interface_fpga2hps                      ; 1     ;
; arriav_hps_interface_fpga2sdram                    ; 1     ;
; arriav_hps_interface_hps2fpga                      ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight         ; 1     ;
; arriav_hps_interface_tpiu_trace                    ; 1     ;
; arriav_io_obuf                                     ; 16    ;
; arriav_lcell_comb                                  ; 2352  ;
;     arith                                          ; 550   ;
;         0 data inputs                              ; 55    ;
;         1 data inputs                              ; 177   ;
;         2 data inputs                              ; 20    ;
;         3 data inputs                              ; 20    ;
;         4 data inputs                              ; 265   ;
;         5 data inputs                              ; 13    ;
;     extend                                         ; 4     ;
;         7 data inputs                              ; 4     ;
;     normal                                         ; 1789  ;
;         0 data inputs                              ; 2     ;
;         1 data inputs                              ; 15    ;
;         2 data inputs                              ; 163   ;
;         3 data inputs                              ; 319   ;
;         4 data inputs                              ; 215   ;
;         5 data inputs                              ; 170   ;
;         6 data inputs                              ; 905   ;
;     shared                                         ; 9     ;
;         2 data inputs                              ; 2     ;
;         3 data inputs                              ; 2     ;
;         4 data inputs                              ; 5     ;
; arriav_mac                                         ; 11    ;
; blackbox                                           ; 1     ;
;                 ore_sys_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                      ; 223   ;
; stratixv_ram_block                                 ; 323   ;
;                                                    ;       ;
; Max LUT depth                                      ; 27.30 ;
; Average LUT depth                                  ; 9.29  ;
+----------------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition core_sys_hps_0_hps_io_border:border ;
+------------------------------------+------------------------------------------------+
; Type                               ; Count                                          ;
+------------------------------------+------------------------------------------------+
; arriav_clk_phase_select            ; 46                                             ;
; arriav_ddio_in                     ; 32                                             ;
; arriav_ddio_oe                     ; 4                                              ;
; arriav_ddio_out                    ; 252                                            ;
; arriav_delay_chain                 ; 124                                            ;
; arriav_dll                         ; 1                                              ;
; arriav_dqs_config                  ; 4                                              ;
; arriav_dqs_delay_chain             ; 4                                              ;
; arriav_dqs_enable_ctrl             ; 4                                              ;
; arriav_ff                          ; 36                                             ;
;     plain                          ; 36                                             ;
; arriav_hps_peripheral_emac         ; 1                                              ;
; arriav_hps_peripheral_sdmmc        ; 1                                              ;
; arriav_hps_peripheral_uart         ; 1                                              ;
; arriav_hps_peripheral_usb          ; 1                                              ;
; arriav_hps_sdram_pll               ; 1                                              ;
; arriav_io_config                   ; 40                                             ;
; arriav_io_ibuf                     ; 36                                             ;
; arriav_io_obuf                     ; 60                                             ;
; arriav_ir_fifo_userdes             ; 32                                             ;
; arriav_lcell_comb                  ; 1                                              ;
;     normal                         ; 1                                              ;
;         0 data inputs              ; 1                                              ;
; arriav_leveling_delay_chain        ; 40                                             ;
; arriav_lfifo                       ; 4                                              ;
; arriav_mem_phy                     ; 1                                              ;
; arriav_read_fifo_read_clock_select ; 32                                             ;
; arriav_vfifo                       ; 4                                              ;
; boundary_port                      ; 106                                            ;
; cyclonev_hmc                       ; 1                                              ;
; cyclonev_termination               ; 1                                              ;
; cyclonev_termination_logic         ; 1                                              ;
; stratixv_pseudo_diff_out           ; 5                                              ;
;                                    ;                                                ;
; Max LUT depth                      ; 0.00                                           ;
; Average LUT depth                  ; 0.00                                           ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------+
; Elapsed Time Per Partition                         ;
+-------------------------------------+--------------+
; Partition Name                      ; Elapsed Time ;
+-------------------------------------+--------------+
; Top                                 ; 00:00:04     ;
; core_sys_hps_0_hps_io_border:border ; 00:00:00     ;
+-------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Nov 20 00:49:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Txt_Renderer -c Txt_Renderer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lib/SHR.v
    Info (12023): Found entity 1: SHR File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/SHR.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file lib/Prescaler.v
    Info (12023): Found entity 1: UDL_CNT File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 4
    Info (12023): Found entity 2: Prescaler File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Prescaler.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lib/D_FF_Reg.v
    Info (12023): Found entity 1: D_FF_Reg File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/D_FF_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PX_Lin_Interpol.v
    Info (12023): Found entity 1: PX_Lin_Interpol File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Buff_Controller.v
    Info (12023): Found entity 1: Buff_Controller File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/CNT.v
    Info (12023): Found entity 1: CNT File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/Edge_Trigger.v
    Info (12023): Found entity 1: Edge_Trigger File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Edge_Trigger.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/core_sys.v
    Info (12023): Found entity 1: core_sys File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: core_sys_mm_interconnect_0 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_avalon_st_adapter File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_rsp_mux File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_rsp_demux File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_cmd_mux File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_cmd_demux File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_router_002_default_decode File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: core_sys_mm_interconnect_0_router_002 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: core_sys_mm_interconnect_0_router_default_decode File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: core_sys_mm_interconnect_0_router File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_to_hps.v
    Info (12023): Found entity 1: core_sys_to_hps File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_to_hps.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0.v
    Info (12023): Found entity 1: core_sys_hps_0 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v
    Info (12023): Found entity 1: core_sys_hps_0_hps_io File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: core_sys_hps_0_hps_io_border File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: core_sys_hps_0_fpga_interfaces File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_from_hps.v
    Info (12023): Found entity 1: core_sys_from_hps File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_from_hps.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_font_mem.v
    Info (12023): Found entity 1: core_sys_font_mem File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_char_mem.v
    Info (12023): Found entity 1: core_sys_char_mem File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lib/VGA_Sync.v
    Info (12023): Found entity 1: VGA_Sync File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file lib/UDL_CNT.v
Info (12021): Found 1 design units, including 1 entities, in source file lib/Theme_Handler.v
    Info (12023): Found entity 1: Theme_Handler File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Theme_Handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/T_FF.v
    Info (12023): Found entity 1: T_FF File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/T_FF.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lib/Sync_Gen.v
    Info (12023): Found entity 1: Sync_Gen File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/Mem_Controller.v
    Info (12023): Found entity 1: Mem_Controller File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lib/Font_BMP.v
    Info (12023): Found entity 1: Font_BMP File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Font_BMP.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lib/FI_Gen.v
    Info (12023): Found entity 1: FI_Gen File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/CI_Gen.v
    Info (12023): Found entity 1: CI_Gen File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/BCD_7Seg.v
    Info (12023): Found entity 1: BCD_7Seg File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/BCD_7Seg.v Line: 1
Warning (10261): Verilog HDL Event Control warning at Txt_Renderer.v(285): Event Control contains a complex event expression File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 285
Info (12021): Found 1 design units, including 1 entities, in source file Txt_Renderer.v
    Info (12023): Found entity 1: Txt_Renderer File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Graph_TH_Handler.v
    Info (12023): Found entity 1: Graph_TH_Handler File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lib/Debug_SHR.v
    Info (12023): Found entity 1: Debug_SHR File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lib/Axes_Checker.v
    Info (12023): Found entity 1: Axes_Checker File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Axes_Checker.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10222): Verilog HDL Parameter Declaration warning at Prescaler.v(10): Parameter Declaration in module "Prescaler" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Prescaler.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at PX_Lin_Interpol.v(29): Parameter Declaration in module "PX_Lin_Interpol" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at PX_Lin_Interpol.v(30): Parameter Declaration in module "PX_Lin_Interpol" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at VGA_Sync.v(24): Parameter Declaration in module "VGA_Sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at VGA_Sync.v(25): Parameter Declaration in module "VGA_Sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at VGA_Sync.v(28): Parameter Declaration in module "VGA_Sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at VGA_Sync.v(32): Parameter Declaration in module "VGA_Sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at Sync_Gen.v(9): Parameter Declaration in module "Sync_Gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at Sync_Gen.v(10): Parameter Declaration in module "Sync_Gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at CI_Gen.v(11): Parameter Declaration in module "CI_Gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at CI_Gen.v(12): Parameter Declaration in module "CI_Gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at CI_Gen.v(13): Parameter Declaration in module "CI_Gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at CI_Gen.v(14): Parameter Declaration in module "CI_Gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 14
Critical Warning (10846): Verilog HDL Instantiation warning at Txt_Renderer.v(368): instance has no name File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 368
Info (12127): Elaborating entity "Txt_Renderer" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Txt_Renderer.v(203): truncated value with size 32 to match size of target (10) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 203
Warning (10230): Verilog HDL assignment warning at Txt_Renderer.v(267): truncated value with size 32 to match size of target (4) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 267
Warning (10034): Output port "LEDR[9..1]" at Txt_Renderer.v(67) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
Warning (10034): Output port "HPS_FLASH_DCLK" at Txt_Renderer.v(39) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 39
Warning (10034): Output port "HPS_FLASH_NCSO" at Txt_Renderer.v(40) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 40
Warning (10034): Output port "HPS_SPIM_CLK" at Txt_Renderer.v(53) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 53
Warning (10034): Output port "HPS_SPIM_MOSI" at Txt_Renderer.v(55) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 55
Info (12128): Elaborating entity "core_sys" for hierarchy "core_sys:core" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 175
Info (12128): Elaborating entity "core_sys_char_mem" for hierarchy "core_sys:core|core_sys_char_mem:char_mem" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v Line: 88
Info (12130): Elaborated megafunction instantiation "core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v Line: 88
Info (12133): Instantiated megafunction "core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v Line: 88
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7v12.tdf
    Info (12023): Found entity 1: altsyncram_7v12 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_7v12.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7v12" for hierarchy "core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram|altsyncram_7v12:auto_generated" File: /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "core_sys_font_mem" for hierarchy "core_sys:core|core_sys_font_mem:font_mem" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v Line: 71
Info (12130): Elaborated megafunction instantiation "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v Line: 71
Info (12133): Instantiated megafunction "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "/home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "95"
    Info (12134): Parameter "numwords_a" = "95"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "512"
    Info (12134): Parameter "width_byteena_a" = "64"
    Info (12134): Parameter "widthad_a" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ims1.tdf
    Info (12023): Found entity 1: altsyncram_ims1 File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ims1" for hierarchy "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated" File: /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "core_sys_from_hps" for hierarchy "core_sys:core|core_sys_from_hps:from_hps" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 173
Info (12128): Elaborating entity "core_sys_hps_0" for hierarchy "core_sys:core|core_sys_hps_0:hps_0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 343
Info (12128): Elaborating entity "core_sys_hps_0_fpga_interfaces" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_fpga_interfaces:fpga_interfaces" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v Line: 320
Info (12128): Elaborating entity "core_sys_hps_0_hps_io" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v Line: 373
Info (12128): Elaborating entity "core_sys_hps_0_hps_io_border" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v Line: 113
Info (12128): Elaborating entity "hps_sdram" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv Line: 265
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "core_sys_to_hps" for hierarchy "core_sys:core|core_sys_to_hps:to_hps" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 351
Info (12128): Elaborating entity "core_sys_mm_interconnect_0" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 400
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 335
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 527
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 611
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 652
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 693
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_router" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 875
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_router_default_decode" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router|core_sys_mm_interconnect_0_router_default_decode:the_default_decode" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_router_002" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 907
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_router_002_default_decode" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 973
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 1073
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_cmd_demux" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 1146
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_cmd_mux" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 1192
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_rsp_demux" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 1238
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_rsp_mux" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 1284
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_avalon_st_adapter" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v Line: 1336
Info (12128): Elaborating entity "core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "core_sys:core|altera_reset_controller:rst_controller" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v Line: 463
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Mem_Controller" for hierarchy "Mem_Controller:mem_controller" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 191
Warning (10230): Verilog HDL assignment warning at Mem_Controller.v(110): truncated value with size 32 to match size of target (13) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v Line: 110
Warning (10230): Verilog HDL assignment warning at Mem_Controller.v(129): truncated value with size 32 to match size of target (13) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v Line: 129
Info (10264): Verilog HDL Case Statement information at Mem_Controller.v(97): all case item expressions in this case statement are onehot File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v Line: 97
Info (12128): Elaborating entity "VGA_Sync" for hierarchy "VGA_Sync:vga_sync" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 201
Info (12128): Elaborating entity "Sync_Gen" for hierarchy "VGA_Sync:vga_sync|Sync_Gen:HSYNC" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 40
Warning (10230): Verilog HDL assignment warning at Sync_Gen.v(32): truncated value with size 32 to match size of target (11) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 32
Info (12128): Elaborating entity "UDL_CNT" for hierarchy "VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (11) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (11) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 20
Info (12128): Elaborating entity "Sync_Gen" for hierarchy "VGA_Sync:vga_sync|Sync_Gen:VSYNC" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v Line: 44
Warning (10230): Verilog HDL assignment warning at Sync_Gen.v(32): truncated value with size 32 to match size of target (10) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 32
Info (12128): Elaborating entity "UDL_CNT" for hierarchy "VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (10) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (10) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 20
Info (12128): Elaborating entity "CI_Gen" for hierarchy "CI_Gen:char_index_gen" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 209
Warning (10230): Verilog HDL assignment warning at CI_Gen.v(25): truncated value with size 32 to match size of target (6) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 25
Warning (10230): Verilog HDL assignment warning at CI_Gen.v(35): truncated value with size 32 to match size of target (5) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 35
Warning (10230): Verilog HDL assignment warning at CI_Gen.v(43): truncated value with size 32 to match size of target (10) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 43
Info (12128): Elaborating entity "FI_Gen" for hierarchy "FI_Gen:font_index_gen" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 214
Warning (10230): Verilog HDL assignment warning at FI_Gen.v(13): truncated value with size 32 to match size of target (4) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 13
Warning (10230): Verilog HDL assignment warning at FI_Gen.v(14): truncated value with size 32 to match size of target (5) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 14
Warning (10230): Verilog HDL assignment warning at FI_Gen.v(15): truncated value with size 32 to match size of target (9) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 15
Info (12128): Elaborating entity "Font_BMP" for hierarchy "Font_BMP:font_bitmap_mem" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 228
Info (12128): Elaborating entity "Edge_Trigger" for hierarchy "Edge_Trigger:TH_SW" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 233
Warning (10230): Verilog HDL assignment warning at Edge_Trigger.v(17): truncated value with size 32 to match size of target (1) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Edge_Trigger.v Line: 17
Info (12128): Elaborating entity "CNT" for hierarchy "CNT:theme" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 235
Warning (10230): Verilog HDL assignment warning at CNT.v(14): truncated value with size 32 to match size of target (3) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v Line: 14
Warning (10230): Verilog HDL assignment warning at CNT.v(15): truncated value with size 32 to match size of target (3) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v Line: 15
Info (12128): Elaborating entity "Theme_Handler" for hierarchy "Theme_Handler:TH" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 240
Info (12128): Elaborating entity "T_FF" for hierarchy "T_FF:TFF" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 242
Info (12128): Elaborating entity "BCD_7Seg" for hierarchy "BCD_7Seg:sens_mode_7seg" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 254
Info (12128): Elaborating entity "UDL_CNT" for hierarchy "UDL_CNT:sens_t_CNT" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 265
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (3) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (3) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 20
Info (12128): Elaborating entity "Buff_Controller" for hierarchy "Buff_Controller:Buff_CNTL" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 301
Info (12128): Elaborating entity "D_FF_Reg" for hierarchy "Buff_Controller:Buff_CNTL|D_FF_Reg:gen_loop[0].buf_reg" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v Line: 20
Info (12128): Elaborating entity "UDL_CNT" for hierarchy "Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v Line: 32
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (7) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (7) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 20
Info (12128): Elaborating entity "Debug_SHR" for hierarchy "Debug_SHR:buff_debug_SHR" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 316
Info (12128): Elaborating entity "SHR" for hierarchy "Debug_SHR:buff_debug_SHR|SHR:core_shr_gen[0].core_shr" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v Line: 47
Info (12128): Elaborating entity "UDL_CNT" for hierarchy "Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v Line: 60
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (6) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 19
Warning (10230): Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (6) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v Line: 20
Info (12128): Elaborating entity "PX_Lin_Interpol" for hierarchy "PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 346
Warning (10230): Verilog HDL assignment warning at PX_Lin_Interpol.v(46): truncated value with size 32 to match size of target (5) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 46
Warning (10230): Verilog HDL assignment warning at PX_Lin_Interpol.v(56): truncated value with size 32 to match size of target (13) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 56
Warning (10230): Verilog HDL assignment warning at PX_Lin_Interpol.v(57): truncated value with size 32 to match size of target (8) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 57
Warning (10230): Verilog HDL assignment warning at PX_Lin_Interpol.v(59): truncated value with size 32 to match size of target (13) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 59
Warning (10230): Verilog HDL assignment warning at PX_Lin_Interpol.v(60): truncated value with size 32 to match size of target (8) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v Line: 60
Info (12128): Elaborating entity "Axes_Checker" for hierarchy "Axes_Checker:comb_319" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 368
Info (12128): Elaborating entity "Graph_TH_Handler" for hierarchy "Graph_TH_Handler:G_TH_Handler" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 375
Warning (10230): Verilog HDL assignment warning at Graph_TH_Handler.v(28): truncated value with size 32 to match size of target (11) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 28
Warning (10230): Verilog HDL assignment warning at Graph_TH_Handler.v(31): truncated value with size 32 to match size of target (11) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 31
Warning (10230): Verilog HDL assignment warning at Graph_TH_Handler.v(34): truncated value with size 32 to match size of target (11) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 34
Warning (10230): Verilog HDL assignment warning at Graph_TH_Handler.v(39): truncated value with size 32 to match size of target (8) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 39
Warning (10230): Verilog HDL assignment warning at Graph_TH_Handler.v(40): truncated value with size 32 to match size of target (8) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 40
Warning (10230): Verilog HDL assignment warning at Graph_TH_Handler.v(41): truncated value with size 32 to match size of target (8) File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[0]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 39
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[1]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 62
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[2]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 85
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[3]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 108
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[4]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 131
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[5]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 154
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[6]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 177
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[7]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 200
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[8]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 223
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[9]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 246
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[10]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 269
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[11]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 292
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[12]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 315
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[13]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 338
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[14]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 361
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[15]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 384
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[16]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 407
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[17]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 430
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[18]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 453
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[19]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 476
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[20]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 499
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[21]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 522
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[22]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 545
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[23]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 568
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[24]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 591
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[25]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 614
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[26]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 637
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[27]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 660
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[28]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 683
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[29]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 706
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[30]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 729
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[31]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 752
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[32]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 775
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[33]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 798
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[34]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 821
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[35]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 844
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[36]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 867
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[37]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 890
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[38]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 913
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[39]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 936
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[40]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 959
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[41]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 982
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[42]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1005
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[43]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1028
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[44]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1051
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[45]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1074
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[46]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1097
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[47]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1120
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[48]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1143
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[49]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1166
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[50]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1189
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[51]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1212
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[52]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1235
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[53]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1258
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[54]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1281
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[55]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1304
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[56]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1327
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[57]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1350
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[58]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1373
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[59]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1396
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[60]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1419
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[61]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1442
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[62]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1465
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[63]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1488
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[64]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1511
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[65]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1534
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[66]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1557
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[67]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1580
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[68]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1603
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[69]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1626
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[70]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1649
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[71]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1672
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[72]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1695
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[73]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1718
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[74]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1741
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[75]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1764
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[76]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1787
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[77]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1810
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[78]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1833
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[79]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1856
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[80]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1879
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[81]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1902
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[82]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1925
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[83]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1948
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[84]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1971
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[85]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 1994
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[86]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2017
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[87]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2040
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[88]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2063
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[89]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2086
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[90]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2109
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[91]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2132
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[92]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2155
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[93]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2178
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[94]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2201
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[95]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2224
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[96]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2247
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[97]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2270
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[98]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2293
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[99]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2316
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[100]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2339
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[101]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2362
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[102]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2385
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[103]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2408
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[104]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2431
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[105]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2454
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[106]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2477
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[107]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2500
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[108]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2523
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[109]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2546
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[110]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2569
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[111]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2592
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[112]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2615
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[113]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2638
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[114]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2661
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[115]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2684
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[116]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2707
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[117]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2730
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[118]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2753
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[119]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2776
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[120]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2799
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[121]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2822
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[122]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2845
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[123]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2868
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[124]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2891
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[125]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2914
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[126]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2937
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[127]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2960
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[128]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 2983
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[129]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3006
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[130]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3029
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[131]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3052
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[132]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3075
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[133]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3098
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[134]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3121
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[135]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3144
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[136]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3167
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[137]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3190
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[138]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3213
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[139]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3236
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[140]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3259
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[141]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3282
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[142]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3305
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[143]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3328
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[144]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3351
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[145]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3374
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[146]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3397
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[147]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3420
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[148]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3443
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[149]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3466
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[150]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3489
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[151]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3512
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[152]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3535
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[153]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3558
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[154]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3581
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[155]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3604
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[156]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3627
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[157]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3650
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[158]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3673
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[159]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3696
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[160]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3719
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[161]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3742
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[162]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3765
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[163]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3788
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[164]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3811
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[165]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3834
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[166]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3857
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[167]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3880
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[168]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3903
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[169]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3926
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[170]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3949
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[171]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3972
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[172]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 3995
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[173]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4018
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[174]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4041
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[175]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4064
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[176]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4087
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[177]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4110
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[178]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4133
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[179]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4156
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[180]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4179
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[181]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4202
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[182]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4225
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[183]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4248
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[184]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4271
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[185]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4294
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[186]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4317
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[187]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4340
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[188]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4363
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[189]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4386
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[190]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4409
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[191]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4432
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[192]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4455
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[193]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4478
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[194]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4501
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[195]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4524
        Warning (14320): Synthesized away node "core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|q_a[196]" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf Line: 4547
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FI_Gen:font_index_gen|Mod1" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FI_Gen:font_index_gen|Mod0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CI_Gen:char_index_gen|Div0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CI_Gen:char_index_gen|Div1" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 35
Info (12130): Elaborated megafunction instantiation "FI_Gen:font_index_gen|lpm_divide:Mod1" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 14
Info (12133): Instantiated megafunction "FI_Gen:font_index_gen|lpm_divide:Mod1" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf
    Info (12023): Found entity 1: lpm_divide_a2m File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_a2m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/alt_u_div_0te.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "FI_Gen:font_index_gen|lpm_divide:Mod0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 13
Info (12133): Instantiated megafunction "FI_Gen:font_index_gen|lpm_divide:Mod0" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v Line: 13
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CI_Gen:char_index_gen|lpm_divide:Div0" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 25
Info (12133): Instantiated megafunction "CI_Gen:char_index_gen|lpm_divide:Div0" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_ebm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CI_Gen:char_index_gen|lpm_divide:Div1" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 35
Info (12133): Instantiated megafunction "CI_Gen:char_index_gen|lpm_divide:Div1" with the following parameter: File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf
    Info (12023): Found entity 1: lpm_divide_7am File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_7am.tdf Line: 25
Warning (12241): 53 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 12
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 30
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[0]" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 38
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[1]" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 38
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[2]" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 38
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[3]" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 38
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 41
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 42
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 43
    Warning (13040): bidirectional pin "HPS_I2C2_SCLK" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 44
    Warning (13040): bidirectional pin "HPS_I2C2_SDAT" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 45
    Warning (13040): bidirectional pin "HPS_I2C_CONTROL" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 46
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 47
    Warning (13040): bidirectional pin "HPS_LED" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 48
    Warning (13040): bidirectional pin "HPS_LTC_GPIO" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 49
    Warning (13040): bidirectional pin "HPS_SPIM_SS" has no driver File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 56
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 21
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 23
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 32
    Warning (13010): Node "HPS_SD_CMD~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 51
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 52
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 52
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 52
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 52
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 5
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 6
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 7
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 9
    Warning (13410): Pin "HPS_FLASH_DCLK" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 39
    Warning (13410): Pin "HPS_FLASH_NCSO" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 40
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 53
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 55
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 67
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 71
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 109 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "core_sys_hps_0_hps_io_border:border"
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/output_files/Txt_Renderer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 54
Info (21057): Implemented 4711 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 126 output pins
    Info (21060): Implemented 70 bidirectional pins
    Info (21061): Implemented 3509 logic cells
    Info (21064): Implemented 323 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 11 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 965 warnings
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Sun Nov 20 00:53:44 2022
    Info: Elapsed time: 00:03:48
    Info: Total CPU time (on all processors): 00:03:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/output_files/Txt_Renderer.map.smsg.


