// Seed: 707303267
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_4 = 0;
  inout wire id_1;
  id_3 :
  assert property (@(posedge id_1) id_1)
  else $clog2(57);
  ;
  assign id_3 = -1;
endmodule
module module_1 (
    input wire id_0
    , id_10,
    output wire id_1,
    input supply1 id_2,
    output logic id_3,
    output tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri1 id_7,
    output wire id_8
    , id_11
);
  always id_3 <= 1'b0;
  always @(id_0 or 1'b0) begin : LABEL_0
    $signed(21);
    ;
  end
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
