

================================================================
== Vitis HLS Report for 'calculate_output_r'
================================================================
* Date:           Sat Oct 30 15:25:16 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   658433|   658433|  6.584 ms|  6.584 ms|  658433|  658433|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                       |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_calculate_output_r_Pipeline_VITIS_LOOP_18_1_fu_57  |calculate_output_r_Pipeline_VITIS_LOOP_18_1  |     2568|     2568|  25.680 us|  25.680 us|  2568|  2568|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RLoop   |   658432|   658432|      2572|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|     655|   1026|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     743|   1139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_calculate_output_r_Pipeline_VITIS_LOOP_18_1_fu_57  |calculate_output_r_Pipeline_VITIS_LOOP_18_1  |        2|   5|  655|  1026|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                  |                                             |        2|   5|  655|  1026|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_88_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln17_fu_82_p2  |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          19|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |OUTPUT_R_address0  |  14|          3|    8|         24|
    |OUTPUT_R_ce0       |  14|          3|    1|          3|
    |OUTPUT_R_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  31|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |i_fu_40            |   9|          2|    9|         18|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  86|         18|   21|         55|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |OUTPUT_R_load_reg_133                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                           |   5|   0|    5|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |bitcast_ln23_reg_138                                                |  32|   0|   32|          0|
    |grp_calculate_output_r_Pipeline_VITIS_LOOP_18_1_fu_57_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_40                                                             |   9|   0|    9|          0|
    |trunc_ln19_reg_122                                                  |   8|   0|    8|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  88|   0|   88|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  calculate_output_r|  return value|
|INPUT_R_address0   |  out|    8|   ap_memory|             INPUT_R|         array|
|INPUT_R_ce0        |  out|    1|   ap_memory|             INPUT_R|         array|
|INPUT_R_q0         |   in|   32|   ap_memory|             INPUT_R|         array|
|INPUT_I_address0   |  out|    8|   ap_memory|             INPUT_I|         array|
|INPUT_I_ce0        |  out|    1|   ap_memory|             INPUT_I|         array|
|INPUT_I_q0         |   in|   32|   ap_memory|             INPUT_I|         array|
|OUTPUT_R_address0  |  out|    8|   ap_memory|            OUTPUT_R|         array|
|OUTPUT_R_ce0       |  out|    1|   ap_memory|            OUTPUT_R|         array|
|OUTPUT_R_we0       |  out|    1|   ap_memory|            OUTPUT_R|         array|
|OUTPUT_R_d0        |  out|   32|   ap_memory|            OUTPUT_R|         array|
|OUTPUT_R_q0        |   in|   32|   ap_memory|            OUTPUT_R|         array|
+-------------------+-----+-----+------------+--------------------+--------------+

