{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:35:12 2022 " "Info: Processing started: Tue Nov 22 13:35:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3 -c FPGA2-3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3 -c FPGA2-3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 512 432 600 528 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1000000 " "Info: Assuming node \"CLK1000000\" is an undefined clock" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 536 1416 1584 552 "CLK1000000" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1000000" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst55\|inst " "Info: Detected ripple clock \"5xdec:inst55\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst55\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst54\|inst " "Info: Detected ripple clock \"5xdec:inst54\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst54\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst53\|inst " "Info: Detected ripple clock \"5xdec:inst53\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst53\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst39\|inst " "Info: Detected ripple clock \"4xdec:inst39\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst39\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst39\|inst4 " "Info: Detected ripple clock \"4xdec:inst39\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst39\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst40\|inst " "Info: Detected ripple clock \"4xdec:inst40\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst40\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 1616 1680 168 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "2xdec:inst52\|inst " "Info: Detected ripple clock \"2xdec:inst52\|inst\" as buffer" {  } { { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "2xdec:inst52\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst51\|inst1 " "Info: Detected ripple clock \"3xdec:inst51\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst51\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst50\|inst1 " "Info: Detected ripple clock \"3xdec:inst50\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst50\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst57\|inst " "Info: Detected ripple clock \"5xdec:inst57\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst57\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst56\|inst " "Info: Detected ripple clock \"5xdec:inst56\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst56\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 432 1600 1664 480 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst41\|inst1 " "Info: Detected ripple clock \"3xdec:inst41\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst41\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst10\|inst " "Info: Detected ripple clock \"4xdec:inst10\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst10\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst10\|inst4 " "Info: Detected ripple clock \"4xdec:inst10\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst10\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst11\|inst " "Info: Detected ripple clock \"4xdec:inst11\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst11\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst11\|inst4 " "Info: Detected ripple clock \"4xdec:inst11\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst11\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst12\|inst " "Info: Detected ripple clock \"4xdec:inst12\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst12\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst12\|inst4 " "Info: Detected ripple clock \"4xdec:inst12\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst12\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst13\|inst " "Info: Detected ripple clock \"4xdec:inst13\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst13\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst13\|inst4 " "Info: Detected ripple clock \"4xdec:inst13\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst13\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 744 808 200 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 424 712 776 504 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 288 744 808 368 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 8 1616 1680 56 "inst20" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst45\|inst1 " "Info: Detected ripple clock \"3xdec:inst45\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst45\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst46\|inst1 " "Info: Detected ripple clock \"3xdec:inst46\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst46\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst42\|inst " "Info: Detected ripple clock \"4xdec:inst42\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst42\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst42\|inst4 " "Info: Detected ripple clock \"4xdec:inst42\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst42\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst44\|inst " "Info: Detected ripple clock \"4xdec:inst44\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst44\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst44\|inst4 " "Info: Detected ripple clock \"4xdec:inst44\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst44\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst43\|inst " "Info: Detected ripple clock \"4xdec:inst43\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst43\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst43\|inst4 " "Info: Detected ripple clock \"4xdec:inst43\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst43\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 5xdec:inst56\|inst2 5xdec:inst56\|inst 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"5xdec:inst56\|inst2\" and destination register \"5xdec:inst56\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.918 ns + Longest register register " "Info: + Longest register to register delay is 0.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst56\|inst2 1 REG LCFF_X3_Y9_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst56|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.366 ns) 0.810 ns 5xdec:inst56\|inst3 2 COMB LCCOMB_X3_Y9_N22 1 " "Info: 2: + IC(0.444 ns) + CELL(0.366 ns) = 0.810 ns; Loc. = LCCOMB_X3_Y9_N22; Fanout = 1; COMB Node = '5xdec:inst56\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { 5xdec:inst56|inst2 5xdec:inst56|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.918 ns 5xdec:inst56\|inst 3 REG LCFF_X3_Y9_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.918 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst56|inst3 5xdec:inst56|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.63 % ) " "Info: Total cell delay = 0.474 ns ( 51.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 48.37 % ) " "Info: Total interconnect delay = 0.444 ns ( 48.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { 5xdec:inst56|inst2 5xdec:inst56|inst3 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.918 ns" { 5xdec:inst56|inst2 {} 5xdec:inst56|inst3 {} 5xdec:inst56|inst {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.716 ns - Smallest " "Info: - Smallest clock skew is -1.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.687 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 13.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 512 432 600 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.982 ns inst 2 REG LCFF_X32_Y10_N27 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk inst } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 744 808 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.206 ns) 3.956 ns inst21 3 COMB LCCOMB_X33_Y10_N10 1 " "Info: 3: + IC(0.768 ns) + CELL(0.206 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { inst inst21 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 1616 1680 168 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.970 ns) 5.883 ns 2xdec:inst52\|inst 4 REG LCFF_X30_Y10_N21 3 " "Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 5.883 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { inst21 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.970 ns) 9.377 ns 3xdec:inst51\|inst1 5 REG LCFF_X1_Y9_N1 4 " "Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.377 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.970 ns) 10.744 ns 3xdec:inst50\|inst1 6 REG LCFF_X1_Y9_N31 4 " "Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 10.744 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 12.329 ns 5xdec:inst57\|inst 7 REG LCFF_X2_Y9_N11 3 " "Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.329 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.666 ns) 13.687 ns 5xdec:inst56\|inst 8 REG LCFF_X3_Y9_N23 2 " "Info: 8: + IC(0.692 ns) + CELL(0.666 ns) = 13.687 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.872 ns ( 50.21 % ) " "Info: Total cell delay = 6.872 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.815 ns ( 49.79 % ) " "Info: Total interconnect delay = 6.815 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk inst inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} inst {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} } { 0.000ns 0.000ns 0.862ns 0.768ns 0.957ns 2.524ns 0.397ns 0.615ns 0.692ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.403 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 512 432 600 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.982 ns inst2 2 REG LCFF_X32_Y10_N25 7 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N25; Fanout = 7; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk inst2 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 424 712 776 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.589 ns) 4.368 ns inst21 3 COMB LCCOMB_X33_Y10_N10 1 " "Info: 3: + IC(0.797 ns) + CELL(0.589 ns) = 4.368 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { inst2 inst21 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 1616 1680 168 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.970 ns) 6.295 ns 2xdec:inst52\|inst 4 REG LCFF_X30_Y10_N21 3 " "Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 6.295 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { inst21 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.970 ns) 9.789 ns 3xdec:inst51\|inst1 5 REG LCFF_X1_Y9_N1 4 " "Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.789 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.970 ns) 11.156 ns 3xdec:inst50\|inst1 6 REG LCFF_X1_Y9_N31 4 " "Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 11.156 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 12.741 ns 5xdec:inst57\|inst 7 REG LCFF_X2_Y9_N11 3 " "Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.741 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 13.867 ns 5xdec:inst57\|inst~clkctrl 8 COMB CLKCTRL_G3 2 " "Info: 8: + IC(1.126 ns) + CELL(0.000 ns) = 13.867 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = '5xdec:inst57\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 15.403 ns 5xdec:inst56\|inst2 9 REG LCFF_X3_Y9_N17 3 " "Info: 9: + IC(0.870 ns) + CELL(0.666 ns) = 15.403 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.255 ns ( 47.10 % ) " "Info: Total cell delay = 7.255 ns ( 47.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.148 ns ( 52.90 % ) " "Info: Total interconnect delay = 8.148 ns ( 52.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.403 ns" { clk inst2 inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.403 ns" { clk {} clk~combout {} inst2 {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst57|inst~clkctrl {} 5xdec:inst56|inst2 {} } { 0.000ns 0.000ns 0.862ns 0.797ns 0.957ns 2.524ns 0.397ns 0.615ns 1.126ns 0.870ns } { 0.000ns 1.150ns 0.970ns 0.589ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk inst inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} inst {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} } { 0.000ns 0.000ns 0.862ns 0.768ns 0.957ns 2.524ns 0.397ns 0.615ns 0.692ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.403 ns" { clk inst2 inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.403 ns" { clk {} clk~combout {} inst2 {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst57|inst~clkctrl {} 5xdec:inst56|inst2 {} } { 0.000ns 0.000ns 0.862ns 0.797ns 0.957ns 2.524ns 0.397ns 0.615ns 1.126ns 0.870ns } { 0.000ns 1.150ns 0.970ns 0.589ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { 5xdec:inst56|inst2 5xdec:inst56|inst3 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.918 ns" { 5xdec:inst56|inst2 {} 5xdec:inst56|inst3 {} 5xdec:inst56|inst {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk inst inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} inst {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} } { 0.000ns 0.000ns 0.862ns 0.768ns 0.957ns 2.524ns 0.397ns 0.615ns 0.692ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.403 ns" { clk inst2 inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.403 ns" { clk {} clk~combout {} inst2 {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst57|inst~clkctrl {} 5xdec:inst56|inst2 {} } { 0.000ns 0.000ns 0.862ns 0.797ns 0.957ns 2.524ns 0.397ns 0.615ns 1.126ns 0.870ns } { 0.000ns 1.150ns 0.970ns 0.589ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 5xdec:inst56|inst {} } {  } {  } "" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK1000000 register register 5xdec:inst55\|inst2 5xdec:inst55\|inst 340.02 MHz Internal " "Info: Clock \"CLK1000000\" Internal fmax is restricted to 340.02 MHz between source register \"5xdec:inst55\|inst2\" and destination register \"5xdec:inst55\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.919 ns + Longest register register " "Info: + Longest register to register delay is 0.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst55\|inst2 1 REG LCFF_X33_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst55|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 0.811 ns 5xdec:inst55\|inst3 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(0.445 ns) + CELL(0.366 ns) = 0.811 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = '5xdec:inst55\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 5xdec:inst55|inst2 5xdec:inst55|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.919 ns 5xdec:inst55\|inst 3 REG LCFF_X33_Y10_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.919 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst55|inst3 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.58 % ) " "Info: Total cell delay = 0.474 ns ( 51.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns ( 48.42 % ) " "Info: Total interconnect delay = 0.445 ns ( 48.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { 5xdec:inst55|inst2 5xdec:inst55|inst3 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.919 ns" { 5xdec:inst55|inst2 {} 5xdec:inst55|inst3 {} 5xdec:inst55|inst {} } { 0.000ns 0.445ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.304 ns - Smallest " "Info: - Smallest clock skew is -1.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 destination 3.323 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1000000\" to destination register is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 536 1416 1584 552 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.589 ns) 2.334 ns inst22 2 COMB LCCOMB_X33_Y10_N26 2 " "Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { CLK1000000 inst22 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 3.323 ns 5xdec:inst55\|inst 3 REG LCFF_X33_Y10_N7 3 " "Info: 3: + IC(0.323 ns) + CELL(0.666 ns) = 3.323 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst22 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 72.37 % ) " "Info: Total cell delay = 2.405 ns ( 72.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.918 ns ( 27.63 % ) " "Info: Total interconnect delay = 0.918 ns ( 27.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CLK1000000 inst22 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} 5xdec:inst55|inst {} } { 0.000ns 0.000ns 0.595ns 0.323ns } { 0.000ns 1.150ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 4.627 ns - Longest register " "Info: - Longest clock path from clock \"CLK1000000\" to source register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 536 1416 1584 552 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.589 ns) 2.334 ns inst22 2 COMB LCCOMB_X33_Y10_N26 2 " "Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { CLK1000000 inst22 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.000 ns) 3.081 ns inst22~clkctrl 3 COMB CLKCTRL_G4 2 " "Info: 3: + IC(0.747 ns) + CELL(0.000 ns) = 3.081 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { inst22 inst22~clkctrl } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 4.627 ns 5xdec:inst55\|inst2 4 REG LCFF_X33_Y10_N25 3 " "Info: 4: + IC(0.880 ns) + CELL(0.666 ns) = 4.627 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 51.98 % ) " "Info: Total cell delay = 2.405 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 48.02 % ) " "Info: Total interconnect delay = 2.222 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { CLK1000000 inst22 inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} inst22~clkctrl {} 5xdec:inst55|inst2 {} } { 0.000ns 0.000ns 0.595ns 0.747ns 0.880ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CLK1000000 inst22 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} 5xdec:inst55|inst {} } { 0.000ns 0.000ns 0.595ns 0.323ns } { 0.000ns 1.150ns 0.589ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { CLK1000000 inst22 inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} inst22~clkctrl {} 5xdec:inst55|inst2 {} } { 0.000ns 0.000ns 0.595ns 0.747ns 0.880ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { 5xdec:inst55|inst2 5xdec:inst55|inst3 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.919 ns" { 5xdec:inst55|inst2 {} 5xdec:inst55|inst3 {} 5xdec:inst55|inst {} } { 0.000ns 0.445ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CLK1000000 inst22 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} 5xdec:inst55|inst {} } { 0.000ns 0.000ns 0.595ns 0.323ns } { 0.000ns 1.150ns 0.589ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { CLK1000000 inst22 inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} inst22~clkctrl {} 5xdec:inst55|inst2 {} } { 0.000ns 0.000ns 0.595ns 0.747ns 0.880ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 5xdec:inst55|inst {} } {  } {  } "" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "5xdec:inst56\|inst 5xdec:inst56\|inst2 clk 971 ps " "Info: Found hold time violation between source  pin or register \"5xdec:inst56\|inst\" and destination pin or register \"5xdec:inst56\|inst2\" for clock \"clk\" (Hold time is 971 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.716 ns + Largest " "Info: + Largest clock skew is 1.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.403 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 512 432 600 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.982 ns inst2 2 REG LCFF_X32_Y10_N25 7 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N25; Fanout = 7; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk inst2 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 424 712 776 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.589 ns) 4.368 ns inst21 3 COMB LCCOMB_X33_Y10_N10 1 " "Info: 3: + IC(0.797 ns) + CELL(0.589 ns) = 4.368 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { inst2 inst21 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 1616 1680 168 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.970 ns) 6.295 ns 2xdec:inst52\|inst 4 REG LCFF_X30_Y10_N21 3 " "Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 6.295 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { inst21 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.970 ns) 9.789 ns 3xdec:inst51\|inst1 5 REG LCFF_X1_Y9_N1 4 " "Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.789 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.970 ns) 11.156 ns 3xdec:inst50\|inst1 6 REG LCFF_X1_Y9_N31 4 " "Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 11.156 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 12.741 ns 5xdec:inst57\|inst 7 REG LCFF_X2_Y9_N11 3 " "Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.741 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 13.867 ns 5xdec:inst57\|inst~clkctrl 8 COMB CLKCTRL_G3 2 " "Info: 8: + IC(1.126 ns) + CELL(0.000 ns) = 13.867 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = '5xdec:inst57\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 15.403 ns 5xdec:inst56\|inst2 9 REG LCFF_X3_Y9_N17 3 " "Info: 9: + IC(0.870 ns) + CELL(0.666 ns) = 15.403 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.255 ns ( 47.10 % ) " "Info: Total cell delay = 7.255 ns ( 47.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.148 ns ( 52.90 % ) " "Info: Total interconnect delay = 8.148 ns ( 52.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.403 ns" { clk inst2 inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.403 ns" { clk {} clk~combout {} inst2 {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst57|inst~clkctrl {} 5xdec:inst56|inst2 {} } { 0.000ns 0.000ns 0.862ns 0.797ns 0.957ns 2.524ns 0.397ns 0.615ns 1.126ns 0.870ns } { 0.000ns 1.150ns 0.970ns 0.589ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.687 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 13.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 512 432 600 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.982 ns inst 2 REG LCFF_X32_Y10_N27 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk inst } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 744 808 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.206 ns) 3.956 ns inst21 3 COMB LCCOMB_X33_Y10_N10 1 " "Info: 3: + IC(0.768 ns) + CELL(0.206 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { inst inst21 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 120 1616 1680 168 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.970 ns) 5.883 ns 2xdec:inst52\|inst 4 REG LCFF_X30_Y10_N21 3 " "Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 5.883 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { inst21 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.970 ns) 9.377 ns 3xdec:inst51\|inst1 5 REG LCFF_X1_Y9_N1 4 " "Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.377 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.970 ns) 10.744 ns 3xdec:inst50\|inst1 6 REG LCFF_X1_Y9_N31 4 " "Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 10.744 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 12.329 ns 5xdec:inst57\|inst 7 REG LCFF_X2_Y9_N11 3 " "Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.329 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.666 ns) 13.687 ns 5xdec:inst56\|inst 8 REG LCFF_X3_Y9_N23 2 " "Info: 8: + IC(0.692 ns) + CELL(0.666 ns) = 13.687 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.872 ns ( 50.21 % ) " "Info: Total cell delay = 6.872 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.815 ns ( 49.79 % ) " "Info: Total interconnect delay = 6.815 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk inst inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} inst {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} } { 0.000ns 0.000ns 0.862ns 0.768ns 0.957ns 2.524ns 0.397ns 0.615ns 0.692ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.403 ns" { clk inst2 inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.403 ns" { clk {} clk~combout {} inst2 {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst57|inst~clkctrl {} 5xdec:inst56|inst2 {} } { 0.000ns 0.000ns 0.862ns 0.797ns 0.957ns 2.524ns 0.397ns 0.615ns 1.126ns 0.870ns } { 0.000ns 1.150ns 0.970ns 0.589ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk inst inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} inst {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} } { 0.000ns 0.000ns 0.862ns 0.768ns 0.957ns 2.524ns 0.397ns 0.615ns 0.692ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns - Shortest register register " "Info: - Shortest register to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst56\|inst 1 REG LCFF_X3_Y9_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst56|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.202 ns) 0.639 ns 5xdec:inst56\|inst19 2 COMB LCCOMB_X3_Y9_N16 1 " "Info: 2: + IC(0.437 ns) + CELL(0.202 ns) = 0.639 ns; Loc. = LCCOMB_X3_Y9_N16; Fanout = 1; COMB Node = '5xdec:inst56\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { 5xdec:inst56|inst 5xdec:inst56|inst19 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 416 480 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.747 ns 5xdec:inst56\|inst2 3 REG LCFF_X3_Y9_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst56|inst19 5xdec:inst56|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.50 % ) " "Info: Total cell delay = 0.310 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 58.50 % ) " "Info: Total interconnect delay = 0.437 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { 5xdec:inst56|inst 5xdec:inst56|inst19 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { 5xdec:inst56|inst {} 5xdec:inst56|inst19 {} 5xdec:inst56|inst2 {} } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.403 ns" { clk inst2 inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst57|inst~clkctrl 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.403 ns" { clk {} clk~combout {} inst2 {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst57|inst~clkctrl {} 5xdec:inst56|inst2 {} } { 0.000ns 0.000ns 0.862ns 0.797ns 0.957ns 2.524ns 0.397ns 0.615ns 1.126ns 0.870ns } { 0.000ns 1.150ns 0.970ns 0.589ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk inst inst21 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} inst {} inst21 {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} } { 0.000ns 0.000ns 0.862ns 0.768ns 0.957ns 2.524ns 0.397ns 0.615ns 0.692ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { 5xdec:inst56|inst 5xdec:inst56|inst19 5xdec:inst56|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { 5xdec:inst56|inst {} 5xdec:inst56|inst19 {} 5xdec:inst56|inst2 {} } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK1000000 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLK1000000\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "5xdec:inst55\|inst 5xdec:inst55\|inst2 CLK1000000 561 ps " "Info: Found hold time violation between source  pin or register \"5xdec:inst55\|inst\" and destination pin or register \"5xdec:inst55\|inst2\" for clock \"CLK1000000\" (Hold time is 561 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.304 ns + Largest " "Info: + Largest clock skew is 1.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 destination 4.627 ns + Longest register " "Info: + Longest clock path from clock \"CLK1000000\" to destination register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 536 1416 1584 552 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.589 ns) 2.334 ns inst22 2 COMB LCCOMB_X33_Y10_N26 2 " "Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { CLK1000000 inst22 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.000 ns) 3.081 ns inst22~clkctrl 3 COMB CLKCTRL_G4 2 " "Info: 3: + IC(0.747 ns) + CELL(0.000 ns) = 3.081 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { inst22 inst22~clkctrl } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 4.627 ns 5xdec:inst55\|inst2 4 REG LCFF_X33_Y10_N25 3 " "Info: 4: + IC(0.880 ns) + CELL(0.666 ns) = 4.627 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 51.98 % ) " "Info: Total cell delay = 2.405 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 48.02 % ) " "Info: Total interconnect delay = 2.222 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { CLK1000000 inst22 inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} inst22~clkctrl {} 5xdec:inst55|inst2 {} } { 0.000ns 0.000ns 0.595ns 0.747ns 0.880ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 3.323 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1000000\" to source register is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 536 1416 1584 552 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.589 ns) 2.334 ns inst22 2 COMB LCCOMB_X33_Y10_N26 2 " "Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { CLK1000000 inst22 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 1608 1672 328 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 3.323 ns 5xdec:inst55\|inst 3 REG LCFF_X33_Y10_N7 3 " "Info: 3: + IC(0.323 ns) + CELL(0.666 ns) = 3.323 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst22 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 72.37 % ) " "Info: Total cell delay = 2.405 ns ( 72.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.918 ns ( 27.63 % ) " "Info: Total interconnect delay = 0.918 ns ( 27.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CLK1000000 inst22 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} 5xdec:inst55|inst {} } { 0.000ns 0.000ns 0.595ns 0.323ns } { 0.000ns 1.150ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { CLK1000000 inst22 inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} inst22~clkctrl {} 5xdec:inst55|inst2 {} } { 0.000ns 0.000ns 0.595ns 0.747ns 0.880ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CLK1000000 inst22 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} 5xdec:inst55|inst {} } { 0.000ns 0.000ns 0.595ns 0.323ns } { 0.000ns 1.150ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.745 ns - Shortest register register " "Info: - Shortest register to register delay is 0.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst55\|inst 1 REG LCFF_X33_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.202 ns) 0.637 ns 5xdec:inst55\|inst19 2 COMB LCCOMB_X33_Y10_N24 1 " "Info: 2: + IC(0.435 ns) + CELL(0.202 ns) = 0.637 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = '5xdec:inst55\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 5xdec:inst55|inst 5xdec:inst55|inst19 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 416 480 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.745 ns 5xdec:inst55\|inst2 3 REG LCFF_X33_Y10_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.745 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst55|inst19 5xdec:inst55|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.61 % ) " "Info: Total cell delay = 0.310 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 58.39 % ) " "Info: Total interconnect delay = 0.435 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { 5xdec:inst55|inst 5xdec:inst55|inst19 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { 5xdec:inst55|inst {} 5xdec:inst55|inst19 {} 5xdec:inst55|inst2 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { CLK1000000 inst22 inst22~clkctrl 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} inst22~clkctrl {} 5xdec:inst55|inst2 {} } { 0.000ns 0.000ns 0.595ns 0.747ns 0.880ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CLK1000000 inst22 5xdec:inst55|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CLK1000000 {} CLK1000000~combout {} inst22 {} 5xdec:inst55|inst {} } { 0.000ns 0.000ns 0.595ns 0.323ns } { 0.000ns 1.150ns 0.589ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { 5xdec:inst55|inst 5xdec:inst55|inst19 5xdec:inst55|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { 5xdec:inst55|inst {} 5xdec:inst55|inst19 {} 5xdec:inst55|inst2 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk piz 5xdec:inst27\|inst 28.704 ns register " "Info: tco from clock \"clk\" to destination pin \"piz\" through register \"5xdec:inst27\|inst\" is 28.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.712 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 512 432 600 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.982 ns inst1 2 REG LCFF_X32_Y10_N31 6 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N31; Fanout = 6; REG Node = 'inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk inst1 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 288 744 808 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.370 ns) 4.051 ns inst20 3 COMB LCCOMB_X33_Y10_N22 2 " "Info: 3: + IC(0.699 ns) + CELL(0.370 ns) = 4.051 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 2; COMB Node = 'inst20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { inst1 inst20 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 8 1616 1680 56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.970 ns) 6.396 ns 3xdec:inst45\|inst1 4 REG LCFF_X31_Y14_N13 4 " "Info: 4: + IC(1.375 ns) + CELL(0.970 ns) = 6.396 ns; Loc. = LCFF_X31_Y14_N13; Fanout = 4; REG Node = '3xdec:inst45\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { inst20 3xdec:inst45|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.970 ns) 8.474 ns 3xdec:inst46\|inst1 5 REG LCFF_X31_Y17_N19 3 " "Info: 5: + IC(1.108 ns) + CELL(0.970 ns) = 8.474 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 3; REG Node = '3xdec:inst46\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { 3xdec:inst45|inst1 3xdec:inst46|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 9.840 ns 4xdec:inst42\|inst 6 REG LCFF_X31_Y17_N31 2 " "Info: 6: + IC(0.396 ns) + CELL(0.970 ns) = 9.840 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 2; REG Node = '4xdec:inst42\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { 3xdec:inst46|inst1 4xdec:inst42|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 11.413 ns 4xdec:inst42\|inst4 7 REG LCFF_X30_Y17_N9 2 " "Info: 7: + IC(0.603 ns) + CELL(0.970 ns) = 11.413 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 2; REG Node = '4xdec:inst42\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { 4xdec:inst42|inst 4xdec:inst42|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 12.769 ns 4xdec:inst44\|inst 8 REG LCFF_X30_Y17_N31 2 " "Info: 8: + IC(0.386 ns) + CELL(0.970 ns) = 12.769 ns; Loc. = LCFF_X30_Y17_N31; Fanout = 2; REG Node = '4xdec:inst44\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst42|inst4 4xdec:inst44|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 14.342 ns 4xdec:inst44\|inst4 9 REG LCFF_X29_Y17_N9 2 " "Info: 9: + IC(0.603 ns) + CELL(0.970 ns) = 14.342 ns; Loc. = LCFF_X29_Y17_N9; Fanout = 2; REG Node = '4xdec:inst44\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { 4xdec:inst44|inst 4xdec:inst44|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 15.698 ns 4xdec:inst43\|inst 10 REG LCFF_X29_Y17_N21 2 " "Info: 10: + IC(0.386 ns) + CELL(0.970 ns) = 15.698 ns; Loc. = LCFF_X29_Y17_N21; Fanout = 2; REG Node = '4xdec:inst43\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst44|inst4 4xdec:inst43|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.970 ns) 18.153 ns 4xdec:inst43\|inst4 11 REG LCFF_X24_Y13_N15 2 " "Info: 11: + IC(1.485 ns) + CELL(0.970 ns) = 18.153 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 2; REG Node = '4xdec:inst43\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { 4xdec:inst43|inst 4xdec:inst43|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.000 ns) 20.146 ns 4xdec:inst43\|inst4~clkctrl 12 COMB CLKCTRL_G1 3 " "Info: 12: + IC(1.993 ns) + CELL(0.000 ns) = 20.146 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = '4xdec:inst43\|inst4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { 4xdec:inst43|inst4 4xdec:inst43|inst4~clkctrl } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 21.712 ns 5xdec:inst27\|inst 13 REG LCFF_X31_Y8_N25 2 " "Info: 13: + IC(0.900 ns) + CELL(0.666 ns) = 21.712 ns; Loc. = LCFF_X31_Y8_N25; Fanout = 2; REG Node = '5xdec:inst27\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { 4xdec:inst43|inst4~clkctrl 5xdec:inst27|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.916 ns ( 50.28 % ) " "Info: Total cell delay = 10.916 ns ( 50.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.796 ns ( 49.72 % ) " "Info: Total interconnect delay = 10.796 ns ( 49.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.712 ns" { clk inst1 inst20 3xdec:inst45|inst1 3xdec:inst46|inst1 4xdec:inst42|inst 4xdec:inst42|inst4 4xdec:inst44|inst 4xdec:inst44|inst4 4xdec:inst43|inst 4xdec:inst43|inst4 4xdec:inst43|inst4~clkctrl 5xdec:inst27|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.712 ns" { clk {} clk~combout {} inst1 {} inst20 {} 3xdec:inst45|inst1 {} 3xdec:inst46|inst1 {} 4xdec:inst42|inst {} 4xdec:inst42|inst4 {} 4xdec:inst44|inst {} 4xdec:inst44|inst4 {} 4xdec:inst43|inst {} 4xdec:inst43|inst4 {} 4xdec:inst43|inst4~clkctrl {} 5xdec:inst27|inst {} } { 0.000ns 0.000ns 0.862ns 0.699ns 1.375ns 1.108ns 0.396ns 0.603ns 0.386ns 0.603ns 0.386ns 1.485ns 1.993ns 0.900ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.688 ns + Longest register pin " "Info: + Longest register to pin delay is 6.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst27\|inst 1 REG LCFF_X31_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N25; Fanout = 2; REG Node = '5xdec:inst27\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst27|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.624 ns) 2.031 ns inst33~0 2 COMB LCCOMB_X31_Y8_N20 1 " "Info: 2: + IC(1.407 ns) + CELL(0.624 ns) = 2.031 ns; Loc. = LCCOMB_X31_Y8_N20; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { 5xdec:inst27|inst inst33~0 } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 240 2584 2648 320 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(3.296 ns) 6.688 ns piz 3 PIN PIN_102 0 " "Info: 3: + IC(1.361 ns) + CELL(3.296 ns) = 6.688 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'piz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { inst33~0 piz } "NODE_NAME" } } { "FPGA2-3.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3.bdf" { { 280 2672 2848 296 "piz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.920 ns ( 58.61 % ) " "Info: Total cell delay = 3.920 ns ( 58.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.768 ns ( 41.39 % ) " "Info: Total interconnect delay = 2.768 ns ( 41.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.688 ns" { 5xdec:inst27|inst inst33~0 piz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.688 ns" { 5xdec:inst27|inst {} inst33~0 {} piz {} } { 0.000ns 1.407ns 1.361ns } { 0.000ns 0.624ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.712 ns" { clk inst1 inst20 3xdec:inst45|inst1 3xdec:inst46|inst1 4xdec:inst42|inst 4xdec:inst42|inst4 4xdec:inst44|inst 4xdec:inst44|inst4 4xdec:inst43|inst 4xdec:inst43|inst4 4xdec:inst43|inst4~clkctrl 5xdec:inst27|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.712 ns" { clk {} clk~combout {} inst1 {} inst20 {} 3xdec:inst45|inst1 {} 3xdec:inst46|inst1 {} 4xdec:inst42|inst {} 4xdec:inst42|inst4 {} 4xdec:inst44|inst {} 4xdec:inst44|inst4 {} 4xdec:inst43|inst {} 4xdec:inst43|inst4 {} 4xdec:inst43|inst4~clkctrl {} 5xdec:inst27|inst {} } { 0.000ns 0.000ns 0.862ns 0.699ns 1.375ns 1.108ns 0.396ns 0.603ns 0.386ns 0.603ns 0.386ns 1.485ns 1.993ns 0.900ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.688 ns" { 5xdec:inst27|inst inst33~0 piz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.688 ns" { 5xdec:inst27|inst {} inst33~0 {} piz {} } { 0.000ns 1.407ns 1.361ns } { 0.000ns 0.624ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:35:12 2022 " "Info: Processing ended: Tue Nov 22 13:35:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
