#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f9b31eece0 .scope module, "ST_bits" "ST_bits" 2 62;
 .timescale 0 0;
v000001f9b359ea30_0 .var "a", 15 0;
v000001f9b359de50_0 .var "ans", 15 0;
v000001f9b359e5d0_0 .var "b", 15 0;
v000001f9b359df90_0 .net "c15", 0 0, L_000001f9b35a4890;  1 drivers
v000001f9b359def0_0 .var/i "check", 31 0;
v000001f9b359e670_0 .var/i "handle_1", 31 0;
v000001f9b359e030_0 .var/i "i", 31 0;
v000001f9b359db30_0 .var/i "j", 31 0;
v000001f9b359e0d0_0 .var/i "k", 31 0;
v000001f9b359e530_0 .var "m", 0 0;
v000001f9b359e7b0_0 .net "s", 15 0, L_000001f9b359b290;  1 drivers
v000001f9b359e850_0 .net "v", 0 0, L_000001f9b35aa2e0;  1 drivers
S_000001f9b313cf90 .scope module, "STBITS1" "a_m_16_bits_delay_0" 2 71, 2 19 0, S_000001f9b31eece0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "s";
    .port_info 1 /OUTPUT 1 "c15";
    .port_info 2 /OUTPUT 1 "v";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /INPUT 1 "m";
L_000001f9b35a4900/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359b3d0, C4<0>, C4<0>;
L_000001f9b35a4900 .delay 1 (6,6,6) L_000001f9b35a4900/d;
L_000001f9b35a4040/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359caf0, C4<0>, C4<0>;
L_000001f9b35a4040 .delay 1 (6,6,6) L_000001f9b35a4040/d;
L_000001f9b35a40b0/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359bfb0, C4<0>, C4<0>;
L_000001f9b35a40b0 .delay 1 (6,6,6) L_000001f9b35a40b0/d;
L_000001f9b35a4120/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359b5b0, C4<0>, C4<0>;
L_000001f9b35a4120 .delay 1 (6,6,6) L_000001f9b35a4120/d;
L_000001f9b35a49e0/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359bd30, C4<0>, C4<0>;
L_000001f9b35a49e0 .delay 1 (6,6,6) L_000001f9b35a49e0/d;
L_000001f9b35a3e10/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359bdd0, C4<0>, C4<0>;
L_000001f9b35a3e10 .delay 1 (6,6,6) L_000001f9b35a3e10/d;
L_000001f9b35a4200/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359acf0, C4<0>, C4<0>;
L_000001f9b35a4200 .delay 1 (6,6,6) L_000001f9b35a4200/d;
L_000001f9b35a3c50/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359c050, C4<0>, C4<0>;
L_000001f9b35a3c50 .delay 1 (6,6,6) L_000001f9b35a3c50/d;
L_000001f9b35a3cc0/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359c5f0, C4<0>, C4<0>;
L_000001f9b35a3cc0 .delay 1 (6,6,6) L_000001f9b35a3cc0/d;
L_000001f9b35a3d30/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359ceb0, C4<0>, C4<0>;
L_000001f9b35a3d30 .delay 1 (6,6,6) L_000001f9b35a3d30/d;
L_000001f9b35a4270/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359abb0, C4<0>, C4<0>;
L_000001f9b35a4270 .delay 1 (6,6,6) L_000001f9b35a4270/d;
L_000001f9b35a3da0/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359c190, C4<0>, C4<0>;
L_000001f9b35a3da0 .delay 1 (6,6,6) L_000001f9b35a3da0/d;
L_000001f9b35a9e80/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359c690, C4<0>, C4<0>;
L_000001f9b35a9e80 .delay 1 (6,6,6) L_000001f9b35a9e80/d;
L_000001f9b35aa040/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359b6f0, C4<0>, C4<0>;
L_000001f9b35aa040 .delay 1 (6,6,6) L_000001f9b35aa040/d;
L_000001f9b35aa740/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359cff0, C4<0>, C4<0>;
L_000001f9b35aa740 .delay 1 (6,6,6) L_000001f9b35aa740/d;
L_000001f9b35aa270/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b359d1d0, C4<0>, C4<0>;
L_000001f9b35aa270 .delay 1 (6,6,6) L_000001f9b35aa270/d;
L_000001f9b35aa2e0/d .functor XOR 1, L_000001f9b35a4890, L_000001f9b359ac50, C4<0>, C4<0>;
L_000001f9b35aa2e0 .delay 1 (6,6,6) L_000001f9b35aa2e0/d;
v000001f9b3597080_0 .net *"_ivl_158", 0 0, L_000001f9b35a4900;  1 drivers
v000001f9b3597120_0 .net *"_ivl_161", 0 0, L_000001f9b359b3d0;  1 drivers
v000001f9b3597e40_0 .net *"_ivl_162", 0 0, L_000001f9b35a4040;  1 drivers
v000001f9b3598520_0 .net *"_ivl_165", 0 0, L_000001f9b359caf0;  1 drivers
v000001f9b3598660_0 .net *"_ivl_166", 0 0, L_000001f9b35a40b0;  1 drivers
v000001f9b3597ee0_0 .net *"_ivl_169", 0 0, L_000001f9b359bfb0;  1 drivers
v000001f9b3596ea0_0 .net *"_ivl_170", 0 0, L_000001f9b35a4120;  1 drivers
v000001f9b3598020_0 .net *"_ivl_173", 0 0, L_000001f9b359b5b0;  1 drivers
v000001f9b3597f80_0 .net *"_ivl_174", 0 0, L_000001f9b35a49e0;  1 drivers
v000001f9b3597440_0 .net *"_ivl_177", 0 0, L_000001f9b359bd30;  1 drivers
v000001f9b3598160_0 .net *"_ivl_178", 0 0, L_000001f9b35a3e10;  1 drivers
v000001f9b3598200_0 .net *"_ivl_181", 0 0, L_000001f9b359bdd0;  1 drivers
v000001f9b3598a20_0 .net *"_ivl_182", 0 0, L_000001f9b35a4200;  1 drivers
v000001f9b35988e0_0 .net *"_ivl_185", 0 0, L_000001f9b359acf0;  1 drivers
v000001f9b3598700_0 .net *"_ivl_186", 0 0, L_000001f9b35a3c50;  1 drivers
v000001f9b35987a0_0 .net *"_ivl_189", 0 0, L_000001f9b359c050;  1 drivers
v000001f9b3596c20_0 .net *"_ivl_190", 0 0, L_000001f9b35a3cc0;  1 drivers
v000001f9b3598840_0 .net *"_ivl_193", 0 0, L_000001f9b359c5f0;  1 drivers
v000001f9b3598980_0 .net *"_ivl_194", 0 0, L_000001f9b35a3d30;  1 drivers
v000001f9b3596d60_0 .net *"_ivl_197", 0 0, L_000001f9b359ceb0;  1 drivers
v000001f9b3596e00_0 .net *"_ivl_198", 0 0, L_000001f9b35a4270;  1 drivers
v000001f9b359d9f0_0 .net *"_ivl_201", 0 0, L_000001f9b359abb0;  1 drivers
v000001f9b359dbd0_0 .net *"_ivl_202", 0 0, L_000001f9b35a3da0;  1 drivers
v000001f9b359d3b0_0 .net *"_ivl_205", 0 0, L_000001f9b359c190;  1 drivers
v000001f9b359e170_0 .net *"_ivl_206", 0 0, L_000001f9b35a9e80;  1 drivers
v000001f9b359d770_0 .net *"_ivl_209", 0 0, L_000001f9b359c690;  1 drivers
v000001f9b359e990_0 .net *"_ivl_210", 0 0, L_000001f9b35aa040;  1 drivers
v000001f9b359d810_0 .net *"_ivl_213", 0 0, L_000001f9b359b6f0;  1 drivers
v000001f9b359e2b0_0 .net *"_ivl_214", 0 0, L_000001f9b35aa740;  1 drivers
v000001f9b359dc70_0 .net *"_ivl_217", 0 0, L_000001f9b359cff0;  1 drivers
v000001f9b359e710_0 .net *"_ivl_218", 0 0, L_000001f9b35aa270;  1 drivers
v000001f9b359e3f0_0 .net *"_ivl_222", 0 0, L_000001f9b359d1d0;  1 drivers
v000001f9b359e350_0 .net *"_ivl_224", 0 0, L_000001f9b359ac50;  1 drivers
v000001f9b359d450_0 .net "a", 15 0, v000001f9b359ea30_0;  1 drivers
v000001f9b359d4f0_0 .net "b", 15 0, v000001f9b359e5d0_0;  1 drivers
v000001f9b359da90_0 .net "b_out", 15 0, L_000001f9b359d130;  1 drivers
v000001f9b359d8b0_0 .net "c", 14 0, L_000001f9b359b470;  1 drivers
v000001f9b359dd10_0 .net "c15", 0 0, L_000001f9b35a4890;  alias, 1 drivers
v000001f9b359e210_0 .net "m", 0 0, v000001f9b359e530_0;  1 drivers
v000001f9b359e490_0 .net "s", 15 0, L_000001f9b359b290;  alias, 1 drivers
v000001f9b359ddb0_0 .net "v", 0 0, L_000001f9b35aa2e0;  alias, 1 drivers
L_000001f9b359e8f0 .part v000001f9b359ea30_0, 0, 1;
L_000001f9b359d590 .part L_000001f9b359d130, 0, 1;
L_000001f9b359d630 .part v000001f9b359ea30_0, 1, 1;
L_000001f9b359d6d0 .part L_000001f9b359d130, 1, 1;
L_000001f9b359d950 .part L_000001f9b359b470, 0, 1;
L_000001f9b359b8d0 .part v000001f9b359ea30_0, 2, 1;
L_000001f9b359bf10 .part L_000001f9b359d130, 2, 1;
L_000001f9b359b970 .part L_000001f9b359b470, 1, 1;
L_000001f9b359c2d0 .part v000001f9b359ea30_0, 3, 1;
L_000001f9b359c9b0 .part L_000001f9b359d130, 3, 1;
L_000001f9b359b650 .part L_000001f9b359b470, 2, 1;
L_000001f9b359c370 .part v000001f9b359ea30_0, 4, 1;
L_000001f9b359be70 .part L_000001f9b359d130, 4, 1;
L_000001f9b359b1f0 .part L_000001f9b359b470, 3, 1;
L_000001f9b359ba10 .part v000001f9b359ea30_0, 5, 1;
L_000001f9b359bab0 .part L_000001f9b359d130, 5, 1;
L_000001f9b359cd70 .part L_000001f9b359b470, 4, 1;
L_000001f9b359b0b0 .part v000001f9b359ea30_0, 6, 1;
L_000001f9b359b790 .part L_000001f9b359d130, 6, 1;
L_000001f9b359c230 .part L_000001f9b359b470, 5, 1;
L_000001f9b359c730 .part v000001f9b359ea30_0, 7, 1;
L_000001f9b359b830 .part L_000001f9b359d130, 7, 1;
L_000001f9b359ccd0 .part L_000001f9b359b470, 6, 1;
L_000001f9b359c410 .part v000001f9b359ea30_0, 8, 1;
L_000001f9b359c7d0 .part L_000001f9b359d130, 8, 1;
L_000001f9b359bb50 .part L_000001f9b359b470, 7, 1;
L_000001f9b359cf50 .part v000001f9b359ea30_0, 9, 1;
L_000001f9b359c910 .part L_000001f9b359d130, 9, 1;
L_000001f9b359c4b0 .part L_000001f9b359b470, 8, 1;
L_000001f9b359ce10 .part v000001f9b359ea30_0, 10, 1;
L_000001f9b359cb90 .part L_000001f9b359d130, 10, 1;
L_000001f9b359d310 .part L_000001f9b359b470, 9, 1;
L_000001f9b359c0f0 .part v000001f9b359ea30_0, 11, 1;
L_000001f9b359d090 .part L_000001f9b359d130, 11, 1;
L_000001f9b359bbf0 .part L_000001f9b359b470, 10, 1;
L_000001f9b359ad90 .part v000001f9b359ea30_0, 12, 1;
L_000001f9b359cc30 .part L_000001f9b359d130, 12, 1;
L_000001f9b359bc90 .part L_000001f9b359b470, 11, 1;
L_000001f9b359aed0 .part v000001f9b359ea30_0, 13, 1;
L_000001f9b359b010 .part L_000001f9b359d130, 13, 1;
L_000001f9b359b150 .part L_000001f9b359b470, 12, 1;
LS_000001f9b359b470_0_0 .concat8 [ 1 1 1 1], L_000001f9b31e66a0, L_000001f9b31e6710, L_000001f9b31e7040, L_000001f9b31e6470;
LS_000001f9b359b470_0_4 .concat8 [ 1 1 1 1], L_000001f9b35a1410, L_000001f9b35a1790, L_000001f9b35a16b0, L_000001f9b35a0bc0;
LS_000001f9b359b470_0_8 .concat8 [ 1 1 1 1], L_000001f9b35a1870, L_000001f9b35a12c0, L_000001f9b35a1330, L_000001f9b35a3fd0;
LS_000001f9b359b470_0_12 .concat8 [ 1 1 1 0], L_000001f9b35a44a0, L_000001f9b35a4ac0, L_000001f9b35a4660;
L_000001f9b359b470 .concat8 [ 4 4 4 3], LS_000001f9b359b470_0_0, LS_000001f9b359b470_0_4, LS_000001f9b359b470_0_8, LS_000001f9b359b470_0_12;
L_000001f9b359d270 .part v000001f9b359ea30_0, 14, 1;
L_000001f9b359c870 .part L_000001f9b359d130, 14, 1;
L_000001f9b359ca50 .part L_000001f9b359b470, 13, 1;
LS_000001f9b359b290_0_0 .concat8 [ 1 1 1 1], L_000001f9b31e6940, L_000001f9b31e6c50, L_000001f9b31e65c0, L_000001f9b31e6780;
LS_000001f9b359b290_0_4 .concat8 [ 1 1 1 1], L_000001f9b31e6be0, L_000001f9b35a15d0, L_000001f9b35a0d80, L_000001f9b35a14f0;
LS_000001f9b359b290_0_8 .concat8 [ 1 1 1 1], L_000001f9b35a0f40, L_000001f9b35a18e0, L_000001f9b35a1aa0, L_000001f9b35a1100;
LS_000001f9b359b290_0_12 .concat8 [ 1 1 1 1], L_000001f9b35a4a50, L_000001f9b35a4350, L_000001f9b35a45f0, L_000001f9b35a4820;
L_000001f9b359b290 .concat8 [ 4 4 4 4], LS_000001f9b359b290_0_0, LS_000001f9b359b290_0_4, LS_000001f9b359b290_0_8, LS_000001f9b359b290_0_12;
L_000001f9b359b510 .part v000001f9b359ea30_0, 15, 1;
L_000001f9b359b330 .part L_000001f9b359d130, 15, 1;
L_000001f9b359c550 .part L_000001f9b359b470, 14, 1;
L_000001f9b359b3d0 .part v000001f9b359e5d0_0, 0, 1;
L_000001f9b359caf0 .part v000001f9b359e5d0_0, 1, 1;
L_000001f9b359bfb0 .part v000001f9b359e5d0_0, 2, 1;
L_000001f9b359b5b0 .part v000001f9b359e5d0_0, 3, 1;
L_000001f9b359bd30 .part v000001f9b359e5d0_0, 4, 1;
L_000001f9b359bdd0 .part v000001f9b359e5d0_0, 5, 1;
L_000001f9b359acf0 .part v000001f9b359e5d0_0, 6, 1;
L_000001f9b359c050 .part v000001f9b359e5d0_0, 7, 1;
L_000001f9b359c5f0 .part v000001f9b359e5d0_0, 8, 1;
L_000001f9b359ceb0 .part v000001f9b359e5d0_0, 9, 1;
L_000001f9b359abb0 .part v000001f9b359e5d0_0, 10, 1;
L_000001f9b359c190 .part v000001f9b359e5d0_0, 11, 1;
L_000001f9b359c690 .part v000001f9b359e5d0_0, 12, 1;
L_000001f9b359b6f0 .part v000001f9b359e5d0_0, 13, 1;
L_000001f9b359cff0 .part v000001f9b359e5d0_0, 14, 1;
LS_000001f9b359d130_0_0 .concat8 [ 1 1 1 1], L_000001f9b35a4900, L_000001f9b35a4040, L_000001f9b35a40b0, L_000001f9b35a4120;
LS_000001f9b359d130_0_4 .concat8 [ 1 1 1 1], L_000001f9b35a49e0, L_000001f9b35a3e10, L_000001f9b35a4200, L_000001f9b35a3c50;
LS_000001f9b359d130_0_8 .concat8 [ 1 1 1 1], L_000001f9b35a3cc0, L_000001f9b35a3d30, L_000001f9b35a4270, L_000001f9b35a3da0;
LS_000001f9b359d130_0_12 .concat8 [ 1 1 1 1], L_000001f9b35a9e80, L_000001f9b35aa040, L_000001f9b35aa740, L_000001f9b35aa270;
L_000001f9b359d130 .concat8 [ 4 4 4 4], LS_000001f9b359d130_0_0, LS_000001f9b359d130_0_4, LS_000001f9b359d130_0_8, LS_000001f9b359d130_0_12;
L_000001f9b359d1d0 .part v000001f9b359e5d0_0, 15, 1;
L_000001f9b359ac50 .part L_000001f9b359b470, 14, 1;
S_000001f9b313d120 .scope module, "ST0" "Fulladder" 2 27, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b31e66a0/d .functor OR 1, L_000001f9b31e6630, L_000001f9b31e6e80, C4<0>, C4<0>;
L_000001f9b31e66a0 .delay 1 (5,5,5) L_000001f9b31e66a0/d;
v000001f9b31df740_0 .net "a", 0 0, L_000001f9b359e8f0;  1 drivers
v000001f9b31ddee0_0 .net "b", 0 0, L_000001f9b359d590;  1 drivers
v000001f9b31df7e0_0 .net "c_in", 0 0, v000001f9b359e530_0;  alias, 1 drivers
v000001f9b31de020_0 .net "c_out", 0 0, L_000001f9b31e66a0;  1 drivers
v000001f9b31de160_0 .net "sum", 0 0, L_000001f9b31e6940;  1 drivers
v000001f9b31d4670_0 .net "w1", 0 0, L_000001f9b31e6fd0;  1 drivers
v000001f9b31d4530_0 .net "w2", 0 0, L_000001f9b31e6630;  1 drivers
v000001f9b31d4990_0 .net "w3", 0 0, L_000001f9b31e6e80;  1 drivers
S_000001f9b313d2b0 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b313d120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e6fd0/d .functor XOR 1, L_000001f9b359e8f0, L_000001f9b359d590, C4<0>, C4<0>;
L_000001f9b31e6fd0 .delay 1 (6,6,6) L_000001f9b31e6fd0/d;
L_000001f9b31e6630/d .functor AND 1, L_000001f9b359e8f0, L_000001f9b359d590, C4<1>, C4<1>;
L_000001f9b31e6630 .delay 1 (5,5,5) L_000001f9b31e6630/d;
v000001f9b31dea20_0 .net "a", 0 0, L_000001f9b359e8f0;  alias, 1 drivers
v000001f9b31df1a0_0 .net "b", 0 0, L_000001f9b359d590;  alias, 1 drivers
v000001f9b31dde40_0 .net "c_out", 0 0, L_000001f9b31e6630;  alias, 1 drivers
v000001f9b31df240_0 .net "sum", 0 0, L_000001f9b31e6fd0;  alias, 1 drivers
S_000001f9b3185780 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b313d120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e6940/d .functor XOR 1, v000001f9b359e530_0, L_000001f9b31e6fd0, C4<0>, C4<0>;
L_000001f9b31e6940 .delay 1 (6,6,6) L_000001f9b31e6940/d;
L_000001f9b31e6e80/d .functor AND 1, v000001f9b359e530_0, L_000001f9b31e6fd0, C4<1>, C4<1>;
L_000001f9b31e6e80 .delay 1 (5,5,5) L_000001f9b31e6e80/d;
v000001f9b31df2e0_0 .net "a", 0 0, v000001f9b359e530_0;  alias, 1 drivers
v000001f9b31df6a0_0 .net "b", 0 0, L_000001f9b31e6fd0;  alias, 1 drivers
v000001f9b31df420_0 .net "c_out", 0 0, L_000001f9b31e6e80;  alias, 1 drivers
v000001f9b31df4c0_0 .net "sum", 0 0, L_000001f9b31e6940;  alias, 1 drivers
S_000001f9b3185910 .scope module, "ST1" "Fulladder" 2 28, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b31e6710/d .functor OR 1, L_000001f9b31e6e10, L_000001f9b31e7190, C4<0>, C4<0>;
L_000001f9b31e6710 .delay 1 (5,5,5) L_000001f9b31e6710/d;
v000001f9b31c2a00_0 .net "a", 0 0, L_000001f9b359d630;  1 drivers
v000001f9b31c2be0_0 .net "b", 0 0, L_000001f9b359d6d0;  1 drivers
v000001f9b31c1ce0_0 .net "c_in", 0 0, L_000001f9b359d950;  1 drivers
v000001f9b32352f0_0 .net "c_out", 0 0, L_000001f9b31e6710;  1 drivers
v000001f9b3235b10_0 .net "sum", 0 0, L_000001f9b31e6c50;  1 drivers
v000001f9b3236330_0 .net "w1", 0 0, L_000001f9b31e6a20;  1 drivers
v000001f9b3235390_0 .net "w2", 0 0, L_000001f9b31e6e10;  1 drivers
v000001f9b3235430_0 .net "w3", 0 0, L_000001f9b31e7190;  1 drivers
S_000001f9b3185aa0 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b3185910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e6a20/d .functor XOR 1, L_000001f9b359d630, L_000001f9b359d6d0, C4<0>, C4<0>;
L_000001f9b31e6a20 .delay 1 (6,6,6) L_000001f9b31e6a20/d;
L_000001f9b31e6e10/d .functor AND 1, L_000001f9b359d630, L_000001f9b359d6d0, C4<1>, C4<1>;
L_000001f9b31e6e10 .delay 1 (5,5,5) L_000001f9b31e6e10/d;
v000001f9b31d3770_0 .net "a", 0 0, L_000001f9b359d630;  alias, 1 drivers
v000001f9b31d4b70_0 .net "b", 0 0, L_000001f9b359d6d0;  alias, 1 drivers
v000001f9b31d3270_0 .net "c_out", 0 0, L_000001f9b31e6e10;  alias, 1 drivers
v000001f9b31d3d10_0 .net "sum", 0 0, L_000001f9b31e6a20;  alias, 1 drivers
S_000001f9b3152510 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b3185910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e6c50/d .functor XOR 1, L_000001f9b359d950, L_000001f9b31e6a20, C4<0>, C4<0>;
L_000001f9b31e6c50 .delay 1 (6,6,6) L_000001f9b31e6c50/d;
L_000001f9b31e7190/d .functor AND 1, L_000001f9b359d950, L_000001f9b31e6a20, C4<1>, C4<1>;
L_000001f9b31e7190 .delay 1 (5,5,5) L_000001f9b31e7190/d;
v000001f9b31d3950_0 .net "a", 0 0, L_000001f9b359d950;  alias, 1 drivers
v000001f9b31d3db0_0 .net "b", 0 0, L_000001f9b31e6a20;  alias, 1 drivers
v000001f9b31d3e50_0 .net "c_out", 0 0, L_000001f9b31e7190;  alias, 1 drivers
v000001f9b31c1ec0_0 .net "sum", 0 0, L_000001f9b31e6c50;  alias, 1 drivers
S_000001f9b31526a0 .scope module, "ST10" "Fulladder" 2 37, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a1330/d .functor OR 1, L_000001f9b35a0ed0, L_000001f9b35a0ca0, C4<0>, C4<0>;
L_000001f9b35a1330 .delay 1 (5,5,5) L_000001f9b35a1330/d;
v000001f9b3236290_0 .net "a", 0 0, L_000001f9b359ce10;  1 drivers
v000001f9b3234f30_0 .net "b", 0 0, L_000001f9b359cb90;  1 drivers
v000001f9b3234990_0 .net "c_in", 0 0, L_000001f9b359d310;  1 drivers
v000001f9b3236510_0 .net "c_out", 0 0, L_000001f9b35a1330;  1 drivers
v000001f9b3234fd0_0 .net "sum", 0 0, L_000001f9b35a1aa0;  1 drivers
v000001f9b32365b0_0 .net "w1", 0 0, L_000001f9b35a1950;  1 drivers
v000001f9b3235cf0_0 .net "w2", 0 0, L_000001f9b35a0ed0;  1 drivers
v000001f9b32357f0_0 .net "w3", 0 0, L_000001f9b35a0ca0;  1 drivers
S_000001f9b3152830 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b31526a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1950/d .functor XOR 1, L_000001f9b359ce10, L_000001f9b359cb90, C4<0>, C4<0>;
L_000001f9b35a1950 .delay 1 (6,6,6) L_000001f9b35a1950/d;
L_000001f9b35a0ed0/d .functor AND 1, L_000001f9b359ce10, L_000001f9b359cb90, C4<1>, C4<1>;
L_000001f9b35a0ed0 .delay 1 (5,5,5) L_000001f9b35a0ed0/d;
v000001f9b32354d0_0 .net "a", 0 0, L_000001f9b359ce10;  alias, 1 drivers
v000001f9b3235750_0 .net "b", 0 0, L_000001f9b359cb90;  alias, 1 drivers
v000001f9b3236650_0 .net "c_out", 0 0, L_000001f9b35a0ed0;  alias, 1 drivers
v000001f9b3236010_0 .net "sum", 0 0, L_000001f9b35a1950;  alias, 1 drivers
S_000001f9b3592010 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b31526a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1aa0/d .functor XOR 1, L_000001f9b359d310, L_000001f9b35a1950, C4<0>, C4<0>;
L_000001f9b35a1aa0 .delay 1 (6,6,6) L_000001f9b35a1aa0/d;
L_000001f9b35a0ca0/d .functor AND 1, L_000001f9b359d310, L_000001f9b35a1950, C4<1>, C4<1>;
L_000001f9b35a0ca0 .delay 1 (5,5,5) L_000001f9b35a0ca0/d;
v000001f9b32351b0_0 .net "a", 0 0, L_000001f9b359d310;  alias, 1 drivers
v000001f9b3235250_0 .net "b", 0 0, L_000001f9b35a1950;  alias, 1 drivers
v000001f9b32366f0_0 .net "c_out", 0 0, L_000001f9b35a0ca0;  alias, 1 drivers
v000001f9b3234cb0_0 .net "sum", 0 0, L_000001f9b35a1aa0;  alias, 1 drivers
S_000001f9b35921a0 .scope module, "ST11" "Fulladder" 2 38, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a3fd0/d .functor OR 1, L_000001f9b35a1090, L_000001f9b35a4970, C4<0>, C4<0>;
L_000001f9b35a3fd0 .delay 1 (5,5,5) L_000001f9b35a3fd0/d;
v000001f9b3234ad0_0 .net "a", 0 0, L_000001f9b359c0f0;  1 drivers
v000001f9b3236830_0 .net "b", 0 0, L_000001f9b359d090;  1 drivers
v000001f9b32356b0_0 .net "c_in", 0 0, L_000001f9b359bbf0;  1 drivers
v000001f9b3235e30_0 .net "c_out", 0 0, L_000001f9b35a3fd0;  1 drivers
v000001f9b32359d0_0 .net "sum", 0 0, L_000001f9b35a1100;  1 drivers
v000001f9b3236470_0 .net "w1", 0 0, L_000001f9b35a1020;  1 drivers
v000001f9b3235570_0 .net "w2", 0 0, L_000001f9b35a1090;  1 drivers
v000001f9b3235070_0 .net "w3", 0 0, L_000001f9b35a4970;  1 drivers
S_000001f9b3592330 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b35921a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1020/d .functor XOR 1, L_000001f9b359c0f0, L_000001f9b359d090, C4<0>, C4<0>;
L_000001f9b35a1020 .delay 1 (6,6,6) L_000001f9b35a1020/d;
L_000001f9b35a1090/d .functor AND 1, L_000001f9b359c0f0, L_000001f9b359d090, C4<1>, C4<1>;
L_000001f9b35a1090 .delay 1 (5,5,5) L_000001f9b35a1090/d;
v000001f9b3235890_0 .net "a", 0 0, L_000001f9b359c0f0;  alias, 1 drivers
v000001f9b3235a70_0 .net "b", 0 0, L_000001f9b359d090;  alias, 1 drivers
v000001f9b3234df0_0 .net "c_out", 0 0, L_000001f9b35a1090;  alias, 1 drivers
v000001f9b3236150_0 .net "sum", 0 0, L_000001f9b35a1020;  alias, 1 drivers
S_000001f9b35924c0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b35921a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1100/d .functor XOR 1, L_000001f9b359bbf0, L_000001f9b35a1020, C4<0>, C4<0>;
L_000001f9b35a1100 .delay 1 (6,6,6) L_000001f9b35a1100/d;
L_000001f9b35a4970/d .functor AND 1, L_000001f9b359bbf0, L_000001f9b35a1020, C4<1>, C4<1>;
L_000001f9b35a4970 .delay 1 (5,5,5) L_000001f9b35a4970/d;
v000001f9b3235930_0 .net "a", 0 0, L_000001f9b359bbf0;  alias, 1 drivers
v000001f9b3236790_0 .net "b", 0 0, L_000001f9b35a1020;  alias, 1 drivers
v000001f9b3235610_0 .net "c_out", 0 0, L_000001f9b35a4970;  alias, 1 drivers
v000001f9b32361f0_0 .net "sum", 0 0, L_000001f9b35a1100;  alias, 1 drivers
S_000001f9b3592650 .scope module, "ST12" "Fulladder" 2 39, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a44a0/d .functor OR 1, L_000001f9b35a4580, L_000001f9b35a4740, C4<0>, C4<0>;
L_000001f9b35a44a0 .delay 1 (5,5,5) L_000001f9b35a44a0/d;
v000001f9b3234e90_0 .net "a", 0 0, L_000001f9b359ad90;  1 drivers
v000001f9b3235f70_0 .net "b", 0 0, L_000001f9b359cc30;  1 drivers
v000001f9b32360b0_0 .net "c_in", 0 0, L_000001f9b359bc90;  1 drivers
v000001f9b3234c10_0 .net "c_out", 0 0, L_000001f9b35a44a0;  1 drivers
v000001f9b3234d50_0 .net "sum", 0 0, L_000001f9b35a4a50;  1 drivers
v000001f9b3236d60_0 .net "w1", 0 0, L_000001f9b35a3be0;  1 drivers
v000001f9b3236b80_0 .net "w2", 0 0, L_000001f9b35a4580;  1 drivers
v000001f9b3237ee0_0 .net "w3", 0 0, L_000001f9b35a4740;  1 drivers
S_000001f9b35927e0 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b3592650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a3be0/d .functor XOR 1, L_000001f9b359ad90, L_000001f9b359cc30, C4<0>, C4<0>;
L_000001f9b35a3be0 .delay 1 (6,6,6) L_000001f9b35a3be0/d;
L_000001f9b35a4580/d .functor AND 1, L_000001f9b359ad90, L_000001f9b359cc30, C4<1>, C4<1>;
L_000001f9b35a4580 .delay 1 (5,5,5) L_000001f9b35a4580/d;
v000001f9b3235110_0 .net "a", 0 0, L_000001f9b359ad90;  alias, 1 drivers
v000001f9b3235bb0_0 .net "b", 0 0, L_000001f9b359cc30;  alias, 1 drivers
v000001f9b3235c50_0 .net "c_out", 0 0, L_000001f9b35a4580;  alias, 1 drivers
v000001f9b3235d90_0 .net "sum", 0 0, L_000001f9b35a3be0;  alias, 1 drivers
S_000001f9b3593980 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b3592650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a4a50/d .functor XOR 1, L_000001f9b359bc90, L_000001f9b35a3be0, C4<0>, C4<0>;
L_000001f9b35a4a50 .delay 1 (6,6,6) L_000001f9b35a4a50/d;
L_000001f9b35a4740/d .functor AND 1, L_000001f9b359bc90, L_000001f9b35a3be0, C4<1>, C4<1>;
L_000001f9b35a4740 .delay 1 (5,5,5) L_000001f9b35a4740/d;
v000001f9b3234a30_0 .net "a", 0 0, L_000001f9b359bc90;  alias, 1 drivers
v000001f9b3235ed0_0 .net "b", 0 0, L_000001f9b35a3be0;  alias, 1 drivers
v000001f9b32363d0_0 .net "c_out", 0 0, L_000001f9b35a4740;  alias, 1 drivers
v000001f9b3234b70_0 .net "sum", 0 0, L_000001f9b35a4a50;  alias, 1 drivers
S_000001f9b32397c0 .scope module, "ST13" "Fulladder" 2 40, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a4ac0/d .functor OR 1, L_000001f9b35a4510, L_000001f9b35a47b0, C4<0>, C4<0>;
L_000001f9b35a4ac0 .delay 1 (5,5,5) L_000001f9b35a4ac0/d;
v000001f9b3237580_0 .net "a", 0 0, L_000001f9b359aed0;  1 drivers
v000001f9b3237120_0 .net "b", 0 0, L_000001f9b359b010;  1 drivers
v000001f9b3237c60_0 .net "c_in", 0 0, L_000001f9b359b150;  1 drivers
v000001f9b3236ae0_0 .net "c_out", 0 0, L_000001f9b35a4ac0;  1 drivers
v000001f9b3237440_0 .net "sum", 0 0, L_000001f9b35a4350;  1 drivers
v000001f9b3238700_0 .net "w1", 0 0, L_000001f9b35a3e80;  1 drivers
v000001f9b3237bc0_0 .net "w2", 0 0, L_000001f9b35a4510;  1 drivers
v000001f9b3237620_0 .net "w3", 0 0, L_000001f9b35a47b0;  1 drivers
S_000001f9b32389b0 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b32397c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a3e80/d .functor XOR 1, L_000001f9b359aed0, L_000001f9b359b010, C4<0>, C4<0>;
L_000001f9b35a3e80 .delay 1 (6,6,6) L_000001f9b35a3e80/d;
L_000001f9b35a4510/d .functor AND 1, L_000001f9b359aed0, L_000001f9b359b010, C4<1>, C4<1>;
L_000001f9b35a4510 .delay 1 (5,5,5) L_000001f9b35a4510/d;
v000001f9b3237300_0 .net "a", 0 0, L_000001f9b359aed0;  alias, 1 drivers
v000001f9b3236cc0_0 .net "b", 0 0, L_000001f9b359b010;  alias, 1 drivers
v000001f9b3237b20_0 .net "c_out", 0 0, L_000001f9b35a4510;  alias, 1 drivers
v000001f9b32373a0_0 .net "sum", 0 0, L_000001f9b35a3e80;  alias, 1 drivers
S_000001f9b3238b40 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b32397c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a4350/d .functor XOR 1, L_000001f9b359b150, L_000001f9b35a3e80, C4<0>, C4<0>;
L_000001f9b35a4350 .delay 1 (6,6,6) L_000001f9b35a4350/d;
L_000001f9b35a47b0/d .functor AND 1, L_000001f9b359b150, L_000001f9b35a3e80, C4<1>, C4<1>;
L_000001f9b35a47b0 .delay 1 (5,5,5) L_000001f9b35a47b0/d;
v000001f9b3238340_0 .net "a", 0 0, L_000001f9b359b150;  alias, 1 drivers
v000001f9b3237f80_0 .net "b", 0 0, L_000001f9b35a3e80;  alias, 1 drivers
v000001f9b32374e0_0 .net "c_out", 0 0, L_000001f9b35a47b0;  alias, 1 drivers
v000001f9b3237260_0 .net "sum", 0 0, L_000001f9b35a4350;  alias, 1 drivers
S_000001f9b3238cd0 .scope module, "ST14" "Fulladder" 2 41, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a4660/d .functor OR 1, L_000001f9b35a4430, L_000001f9b35a3f60, C4<0>, C4<0>;
L_000001f9b35a4660 .delay 1 (5,5,5) L_000001f9b35a4660/d;
v000001f9b3238200_0 .net "a", 0 0, L_000001f9b359d270;  1 drivers
v000001f9b32378a0_0 .net "b", 0 0, L_000001f9b359c870;  1 drivers
v000001f9b3237e40_0 .net "c_in", 0 0, L_000001f9b359ca50;  1 drivers
v000001f9b3237940_0 .net "c_out", 0 0, L_000001f9b35a4660;  1 drivers
v000001f9b32379e0_0 .net "sum", 0 0, L_000001f9b35a45f0;  1 drivers
v000001f9b3238160_0 .net "w1", 0 0, L_000001f9b35a43c0;  1 drivers
v000001f9b3237a80_0 .net "w2", 0 0, L_000001f9b35a4430;  1 drivers
v000001f9b3236c20_0 .net "w3", 0 0, L_000001f9b35a3f60;  1 drivers
S_000001f9b3238e60 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b3238cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a43c0/d .functor XOR 1, L_000001f9b359d270, L_000001f9b359c870, C4<0>, C4<0>;
L_000001f9b35a43c0 .delay 1 (6,6,6) L_000001f9b35a43c0/d;
L_000001f9b35a4430/d .functor AND 1, L_000001f9b359d270, L_000001f9b359c870, C4<1>, C4<1>;
L_000001f9b35a4430 .delay 1 (5,5,5) L_000001f9b35a4430/d;
v000001f9b3236f40_0 .net "a", 0 0, L_000001f9b359d270;  alias, 1 drivers
v000001f9b3238520_0 .net "b", 0 0, L_000001f9b359c870;  alias, 1 drivers
v000001f9b32371c0_0 .net "c_out", 0 0, L_000001f9b35a4430;  alias, 1 drivers
v000001f9b3237d00_0 .net "sum", 0 0, L_000001f9b35a43c0;  alias, 1 drivers
S_000001f9b3238ff0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b3238cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a45f0/d .functor XOR 1, L_000001f9b359ca50, L_000001f9b35a43c0, C4<0>, C4<0>;
L_000001f9b35a45f0 .delay 1 (6,6,6) L_000001f9b35a45f0/d;
L_000001f9b35a3f60/d .functor AND 1, L_000001f9b359ca50, L_000001f9b35a43c0, C4<1>, C4<1>;
L_000001f9b35a3f60 .delay 1 (5,5,5) L_000001f9b35a3f60/d;
v000001f9b3236e00_0 .net "a", 0 0, L_000001f9b359ca50;  alias, 1 drivers
v000001f9b32376c0_0 .net "b", 0 0, L_000001f9b35a43c0;  alias, 1 drivers
v000001f9b3237760_0 .net "c_out", 0 0, L_000001f9b35a3f60;  alias, 1 drivers
v000001f9b3237800_0 .net "sum", 0 0, L_000001f9b35a45f0;  alias, 1 drivers
S_000001f9b3239180 .scope module, "ST15" "Fulladder" 2 42, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a4890/d .functor OR 1, L_000001f9b35a42e0, L_000001f9b35a4190, C4<0>, C4<0>;
L_000001f9b35a4890 .delay 1 (5,5,5) L_000001f9b35a4890/d;
v000001f9b32380c0_0 .net "a", 0 0, L_000001f9b359b510;  1 drivers
v000001f9b32387a0_0 .net "b", 0 0, L_000001f9b359b330;  1 drivers
v000001f9b3238840_0 .net "c_in", 0 0, L_000001f9b359c550;  1 drivers
v000001f9b3236fe0_0 .net "c_out", 0 0, L_000001f9b35a4890;  alias, 1 drivers
v000001f9b32369a0_0 .net "sum", 0 0, L_000001f9b35a4820;  1 drivers
v000001f9b3236a40_0 .net "w1", 0 0, L_000001f9b35a46d0;  1 drivers
v000001f9b3237080_0 .net "w2", 0 0, L_000001f9b35a42e0;  1 drivers
v000001f9b323b0e0_0 .net "w3", 0 0, L_000001f9b35a4190;  1 drivers
S_000001f9b3239310 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b3239180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a46d0/d .functor XOR 1, L_000001f9b359b510, L_000001f9b359b330, C4<0>, C4<0>;
L_000001f9b35a46d0 .delay 1 (6,6,6) L_000001f9b35a46d0/d;
L_000001f9b35a42e0/d .functor AND 1, L_000001f9b359b510, L_000001f9b359b330, C4<1>, C4<1>;
L_000001f9b35a42e0 .delay 1 (5,5,5) L_000001f9b35a42e0/d;
v000001f9b32383e0_0 .net "a", 0 0, L_000001f9b359b510;  alias, 1 drivers
v000001f9b3236ea0_0 .net "b", 0 0, L_000001f9b359b330;  alias, 1 drivers
v000001f9b32382a0_0 .net "c_out", 0 0, L_000001f9b35a42e0;  alias, 1 drivers
v000001f9b3238480_0 .net "sum", 0 0, L_000001f9b35a46d0;  alias, 1 drivers
S_000001f9b32394a0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b3239180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a4820/d .functor XOR 1, L_000001f9b359c550, L_000001f9b35a46d0, C4<0>, C4<0>;
L_000001f9b35a4820 .delay 1 (6,6,6) L_000001f9b35a4820/d;
L_000001f9b35a4190/d .functor AND 1, L_000001f9b359c550, L_000001f9b35a46d0, C4<1>, C4<1>;
L_000001f9b35a4190 .delay 1 (5,5,5) L_000001f9b35a4190/d;
v000001f9b3237da0_0 .net "a", 0 0, L_000001f9b359c550;  alias, 1 drivers
v000001f9b3238020_0 .net "b", 0 0, L_000001f9b35a46d0;  alias, 1 drivers
v000001f9b32385c0_0 .net "c_out", 0 0, L_000001f9b35a4190;  alias, 1 drivers
v000001f9b3238660_0 .net "sum", 0 0, L_000001f9b35a4820;  alias, 1 drivers
S_000001f9b3239630 .scope module, "ST2" "Fulladder" 2 29, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b31e7040/d .functor OR 1, L_000001f9b31e6f60, L_000001f9b31e6b00, C4<0>, C4<0>;
L_000001f9b31e7040 .delay 1 (5,5,5) L_000001f9b31e7040/d;
v000001f9b323a5a0_0 .net "a", 0 0, L_000001f9b359b8d0;  1 drivers
v000001f9b323b180_0 .net "b", 0 0, L_000001f9b359bf10;  1 drivers
v000001f9b323a500_0 .net "c_in", 0 0, L_000001f9b359b970;  1 drivers
v000001f9b323a0a0_0 .net "c_out", 0 0, L_000001f9b31e7040;  1 drivers
v000001f9b323a6e0_0 .net "sum", 0 0, L_000001f9b31e65c0;  1 drivers
v000001f9b323a8c0_0 .net "w1", 0 0, L_000001f9b31e69b0;  1 drivers
v000001f9b323a640_0 .net "w2", 0 0, L_000001f9b31e6f60;  1 drivers
v000001f9b3239e20_0 .net "w3", 0 0, L_000001f9b31e6b00;  1 drivers
S_000001f9b323c330 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b3239630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e69b0/d .functor XOR 1, L_000001f9b359b8d0, L_000001f9b359bf10, C4<0>, C4<0>;
L_000001f9b31e69b0 .delay 1 (6,6,6) L_000001f9b31e69b0/d;
L_000001f9b31e6f60/d .functor AND 1, L_000001f9b359b8d0, L_000001f9b359bf10, C4<1>, C4<1>;
L_000001f9b31e6f60 .delay 1 (5,5,5) L_000001f9b31e6f60/d;
v000001f9b3239c40_0 .net "a", 0 0, L_000001f9b359b8d0;  alias, 1 drivers
v000001f9b323b400_0 .net "b", 0 0, L_000001f9b359bf10;  alias, 1 drivers
v000001f9b323afa0_0 .net "c_out", 0 0, L_000001f9b31e6f60;  alias, 1 drivers
v000001f9b323a000_0 .net "sum", 0 0, L_000001f9b31e69b0;  alias, 1 drivers
S_000001f9b323c4c0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b3239630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e65c0/d .functor XOR 1, L_000001f9b359b970, L_000001f9b31e69b0, C4<0>, C4<0>;
L_000001f9b31e65c0 .delay 1 (6,6,6) L_000001f9b31e65c0/d;
L_000001f9b31e6b00/d .functor AND 1, L_000001f9b359b970, L_000001f9b31e69b0, C4<1>, C4<1>;
L_000001f9b31e6b00 .delay 1 (5,5,5) L_000001f9b31e6b00/d;
v000001f9b323a460_0 .net "a", 0 0, L_000001f9b359b970;  alias, 1 drivers
v000001f9b323adc0_0 .net "b", 0 0, L_000001f9b31e69b0;  alias, 1 drivers
v000001f9b323b7c0_0 .net "c_out", 0 0, L_000001f9b31e6b00;  alias, 1 drivers
v000001f9b323a820_0 .net "sum", 0 0, L_000001f9b31e65c0;  alias, 1 drivers
S_000001f9b323c650 .scope module, "ST3" "Fulladder" 2 30, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b31e6470/d .functor OR 1, L_000001f9b31e6390, L_000001f9b31e70b0, C4<0>, C4<0>;
L_000001f9b31e6470 .delay 1 (5,5,5) L_000001f9b31e6470/d;
v000001f9b323ac80_0 .net "a", 0 0, L_000001f9b359c2d0;  1 drivers
v000001f9b323af00_0 .net "b", 0 0, L_000001f9b359c9b0;  1 drivers
v000001f9b323ab40_0 .net "c_in", 0 0, L_000001f9b359b650;  1 drivers
v000001f9b3239b00_0 .net "c_out", 0 0, L_000001f9b31e6470;  1 drivers
v000001f9b32399c0_0 .net "sum", 0 0, L_000001f9b31e6780;  1 drivers
v000001f9b323a140_0 .net "w1", 0 0, L_000001f9b31e67f0;  1 drivers
v000001f9b323ae60_0 .net "w2", 0 0, L_000001f9b31e6390;  1 drivers
v000001f9b3239ce0_0 .net "w3", 0 0, L_000001f9b31e70b0;  1 drivers
S_000001f9b323d140 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b323c650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e67f0/d .functor XOR 1, L_000001f9b359c2d0, L_000001f9b359c9b0, C4<0>, C4<0>;
L_000001f9b31e67f0 .delay 1 (6,6,6) L_000001f9b31e67f0/d;
L_000001f9b31e6390/d .functor AND 1, L_000001f9b359c2d0, L_000001f9b359c9b0, C4<1>, C4<1>;
L_000001f9b31e6390 .delay 1 (5,5,5) L_000001f9b31e6390/d;
v000001f9b323a960_0 .net "a", 0 0, L_000001f9b359c2d0;  alias, 1 drivers
v000001f9b3239ba0_0 .net "b", 0 0, L_000001f9b359c9b0;  alias, 1 drivers
v000001f9b323aa00_0 .net "c_out", 0 0, L_000001f9b31e6390;  alias, 1 drivers
v000001f9b323ad20_0 .net "sum", 0 0, L_000001f9b31e67f0;  alias, 1 drivers
S_000001f9b323d2d0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b323c650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e6780/d .functor XOR 1, L_000001f9b359b650, L_000001f9b31e67f0, C4<0>, C4<0>;
L_000001f9b31e6780 .delay 1 (6,6,6) L_000001f9b31e6780/d;
L_000001f9b31e70b0/d .functor AND 1, L_000001f9b359b650, L_000001f9b31e67f0, C4<1>, C4<1>;
L_000001f9b31e70b0 .delay 1 (5,5,5) L_000001f9b31e70b0/d;
v000001f9b323a780_0 .net "a", 0 0, L_000001f9b359b650;  alias, 1 drivers
v000001f9b323b860_0 .net "b", 0 0, L_000001f9b31e67f0;  alias, 1 drivers
v000001f9b323aaa0_0 .net "c_out", 0 0, L_000001f9b31e70b0;  alias, 1 drivers
v000001f9b323abe0_0 .net "sum", 0 0, L_000001f9b31e6780;  alias, 1 drivers
S_000001f9b323d5f0 .scope module, "ST4" "Fulladder" 2 31, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a1410/d .functor OR 1, L_000001f9b31e6b70, L_000001f9b35a0c30, C4<0>, C4<0>;
L_000001f9b35a1410 .delay 1 (5,5,5) L_000001f9b35a1410/d;
v000001f9b3239f60_0 .net "a", 0 0, L_000001f9b359c370;  1 drivers
v000001f9b323a280_0 .net "b", 0 0, L_000001f9b359be70;  1 drivers
v000001f9b323b220_0 .net "c_in", 0 0, L_000001f9b359b1f0;  1 drivers
v000001f9b323a320_0 .net "c_out", 0 0, L_000001f9b35a1410;  1 drivers
v000001f9b323b720_0 .net "sum", 0 0, L_000001f9b31e6be0;  1 drivers
v000001f9b323b2c0_0 .net "w1", 0 0, L_000001f9b31e7120;  1 drivers
v000001f9b323a3c0_0 .net "w2", 0 0, L_000001f9b31e6b70;  1 drivers
v000001f9b323b360_0 .net "w3", 0 0, L_000001f9b35a0c30;  1 drivers
S_000001f9b323be80 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b323d5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e7120/d .functor XOR 1, L_000001f9b359c370, L_000001f9b359be70, C4<0>, C4<0>;
L_000001f9b31e7120 .delay 1 (6,6,6) L_000001f9b31e7120/d;
L_000001f9b31e6b70/d .functor AND 1, L_000001f9b359c370, L_000001f9b359be70, C4<1>, C4<1>;
L_000001f9b31e6b70 .delay 1 (5,5,5) L_000001f9b31e6b70/d;
v000001f9b323a1e0_0 .net "a", 0 0, L_000001f9b359c370;  alias, 1 drivers
v000001f9b323b4a0_0 .net "b", 0 0, L_000001f9b359be70;  alias, 1 drivers
v000001f9b323b540_0 .net "c_out", 0 0, L_000001f9b31e6b70;  alias, 1 drivers
v000001f9b3239d80_0 .net "sum", 0 0, L_000001f9b31e7120;  alias, 1 drivers
S_000001f9b323d460 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b323d5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b31e6be0/d .functor XOR 1, L_000001f9b359b1f0, L_000001f9b31e7120, C4<0>, C4<0>;
L_000001f9b31e6be0 .delay 1 (6,6,6) L_000001f9b31e6be0/d;
L_000001f9b35a0c30/d .functor AND 1, L_000001f9b359b1f0, L_000001f9b31e7120, C4<1>, C4<1>;
L_000001f9b35a0c30 .delay 1 (5,5,5) L_000001f9b35a0c30/d;
v000001f9b3239a60_0 .net "a", 0 0, L_000001f9b359b1f0;  alias, 1 drivers
v000001f9b3239ec0_0 .net "b", 0 0, L_000001f9b31e7120;  alias, 1 drivers
v000001f9b323b5e0_0 .net "c_out", 0 0, L_000001f9b35a0c30;  alias, 1 drivers
v000001f9b323b040_0 .net "sum", 0 0, L_000001f9b31e6be0;  alias, 1 drivers
S_000001f9b323cfb0 .scope module, "ST5" "Fulladder" 2 32, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a1790/d .functor OR 1, L_000001f9b35a1a30, L_000001f9b35a1640, C4<0>, C4<0>;
L_000001f9b35a1790 .delay 1 (5,5,5) L_000001f9b35a1790/d;
v000001f9b3594f60_0 .net "a", 0 0, L_000001f9b359ba10;  1 drivers
v000001f9b3594ce0_0 .net "b", 0 0, L_000001f9b359bab0;  1 drivers
v000001f9b3595500_0 .net "c_in", 0 0, L_000001f9b359cd70;  1 drivers
v000001f9b3593b60_0 .net "c_out", 0 0, L_000001f9b35a1790;  1 drivers
v000001f9b3594880_0 .net "sum", 0 0, L_000001f9b35a15d0;  1 drivers
v000001f9b3595000_0 .net "w1", 0 0, L_000001f9b35a0fb0;  1 drivers
v000001f9b3593e80_0 .net "w2", 0 0, L_000001f9b35a1a30;  1 drivers
v000001f9b35956e0_0 .net "w3", 0 0, L_000001f9b35a1640;  1 drivers
S_000001f9b323cb00 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b323cfb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a0fb0/d .functor XOR 1, L_000001f9b359ba10, L_000001f9b359bab0, C4<0>, C4<0>;
L_000001f9b35a0fb0 .delay 1 (6,6,6) L_000001f9b35a0fb0/d;
L_000001f9b35a1a30/d .functor AND 1, L_000001f9b359ba10, L_000001f9b359bab0, C4<1>, C4<1>;
L_000001f9b35a1a30 .delay 1 (5,5,5) L_000001f9b35a1a30/d;
v000001f9b323b680_0 .net "a", 0 0, L_000001f9b359ba10;  alias, 1 drivers
v000001f9b3593fc0_0 .net "b", 0 0, L_000001f9b359bab0;  alias, 1 drivers
v000001f9b3595820_0 .net "c_out", 0 0, L_000001f9b35a1a30;  alias, 1 drivers
v000001f9b3594060_0 .net "sum", 0 0, L_000001f9b35a0fb0;  alias, 1 drivers
S_000001f9b323d780 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b323cfb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a15d0/d .functor XOR 1, L_000001f9b359cd70, L_000001f9b35a0fb0, C4<0>, C4<0>;
L_000001f9b35a15d0 .delay 1 (6,6,6) L_000001f9b35a15d0/d;
L_000001f9b35a1640/d .functor AND 1, L_000001f9b359cd70, L_000001f9b35a0fb0, C4<1>, C4<1>;
L_000001f9b35a1640 .delay 1 (5,5,5) L_000001f9b35a1640/d;
v000001f9b3593de0_0 .net "a", 0 0, L_000001f9b359cd70;  alias, 1 drivers
v000001f9b3595460_0 .net "b", 0 0, L_000001f9b35a0fb0;  alias, 1 drivers
v000001f9b3594560_0 .net "c_out", 0 0, L_000001f9b35a1640;  alias, 1 drivers
v000001f9b3595a00_0 .net "sum", 0 0, L_000001f9b35a15d0;  alias, 1 drivers
S_000001f9b323c7e0 .scope module, "ST6" "Fulladder" 2 33, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a16b0/d .functor OR 1, L_000001f9b35a19c0, L_000001f9b35a0d10, C4<0>, C4<0>;
L_000001f9b35a16b0 .delay 1 (5,5,5) L_000001f9b35a16b0/d;
v000001f9b35958c0_0 .net "a", 0 0, L_000001f9b359b0b0;  1 drivers
v000001f9b35950a0_0 .net "b", 0 0, L_000001f9b359b790;  1 drivers
v000001f9b35949c0_0 .net "c_in", 0 0, L_000001f9b359c230;  1 drivers
v000001f9b3594d80_0 .net "c_out", 0 0, L_000001f9b35a16b0;  1 drivers
v000001f9b3594e20_0 .net "sum", 0 0, L_000001f9b35a0d80;  1 drivers
v000001f9b3594420_0 .net "w1", 0 0, L_000001f9b35a1800;  1 drivers
v000001f9b3595140_0 .net "w2", 0 0, L_000001f9b35a19c0;  1 drivers
v000001f9b35951e0_0 .net "w3", 0 0, L_000001f9b35a0d10;  1 drivers
S_000001f9b323c970 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b323c7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1800/d .functor XOR 1, L_000001f9b359b0b0, L_000001f9b359b790, C4<0>, C4<0>;
L_000001f9b35a1800 .delay 1 (6,6,6) L_000001f9b35a1800/d;
L_000001f9b35a19c0/d .functor AND 1, L_000001f9b359b0b0, L_000001f9b359b790, C4<1>, C4<1>;
L_000001f9b35a19c0 .delay 1 (5,5,5) L_000001f9b35a19c0/d;
v000001f9b3595280_0 .net "a", 0 0, L_000001f9b359b0b0;  alias, 1 drivers
v000001f9b35947e0_0 .net "b", 0 0, L_000001f9b359b790;  alias, 1 drivers
v000001f9b3594380_0 .net "c_out", 0 0, L_000001f9b35a19c0;  alias, 1 drivers
v000001f9b3594ec0_0 .net "sum", 0 0, L_000001f9b35a1800;  alias, 1 drivers
S_000001f9b323b9d0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b323c7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a0d80/d .functor XOR 1, L_000001f9b359c230, L_000001f9b35a1800, C4<0>, C4<0>;
L_000001f9b35a0d80 .delay 1 (6,6,6) L_000001f9b35a0d80/d;
L_000001f9b35a0d10/d .functor AND 1, L_000001f9b359c230, L_000001f9b35a1800, C4<1>, C4<1>;
L_000001f9b35a0d10 .delay 1 (5,5,5) L_000001f9b35a0d10/d;
v000001f9b3594920_0 .net "a", 0 0, L_000001f9b359c230;  alias, 1 drivers
v000001f9b35942e0_0 .net "b", 0 0, L_000001f9b35a1800;  alias, 1 drivers
v000001f9b3593f20_0 .net "c_out", 0 0, L_000001f9b35a0d10;  alias, 1 drivers
v000001f9b3595320_0 .net "sum", 0 0, L_000001f9b35a0d80;  alias, 1 drivers
S_000001f9b323cc90 .scope module, "ST7" "Fulladder" 2 34, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a0bc0/d .functor OR 1, L_000001f9b35a0df0, L_000001f9b35a1250, C4<0>, C4<0>;
L_000001f9b35a0bc0 .delay 1 (5,5,5) L_000001f9b35a0bc0/d;
v000001f9b3594ba0_0 .net "a", 0 0, L_000001f9b359c730;  1 drivers
v000001f9b3594600_0 .net "b", 0 0, L_000001f9b359b830;  1 drivers
v000001f9b3595640_0 .net "c_in", 0 0, L_000001f9b359ccd0;  1 drivers
v000001f9b3593c00_0 .net "c_out", 0 0, L_000001f9b35a0bc0;  1 drivers
v000001f9b3595960_0 .net "sum", 0 0, L_000001f9b35a14f0;  1 drivers
v000001f9b3594c40_0 .net "w1", 0 0, L_000001f9b35a1480;  1 drivers
v000001f9b3593d40_0 .net "w2", 0 0, L_000001f9b35a0df0;  1 drivers
v000001f9b35941a0_0 .net "w3", 0 0, L_000001f9b35a1250;  1 drivers
S_000001f9b323ce20 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b323cc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1480/d .functor XOR 1, L_000001f9b359c730, L_000001f9b359b830, C4<0>, C4<0>;
L_000001f9b35a1480 .delay 1 (6,6,6) L_000001f9b35a1480/d;
L_000001f9b35a0df0/d .functor AND 1, L_000001f9b359c730, L_000001f9b359b830, C4<1>, C4<1>;
L_000001f9b35a0df0 .delay 1 (5,5,5) L_000001f9b35a0df0/d;
v000001f9b3594a60_0 .net "a", 0 0, L_000001f9b359c730;  alias, 1 drivers
v000001f9b35955a0_0 .net "b", 0 0, L_000001f9b359b830;  alias, 1 drivers
v000001f9b35946a0_0 .net "c_out", 0 0, L_000001f9b35a0df0;  alias, 1 drivers
v000001f9b35953c0_0 .net "sum", 0 0, L_000001f9b35a1480;  alias, 1 drivers
S_000001f9b323c010 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b323cc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a14f0/d .functor XOR 1, L_000001f9b359ccd0, L_000001f9b35a1480, C4<0>, C4<0>;
L_000001f9b35a14f0 .delay 1 (6,6,6) L_000001f9b35a14f0/d;
L_000001f9b35a1250/d .functor AND 1, L_000001f9b359ccd0, L_000001f9b35a1480, C4<1>, C4<1>;
L_000001f9b35a1250 .delay 1 (5,5,5) L_000001f9b35a1250/d;
v000001f9b3594100_0 .net "a", 0 0, L_000001f9b359ccd0;  alias, 1 drivers
v000001f9b3593ca0_0 .net "b", 0 0, L_000001f9b35a1480;  alias, 1 drivers
v000001f9b3595780_0 .net "c_out", 0 0, L_000001f9b35a1250;  alias, 1 drivers
v000001f9b3594b00_0 .net "sum", 0 0, L_000001f9b35a14f0;  alias, 1 drivers
S_000001f9b323bb60 .scope module, "ST8" "Fulladder" 2 35, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a1870/d .functor OR 1, L_000001f9b35a1720, L_000001f9b35a0e60, C4<0>, C4<0>;
L_000001f9b35a1870 .delay 1 (5,5,5) L_000001f9b35a1870/d;
v000001f9b3597a80_0 .net "a", 0 0, L_000001f9b359c410;  1 drivers
v000001f9b3598340_0 .net "b", 0 0, L_000001f9b359c7d0;  1 drivers
v000001f9b3597580_0 .net "c_in", 0 0, L_000001f9b359bb50;  1 drivers
v000001f9b35985c0_0 .net "c_out", 0 0, L_000001f9b35a1870;  1 drivers
v000001f9b3597da0_0 .net "sum", 0 0, L_000001f9b35a0f40;  1 drivers
v000001f9b35982a0_0 .net "w1", 0 0, L_000001f9b35a1560;  1 drivers
v000001f9b3596f40_0 .net "w2", 0 0, L_000001f9b35a1720;  1 drivers
v000001f9b3597620_0 .net "w3", 0 0, L_000001f9b35a0e60;  1 drivers
S_000001f9b323bcf0 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b323bb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a1560/d .functor XOR 1, L_000001f9b359c410, L_000001f9b359c7d0, C4<0>, C4<0>;
L_000001f9b35a1560 .delay 1 (6,6,6) L_000001f9b35a1560/d;
L_000001f9b35a1720/d .functor AND 1, L_000001f9b359c410, L_000001f9b359c7d0, C4<1>, C4<1>;
L_000001f9b35a1720 .delay 1 (5,5,5) L_000001f9b35a1720/d;
v000001f9b35944c0_0 .net "a", 0 0, L_000001f9b359c410;  alias, 1 drivers
v000001f9b3594240_0 .net "b", 0 0, L_000001f9b359c7d0;  alias, 1 drivers
v000001f9b3594740_0 .net "c_out", 0 0, L_000001f9b35a1720;  alias, 1 drivers
v000001f9b3597c60_0 .net "sum", 0 0, L_000001f9b35a1560;  alias, 1 drivers
S_000001f9b323c1a0 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b323bb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a0f40/d .functor XOR 1, L_000001f9b359bb50, L_000001f9b35a1560, C4<0>, C4<0>;
L_000001f9b35a0f40 .delay 1 (6,6,6) L_000001f9b35a0f40/d;
L_000001f9b35a0e60/d .functor AND 1, L_000001f9b359bb50, L_000001f9b35a1560, C4<1>, C4<1>;
L_000001f9b35a0e60 .delay 1 (5,5,5) L_000001f9b35a0e60/d;
v000001f9b35979e0_0 .net "a", 0 0, L_000001f9b359bb50;  alias, 1 drivers
v000001f9b3596b80_0 .net "b", 0 0, L_000001f9b35a1560;  alias, 1 drivers
v000001f9b3597300_0 .net "c_out", 0 0, L_000001f9b35a0e60;  alias, 1 drivers
v000001f9b3598480_0 .net "sum", 0 0, L_000001f9b35a0f40;  alias, 1 drivers
S_000001f9b3599040 .scope module, "ST9" "Fulladder" 2 36, 2 9 0, S_000001f9b313cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_000001f9b35a12c0/d .functor OR 1, L_000001f9b35a11e0, L_000001f9b35a1170, C4<0>, C4<0>;
L_000001f9b35a12c0 .delay 1 (5,5,5) L_000001f9b35a12c0/d;
v000001f9b35978a0_0 .net "a", 0 0, L_000001f9b359cf50;  1 drivers
v000001f9b35980c0_0 .net "b", 0 0, L_000001f9b359c910;  1 drivers
v000001f9b3597940_0 .net "c_in", 0 0, L_000001f9b359c4b0;  1 drivers
v000001f9b3597b20_0 .net "c_out", 0 0, L_000001f9b35a12c0;  1 drivers
v000001f9b35983e0_0 .net "sum", 0 0, L_000001f9b35a18e0;  1 drivers
v000001f9b3597bc0_0 .net "w1", 0 0, L_000001f9b35a13a0;  1 drivers
v000001f9b3597d00_0 .net "w2", 0 0, L_000001f9b35a11e0;  1 drivers
v000001f9b3596cc0_0 .net "w3", 0 0, L_000001f9b35a1170;  1 drivers
S_000001f9b35994f0 .scope module, "F0" "Halfadder" 2 14, 2 1 0, S_000001f9b3599040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a13a0/d .functor XOR 1, L_000001f9b359cf50, L_000001f9b359c910, C4<0>, C4<0>;
L_000001f9b35a13a0 .delay 1 (6,6,6) L_000001f9b35a13a0/d;
L_000001f9b35a11e0/d .functor AND 1, L_000001f9b359cf50, L_000001f9b359c910, C4<1>, C4<1>;
L_000001f9b35a11e0 .delay 1 (5,5,5) L_000001f9b35a11e0/d;
v000001f9b35973a0_0 .net "a", 0 0, L_000001f9b359cf50;  alias, 1 drivers
v000001f9b35976c0_0 .net "b", 0 0, L_000001f9b359c910;  alias, 1 drivers
v000001f9b35971c0_0 .net "c_out", 0 0, L_000001f9b35a11e0;  alias, 1 drivers
v000001f9b3596fe0_0 .net "sum", 0 0, L_000001f9b35a13a0;  alias, 1 drivers
S_000001f9b3599680 .scope module, "F1" "Halfadder" 2 15, 2 1 0, S_000001f9b3599040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001f9b35a18e0/d .functor XOR 1, L_000001f9b359c4b0, L_000001f9b35a13a0, C4<0>, C4<0>;
L_000001f9b35a18e0 .delay 1 (6,6,6) L_000001f9b35a18e0/d;
L_000001f9b35a1170/d .functor AND 1, L_000001f9b359c4b0, L_000001f9b35a13a0, C4<1>, C4<1>;
L_000001f9b35a1170 .delay 1 (5,5,5) L_000001f9b35a1170/d;
v000001f9b35974e0_0 .net "a", 0 0, L_000001f9b359c4b0;  alias, 1 drivers
v000001f9b3597800_0 .net "b", 0 0, L_000001f9b35a13a0;  alias, 1 drivers
v000001f9b3597760_0 .net "c_out", 0 0, L_000001f9b35a1170;  alias, 1 drivers
v000001f9b3597260_0 .net "sum", 0 0, L_000001f9b35a18e0;  alias, 1 drivers
    .scope S_000001f9b31eece0;
T_0 ;
    %vpi_func 2 75 "$fopen" 32, "delay_time.txt" {0 0 0};
    %store/vec4 v000001f9b359e670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9b359e530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9b359e030_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f9b359e030_0;
    %cmpi/s 99, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9b359db30_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001f9b359db30_0;
    %cmpi/s 99, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9b359def0_0, 0, 32;
    %load/vec4 v000001f9b359e030_0;
    %pad/s 16;
    %store/vec4 v000001f9b359ea30_0, 0, 16;
    %load/vec4 v000001f9b359db30_0;
    %pad/s 16;
    %store/vec4 v000001f9b359e5d0_0, 0, 16;
    %load/vec4 v000001f9b359e530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001f9b359e530_0;
    %inv;
    %store/vec4 v000001f9b359e530_0, 0, 1;
    %load/vec4 v000001f9b359ea30_0;
    %load/vec4 v000001f9b359e5d0_0;
    %add;
    %store/vec4 v000001f9b359de50_0, 0, 16;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001f9b359ea30_0;
    %load/vec4 v000001f9b359e5d0_0;
    %sub;
    %store/vec4 v000001f9b359de50_0, 0, 16;
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f9b359e0d0_0, 0, 32;
T_0.6 ;
    %load/vec4 v000001f9b359e0d0_0;
    %cmpi/s 500, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.7, 5;
    %delay 1, 0;
    %load/vec4 v000001f9b359de50_0;
    %load/vec4 v000001f9b359e7b0_0;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001f9b359def0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9b359def0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9b359def0_0, 0, 32;
T_0.9 ;
    %load/vec4 v000001f9b359def0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_func 2 107 "$time" 64 {0 0 0};
    %subi 19, 0, 64;
    %vpi_call 2 107 "$fdisplay", v000001f9b359e670_0, "%d  %b", S<0,vec4,u64>, v000001f9b359e7b0_0 {1 0 0};
T_0.10 ;
    %load/vec4 v000001f9b359e0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9b359e0d0_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v000001f9b359db30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9b359db30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v000001f9b359e030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9b359e030_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "LAB02_B1021136.v";
