#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 14 14:21:59 2018
# Process ID: 3284
# Current directory: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13052 C:\Users\NWang\OneDrive\Others\Documents\GitHub\rat-cpu\final_project\hoop_driver\hoop_driver.xpr
# Log file: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/vivado.log
# Journal file: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver'
INFO: [Project 1-313] Project file moved from 'C:/Users/pangj/OneDrive - California Polytechnic State University/rat-cpu/final_project/hoop_driver' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 783.023 ; gain = 140.699
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/clk_div_fs.vhd C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/game_clock.vhd}
import_files -norecurse {C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/clk_div_fs.vhd C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/game_clock.vhd}
update_compile_order -fileset sources_1
remove_files C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/sseg_lut.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/new/buckets_wrapper.vhd w ]
add_files C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/new/buckets_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: buckets_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:05 ; elapsed = 01:39:24 . Memory (MB): peak = 831.953 ; gain = 624.984
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] switches is not declared [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd:152]
ERROR: [Synth 8-1031] switches is not declared [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd:149]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:05 ; elapsed = 01:39:25 . Memory (MB): peak = 858.977 ; gain = 652.008
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'buckets_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.sim/sim_1/behav'
"xvhdl -m64 --relax -prj buckets_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/pc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/mux_4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/Scratch_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scratch_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/rat_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rat_alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/rat2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/mux_scr_data_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/mux_rf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_rf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/mux_2T1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2T1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/new/flags_mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flags_mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/d_flip_flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_flip_flop
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/interrupt_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity interrupt_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/new/mealy_sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy_sseg
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/rat_mcu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rat_mcu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/game_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity game_clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
ERROR: [VRFC 10-1471] type error near sig_int_mcu ; current type std_logic_vector; expected type std_logic [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd:145]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd:30]
INFO: [VRFC 10-240] VHDL file C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/imports/new/RAT_WRAPPER.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/counter.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'game_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav'
"xvhdl -m64 --relax -prj game_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/game_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity game_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 85776238b6a7466c9c6b855885c1313a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot game_clock_behav xil_defaultlib.game_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.game_clock
Built simulation snapshot game_clock_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav/xsim.dir/game_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 23:30:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "game_clock_behav -key {Behavioral:sim_1:Functional:game_clock} -tclbatch {game_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source game_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'game_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 885.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/game_clock/interrupt_temp} -radix hex {1 0ns}
add_force {/game_clock/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 1 us
current_project hoop_driver
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project game_clock
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 00:41:17 2018...
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 15 01:24:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/synth_1/runme.log
[Thu Mar 15 01:24:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/runme.log
remove_files C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.srcs/sources_1/new/buckets_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 15 15:35:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/synth_1/runme.log
[Thu Mar 15 15:35:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 15 15:37:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/synth_1/runme.log
[Thu Mar 15 15:37:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 15 15:41:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/synth_1/runme.log
[Thu Mar 15 15:41:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 15 15:46:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/synth_1/runme.log
[Thu Mar 15 15:46:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A5824EA
set_property PROGRAM.FILE {C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/RAT_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/RAT_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/hoop_driver/hoop_driver.runs/impl_1/RAT_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A5824EA
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 16:13:26 2018...
