module RCA(input [3:0]a,b,
           input c,
           output carry,
           output [3:0]sum );
           wire p,q,r;
           FAdr M1(a[0],b[0],c,sum[0],p);
           FAdr M2(a[1],b[1],p,sum[1],q);
           FAdr M3(a[2],b[2],q,sum[2],r);
           FAdr M4(a[3],b[3],r,sum[3],carry);
endmodule
module   FAdr( input a,b,c,
               output s,ca);
         assign s=a^b^c;
         assign ca=((a^b)&c)|(a&b);
endmodule
