input logic [3:0] strg_ub_tb_read_addr_gen_1_starting_addr	SOLVE
input logic [3:0] strg_ub_tb_write_addr_gen_0_starting_addr	SOLVE
input logic [5:0] [15:0] strg_ub_loops_buf2out_read_0_ranges	SOLVE
input logic [15:0] strg_ub_tb_read_sched_gen_0_sched_addr_gen_starting_addr	SOLVE
input logic [3:0] strg_ub_loops_buf2out_read_0_dimensionality	SOLVE
input logic [15:0] strg_ub_output_sched_gen_sched_addr_gen_starting_addr	SOLVE
input logic [5:0] [3:0] strg_ub_tb_read_addr_gen_1_strides	SOLVE
input logic [5:0] [15:0] strg_ub_output_sched_gen_sched_addr_gen_strides	SOLVE
input logic [15:0] strg_ub_tb_read_sched_gen_1_sched_addr_gen_starting_addr	SOLVE
input logic [5:0] [15:0] strg_ub_tb_read_sched_gen_1_sched_addr_gen_strides	SOLVE
input logic [5:0] [3:0] strg_ub_tb_write_addr_gen_0_strides	SOLVE
input logic [5:0] [15:0] strg_ub_tb_read_sched_gen_0_sched_addr_gen_strides	SOLVE
input logic [3:0] strg_ub_loops_buf2out_autovec_read_dimensionality	SOLVE
input logic [3:0] strg_ub_tb_read_addr_gen_0_starting_addr	SOLVE
input logic [5:0] [15:0] strg_ub_loops_buf2out_autovec_read_ranges	SOLVE
input logic [5:0] [15:0] strg_ub_loops_buf2out_read_1_ranges	SOLVE
input logic [5:0] [3:0] strg_ub_tb_write_addr_gen_1_strides	SOLVE
input logic [3:0] strg_ub_loops_buf2out_read_1_dimensionality	SOLVE
input logic [5:0] [3:0] strg_ub_tb_read_addr_gen_0_strides	SOLVE
input logic [3:0] strg_ub_tb_write_addr_gen_1_starting_addr	SOLVE
