INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ulise/Desktop/gcd_algo/gcd_algo.sim/sim_1/synth/func/xsim/top_gcd_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X7seg
INFO: [VRFC 10-311] analyzing module clk_divisor
INFO: [VRFC 10-311] analyzing module clk_pulse
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module gcd_algorithm
INFO: [VRFC 10-311] analyzing module top_gcd
INFO: [VRFC 10-311] analyzing module glbl
