{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487654007099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487654007099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:13:26 2017 " "Processing started: Mon Feb 20 21:13:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487654007099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487654007099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_HelloWorld -c proj_qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_HelloWorld -c proj_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487654007099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487654007636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/proj_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/proj_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys " "Found entity 1: proj_qsys" {  } { { "proj_qsys/synthesis/proj_qsys.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007761 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007807 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007822 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_007 " "Found entity 2: proj_qsys_mm_interconnect_0_router_007" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007827 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_003 " "Found entity 2: proj_qsys_mm_interconnect_0_router_003" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007831 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007835 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487654007838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007839 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router " "Found entity 2: proj_qsys_mm_interconnect_0_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_led_pio " "Found entity 1: proj_qsys_led_pio" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_led_pio.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_sysid " "Found entity 1: proj_qsys_sysid" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_sysid.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_sys_clk_timer " "Found entity 1: proj_qsys_sys_clk_timer" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_sys_clk_timer.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_uart_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007878 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_uart_scfifo_w " "Found entity 2: proj_qsys_jtag_uart_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007878 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_uart_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007878 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_uart_scfifo_r " "Found entity 4: proj_qsys_jtag_uart_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007878 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag_uart " "Found entity 5: proj_qsys_jtag_uart" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_onchip_mem " "Found entity 1: proj_qsys_onchip_mem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_mem.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654007883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654007883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_cpu_ic_data_module " "Found entity 1: proj_qsys_cpu_ic_data_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_cpu_ic_tag_module " "Found entity 2: proj_qsys_cpu_ic_tag_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_cpu_register_bank_a_module " "Found entity 3: proj_qsys_cpu_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_cpu_register_bank_b_module " "Found entity 4: proj_qsys_cpu_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_cpu_nios2_oci_debug " "Found entity 5: proj_qsys_cpu_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_cpu_ociram_sp_ram_module " "Found entity 6: proj_qsys_cpu_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_cpu_nios2_ocimem " "Found entity 7: proj_qsys_cpu_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_cpu_nios2_avalon_reg " "Found entity 8: proj_qsys_cpu_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_cpu_nios2_oci_break " "Found entity 9: proj_qsys_cpu_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_cpu_nios2_oci_xbrk " "Found entity 10: proj_qsys_cpu_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_cpu_nios2_oci_dbrk " "Found entity 11: proj_qsys_cpu_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_cpu_nios2_oci_itrace " "Found entity 12: proj_qsys_cpu_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_cpu_nios2_oci_td_mode " "Found entity 13: proj_qsys_cpu_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_cpu_nios2_oci_dtrace " "Found entity 14: proj_qsys_cpu_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: proj_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: proj_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: proj_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_cpu_nios2_oci_fifo " "Found entity 18: proj_qsys_cpu_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_cpu_nios2_oci_pib " "Found entity 19: proj_qsys_cpu_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_cpu_nios2_oci_im " "Found entity 20: proj_qsys_cpu_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_cpu_nios2_performance_monitors " "Found entity 21: proj_qsys_cpu_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "22 proj_qsys_cpu_nios2_oci " "Found entity 22: proj_qsys_cpu_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""} { "Info" "ISGN_ENTITY_NAME" "23 proj_qsys_cpu " "Found entity 23: proj_qsys_cpu" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_cpu_jtag_debug_module_sysclk " "Found entity 1: proj_qsys_cpu_jtag_debug_module_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_cpu_jtag_debug_module_tck " "Found entity 1: proj_qsys_cpu_jtag_debug_module_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_tck.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_cpu_jtag_debug_module_wrapper " "Found entity 1: proj_qsys_cpu_jtag_debug_module_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_cpu_oci_test_bench " "Found entity 1: proj_qsys_cpu_oci_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu_oci_test_bench.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_cpu_test_bench " "Found entity 1: proj_qsys_cpu_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu_test_bench.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld_top.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_Top " "Found entity 1: HelloWorld_Top" {  } { { "HelloWorld_Top.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/HelloWorld_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487654008481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487654008481 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_cpu.v(1798) " "Verilog HDL or VHDL warning at proj_qsys_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487654008500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_cpu.v(1800) " "Verilog HDL or VHDL warning at proj_qsys_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487654008500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_cpu.v(1956) " "Verilog HDL or VHDL warning at proj_qsys_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487654008501 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_cpu.v(2780) " "Verilog HDL or VHDL warning at proj_qsys_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_cpu.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487654008504 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections HelloWorld_Top.v(6) " "Verilog HDL error at HelloWorld_Top.v(6): using implicit port connections is a SystemVerilog feature" {  } { { "HelloWorld_Top.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/HelloWorld_Top.v" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1487654008548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE371/lab371/lab4/NIOSII/output_files/proj_qsys.map.smsg " "Generated suppressed messages file C:/EE371/lab371/lab4/NIOSII/output_files/proj_qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1487654008617 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487654009204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 20 21:13:29 2017 " "Processing ended: Mon Feb 20 21:13:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487654009204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487654009204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487654009204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487654009204 ""}
