#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Dec 31 18:40:11 2016
# Process ID: 9522
# Current directory: /home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.runs/synth_1/top.vds
# Journal file: /home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k70tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9531 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.559 ; gain = 132.086 ; free physical = 4573 ; free virtual = 14164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:49]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14570]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14570]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/clock_generator.v:73]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (4#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/clock_generator.v:73]
INFO: [Synth 8-638] synthesizing module 'mgtTop' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgtTop.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgtTop.v:994]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgtTop.v:1015]
INFO: [Synth 8-638] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE' (6#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v:67]
INFO: [Synth 8-638] synthesizing module 'ROCKETIO_WRAPPER_TILE' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v:69]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 14 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0010111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0010111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101100000000011111011000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 0 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000100010000011111111110010000000110000000000001000010000000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b000001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00001111110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b100 
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00110000001110000001111 
	Parameter RX_DFE_H2_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0001111110000 
	Parameter RX_DFE_KL_CFG2 bound to: 805889386 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011111100000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000000 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0001100010000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0001111110000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 1.1 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b0 
	Parameter TX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (7#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT' (8#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v:69]
INFO: [Synth 8-256] done synthesizing module 'ROCKETIO_WRAPPER_TILE' (9#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v:69]
INFO: [Synth 8-638] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN' (10#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b1111011000101000 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001001111100 
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_data_ram_r_reg' and it is trimmed from '80' to '32' bits. [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:389]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:335]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK' (11#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:69]
INFO: [Synth 8-256] done synthesizing module 'mgtTop' (12#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/mgtTop.v:70]
INFO: [Synth 8-638] synthesizing module 'fftTop' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/fftTop.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/fftTop.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/fftTop.v:112]
INFO: [Synth 8-638] synthesizing module 'bft' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:52]
WARNING: [Synth 8-614] signal 'wbInputData' is read in the process but is not in the sensitivity list [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:94]
WARNING: [Synth 8-614] signal 'wbInputDataStage0' is read in the process but is not in the sensitivity list [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:94]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:122]
INFO: [Synth 8-638] synthesizing module 'round_1' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'coreTransform' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:60]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'coreTransform' (13#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:60]
INFO: [Synth 8-256] done synthesizing module 'round_1' (14#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_2' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_2' (15#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_3' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_3' (16#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_4' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl:53]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'round_4' (17#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl:53]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-638] synthesizing module 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31]
INFO: [Synth 8-638] synthesizing module 'async_fifo' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter USE_PROG_FULL_EMPTY bound to: FALSE - type: string 
	Parameter FLAG_GENERATION bound to: FAST - type: string 
	Parameter FIFO_RAM_TYPE bound to: BLOCKRAM - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/async_fifo.v:234]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (18#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/async_fifo.v:38]
WARNING: [Synth 8-350] instance 'buffer_fifo' of module 'async_fifo' requires 12 connections, but only 10 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:55]
INFO: [Synth 8-256] done synthesizing module 'FifoBuffer' (19#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:288]
INFO: [Synth 8-256] done synthesizing module 'bft' (20#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/bft.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'fftTop' (21#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/fftTop.v:31]
INFO: [Synth 8-638] synthesizing module 'or1200_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:150]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter ppic_ints bound to: 20 - type: integer 
WARNING: [Synth 8-350] instance 'cpu_iwb_dat_i' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:513]
WARNING: [Synth 8-350] instance 'cpu_iwb_dat_o' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:523]
WARNING: [Synth 8-350] instance 'cpu_dwb_dat_i' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:533]
WARNING: [Synth 8-350] instance 'cpu_dwb_dat_o' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:543]
WARNING: [Synth 8-350] instance 'cpu_iwb_adr_o' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:553]
WARNING: [Synth 8-350] instance 'cpu_dbg_dat_o' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:563]
WARNING: [Synth 8-350] instance 'cpu_dbg_dat_i' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:573]
INFO: [Synth 8-638] synthesizing module 'or1200_iwb_biu' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_iwb_biu.v:117]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or1200_iwb_biu' (22#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_iwb_biu.v:117]
INFO: [Synth 8-638] synthesizing module 'or1200_wb_biu' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:116]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or1200_wb_biu' (23#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:116]
INFO: [Synth 8-638] synthesizing module 'or1200_immu_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_immu_top.v:128]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_immu_tlb' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_immu_tlb.v:97]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_spram_64x14' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x14.v:116]
	Parameter aw bound to: 6 - type: integer 
	Parameter dw bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:38611]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S18' (24#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:38611]
INFO: [Synth 8-256] done synthesizing module 'or1200_spram_64x14' (25#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x14.v:116]
INFO: [Synth 8-638] synthesizing module 'or1200_spram_64x22' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x22.v:116]
	Parameter aw bound to: 6 - type: integer 
	Parameter dw bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:40182]
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36' (26#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:40182]
INFO: [Synth 8-256] done synthesizing module 'or1200_spram_64x22' (27#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x22.v:116]
INFO: [Synth 8-256] done synthesizing module 'or1200_immu_tlb' (28#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_immu_tlb.v:97]
INFO: [Synth 8-256] done synthesizing module 'or1200_immu_top' (29#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_immu_top.v:128]
INFO: [Synth 8-638] synthesizing module 'or1200_ic_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_top.v:112]
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_ic_fsm' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:121]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:205]
INFO: [Synth 8-256] done synthesizing module 'or1200_ic_fsm' (30#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:121]
INFO: [Synth 8-638] synthesizing module 'or1200_ic_ram' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_ram.v:93]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_spram_2048x32_bw' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v:91]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S9' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:40909]
	Parameter INIT bound to: 9'b000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 9'b000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S9' (31#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:40909]
INFO: [Synth 8-256] done synthesizing module 'or1200_spram_2048x32_bw' (32#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v:91]
INFO: [Synth 8-256] done synthesizing module 'or1200_ic_ram' (33#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_ram.v:93]
INFO: [Synth 8-638] synthesizing module 'or1200_ic_tag' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:93]
	Parameter dw bound to: 20 - type: integer 
	Parameter aw bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_spram_512x20' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_512x20.v:122]
	Parameter aw bound to: 10 - type: integer 
	Parameter dw bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or1200_spram_512x20' (34#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_512x20.v:122]
WARNING: [Synth 8-689] width (9) of port connection 'addr' does not match port width (10) of module 'or1200_spram_512x20' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:174]
INFO: [Synth 8-256] done synthesizing module 'or1200_ic_tag' (35#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:93]
INFO: [Synth 8-256] done synthesizing module 'or1200_ic_top' (36#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ic_top.v:112]
INFO: [Synth 8-638] synthesizing module 'or1200_cpu' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_cpu.v:157]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_genpc' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:114]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:209]
INFO: [Synth 8-256] done synthesizing module 'or1200_genpc' (37#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:114]
INFO: [Synth 8-638] synthesizing module 'or1200_if' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_if.v:90]
INFO: [Synth 8-256] done synthesizing module 'or1200_if' (38#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_if.v:90]
INFO: [Synth 8-638] synthesizing module 'or1200_ctrl' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:132]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:323]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:338]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:389]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:433]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:450]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:524]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:605]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:668]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:766]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:811]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:907]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:965]
INFO: [Synth 8-256] done synthesizing module 'or1200_ctrl' (39#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:132]
INFO: [Synth 8-638] synthesizing module 'or1200_rf' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rf.v:96]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_rfram_generic' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:65]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:131]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:131]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:177]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:177]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:223]
INFO: [Synth 8-256] done synthesizing module 'or1200_rfram_generic' (40#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:65]
INFO: [Synth 8-256] done synthesizing module 'or1200_rf' (41#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_rf.v:96]
INFO: [Synth 8-638] synthesizing module 'or1200_operandmuxes' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:81]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:159]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:177]
INFO: [Synth 8-256] done synthesizing module 'or1200_operandmuxes' (42#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:81]
INFO: [Synth 8-638] synthesizing module 'or1200_alu' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:123]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:210]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:281]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:307]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:367]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:411]
INFO: [Synth 8-256] done synthesizing module 'or1200_alu' (43#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:123]
INFO: [Synth 8-638] synthesizing module 'or1200_mult_mac' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:82]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:199]
INFO: [Synth 8-638] synthesizing module 'or1200_gmultp2_32x32' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:90]
INFO: [Synth 8-256] done synthesizing module 'or1200_gmultp2_32x32' (44#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:90]
INFO: [Synth 8-256] done synthesizing module 'or1200_mult_mac' (45#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:82]
INFO: [Synth 8-638] synthesizing module 'or1200_sprs' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:117]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:389]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:396]
INFO: [Synth 8-256] done synthesizing module 'or1200_sprs' (46#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:117]
INFO: [Synth 8-638] synthesizing module 'or1200_lsu' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_lsu.v:90]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_mem2reg' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:92]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:420]
INFO: [Synth 8-256] done synthesizing module 'or1200_mem2reg' (47#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:92]
INFO: [Synth 8-638] synthesizing module 'or1200_reg2mem' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:81]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:107]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:118]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:128]
INFO: [Synth 8-256] done synthesizing module 'or1200_reg2mem' (48#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:81]
INFO: [Synth 8-256] done synthesizing module 'or1200_lsu' (49#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_lsu.v:90]
INFO: [Synth 8-638] synthesizing module 'or1200_wbmux' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:81]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:144]
INFO: [Synth 8-256] done synthesizing module 'or1200_wbmux' (50#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:81]
INFO: [Synth 8-638] synthesizing module 'or1200_freeze' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_freeze.v:117]
INFO: [Synth 8-256] done synthesizing module 'or1200_freeze' (51#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_freeze.v:117]
INFO: [Synth 8-638] synthesizing module 'or1200_except' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_except.v:159]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_except.v:426]
INFO: [Synth 8-256] done synthesizing module 'or1200_except' (52#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_except.v:159]
INFO: [Synth 8-638] synthesizing module 'or1200_cfgr' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:84]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:109]
INFO: [Synth 8-256] done synthesizing module 'or1200_cfgr' (53#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:84]
INFO: [Synth 8-256] done synthesizing module 'or1200_cpu' (54#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_cpu.v:157]
INFO: [Synth 8-638] synthesizing module 'or1200_dmmu_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_top.v:109]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_dmmu_tlb' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v:91]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_spram_64x24' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x24.v:119]
	Parameter aw bound to: 6 - type: integer 
	Parameter dw bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or1200_spram_64x24' (55#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x24.v:119]
INFO: [Synth 8-256] done synthesizing module 'or1200_dmmu_tlb' (56#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v:91]
INFO: [Synth 8-256] done synthesizing module 'or1200_dmmu_top' (57#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_top.v:109]
INFO: [Synth 8-638] synthesizing module 'or1200_dc_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_top.v:108]
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_dc_fsm' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:119]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:217]
INFO: [Synth 8-256] done synthesizing module 'or1200_dc_fsm' (58#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'or1200_dc_ram' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_ram.v:90]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or1200_dc_ram' (59#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_ram.v:90]
INFO: [Synth 8-638] synthesizing module 'or1200_dc_tag' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_tag.v:87]
	Parameter dw bound to: 20 - type: integer 
	Parameter aw bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or1200_dc_tag' (60#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_tag.v:87]
INFO: [Synth 8-256] done synthesizing module 'or1200_dc_top' (61#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dc_top.v:108]
INFO: [Synth 8-638] synthesizing module 'or1200_qmem_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:86]
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:565]
INFO: [Synth 8-256] done synthesizing module 'or1200_qmem_top' (62#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:86]
INFO: [Synth 8-638] synthesizing module 'or1200_sb' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sb.v:65]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or1200_sb_fifo' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:69]
	Parameter dw bound to: 68 - type: integer 
	Parameter fw bound to: 3 - type: integer 
	Parameter fl bound to: 8 - type: integer 
	Parameter RAM_TYPE bound to: BLOCK_RAM - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo__parameterized0' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 68 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter USE_PROG_FULL_EMPTY bound to: FALSE - type: string 
	Parameter FLAG_GENERATION bound to: FAST - type: string 
	Parameter FIFO_RAM_TYPE bound to: HARDFIFO - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO_DUALCLOCK_MACRO' [/opt/Xilinx/Vivado/2016.4/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter DATA_WIDTH bound to: 68 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: TRUE - type: string 
	Parameter d_size bound to: 72 - type: integer 
	Parameter D_WIDTH bound to: 64 - type: integer 
	Parameter DIP_WIDTH bound to: 4 - type: integer 
	Parameter DOP_WIDTH bound to: 4 - type: integer 
	Parameter COUNT_WIDTH bound to: 9 - type: integer 
	Parameter MAX_D_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter fin_width bound to: 68 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (63#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO_DUALCLOCK_MACRO' (64#1) [/opt/Xilinx/Vivado/2016.4/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-256] done synthesizing module 'async_fifo__parameterized0' (64#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/async_fifo.v:38]
WARNING: [Synth 8-350] instance 'async_fifo' of module 'async_fifo' requires 12 connections, but only 9 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:97]
INFO: [Synth 8-256] done synthesizing module 'or1200_sb_fifo' (65#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:69]
INFO: [Synth 8-256] done synthesizing module 'or1200_sb' (66#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_sb.v:65]
INFO: [Synth 8-638] synthesizing module 'or1200_du' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:130]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:967]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1085]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1099]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1149]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1163]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1227]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1277]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1291]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1341]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1355]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1405]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1419]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1469]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1483]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1533]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1547]
INFO: [Synth 8-638] synthesizing module 'or1200_dpram_256x32' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v:66]
	Parameter aw bound to: 8 - type: integer 
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:40278]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (67#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:40278]
INFO: [Synth 8-256] done synthesizing module 'or1200_dpram_256x32' (68#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v:66]
INFO: [Synth 8-256] done synthesizing module 'or1200_du' (69#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_du.v:130]
INFO: [Synth 8-638] synthesizing module 'or1200_pic' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:84]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:179]
INFO: [Synth 8-256] done synthesizing module 'or1200_pic' (70#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:84]
INFO: [Synth 8-638] synthesizing module 'or1200_tt' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:93]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:186]
INFO: [Synth 8-256] done synthesizing module 'or1200_tt' (71#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:93]
INFO: [Synth 8-638] synthesizing module 'or1200_pm' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_pm.v:75]
INFO: [Synth 8-256] done synthesizing module 'or1200_pm' (72#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_pm.v:75]
INFO: [Synth 8-256] done synthesizing module 'or1200_top' (73#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/or1200/or1200_top.v:150]
WARNING: [Synth 8-689] width (1) of port connection 'pic_ints_i' does not match port width (20) of module 'or1200_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:325]
WARNING: [Synth 8-689] width (1) of port connection 'clmode_i' does not match port width (2) of module 'or1200_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:325]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_is_o' does not match port width (2) of module 'or1200_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:332]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b01 
	Parameter pri_sel1 bound to: 2'b01 
	Parameter pri_sel2 bound to: 2'b10 
	Parameter pri_sel3 bound to: 2'b10 
	Parameter pri_sel4 bound to: 2'b10 
	Parameter pri_sel5 bound to: 2'b10 
	Parameter pri_sel6 bound to: 2'b10 
	Parameter pri_sel7 bound to: 2'b10 
	Parameter pri_sel8 bound to: 2'b10 
	Parameter pri_sel9 bound to: 2'b10 
	Parameter pri_sel10 bound to: 2'b10 
	Parameter pri_sel11 bound to: 2'b10 
	Parameter pri_sel12 bound to: 2'b10 
	Parameter pri_sel13 bound to: 2'b10 
	Parameter pri_sel14 bound to: 2'b10 
	Parameter pri_sel15 bound to: 2'b10 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_master_if' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:455]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:455]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:599]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:623]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:647]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:647]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_master_if' (74#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b01 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_arb' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:69]
	Parameter grant0 bound to: 3'b000 
	Parameter grant1 bound to: 3'b001 
	Parameter grant2 bound to: 3'b010 
	Parameter grant3 bound to: 3'b011 
	Parameter grant4 bound to: 3'b100 
	Parameter grant5 bound to: 3'b101 
	Parameter grant6 bound to: 3'b110 
	Parameter grant7 bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:121]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_arb' (75#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:69]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec' (76#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc' (77#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel' (78#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized0' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized0' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized0' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized0' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized0' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized1' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized1' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized2' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized2' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized3' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized3' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized4' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized4' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized5' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized5' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized6' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized6' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized7' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized7' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized0' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized0' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized0' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized1' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized1' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized1' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized8' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized8' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized9' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized9' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized10' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized10' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized11' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized11' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized12' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized12' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized13' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized13' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized14' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized14' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized15' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized15' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized1' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized1' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized1' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized2' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized2' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized2' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized16' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized16' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized17' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized17' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized18' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized18' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized19' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized19' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized20' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized20' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized21' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized21' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized22' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized22' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized23' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized23' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized2' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized2' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized2' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized3' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized3' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized3' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized24' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized24' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized25' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized25' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized26' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized26' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized27' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized27' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized28' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized28' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized29' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized29' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized30' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized30' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized31' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized31' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized3' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized3' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized3' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized4' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized4' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized4' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized32' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized32' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized33' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized33' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized34' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized34' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized35' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized35' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized36' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized36' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized37' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized37' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized38' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized38' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized39' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized39' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized4' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized4' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Common 17-14] Message 'Synth 8-3536' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized4' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized5' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized5' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized5' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized40' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized40' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized41' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized41' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized42' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized42' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized43' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized43' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized44' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized44' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized45' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized45' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized46' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized46' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized47' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized47' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized5' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized5' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized5' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized6' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized6' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized6' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized48' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized48' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized49' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized49' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized50' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized50' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized51' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized51' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized52' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized52' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized53' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized53' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized54' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized54' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized55' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized55' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized6' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized6' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized6' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized7' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized7' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized7' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized56' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized56' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized57' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized57' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized58' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized58' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized59' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized59' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized60' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized60' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized61' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized61' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized62' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized62' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized63' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized63' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized7' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized7' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized7' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized8' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized8' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized8' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized64' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized64' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized65' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized65' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized66' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized66' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized67' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized67' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized68' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized68' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized69' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized69' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized70' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized70' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized71' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized71' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized8' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized8' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized8' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized9' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized9' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized9' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized72' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized72' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized73' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized73' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized74' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized74' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized75' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized75' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized76' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized76' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized77' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized77' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized78' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized78' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized79' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized79' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized9' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized9' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized9' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized10' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized10' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized10' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized80' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized80' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized81' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized81' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized82' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized82' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized83' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized83' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized84' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized84' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized85' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized85' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized86' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized86' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized87' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized87' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized10' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized10' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized10' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized11' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized11' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized11' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized88' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized88' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized89' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized89' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized90' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized90' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized91' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized91' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized92' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized92' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized93' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized93' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized94' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized94' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized95' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized95' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized11' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized11' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized11' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized12' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized12' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized12' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized96' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized96' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized97' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized97' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized98' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized98' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized99' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized99' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized100' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized100' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized101' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized101' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized102' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized102' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized103' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized103' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized12' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized12' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized12' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if__parameterized13' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel__parameterized13' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc__parameterized13' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized104' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized104' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized105' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized105' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized106' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized106' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized107' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized107' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized108' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized108' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized109' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized109' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized110' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized110' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec__parameterized111' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec__parameterized111' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc__parameterized13' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel__parameterized13' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if__parameterized13' (79#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_rf' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v:67]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_rf' (80#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v:67]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_top' (81#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v:67]
WARNING: [Synth 8-350] instance 'wbArbEngine' of module 'wb_conmax_top' requires 242 connections, but only 72 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
INFO: [Synth 8-638] synthesizing module 'usbf_top' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:115]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
WARNING: [Synth 8-350] instance 'usb_in' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:355]
WARNING: [Synth 8-689] width (31) of port connection 'dout' does not match port width (32) of module 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:372]
WARNING: [Synth 8-350] instance 'usb_dma_wb_in' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:365]
WARNING: [Synth 8-350] instance 'usb_out' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:376]
WARNING: [Synth 8-689] width (30) of port connection 'dout' does not match port width (32) of module 'FifoBuffer' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:394]
WARNING: [Synth 8-350] instance 'dma_out' of module 'FifoBuffer' requires 9 connections, but only 7 given [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:387]
INFO: [Synth 8-638] synthesizing module 'usbf_utmi_if' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_utmi_if.v:106]
INFO: [Synth 8-638] synthesizing module 'usbf_utmi_ls' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:104]
	Parameter POR bound to: 15'b000000000000001 
	Parameter NORMAL bound to: 15'b000000000000010 
	Parameter RES_SUSP bound to: 15'b000000000000100 
	Parameter SUSPEND bound to: 15'b000000000001000 
	Parameter RESUME bound to: 15'b000000000010000 
	Parameter RESUME_REQUEST bound to: 15'b000000000100000 
	Parameter RESUME_WAIT bound to: 15'b000000001000000 
	Parameter RESUME_SIG bound to: 15'b000000010000000 
	Parameter ATTACH bound to: 15'b000000100000000 
	Parameter RESET bound to: 15'b000001000000000 
	Parameter SPEED_NEG bound to: 15'b000010000000000 
	Parameter SPEED_NEG_K bound to: 15'b000100000000000 
	Parameter SPEED_NEG_J bound to: 15'b001000000000000 
	Parameter SPEED_NEG_HS bound to: 15'b010000000000000 
	Parameter SPEED_NEG_FS bound to: 15'b100000000000000 
INFO: [Synth 8-4471] merging register 'T2_gt_1_2_mS_reg' into 'T2_gt_1_0_mS_reg' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:395]
INFO: [Synth 8-256] done synthesizing module 'usbf_utmi_ls' (82#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:104]
INFO: [Synth 8-256] done synthesizing module 'usbf_utmi_if' (83#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_utmi_if.v:106]
INFO: [Synth 8-638] synthesizing module 'usbf_pl' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:105]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'usbf_pd' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:106]
	Parameter IDLE bound to: 4'b0001 
	Parameter ACTIVE bound to: 4'b0010 
	Parameter TOKEN bound to: 4'b0100 
	Parameter DATA bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'usbf_crc5' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_crc5.v:87]
INFO: [Synth 8-256] done synthesizing module 'usbf_crc5' (84#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_crc5.v:87]
INFO: [Synth 8-638] synthesizing module 'usbf_crc16' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_crc16.v:87]
INFO: [Synth 8-256] done synthesizing module 'usbf_crc16' (85#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_crc16.v:87]
INFO: [Synth 8-256] done synthesizing module 'usbf_pd' (86#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:106]
INFO: [Synth 8-638] synthesizing module 'usbf_pa' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:99]
	Parameter IDLE bound to: 5'b00001 
	Parameter DATA bound to: 5'b00010 
	Parameter CRC1 bound to: 5'b00100 
	Parameter CRC2 bound to: 5'b01000 
	Parameter WAIT bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'usbf_pa' (87#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:99]
INFO: [Synth 8-638] synthesizing module 'usbf_idma' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:115]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
	Parameter IDLE bound to: 8'b00000001 
	Parameter WAIT_MRD bound to: 8'b00000010 
	Parameter MEM_WR bound to: 8'b00000100 
	Parameter MEM_WR1 bound to: 8'b00001000 
	Parameter MEM_WR2 bound to: 8'b00010000 
	Parameter MEM_RD1 bound to: 8'b00100000 
	Parameter MEM_RD2 bound to: 8'b01000000 
	Parameter MEM_RD3 bound to: 8'b10000000 
INFO: [Synth 8-4471] merging register 'wr_done_r_reg' into 'rx_data_done_r2_reg' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:403]
INFO: [Synth 8-256] done synthesizing module 'usbf_idma' (88#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:115]
INFO: [Synth 8-638] synthesizing module 'usbf_pe' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:121]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
	Parameter ACK bound to: 0 - type: integer 
	Parameter NACK bound to: 1 - type: integer 
	Parameter STALL bound to: 2 - type: integer 
	Parameter NYET bound to: 3 - type: integer 
	Parameter IDLE bound to: 10'b0000000001 
	Parameter TOKEN bound to: 10'b0000000010 
	Parameter IN bound to: 10'b0000000100 
	Parameter IN2 bound to: 10'b0000001000 
	Parameter OUT bound to: 10'b0000010000 
	Parameter OUT2A bound to: 10'b0000100000 
	Parameter OUT2B bound to: 10'b0001000000 
	Parameter UPDATEW bound to: 10'b0010000000 
	Parameter UPDATE bound to: 10'b0100000000 
	Parameter UPDATE2 bound to: 10'b1000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:441]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:449]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:456]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:463]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:482]
INFO: [Synth 8-4471] merging register 'uc_dpd_set_reg' into 'uc_bsel_set_reg' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:741]
INFO: [Synth 8-256] done synthesizing module 'usbf_pe' (89#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:121]
INFO: [Synth 8-4471] merging register 'clr_sof_time_reg' into 'frame_no_we_r_reg' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:314]
INFO: [Synth 8-256] done synthesizing module 'usbf_pl' (90#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:105]
INFO: [Synth 8-638] synthesizing module 'usbf_mem_arb' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_mem_arb.v:95]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'usbf_mem_arb' (91#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_mem_arb.v:95]
INFO: [Synth 8-638] synthesizing module 'usbf_rf' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:411]
INFO: [Synth 8-638] synthesizing module 'usbf_ep_rf' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:99]
INFO: [Synth 8-256] done synthesizing module 'usbf_ep_rf' (92#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:99]
INFO: [Synth 8-256] done synthesizing module 'usbf_rf' (93#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:114]
INFO: [Synth 8-638] synthesizing module 'usbf_wb' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:100]
	Parameter IDLE bound to: 6'b000001 
	Parameter MA_WR bound to: 6'b000010 
	Parameter MA_RD bound to: 6'b000100 
	Parameter W0 bound to: 6'b001000 
	Parameter W1 bound to: 6'b010000 
	Parameter W2 bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:216]
INFO: [Synth 8-256] done synthesizing module 'usbf_wb' (94#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:100]
INFO: [Synth 8-638] synthesizing module 'rtlRam' [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/rtlRam.v:1]
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter addrWidth bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rtlRam' (95#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/rtlRam.v:1]
INFO: [Synth 8-256] done synthesizing module 'usbf_top' (96#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_top.v:115]
INFO: [Synth 8-256] done synthesizing module 'top' (97#1) [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:49]
WARNING: [Synth 8-3331] design usbf_rf has unconnected port attached
WARNING: [Synth 8-3331] design usbf_mem_arb has unconnected port wclk
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_NACK
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_STALL
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_NYET
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_PRE
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_ERR
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_SPLIT
WARNING: [Synth 8-3331] design usbf_pe has unconnected port crc5_err
WARNING: [Synth 8-3331] design usbf_pe has unconnected port fsel
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[3]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[2]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[1]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[0]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[21]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[20]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[19]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[18]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[14]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[13]
WARNING: [Synth 8-3331] design usbf_pl has unconnected port usb_reset
WARNING: [Synth 8-3331] design usbf_pl has unconnected port usb_suspend
WARNING: [Synth 8-3331] design usbf_pl has unconnected port usb_attached
WARNING: [Synth 8-3331] design usbf_utmi_ls has unconnected port rx_active
WARNING: [Synth 8-3331] design usbf_utmi_ls has unconnected port tx_ready
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[15]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[13]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[11]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[9]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[7]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[5]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[3]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[1]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[31]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[30]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[29]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[28]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[27]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[26]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[25]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[24]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[23]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[22]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[21]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[20]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[19]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[18]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[17]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[16]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[10]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[9]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[8]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[7]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[6]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[5]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[4]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[3]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[2]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[1]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[0]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[31]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[30]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[29]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[28]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[27]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[26]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[25]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[24]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[23]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[22]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[21]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[20]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[19]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[18]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[17]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[16]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[15]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[14]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[13]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[12]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[11]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[10]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[9]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[8]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[7]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[31]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[30]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[29]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[28]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[27]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[26]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[25]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[24]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[23]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[22]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[21]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[20]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[19]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[18]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.902 ; gain = 300.430 ; free physical = 4399 ; free virtual = 13997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[31] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[30] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[29] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[28] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[27] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[26] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[25] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[24] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[23] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[22] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[21] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[20] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[19] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[18] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[17] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[16] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[15] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[14] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[13] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[12] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[11] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[10] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[9] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[8] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[7] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[6] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[5] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[4] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[3] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[2] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[1] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_data_i[0] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[31] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[30] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[29] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[28] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[27] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[26] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[25] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[24] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[23] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[22] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[21] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[20] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[19] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[18] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[17] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[16] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[15] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[14] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[13] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[12] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[11] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[10] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[9] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[8] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[7] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[6] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[5] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[4] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[3] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[2] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[1] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_addr_i[0] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_sel_i[3] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_sel_i[2] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_sel_i[1] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_sel_i[0] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_we_i to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_cyc_i to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m2_stb_i to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[31] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[30] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[29] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[28] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[27] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[26] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[25] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[24] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[23] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[22] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[21] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[20] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[19] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[18] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[17] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[16] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[15] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[14] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[13] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[12] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[11] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[10] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[9] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[8] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[7] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[6] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[5] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[4] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-3295] tying undriven pin wbArbEngine:m3_data_i[3] to constant 0 [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/top.v:350]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1231.902 ; gain = 300.430 ; free physical = 4399 ; free virtual = 13997
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k70tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/constrs_2/imports/kintex7/top_full.xdc]
Finished Parsing XDC File [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/constrs_2/imports/kintex7/top_full.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/constrs_2/imports/kintex7/top_full.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IBUFG => IBUF: 1 instances
  RAMB16_S18 => RAMB18E1: 2 instances
  RAMB16_S36 => RAMB36E1: 2 instances
  RAMB16_S36_S36 => RAMB18E1: 4 instances
  RAMB16_S9 => RAMB18E1: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1682.059 ; gain = 0.000 ; free physical = 3970 ; free virtual = 13611
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1682.059 ; gain = 750.586 ; free physical = 3967 ; free virtual = 13609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1682.059 ; gain = 750.586 ; free physical = 3967 ; free virtual = 13609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1682.059 ; gain = 750.586 ; free physical = 3967 ; free virtual = 13609
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'loadState_reg' in module 'bft'
INFO: [Synth 8-5546] ROM "wbOutputData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "control_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "control_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "control_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_ic_fsm'
INFO: [Synth 8-5546] ROM "imm_signextend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "except_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rfwb_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pre_branch_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "lsu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "flag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cy_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_spr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_spr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "dcpu_sel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_except'
INFO: [Synth 8-5544] ROM "except_type" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_dc_fsm'
INFO: [Synth 8-5544] ROM "hitmiss_eval" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pmr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pri_out_d0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_utmi_ls'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pd'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pa'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_idma'
INFO: [Synth 8-5544] ROM "dtmp_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dtmp_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dtmp_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dtmp_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pe'
INFO: [Synth 8-5546] ROM "send_zero_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_zero_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_dpid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_dpid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_ack_to_val" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:454]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hamada/git/Autoware/fpga/proj/autoware_reconfacc/autoware_reconfacc.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:429]
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'loadState_reg' using encoding 'sequential' in module 'bft'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'or1200_ic_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_except'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              011 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_dc_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1682.059 ; gain = 750.586 ; free physical = 3966 ; free virtual = 13608
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'wb_conmax_slave_if:/msel/arb2' (wb_conmax_arb) to 'wb_conmax_slave_if:/msel/arb3'

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |muxpart                                    |           1|     40880|
|2     |ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1   |           1|       194|
|3     |muxpart__4                                 |           1|     40880|
|4     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1 |           1|       523|
|5     |mgtTop__GC0                                |           1|       807|
|6     |usbf_top                                   |           2|     30699|
|7     |top__GCB0                                  |           1|     44250|
|8     |top__GCB1                                  |           1|     32338|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 64    
	   2 Input     12 Bit       Adders := 32    
	   2 Input     11 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 15    
	   2 Input      7 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 64    
	   2 Input     10 Bit         XORs := 62    
	   2 Input      4 Bit         XORs := 11    
	   2 Input      1 Bit         XORs := 86    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 16    
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 16    
	               64 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 217   
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 150   
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 66    
	               12 Bit    Registers := 96    
	               11 Bit    Registers := 66    
	               10 Bit    Registers := 165   
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 67    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 92    
	                2 Bit    Registers := 104   
	                1 Bit    Registers := 1569  
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 2     
	              32K Bit         RAMs := 31    
	              20K Bit         RAMs := 2     
+---Muxes : 
	  33 Input   1024 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 198   
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 40    
	   9 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	  28 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	  10 Input     29 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     15 Bit        Muxes := 4     
	  16 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 13    
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 67    
	   2 Input     12 Bit        Muxes := 32    
	   2 Input     11 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 7     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 40    
	  32 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   7 Input      6 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 24    
	   8 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 112   
	   7 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2277  
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 235   
	   4 Input      3 Bit        Muxes := 15    
	   9 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 58    
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 4     
	  19 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 97    
	   4 Input      2 Bit        Muxes := 79    
	   2 Input      1 Bit        Muxes := 914   
	   6 Input      1 Bit        Muxes := 24    
	  16 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 645   
	   4 Input      1 Bit        Muxes := 23    
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mgtTop 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module async_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module usbf_utmi_ls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 18    
Module usbf_utmi_if 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module usbf_crc5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
Module usbf_crc16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
Module usbf_pd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 9     
Module usbf_crc16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
Module usbf_pa 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
Module usbf_idma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 5     
Module usbf_pe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	  19 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module usbf_pl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module usbf_mem_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module usbf_ep_rf__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_rf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	  21 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module usbf_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
Module rtlRam 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module usbf_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module coreTransform__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module async_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module bft 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module fftTop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module wb_conmax_master_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_arb__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_arb__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_arb__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized36 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized37 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized38 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized39 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized40 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized41 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized42 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized43 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized44 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized45 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized46 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized47 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized48 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized49 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized50 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized51 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized52 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized53 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized54 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized55 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized56 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized57 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized58 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized59 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized60 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized61 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized62 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized63 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized64 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized65 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized66 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized67 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized68 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized69 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized70 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized71 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized72 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized73 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized74 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized75 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized76 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized77 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized78 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized79 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized80 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized81 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized82 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized83 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized84 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized85 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized86 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized87 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized88 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized89 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized90 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized91 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized92 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized93 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized94 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized95 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized96 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized97 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized98 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized99 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized100 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized101 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized102 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized103 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized104 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized105 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized106 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized107 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized108 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized109 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized110 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized111 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_rf 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 2     
Module async_fifo__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module or1200_iwb_biu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_wb_biu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_immu_tlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module or1200_immu_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_ic_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 8     
Module or1200_spram_512x20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module or1200_ic_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module or1200_genpc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module or1200_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module or1200_rfram_generic 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	  33 Input   1024 Bit        Muxes := 1     
Module or1200_rf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_operandmuxes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	  32 Input      7 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_gmultp2_32x32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module or1200_mult_mac 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_sprs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module or1200_mem2reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module or1200_reg2mem 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module or1200_lsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
Module or1200_wbmux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module or1200_freeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_except 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module or1200_cfgr 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     29 Bit        Muxes := 1     
Module or1200_dmmu_tlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module or1200_dmmu_top 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_dc_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 10    
Module or1200_spram_512x20__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module or1200_dc_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_qmem_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
Module async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module or1200_sb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_du 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  28 Input     32 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 11    
Module or1200_pic 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module or1200_tt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_pm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module or1200_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
