Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bbb71afbd1ee48a99d1427b75d3dbae8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_result2_2tb_behav xil_defaultlib.lab2_result2_2tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'compare_result_8' [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator2/serial_comparator2.srcs/sim_1/new/lab2_result2_2tb.sv:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'compare_result_4' [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator2/serial_comparator2.srcs/sim_1/new/lab2_result2_2tb.sv:39]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'compare_result_2' [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator2/serial_comparator2.srcs/sim_1/new/lab2_result2_2tb.sv:40]
WARNING: [VRFC 10-3283] element index 16 into 'compare_result_16' is out of bounds [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator2/serial_comparator2.srcs/sources_1/new/parallel_comparator32.sv:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.min_comparator
Compiling module xil_defaultlib.parallel_comparator32_default
Compiling module xil_defaultlib.parallel_comparator16_default
Compiling module xil_defaultlib.parallel_comparator8_default
Compiling module xil_defaultlib.parallel_comparator4_default
Compiling module xil_defaultlib.lab2_result2_2tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_result2_2tb_behav
