<stg><name>sub</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="32">
<![CDATA[
:0 %z_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
:1 %z_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
:2 %z_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
:3 %z_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="14">
<![CDATA[
:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="14">
<![CDATA[
:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:6 %z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %z_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_0_load, i64 0, i64 %z_word_num_bits_1_0_load, i64 %z_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:10 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:11 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:12 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:16 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %z_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %z_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %z_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %z_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %trunc_ln45 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:6 %add_ln45_1 = add i14 %trunc_ln45, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:8 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:9 %add_ln50 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:10 %tmp = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:11 %zext_ln213_1 = zext i14 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln213_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:12 %state_addr_3 = getelementptr i256 %state, i64 0, i64 %zext_ln213_1

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:13 %state_load_3 = load i14 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:14 %store_ln211 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:15 %store_ln211 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:16 %store_ln211 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:17 %store_ln211 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %add_ln45 = add i14 %trunc_ln45, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:7 %shl_ln50_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:13 %state_load_3 = load i14 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:18 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i3 %i, void %.split9

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 %k_8, void %.split9

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %p_phi = phi i14 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i14 %tmp, void %.split9

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln211 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln211 = br i1 %icmp_ln211, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50 = trunc i3 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split:1 %or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50, i3 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="7">
<![CDATA[
.split:2 %zext_ln50 = zext i7 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:3 %add_ln50_1 = add i19 %zext_ln50, i19 %shl_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %lshr_ln213_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln213_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="14">
<![CDATA[
.split:5 %zext_ln213 = zext i14 %lshr_ln213_2

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %state_addr_2 = getelementptr i256 %state, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="14">
<![CDATA[
.split:7 %state_load_2 = load i14 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %z_word_num_bits_0_2_load = load i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %z_word_num_bits_1_2_load = load i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2 %z_word_num_bits_2_2_load = load i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3 %z_word_num_bits_3_2_load = load i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="14">
<![CDATA[
:4 %zext_ln211 = zext i14 %p_phi

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %or_ln82_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_2_load, i64 %z_word_num_bits_2_2_load, i64 %z_word_num_bits_1_2_load, i64 %z_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="or_ln82_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %state_addr_1 = getelementptr i256 %state, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:7 %store_ln82 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_1, i256 %or_ln82_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="14">
<![CDATA[
.split:7 %state_load_2 = load i14 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split:8 %shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="8">
<![CDATA[
.split:9 %zext_ln213_2 = zext i8 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln213_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:10 %lshr_ln213 = lshr i256 %state_load_2, i256 %zext_ln213_2

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="256">
<![CDATA[
.split:11 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:12 %lshr_ln213_1 = lshr i256 %state_load_3, i256 %zext_ln213_2

]]></Node>
<StgValue><ssdm name="lshr_ln213_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="256">
<![CDATA[
.split:13 %trunc_ln213_1 = trunc i256 %lshr_ln213_1

]]></Node>
<StgValue><ssdm name="trunc_ln213_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:14 %sub_ln213 = sub i64 %trunc_ln213, i64 %trunc_ln213_1

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:15 %k1 = icmp_ult  i64 %trunc_ln213, i64 %trunc_ln213_1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="1">
<![CDATA[
.split:16 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:17 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %sub_ln216 = sub i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:19 %switch_ln216 = switch i2 %trunc_ln50, void %branch7, i2 0, void %.split..split9_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln216"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln216 = store i64 %sub_ln216, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln216 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln216 = store i64 %sub_ln216, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln216 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split9_crit_edge:0 %store_ln216 = store i64 %sub_ln216, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.split..split9_crit_edge:1 %br_ln216 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln216 = store i64 %sub_ln216, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln216 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:0 %k_8 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.split9:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_1 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_1 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="256">
<![CDATA[
:9 %trunc_ln60 = trunc i256 %state_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="32">
<![CDATA[
:11 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:12 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
:13 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="121" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="123" from="StgValue_122" to="z_word_num_bits_0_0" fromId="122" toId="9">
</dataflow>
<dataflow id="124" from="StgValue_122" to="z_word_num_bits_1_0" fromId="122" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_122" to="z_word_num_bits_2_0" fromId="122" toId="11">
</dataflow>
<dataflow id="126" from="StgValue_122" to="z_word_num_bits_3_0" fromId="122" toId="12">
</dataflow>
<dataflow id="127" from="state" to="state_addr" fromId="121" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_128" to="state_addr" fromId="128" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_130" to="state_addr" fromId="130" toId="13">
</dataflow>
<dataflow id="132" from="state_addr" to="state_load" fromId="13" toId="14">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="15">
</dataflow>
<dataflow id="135" from="state" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="137" from="empty_17" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="142" from="empty_18" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specinterface_ln0" fromId="143" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="146" from="empty_18" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="147" from="empty_18" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="148" from="empty_18" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="150" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="151" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="152" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="153" from="empty_18" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="154" from="empty_18" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="155" toId="16">
</dataflow>
<dataflow id="157" from="state" to="specbramwithbyteenable_ln0" fromId="121" toId="16">
</dataflow>
<dataflow id="158" from="state_addr" to="state_load" fromId="13" toId="17">
</dataflow>
<dataflow id="160" from="StgValue_159" to="phi_ln29" fromId="159" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln29" to="phi_ln29" fromId="18" toId="19">
</dataflow>
<dataflow id="162" from="add_ln29" to="phi_ln29" fromId="20" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln29" to="phi_ln29" fromId="35" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="164" from="phi_ln29" to="add_ln29" fromId="19" toId="20">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln29" fromId="165" toId="20">
</dataflow>
<dataflow id="167" from="z_word_num_bits_0_0" to="z_word_num_bits_0_0_load" fromId="9" toId="21">
</dataflow>
<dataflow id="168" from="z_word_num_bits_1_0" to="z_word_num_bits_1_0_load" fromId="10" toId="22">
</dataflow>
<dataflow id="169" from="z_word_num_bits_2_0" to="z_word_num_bits_2_0_load" fromId="11" toId="23">
</dataflow>
<dataflow id="170" from="z_word_num_bits_3_0" to="z_word_num_bits_3_0_load" fromId="12" toId="24">
</dataflow>
<dataflow id="172" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_0_1" fromId="171" toId="25">
</dataflow>
<dataflow id="173" from="StgValue_128" to="z_word_num_bits_0_1" fromId="128" toId="25">
</dataflow>
<dataflow id="174" from="z_word_num_bits_0_0_load" to="z_word_num_bits_0_1" fromId="21" toId="25">
</dataflow>
<dataflow id="175" from="z_word_num_bits_0_0_load" to="z_word_num_bits_0_1" fromId="21" toId="25">
</dataflow>
<dataflow id="176" from="z_word_num_bits_0_0_load" to="z_word_num_bits_0_1" fromId="21" toId="25">
</dataflow>
<dataflow id="177" from="phi_ln29" to="z_word_num_bits_0_1" fromId="19" toId="25">
</dataflow>
<dataflow id="178" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_1_1" fromId="171" toId="26">
</dataflow>
<dataflow id="179" from="z_word_num_bits_1_0_load" to="z_word_num_bits_1_1" fromId="22" toId="26">
</dataflow>
<dataflow id="180" from="StgValue_128" to="z_word_num_bits_1_1" fromId="128" toId="26">
</dataflow>
<dataflow id="181" from="z_word_num_bits_1_0_load" to="z_word_num_bits_1_1" fromId="22" toId="26">
</dataflow>
<dataflow id="182" from="z_word_num_bits_1_0_load" to="z_word_num_bits_1_1" fromId="22" toId="26">
</dataflow>
<dataflow id="183" from="phi_ln29" to="z_word_num_bits_1_1" fromId="19" toId="26">
</dataflow>
<dataflow id="184" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_2_1" fromId="171" toId="27">
</dataflow>
<dataflow id="185" from="z_word_num_bits_2_0_load" to="z_word_num_bits_2_1" fromId="23" toId="27">
</dataflow>
<dataflow id="186" from="z_word_num_bits_2_0_load" to="z_word_num_bits_2_1" fromId="23" toId="27">
</dataflow>
<dataflow id="187" from="StgValue_128" to="z_word_num_bits_2_1" fromId="128" toId="27">
</dataflow>
<dataflow id="188" from="z_word_num_bits_2_0_load" to="z_word_num_bits_2_1" fromId="23" toId="27">
</dataflow>
<dataflow id="189" from="phi_ln29" to="z_word_num_bits_2_1" fromId="19" toId="27">
</dataflow>
<dataflow id="190" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="z_word_num_bits_3_1" fromId="171" toId="28">
</dataflow>
<dataflow id="191" from="z_word_num_bits_3_0_load" to="z_word_num_bits_3_1" fromId="24" toId="28">
</dataflow>
<dataflow id="192" from="z_word_num_bits_3_0_load" to="z_word_num_bits_3_1" fromId="24" toId="28">
</dataflow>
<dataflow id="193" from="z_word_num_bits_3_0_load" to="z_word_num_bits_3_1" fromId="24" toId="28">
</dataflow>
<dataflow id="194" from="StgValue_128" to="z_word_num_bits_3_1" fromId="128" toId="28">
</dataflow>
<dataflow id="195" from="phi_ln29" to="z_word_num_bits_3_1" fromId="19" toId="28">
</dataflow>
<dataflow id="196" from="phi_ln29" to="icmp_ln29" fromId="19" toId="29">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln29" fromId="197" toId="29">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="199" toId="30">
</dataflow>
<dataflow id="202" from="StgValue_201" to="empty" fromId="201" toId="30">
</dataflow>
<dataflow id="203" from="StgValue_201" to="empty" fromId="201" toId="30">
</dataflow>
<dataflow id="204" from="StgValue_201" to="empty" fromId="201" toId="30">
</dataflow>
<dataflow id="205" from="z_word_num_bits_3_1" to="store_ln29" fromId="28" toId="31">
</dataflow>
<dataflow id="206" from="z_word_num_bits_3_0" to="store_ln29" fromId="12" toId="31">
</dataflow>
<dataflow id="207" from="z_word_num_bits_2_1" to="store_ln29" fromId="27" toId="32">
</dataflow>
<dataflow id="208" from="z_word_num_bits_2_0" to="store_ln29" fromId="11" toId="32">
</dataflow>
<dataflow id="209" from="z_word_num_bits_1_1" to="store_ln29" fromId="26" toId="33">
</dataflow>
<dataflow id="210" from="z_word_num_bits_1_0" to="store_ln29" fromId="10" toId="33">
</dataflow>
<dataflow id="211" from="z_word_num_bits_0_1" to="store_ln29" fromId="25" toId="34">
</dataflow>
<dataflow id="212" from="z_word_num_bits_0_0" to="store_ln29" fromId="9" toId="34">
</dataflow>
<dataflow id="213" from="icmp_ln29" to="br_ln29" fromId="29" toId="35">
</dataflow>
<dataflow id="214" from="StgValue_122" to="z_word_num_bits_0_2" fromId="122" toId="36">
</dataflow>
<dataflow id="215" from="StgValue_122" to="z_word_num_bits_1_2" fromId="122" toId="37">
</dataflow>
<dataflow id="216" from="StgValue_122" to="z_word_num_bits_2_2" fromId="122" toId="38">
</dataflow>
<dataflow id="217" from="StgValue_122" to="z_word_num_bits_3_2" fromId="122" toId="39">
</dataflow>
<dataflow id="218" from="state_load" to="trunc_ln45" fromId="17" toId="40">
</dataflow>
<dataflow id="219" from="trunc_ln45" to="add_ln45_1" fromId="40" toId="41">
</dataflow>
<dataflow id="221" from="StgValue_220" to="add_ln45_1" fromId="220" toId="41">
</dataflow>
<dataflow id="223" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln" fromId="222" toId="42">
</dataflow>
<dataflow id="224" from="add_ln45_1" to="shl_ln" fromId="41" toId="42">
</dataflow>
<dataflow id="226" from="StgValue_225" to="shl_ln" fromId="225" toId="42">
</dataflow>
<dataflow id="227" from="shl_ln" to="add_ln50" fromId="42" toId="43">
</dataflow>
<dataflow id="229" from="StgValue_228" to="add_ln50" fromId="228" toId="43">
</dataflow>
<dataflow id="231" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="tmp" fromId="230" toId="44">
</dataflow>
<dataflow id="232" from="add_ln50" to="tmp" fromId="43" toId="44">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp" fromId="233" toId="44">
</dataflow>
<dataflow id="236" from="StgValue_235" to="tmp" fromId="235" toId="44">
</dataflow>
<dataflow id="237" from="tmp" to="zext_ln213_1" fromId="44" toId="45">
</dataflow>
<dataflow id="238" from="state" to="state_addr_3" fromId="121" toId="46">
</dataflow>
<dataflow id="239" from="StgValue_128" to="state_addr_3" fromId="128" toId="46">
</dataflow>
<dataflow id="240" from="zext_ln213_1" to="state_addr_3" fromId="45" toId="46">
</dataflow>
<dataflow id="241" from="state_addr_3" to="state_load_3" fromId="46" toId="47">
</dataflow>
<dataflow id="242" from="z_word_num_bits_3_1" to="store_ln211" fromId="28" toId="48">
</dataflow>
<dataflow id="243" from="z_word_num_bits_3_2" to="store_ln211" fromId="39" toId="48">
</dataflow>
<dataflow id="244" from="z_word_num_bits_2_1" to="store_ln211" fromId="27" toId="49">
</dataflow>
<dataflow id="245" from="z_word_num_bits_2_2" to="store_ln211" fromId="38" toId="49">
</dataflow>
<dataflow id="246" from="z_word_num_bits_1_1" to="store_ln211" fromId="26" toId="50">
</dataflow>
<dataflow id="247" from="z_word_num_bits_1_2" to="store_ln211" fromId="37" toId="50">
</dataflow>
<dataflow id="248" from="z_word_num_bits_0_1" to="store_ln211" fromId="25" toId="51">
</dataflow>
<dataflow id="249" from="z_word_num_bits_0_2" to="store_ln211" fromId="36" toId="51">
</dataflow>
<dataflow id="250" from="trunc_ln45" to="add_ln45" fromId="40" toId="52">
</dataflow>
<dataflow id="252" from="StgValue_251" to="add_ln45" fromId="251" toId="52">
</dataflow>
<dataflow id="253" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln50_2" fromId="222" toId="53">
</dataflow>
<dataflow id="254" from="add_ln45" to="shl_ln50_2" fromId="52" toId="53">
</dataflow>
<dataflow id="255" from="StgValue_225" to="shl_ln50_2" fromId="225" toId="53">
</dataflow>
<dataflow id="256" from="state_addr_3" to="state_load_3" fromId="46" toId="54">
</dataflow>
<dataflow id="258" from="StgValue_257" to="i_2" fromId="257" toId="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="br_ln211" to="i_2" fromId="55" toId="56">
</dataflow>
<dataflow id="260" from="i" to="i_2" fromId="59" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln0" to="i_2" fromId="101" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="263" from="StgValue_262" to="k" fromId="262" toId="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="br_ln211" to="k" fromId="55" toId="57">
</dataflow>
<dataflow id="265" from="k_8" to="k" fromId="100" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln0" to="k" fromId="101" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="268" from="StgValue_267" to="p_phi" fromId="267" toId="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln211" to="p_phi" fromId="55" toId="58">
</dataflow>
<dataflow id="270" from="tmp" to="p_phi" fromId="44" toId="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln0" to="p_phi" fromId="101" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="272" from="i_2" to="i" fromId="56" toId="59">
</dataflow>
<dataflow id="274" from="StgValue_273" to="i" fromId="273" toId="59">
</dataflow>
<dataflow id="275" from="i_2" to="icmp_ln211" fromId="56" toId="60">
</dataflow>
<dataflow id="277" from="StgValue_276" to="icmp_ln211" fromId="276" toId="60">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopTripCount" to="empty_120" fromId="199" toId="61">
</dataflow>
<dataflow id="279" from="StgValue_201" to="empty_120" fromId="201" toId="61">
</dataflow>
<dataflow id="280" from="StgValue_201" to="empty_120" fromId="201" toId="61">
</dataflow>
<dataflow id="281" from="StgValue_201" to="empty_120" fromId="201" toId="61">
</dataflow>
<dataflow id="282" from="icmp_ln211" to="br_ln211" fromId="60" toId="62">
</dataflow>
<dataflow id="283" from="i_2" to="trunc_ln50" fromId="56" toId="63">
</dataflow>
<dataflow id="285" from="_ssdm_op_BitConcatenate.i7.i2.i2.i3" to="or_ln" fromId="284" toId="64">
</dataflow>
<dataflow id="287" from="StgValue_286" to="or_ln" fromId="286" toId="64">
</dataflow>
<dataflow id="288" from="trunc_ln50" to="or_ln" fromId="63" toId="64">
</dataflow>
<dataflow id="289" from="StgValue_257" to="or_ln" fromId="257" toId="64">
</dataflow>
<dataflow id="290" from="or_ln" to="zext_ln50" fromId="64" toId="65">
</dataflow>
<dataflow id="291" from="zext_ln50" to="add_ln50_1" fromId="65" toId="66">
</dataflow>
<dataflow id="292" from="shl_ln50_2" to="add_ln50_1" fromId="53" toId="66">
</dataflow>
<dataflow id="293" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln213_2" fromId="230" toId="67">
</dataflow>
<dataflow id="294" from="add_ln50_1" to="lshr_ln213_2" fromId="66" toId="67">
</dataflow>
<dataflow id="295" from="StgValue_233" to="lshr_ln213_2" fromId="233" toId="67">
</dataflow>
<dataflow id="296" from="StgValue_235" to="lshr_ln213_2" fromId="235" toId="67">
</dataflow>
<dataflow id="297" from="lshr_ln213_2" to="zext_ln213" fromId="67" toId="68">
</dataflow>
<dataflow id="298" from="state" to="state_addr_2" fromId="121" toId="69">
</dataflow>
<dataflow id="299" from="StgValue_128" to="state_addr_2" fromId="128" toId="69">
</dataflow>
<dataflow id="300" from="zext_ln213" to="state_addr_2" fromId="68" toId="69">
</dataflow>
<dataflow id="301" from="state_addr_2" to="state_load_2" fromId="69" toId="70">
</dataflow>
<dataflow id="302" from="z_word_num_bits_0_2" to="z_word_num_bits_0_2_load" fromId="36" toId="71">
</dataflow>
<dataflow id="303" from="z_word_num_bits_1_2" to="z_word_num_bits_1_2_load" fromId="37" toId="72">
</dataflow>
<dataflow id="304" from="z_word_num_bits_2_2" to="z_word_num_bits_2_2_load" fromId="38" toId="73">
</dataflow>
<dataflow id="305" from="z_word_num_bits_3_2" to="z_word_num_bits_3_2_load" fromId="39" toId="74">
</dataflow>
<dataflow id="306" from="p_phi" to="zext_ln211" fromId="58" toId="75">
</dataflow>
<dataflow id="308" from="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64" to="or_ln82_2" fromId="307" toId="76">
</dataflow>
<dataflow id="309" from="z_word_num_bits_3_2_load" to="or_ln82_2" fromId="74" toId="76">
</dataflow>
<dataflow id="310" from="z_word_num_bits_2_2_load" to="or_ln82_2" fromId="73" toId="76">
</dataflow>
<dataflow id="311" from="z_word_num_bits_1_2_load" to="or_ln82_2" fromId="72" toId="76">
</dataflow>
<dataflow id="312" from="z_word_num_bits_0_2_load" to="or_ln82_2" fromId="71" toId="76">
</dataflow>
<dataflow id="313" from="state" to="state_addr_1" fromId="121" toId="77">
</dataflow>
<dataflow id="314" from="StgValue_128" to="state_addr_1" fromId="128" toId="77">
</dataflow>
<dataflow id="315" from="zext_ln211" to="state_addr_1" fromId="75" toId="77">
</dataflow>
<dataflow id="317" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln82" fromId="316" toId="78">
</dataflow>
<dataflow id="318" from="state_addr_1" to="store_ln82" fromId="77" toId="78">
</dataflow>
<dataflow id="319" from="or_ln82_2" to="store_ln82" fromId="76" toId="78">
</dataflow>
<dataflow id="320" from="StgValue_143" to="store_ln82" fromId="143" toId="78">
</dataflow>
<dataflow id="321" from="state_addr_2" to="state_load_2" fromId="69" toId="79">
</dataflow>
<dataflow id="323" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="shl_ln4" fromId="322" toId="80">
</dataflow>
<dataflow id="324" from="trunc_ln50" to="shl_ln4" fromId="63" toId="80">
</dataflow>
<dataflow id="326" from="StgValue_325" to="shl_ln4" fromId="325" toId="80">
</dataflow>
<dataflow id="327" from="shl_ln4" to="zext_ln213_2" fromId="80" toId="81">
</dataflow>
<dataflow id="328" from="state_load_2" to="lshr_ln213" fromId="79" toId="82">
</dataflow>
<dataflow id="329" from="zext_ln213_2" to="lshr_ln213" fromId="81" toId="82">
</dataflow>
<dataflow id="330" from="lshr_ln213" to="trunc_ln213" fromId="82" toId="83">
</dataflow>
<dataflow id="331" from="state_load_3" to="lshr_ln213_1" fromId="54" toId="84">
</dataflow>
<dataflow id="332" from="zext_ln213_2" to="lshr_ln213_1" fromId="81" toId="84">
</dataflow>
<dataflow id="333" from="lshr_ln213_1" to="trunc_ln213_1" fromId="84" toId="85">
</dataflow>
<dataflow id="334" from="trunc_ln213" to="sub_ln213" fromId="83" toId="86">
</dataflow>
<dataflow id="335" from="trunc_ln213_1" to="sub_ln213" fromId="85" toId="86">
</dataflow>
<dataflow id="336" from="trunc_ln213" to="k1" fromId="83" toId="87">
</dataflow>
<dataflow id="337" from="trunc_ln213_1" to="k1" fromId="85" toId="87">
</dataflow>
<dataflow id="338" from="k" to="zext_ln215" fromId="57" toId="88">
</dataflow>
<dataflow id="339" from="sub_ln213" to="k2" fromId="86" toId="89">
</dataflow>
<dataflow id="340" from="zext_ln215" to="k2" fromId="88" toId="89">
</dataflow>
<dataflow id="341" from="sub_ln213" to="sub_ln216" fromId="86" toId="90">
</dataflow>
<dataflow id="342" from="zext_ln215" to="sub_ln216" fromId="88" toId="90">
</dataflow>
<dataflow id="343" from="trunc_ln50" to="switch_ln216" fromId="63" toId="91">
</dataflow>
<dataflow id="344" from="StgValue_159" to="switch_ln216" fromId="159" toId="91">
</dataflow>
<dataflow id="345" from="StgValue_165" to="switch_ln216" fromId="165" toId="91">
</dataflow>
<dataflow id="346" from="StgValue_286" to="switch_ln216" fromId="286" toId="91">
</dataflow>
<dataflow id="347" from="sub_ln216" to="store_ln216" fromId="90" toId="92">
</dataflow>
<dataflow id="348" from="z_word_num_bits_2_2" to="store_ln216" fromId="38" toId="92">
</dataflow>
<dataflow id="349" from="sub_ln216" to="store_ln216" fromId="90" toId="94">
</dataflow>
<dataflow id="350" from="z_word_num_bits_1_2" to="store_ln216" fromId="37" toId="94">
</dataflow>
<dataflow id="351" from="sub_ln216" to="store_ln216" fromId="90" toId="96">
</dataflow>
<dataflow id="352" from="z_word_num_bits_0_2" to="store_ln216" fromId="36" toId="96">
</dataflow>
<dataflow id="353" from="sub_ln216" to="store_ln216" fromId="90" toId="98">
</dataflow>
<dataflow id="354" from="z_word_num_bits_3_2" to="store_ln216" fromId="39" toId="98">
</dataflow>
<dataflow id="355" from="k1" to="k_8" fromId="87" toId="100">
</dataflow>
<dataflow id="356" from="k2" to="k_8" fromId="89" toId="100">
</dataflow>
<dataflow id="357" from="state_addr" to="state_load_1" fromId="13" toId="102">
</dataflow>
<dataflow id="358" from="state_addr" to="state_load_1" fromId="13" toId="103">
</dataflow>
<dataflow id="359" from="state_load_1" to="trunc_ln60" fromId="103" toId="104">
</dataflow>
<dataflow id="360" from="trunc_ln60" to="add_ln60" fromId="104" toId="105">
</dataflow>
<dataflow id="361" from="StgValue_143" to="add_ln60" fromId="143" toId="105">
</dataflow>
<dataflow id="362" from="add_ln60" to="zext_ln60" fromId="105" toId="106">
</dataflow>
<dataflow id="363" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="316" toId="107">
</dataflow>
<dataflow id="364" from="state_addr" to="store_ln60" fromId="13" toId="107">
</dataflow>
<dataflow id="365" from="zext_ln60" to="store_ln60" fromId="106" toId="107">
</dataflow>
<dataflow id="367" from="StgValue_366" to="store_ln60" fromId="366" toId="107">
</dataflow>
<dataflow id="368" from="icmp_ln29" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="369" from="icmp_ln211" to="StgValue_5" fromId="60" toId="5">
</dataflow>
<dataflow id="370" from="trunc_ln50" to="StgValue_6" fromId="63" toId="6">
</dataflow>
</dataflows>


</stg>
