// Seed: 478519652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd69,
    parameter id_2  = 32'd70
) (
    id_1,
    _id_2,
    id_3
);
  output tri1 id_3;
  input wire _id_2;
  input wire id_1;
  assign id_3 = -1 - id_1;
  wire  id_4;
  logic id_5 = id_4;
  logic id_6;
  ;
  assign id_6 = -1'b0;
  wire id_7;
  ;
  logic id_8;
  wire  id_9;
  assign id_8 = 1;
  assign id_3 = id_5(~-1);
  logic id_10;
  ;
  logic [1 : 1] _id_11;
  wire id_12;
  logic [-1 'd0 : 1] id_13;
  ;
  assign id_4 = id_1;
  wire  id_14;
  uwire id_15;
  wire  id_16;
  ;
  wire id_17;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_4,
      id_4
  );
  assign id_15 = -1;
  assign id_7  = id_10;
  wire [1 'b0 : id_2] id_18;
  wire [1 : id_11] id_19;
endmodule
