// Seed: 646360350
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3;
  always @(1 - 1 or posedge id_3) begin
    id_2 = 1;
  end
endmodule
