

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:50:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18185|    18706|  0.182 ms|  0.187 ms|  18186|  18707|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_blockmatmul_Pipeline_1_fu_146                            |blockmatmul_Pipeline_1                            |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_blockmatmul_Pipeline_loadA_fu_152                        |blockmatmul_Pipeline_loadA                        |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        |grp_blockmatmul_Pipeline_ps_i_fu_167                         |blockmatmul_Pipeline_ps_i                         |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |    17664|    17664|       276|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4483|   2556|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    216|    -|
|Register         |        -|    -|     537|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   48|    5020|   2805|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   21|       4|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_blockmatmul_Pipeline_1_fu_146                            |blockmatmul_Pipeline_1                            |        0|   0|    11|    52|    0|
    |grp_blockmatmul_Pipeline_loadA_fu_152                        |blockmatmul_Pipeline_loadA                        |        0|   0|   511|   382|    0|
    |grp_blockmatmul_Pipeline_ps_i_fu_167                         |blockmatmul_Pipeline_ps_i                         |        0|  48|  3921|  1962|    0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |        0|   0|    40|   160|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  48|  4483|  2556|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |AB_U   |AB_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |A_U    |A_RAM_AUTO_1R1W   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        4|  0|   0|    0|  1280|   64|     2|        40960|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_215_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_195_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_209_p2  |      icmp|   0|  0|  11|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          16|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |AB_address0  |  20|          4|    8|         32|
    |AB_ce0       |  20|          4|    1|          4|
    |AB_ce1       |   9|          2|    1|          2|
    |AB_d0        |  14|          3|   32|         96|
    |AB_we0       |  14|          3|    1|          3|
    |AB_we1       |   9|          2|    1|          2|
    |A_address0   |  14|          3|   10|         30|
    |A_ce0        |  14|          3|    1|          3|
    |A_ce1        |   9|          2|    1|          2|
    |A_we0        |   9|          2|    1|          2|
    |A_we1        |   9|          2|    1|          2|
    |Arows_read   |   9|          2|    1|          2|
    |Bcols_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm    |  48|          9|    1|          9|
    |k_fu_130     |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        | 216|         45|   68|        205|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg                            |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg                        |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg                         |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_130                                                                  |   7|   0|    7|          0|
    |tmp_a_0_reg_419                                                           |  32|   0|   32|          0|
    |tmp_a_10_reg_484                                                          |  32|   0|   32|          0|
    |tmp_a_11_reg_489                                                          |  32|   0|   32|          0|
    |tmp_a_12_reg_494                                                          |  32|   0|   32|          0|
    |tmp_a_13_reg_439                                                          |  32|   0|   32|          0|
    |tmp_a_14_reg_444                                                          |  32|   0|   32|          0|
    |tmp_a_15_reg_449                                                          |  32|   0|   32|          0|
    |tmp_a_1_reg_454                                                           |  32|   0|   32|          0|
    |tmp_a_2_reg_459                                                           |  32|   0|   32|          0|
    |tmp_a_3_reg_424                                                           |  32|   0|   32|          0|
    |tmp_a_4_reg_429                                                           |  32|   0|   32|          0|
    |tmp_a_5_reg_434                                                           |  32|   0|   32|          0|
    |tmp_a_6_reg_464                                                           |  32|   0|   32|          0|
    |tmp_a_7_reg_469                                                           |  32|   0|   32|          0|
    |tmp_a_8_reg_474                                                           |  32|   0|   32|          0|
    |tmp_a_9_reg_479                                                           |  32|   0|   32|          0|
    |trunc_ln24_reg_414                                                        |   6|   0|    6|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 537|   0|  537|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_address0  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_we0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d0        |  out|   32|   ap_memory|     ABpartial|         array|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%AB = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 9 'alloca' 'AB' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_1, i32 %AB"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 11 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %it_read" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 12 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Arows"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Bcols"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ABpartial"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %it"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %it, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_1, i32 %AB"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %trunc_ln5, i2 0" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %partialsum, void %VITIS_LOOP_16_1.preheader" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 24 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 26 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_17 = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty_17' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %partialsum"   --->   Operation 29 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 30 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 0, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln23 = br void %ps_i" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 32 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 33 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln23 = icmp_eq  i7 %k_1, i7 64" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 34 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 35 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %k_1, i7 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 36 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %ps_i.split, void %for.inc69.preheader" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 37 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i7 %k_1" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 38 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln23, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 39 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, i32 %ABpartial, i32 %AB"   --->   Operation 40 'call' 'call_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.73>
ST_6 : Operation 41 [1/1] (3.47ns)   --->   "%Bcols_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_a_0 = trunc i512 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'trunc' 'tmp_a_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_a_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'tmp_a_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_a_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'tmp_a_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_a_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'tmp_a_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_a_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'tmp_a_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_a_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'tmp_a_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_a_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'tmp_a_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'tmp_a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_a_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'tmp_a_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_a_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'tmp_a_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_a_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'tmp_a_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_a_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'tmp_a_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_a_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'tmp_a_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_a_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'tmp_a_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_a_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'tmp_a_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_a_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'tmp_a_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (3.25ns)   --->   "%call_ln24 = call void @blockmatmul_Pipeline_ps_i, i6 %trunc_ln24, i32 %AB, i32 %tmp_a_0, i32 %tmp_a_1, i32 %tmp_a_2, i32 %tmp_a_3, i32 %tmp_a_4, i32 %tmp_a_5, i32 %tmp_a_6, i32 %tmp_a_7, i32 %tmp_a_8, i32 %tmp_a_9, i32 %tmp_a_10, i32 %tmp_a_11, i32 %tmp_a_12, i32 %tmp_a_13, i32 %tmp_a_14, i32 %tmp_a_15, i32 %A" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 58 'call' 'call_ln24' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 59 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln24 = call void @blockmatmul_Pipeline_ps_i, i6 %trunc_ln24, i32 %AB, i32 %tmp_a_0, i32 %tmp_a_1, i32 %tmp_a_2, i32 %tmp_a_3, i32 %tmp_a_4, i32 %tmp_a_5, i32 %tmp_a_6, i32 %tmp_a_7, i32 %tmp_a_8, i32 %tmp_a_9, i32 %tmp_a_10, i32 %tmp_a_11, i32 %tmp_a_12, i32 %tmp_a_13, i32 %tmp_a_14, i32 %tmp_a_15, i32 %A" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 60 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln23 = br void %ps_i" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 61 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, i32 %ABpartial, i32 %AB"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [LabB/BlockMatrix_design.cpp:39]   --->   Operation 63 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ABpartial]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
AB                (alloca           ) [ 001111111]
it_read           (read             ) [ 000000000]
trunc_ln5         (trunc            ) [ 000000000]
spectopmodule_ln5 (spectopmodule    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
call_ln0          (call             ) [ 000000000]
icmp_ln13         (icmp             ) [ 001110000]
br_ln13           (br               ) [ 000000000]
empty             (wait             ) [ 000000000]
call_ln0          (call             ) [ 000000000]
empty_17          (wait             ) [ 000000000]
br_ln0            (br               ) [ 000000000]
k                 (alloca           ) [ 000011110]
store_ln23        (store            ) [ 000000000]
br_ln23           (br               ) [ 000000000]
k_1               (load             ) [ 000000000]
icmp_ln23         (icmp             ) [ 000001110]
empty_18          (speclooptripcount) [ 000000000]
add_ln23          (add              ) [ 000000000]
br_ln23           (br               ) [ 000000000]
trunc_ln24        (trunc            ) [ 000000110]
store_ln23        (store            ) [ 000000000]
Bcols_read        (read             ) [ 000000000]
tmp_a_0           (trunc            ) [ 000000010]
tmp_a_3           (partselect       ) [ 000000010]
tmp_a_4           (partselect       ) [ 000000010]
tmp_a_5           (partselect       ) [ 000000010]
tmp_a_13          (partselect       ) [ 000000010]
tmp_a_14          (partselect       ) [ 000000010]
tmp_a_15          (partselect       ) [ 000000010]
tmp_a_1           (partselect       ) [ 000000010]
tmp_a_2           (partselect       ) [ 000000010]
tmp_a_6           (partselect       ) [ 000000010]
tmp_a_7           (partselect       ) [ 000000010]
tmp_a_8           (partselect       ) [ 000000010]
tmp_a_9           (partselect       ) [ 000000010]
tmp_a_10          (partselect       ) [ 000000010]
tmp_a_11          (partselect       ) [ 000000010]
tmp_a_12          (partselect       ) [ 000000010]
specloopname_ln24 (specloopname     ) [ 000000000]
call_ln24         (call             ) [ 000000000]
br_ln23           (br               ) [ 000000000]
call_ln0          (call             ) [ 000000000]
ret_ln39          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Arows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bcols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ABpartial">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="it">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_loadA"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_ps_i"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="AB_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="it_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Bcols_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="512" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="0"/>
<pin id="143" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bcols_read/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_blockmatmul_Pipeline_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_blockmatmul_Pipeline_loadA_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_blockmatmul_Pipeline_ps_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="1"/>
<pin id="170" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="3" bw="32" slack="0"/>
<pin id="172" dir="0" index="4" bw="32" slack="0"/>
<pin id="173" dir="0" index="5" bw="32" slack="0"/>
<pin id="174" dir="0" index="6" bw="32" slack="0"/>
<pin id="175" dir="0" index="7" bw="32" slack="0"/>
<pin id="176" dir="0" index="8" bw="32" slack="0"/>
<pin id="177" dir="0" index="9" bw="32" slack="0"/>
<pin id="178" dir="0" index="10" bw="32" slack="0"/>
<pin id="179" dir="0" index="11" bw="32" slack="0"/>
<pin id="180" dir="0" index="12" bw="32" slack="0"/>
<pin id="181" dir="0" index="13" bw="32" slack="0"/>
<pin id="182" dir="0" index="14" bw="32" slack="0"/>
<pin id="183" dir="0" index="15" bw="32" slack="0"/>
<pin id="184" dir="0" index="16" bw="32" slack="0"/>
<pin id="185" dir="0" index="17" bw="32" slack="0"/>
<pin id="186" dir="0" index="18" bw="32" slack="0"/>
<pin id="187" dir="0" index="19" bw="32" slack="0"/>
<pin id="188" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln13_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln23_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="1"/>
<pin id="208" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln23_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln23_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln24_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln23_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_a_0_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="512" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_a_0/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_a_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="512" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="0" index="3" bw="8" slack="0"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_3/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_a_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="512" slack="0"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="0" index="3" bw="9" slack="0"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_4/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_a_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="512" slack="0"/>
<pin id="260" dir="0" index="2" bw="9" slack="0"/>
<pin id="261" dir="0" index="3" bw="9" slack="0"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_5/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_a_13_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="512" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="0" index="3" bw="10" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_13/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_a_14_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="512" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="0" index="3" bw="10" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_14/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_a_15_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="512" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="0" index="3" bw="10" slack="0"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_15/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_a_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="512" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_a_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_2/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_a_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="512" slack="0"/>
<pin id="326" dir="0" index="2" bw="9" slack="0"/>
<pin id="327" dir="0" index="3" bw="9" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_6/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_a_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="512" slack="0"/>
<pin id="337" dir="0" index="2" bw="9" slack="0"/>
<pin id="338" dir="0" index="3" bw="9" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_7/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_a_8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="512" slack="0"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="0" index="3" bw="10" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_8/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_a_9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="10" slack="0"/>
<pin id="360" dir="0" index="3" bw="10" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_9/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_a_10_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="512" slack="0"/>
<pin id="370" dir="0" index="2" bw="10" slack="0"/>
<pin id="371" dir="0" index="3" bw="10" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_10/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_a_11_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="512" slack="0"/>
<pin id="381" dir="0" index="2" bw="10" slack="0"/>
<pin id="382" dir="0" index="3" bw="10" slack="0"/>
<pin id="383" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_11/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_a_12_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="512" slack="0"/>
<pin id="392" dir="0" index="2" bw="10" slack="0"/>
<pin id="393" dir="0" index="3" bw="10" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_a_12/6 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln13_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="2"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="404" class="1005" name="k_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="414" class="1005" name="trunc_ln24_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="1"/>
<pin id="416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_a_0_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_0 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_a_3_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_3 "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_a_4_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_4 "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_a_5_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_5 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_a_13_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_13 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_a_14_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_14 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_a_15_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_15 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_a_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_a_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_a_6_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_6 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_a_7_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_7 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_a_8_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_8 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_a_9_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_9 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_a_10_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_10 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_a_11_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_11 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_a_12_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="126" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="189"><net_src comp="120" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="167" pin=19"/></net>

<net id="194"><net_src comp="134" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="215" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="140" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="140" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="235" pin="4"/><net_sink comp="167" pin=6"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="140" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="256"><net_src comp="246" pin="4"/><net_sink comp="167" pin=7"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="140" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="257" pin="4"/><net_sink comp="167" pin=8"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="140" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="268" pin="4"/><net_sink comp="167" pin=16"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="140" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="289"><net_src comp="279" pin="4"/><net_sink comp="167" pin=17"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="140" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="300"><net_src comp="290" pin="4"/><net_sink comp="167" pin=18"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="140" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="84" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="311"><net_src comp="301" pin="4"/><net_sink comp="167" pin=4"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="140" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="88" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="90" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="167" pin=5"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="140" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="92" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="94" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="333"><net_src comp="323" pin="4"/><net_sink comp="167" pin=9"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="140" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="96" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="98" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="334" pin="4"/><net_sink comp="167" pin=10"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="140" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="100" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="102" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="355"><net_src comp="345" pin="4"/><net_sink comp="167" pin=11"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="140" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="104" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="106" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="366"><net_src comp="356" pin="4"/><net_sink comp="167" pin=12"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="140" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="108" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="110" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="377"><net_src comp="367" pin="4"/><net_sink comp="167" pin=13"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="140" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="112" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="114" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="388"><net_src comp="378" pin="4"/><net_sink comp="167" pin=14"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="140" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="116" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="118" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="399"><net_src comp="389" pin="4"/><net_sink comp="167" pin=15"/></net>

<net id="403"><net_src comp="195" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="130" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="417"><net_src comp="221" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="422"><net_src comp="230" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="427"><net_src comp="235" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="432"><net_src comp="246" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="437"><net_src comp="257" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="167" pin=8"/></net>

<net id="442"><net_src comp="268" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="167" pin=16"/></net>

<net id="447"><net_src comp="279" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="167" pin=17"/></net>

<net id="452"><net_src comp="290" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="167" pin=18"/></net>

<net id="457"><net_src comp="301" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="462"><net_src comp="312" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="167" pin=5"/></net>

<net id="467"><net_src comp="323" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="167" pin=9"/></net>

<net id="472"><net_src comp="334" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="167" pin=10"/></net>

<net id="477"><net_src comp="345" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="167" pin=11"/></net>

<net id="482"><net_src comp="356" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="167" pin=12"/></net>

<net id="487"><net_src comp="367" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="167" pin=13"/></net>

<net id="492"><net_src comp="378" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="167" pin=14"/></net>

<net id="497"><net_src comp="389" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="167" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ABpartial | {5 8 }
	Port: A | {2 3 }
 - Input state : 
	Port: blockmatmul : Arows | {2 3 }
	Port: blockmatmul : Bcols | {6 }
	Port: blockmatmul : it | {2 }
	Port: blockmatmul : A | {6 7 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
	State 4
		store_ln23 : 1
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		trunc_ln24 : 1
		store_ln23 : 2
	State 6
		call_ln24 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_blockmatmul_Pipeline_1_fu_146              |    0    |    0    |    9    |    25   |
|   call   |            grp_blockmatmul_Pipeline_loadA_fu_152            |    0    |  9.2152 |   506   |   239   |
|          | grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160 |    0    |  1.588  |   100   |    94   |
|          |             grp_blockmatmul_Pipeline_ps_i_fu_167            |    48   | 13.4664 |   4488  |   1722  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln13_fu_195                      |    0    |    0    |    0    |    8    |
|          |                       icmp_ln23_fu_209                      |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       add_ln23_fu_215                       |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     it_read_read_fu_134                     |    0    |    0    |    0    |    0    |
|          |                    Bcols_read_read_fu_140                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       trunc_ln5_fu_191                      |    0    |    0    |    0    |    0    |
|   trunc  |                      trunc_ln24_fu_221                      |    0    |    0    |    0    |    0    |
|          |                        tmp_a_0_fu_230                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_a_3_fu_235                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_4_fu_246                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_5_fu_257                       |    0    |    0    |    0    |    0    |
|          |                       tmp_a_13_fu_268                       |    0    |    0    |    0    |    0    |
|          |                       tmp_a_14_fu_279                       |    0    |    0    |    0    |    0    |
|          |                       tmp_a_15_fu_290                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_1_fu_301                       |    0    |    0    |    0    |    0    |
|partselect|                        tmp_a_2_fu_312                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_6_fu_323                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_7_fu_334                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_8_fu_345                       |    0    |    0    |    0    |    0    |
|          |                        tmp_a_9_fu_356                       |    0    |    0    |    0    |    0    |
|          |                       tmp_a_10_fu_367                       |    0    |    0    |    0    |    0    |
|          |                       tmp_a_11_fu_378                       |    0    |    0    |    0    |    0    |
|          |                       tmp_a_12_fu_389                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    48   | 24.2696 |   5103  |   2112  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  A |    2   |    0   |    0   |    0   |
| AB |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| icmp_ln13_reg_400|    1   |
|     k_reg_404    |    7   |
|  tmp_a_0_reg_419 |   32   |
| tmp_a_10_reg_484 |   32   |
| tmp_a_11_reg_489 |   32   |
| tmp_a_12_reg_494 |   32   |
| tmp_a_13_reg_439 |   32   |
| tmp_a_14_reg_444 |   32   |
| tmp_a_15_reg_449 |   32   |
|  tmp_a_1_reg_454 |   32   |
|  tmp_a_2_reg_459 |   32   |
|  tmp_a_3_reg_424 |   32   |
|  tmp_a_4_reg_429 |   32   |
|  tmp_a_5_reg_434 |   32   |
|  tmp_a_6_reg_464 |   32   |
|  tmp_a_7_reg_469 |   32   |
|  tmp_a_8_reg_474 |   32   |
|  tmp_a_9_reg_479 |   32   |
|trunc_ln24_reg_414|    6   |
+------------------+--------+
|       Total      |   526  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p3  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p4  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p5  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p6  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p7  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p8  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p9  |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p10 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p11 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p12 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p13 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p14 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p15 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p16 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p17 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_167 |  p18 |   2  |  32  |   64   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |  1024  ||  25.408 ||   144   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   24   |  5103  |  2112  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   144  |    -   |
|  Register |    -   |    -   |    -   |   526  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   48   |   49   |  5629  |  2256  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
