#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Dec 25 14:59:40 2016
# Process ID: 6176
# Current directory: E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6920 E:\学习\大二上学期\数字系统设计\vivado开发\实验课project电子钟设计\电子钟\counter.xpr
# Log file: E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/vivado.log
# Journal file: E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/counter' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.cache/ip', nor could it be found using path 'C:/Users/Administrator/Desktop/counter/counter.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 745.664 ; gain = 69.031
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.srcs/sources_1/new/counter.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.srcs/sources_1/new/counter.v:1]
[Sun Dec 25 15:00:23 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.srcs/sources_1/new/counter.v" into library work [E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.srcs/sources_1/new/counter.v:1]
[Sun Dec 25 15:01:14 2016] Launched synth_1...
Run output will be captured here: E:/学习/大二上学期/数字系统设计/vivado开发/实验课project电子钟设计/电子钟/counter.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 25 15:01:35 2016...
