
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003571                       # Number of seconds simulated
sim_ticks                                  3571497831                       # Number of ticks simulated
final_tick                               533181016767                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166235                       # Simulator instruction rate (inst/s)
host_op_rate                                   220637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307261                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893588                       # Number of bytes of host memory used
host_seconds                                 11623.66                       # Real time elapsed on the host
sim_insts                                  1932258943                       # Number of instructions simulated
sim_ops                                    2564605164                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       244096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       207104                       # Number of bytes read from this memory
system.physmem.bytes_read::total               462720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11520                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        97152                       # Number of bytes written to this memory
system.physmem.bytes_written::total             97152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1907                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1618                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3615                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             759                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  759                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1612769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68345555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1612769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57987995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129559088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1612769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1612769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3225537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27202032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27202032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27202032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1612769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68345555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1612769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57987995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156761120                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8564744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089552                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536736                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206872                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251180                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192335                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          301170                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8958                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3325850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16800943                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089552                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493505                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594164                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040340                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        705325                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636465                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8455518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4861354     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353594      4.18%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          332536      3.93%     65.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314702      3.72%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260862      3.09%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188649      2.23%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136703      1.62%     76.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210781      2.49%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796337     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8455518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360729                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.961640                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3482061                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670894                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434300                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42045                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826211                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496449                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3967                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19977759                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10849                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826211                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664169                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         313016                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73075                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287445                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       291596                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19382238                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157212                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26871756                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90285811                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90285811                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788547                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10083160                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3617                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           712224                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1905488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23097                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       442768                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18057528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14609398                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22991                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5722876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17514493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8455518                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839131                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2970684     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1706234     20.18%     55.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1370102     16.20%     71.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817739      9.67%     81.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830207      9.82%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380129      4.50%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244402      2.89%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66310      0.78%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69711      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8455518                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64036     58.18%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21621     19.64%     77.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24402     22.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011653     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200140      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548240     10.60%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847774      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14609398                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705760                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110059                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007533                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37807358                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23784192                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14236297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14719457                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46464                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       670282                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826211                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         224842                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13806                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18061062                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1905488                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016078                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1882                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122739                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239325                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367614                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468229                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241778                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303039                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019013                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834810                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677530                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247148                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14236297                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200387                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24899687                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662198                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369498                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240048                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5821970                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3323                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206031                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7629307                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3041576     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047169     26.83%     66.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849296     11.13%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429761      5.63%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450732      5.91%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227346      2.98%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156158      2.05%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89754      1.18%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337515      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7629307                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240048                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018912                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235203                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758290                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009297                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337515                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25353485                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36950796                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 109226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856474                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856474                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167577                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167577                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64944986                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478180                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18740012                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3312                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  17                       # Number of system calls
system.switch_cpus1.numCycles                 8564744                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3074652                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678361                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201377                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1545027                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1489412                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          215689                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6202                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3753843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17064976                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3074652                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1705101                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3615177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         933512                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        366374                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1845786                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8466247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.324412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4851070     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645613      7.63%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          318215      3.76%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236954      2.80%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196888      2.33%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170129      2.01%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59493      0.70%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212094      2.51%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1775791     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8466247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358989                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992468                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3886730                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       341186                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3492954                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17667                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        727705                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       339716                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3132                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19086090                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4949                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        727705                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4048282                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142327                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45784                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3347613                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154531                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18487412                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77214                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63610                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24493532                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84191917                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84191917                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16142206                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8351268                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2369                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1287                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           394400                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2820733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8252                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       197579                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17401979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14861302                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19841                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4964893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13542841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8466247                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755359                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859474                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3005121     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1814824     21.44%     56.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       908963     10.74%     67.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1077235     12.72%     80.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       808051      9.54%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514973      6.08%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220529      2.60%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65804      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50747      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8466247                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62944     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13185     15.31%     88.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9977     11.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11664979     78.49%     78.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118433      0.80%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1079      0.01%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2539640     17.09%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537171      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14861302                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735172                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86106                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005794                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38294796                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22369379                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14351260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14947408                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24773                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       776757                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169540                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        727705                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          77590                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7422                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17404373                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67746                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2820733                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646473                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1271                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220660                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14541689                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2431288                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319611                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2954104                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2180461                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            522816                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14377994                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14351260                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8639870                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21297518                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.675620                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405675                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10827934                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12315015                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5089472                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199477                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7738542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.591387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.298962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3591026     46.40%     46.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1657734     21.42%     67.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       902527     11.66%     79.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329017      4.25%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282056      3.64%     87.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125759      1.63%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306686      3.96%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81855      1.06%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       461882      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7738542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10827934                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12315015                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2520903                       # Number of memory references committed
system.switch_cpus1.commit.loads              2043972                       # Number of loads committed
system.switch_cpus1.commit.membars               1112                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1927012                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10753499                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167231                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       461882                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24680926                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35537731                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  98497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10827934                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12315015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10827934                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.790986                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.790986                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.264245                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.264245                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67324715                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18835484                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19686982                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2242                       # number of misc regfile writes
system.l2.replacements                           3613                       # number of replacements
system.l2.tagsinuse                      16380.703087                       # Cycle average of tags in use
system.l2.total_refs                           633321                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19990                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.681891                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           228.988398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     41.001171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    975.865252                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     40.527089                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    829.448489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7295.754217                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6969.118472                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013976                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002503                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.059562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.050626                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.445297                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.425361                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999799                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8894                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4380                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13279                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3036                       # number of Writeback hits
system.l2.Writeback_hits::total                  3036                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   151                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8994                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4431                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13430                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8994                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4431                       # number of overall hits
system.l2.overall_hits::total                   13430                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1618                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3615                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1618                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3615                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1907                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1618                       # number of overall misses
system.l2.overall_misses::total                  3615                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2129180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     91501581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1994031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     72746593                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       168371385                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2129180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     91501581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1994031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     72746593                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        168371385                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2129180                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     91501581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1994031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     72746593                       # number of overall miss cycles
system.l2.overall_miss_latency::total       168371385                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16894                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3036                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3036                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               151                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17045                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17045                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.176558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.269757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.213981                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.174938                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.267482                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212086                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.174938                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.267482                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212086                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47315.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47981.951232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44311.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44960.811496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46575.763485                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47315.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47981.951232                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44311.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44960.811496                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46575.763485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47315.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47981.951232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44311.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44960.811496                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46575.763485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  759                       # number of writebacks
system.l2.writebacks::total                       759                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1618                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3615                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3615                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1870699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     80564950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1738005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     63354748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    147528402                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1870699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     80564950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1738005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     63354748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    147528402                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1870699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     80564950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1738005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     63354748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    147528402                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.213981                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.174938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.267482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.174938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.267482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212086                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41571.088889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42246.958574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38622.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39156.210136                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40810.069710                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41571.088889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42246.958574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38622.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39156.210136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40810.069710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41571.088889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42246.958574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38622.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39156.210136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40810.069710                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               580.266195                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646083                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706381.742760                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.467290                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.798906                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069659                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860255                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.929914                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1636406                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1636406                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1636406                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1636406                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1636406                       # number of overall hits
system.cpu0.icache.overall_hits::total        1636406                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3394880                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3394880                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3394880                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3394880                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3394880                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3394880                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636465                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636465                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636465                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636465                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57540.338983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57540.338983                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57540.338983                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57540.338983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57540.338983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57540.338983                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2630575                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2630575                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2630575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2630575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2630575                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2630575                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57186.413043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57186.413043                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57186.413043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57186.413043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57186.413043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57186.413043                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10901                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174233135                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11157                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15616.486063                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.759493                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.240507                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905311                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094689                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130853                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130853                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779916                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1910769                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1910769                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1910769                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1910769                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37413                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37413                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37747                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37747                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37747                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37747                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1110324115                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1110324115                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9888565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9888565                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1120212680                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1120212680                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1120212680                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1120212680                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1948516                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1948516                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1948516                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1948516                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032024                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000428                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000428                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019372                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019372                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019372                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019372                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29677.494855                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29677.494855                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29606.482036                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29606.482036                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29676.866506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29676.866506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29676.866506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29676.866506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1865                       # number of writebacks
system.cpu0.dcache.writebacks::total             1865                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26612                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          234                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26846                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26846                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10801                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10801                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10901                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    187808382                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    187808382                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2070474                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2070474                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    189878856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    189878856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    189878856                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    189878856                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005595                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005595                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005595                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005595                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17388.054995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17388.054995                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20704.740000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20704.740000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17418.480506                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17418.480506                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17418.480506                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17418.480506                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.703538                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913309521                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610775.169312                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.842723                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.860815                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070261                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825097                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895358                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1845730                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1845730                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1845730                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1845730                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1845730                       # number of overall hits
system.cpu1.icache.overall_hits::total        1845730                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2904707                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2904707                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2904707                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2904707                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2904707                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2904707                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1845786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1845786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1845786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1845786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1845786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1845786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51869.767857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51869.767857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51869.767857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51869.767857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51869.767857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51869.767857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2472004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2472004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2472004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2472004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2472004                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2472004                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50449.061224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50449.061224                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50449.061224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50449.061224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50449.061224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50449.061224                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6049                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206737804                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6305                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32789.501031                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.700505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.299495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826955                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173045                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2213137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2213137                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474391                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474391                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1238                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1238                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1121                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1121                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2687528                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2687528                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2687528                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2687528                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18200                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18353                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18353                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    656748451                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    656748451                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5339259                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5339259                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    662087710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    662087710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    662087710                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    662087710                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2231337                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2231337                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2705881                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2705881                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2705881                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2705881                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008157                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006783                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006783                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006783                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006783                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36085.079725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36085.079725                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34897.117647                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34897.117647                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36075.176265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36075.176265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36075.176265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36075.176265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1171                       # number of writebacks
system.cpu1.dcache.writebacks::total             1171                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12202                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12202                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12304                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12304                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5998                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6049                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6049                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    115886112                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    115886112                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1237199                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1237199                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    117123311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    117123311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    117123311                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    117123311                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002236                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002236                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002236                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002236                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19320.792264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19320.792264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24258.803922                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24258.803922                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19362.425360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19362.425360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19362.425360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19362.425360                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
