<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CM_DPLL" id="CM_DPLL">
  
  
  <register acronym="PRCM_CM_DPLL_DPLL_CLKSEL_TIMER1_CLK" description="Selects the Mux select line for TIMER1 clock [warm reset insensitive]" id="PRCM_CM_DPLL_DPLL_CLKSEL_TIMER1_CLK" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RSVD" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Selects  the Mux select line for DMTIMER_1MS clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Selects the 32KHz clock from RTC 32KHz Crystal Osc" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Select CLK_RC32K clock" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_32KHZ clock from PER_PLL divided clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER2_CLK" description="Selects the Mux select line for TIMER2 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER2_CLK" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER2 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER3_CLK" description="Selects the Mux select line for TIMER3 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER3_CLK" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER3 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER4_CLK" description="Selects the Mux select line for TIMER4 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER4_CLK" offset="0xC" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER4 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER5_CLK" description="Selects the Mux select line for TIMER5 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER5_CLK" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER5 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER6_CLK" description="Selects the Mux select line for TIMER6 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER6_CLK" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER6 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER7_CLK" description="Selects the Mux select line for TIMER7 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER7_CLK" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER7 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER8_CLK" description="Selects the Mux select line for TIMER8 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER8_CLK" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RSVD" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER8 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER9_CLK" description="Selects the Mux select line for TIMER9 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER9_CLK" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RSVD" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER9 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER10_CLK" description="Selects the Mux select line for TIMER10 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER10_CLK" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RSVD" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER10 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_TIMER11_CLK" description="Selects the Mux select line for TIMER11 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_TIMER11_CLK" offset="0x28" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RSVD" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for TIMER11 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select CLK_32KHZ clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select CLK_M_OSC clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select TCLKIN clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_WDT1_CLK" description="Selects the Mux select line for Watchdog1 clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_WDT1_CLK" offset="0x2C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Selects  the Mux select line for WDT1 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Select 32KHZ from 32K Clock divider" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select 32KHZ clock from RC Oscillator" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_SYNCTIMER_CLK" description="Selects the Mux select line for SYNCTIMER clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_SYNCTIMER_CLK" offset="0x30" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RSVD" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for SYNCTIMER clock" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select PER PLL 32KHz clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select RTC 32K clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_MAC_CLK" description="Selects the clock divide ration for MII clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_MAC_CLK" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" MII Clock Divider Selection. [[br]]This bit is warm reset insensitive when CPSW RESET_ISO is enabled " end="2" id="MII_CLK_SEL" rwaccess="RW" width="1">
    <bitenum description="Selects 1/5 divide ratio of SYSCLK2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects 1/2 divider of SYSCLK2" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_CPTS_RFT_CLK" description="Selects the Mux select line for CPTS RFT clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_CPTS_RFT_CLK" offset="0x38" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the Mux select line for cpgmac rft clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Selects DISP PLL clock as CPTS RFT Clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select HSDIVIDE_CORE M5 Output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select HSDIVIDER_CORE M4 output" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_GFX_FCLK" description="Selects the divider value for GFX clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_GFX_FCLK" offset="0x3C" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects  the clock on gfx fclk  [warm reset insensitive]" end="1" id="CLKSEL_GFX_FCLK" rwaccess="RW" width="1">
    <bitenum description="SGX FCLK is from PER PLL (192 MHz clock)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SGX FCLK is from CORE PLL (same as L3 clock)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Selects  the divider value on gfx fclk  [warm reset insensitive]" end="0" id="CLKDIV_SEL_GFX_FCLK" rwaccess="RW" width="1">
    <bitenum description="SGX FCLK is L3 clock/2 or 192Mhz/2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SGX FCLK is same as L3 Clock or 192MHz Clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_GPIO0_DBCLK" description="Selects the Mux select line for GPIO0 debounce clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_GPIO0_DBCLK" offset="0x40" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RSVD" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Selects  the Mux select line for GPIO0 debounce  clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Select 32KHz from SYS_CLK (Source: main XTAL oscillator clock) Clock Divider" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Select 32KHz from PER_PLL (Source: 192MHz) Clock Divider" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select 32KHZ from 32K Crystal Oscillator" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select 32KHZ clock from RC Oscillator" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_PRU_ICSS_OCP_CLK" description="Controls Mux Select of PRU-ICSS OCP clock mux" id="PRCM_CM_CLKSEL_PRU_ICSS_OCP_CLK" offset="0x48" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Controls Mux Select of PRU-ICSS OCP clock mux" end="0" id="CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Select DISP DPLL clock as OCP clock of PRU-ICSS" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select L3F clock as OCP Clock of PRU-ICSS" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKSEL_ADC1_CLK" description="Selects the Mux select line for ADC1 clock [warm reset insensitive]" id="PRCM_CM_CLKSEL_ADC1_CLK" offset="0x4C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Selects the Mux select line for ADC1 clock [warm reset insensitive]" end="0" id="CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Select 192MHz PER PLL clock output as ADC1 clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select Main Crystal clock as ADC1 clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_DLL_AGING_CLK" description="Selects the clock divider for DLL_AGING module clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_DLL_AGING_CLK" offset="0x50" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Selects the divider value for generating the DLL_AGING clock" end="0" id="CLKSEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Divide by 32" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Divide by 16" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Divide by 8" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DPLL_CLKSEL_USBPHY32KHZ_GCLK" description="Selects the Mux select line for USBPHY 32KHZ clock [warm reset insensitive]" id="PRCM_CM_DPLL_CLKSEL_USBPHY32KHZ_GCLK" offset="0x60" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Selects  the Mux select line for USBPHY 32KHZ clock" end="0" id="CLKSEL" rwaccess="RW" width="1">
    <bitenum description="Select RTC 32K clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
