- ğŸ‘‹ Hi, Iâ€™m @shubham_srivastava
- ğŸ‘€ Iâ€™m interested in Verilog,System_Verilog,_UVM,VLSI_Design,C,C+ and Perl_scripting.
- ğŸŒ± Iâ€™m currently learning Verilog.
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI Design and Programming related projects.
- ğŸ“« How to reach me shubham22aec@gmail.com.

<!---
shubham15061997/shubham15061997 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
