
{"class":"pcm.PCM@856422631420399918416","name":"","generated_KMF_ID":"856422631420399918416","products":[
{"class":"pcm.Product@7105470371420399918416","name":"Icarus Verilog","generated_KMF_ID":"7105470371420399918416","values":[
{"class":"pcm.Cell@6700620511420399918416","content":"*BSD, Linux, Mac","generated_KMF_ID":"6700620511420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@2904436571420399918416","content":"Verilog simulator","generated_KMF_ID":"2904436571420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@17334101741420399918416","content":"GPL","generated_KMF_ID":"17334101741420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@18013128331420399918416","content":"","generated_KMF_ID":"18013128331420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@8843266701420399918416","name":"KTechLab","generated_KMF_ID":"8843266701420399918416","values":[
{"class":"pcm.Cell@8852048891420399918416","content":"n/a","generated_KMF_ID":"8852048891420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@15340315881420399918416","content":"GPL","generated_KMF_ID":"15340315881420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@15920744111420399918416","content":"Linux","generated_KMF_ID":"15920744111420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@7783172461420399918416","content":"KTechLab is a schematic capture and simulator. It is specifically geared toward mixed signal simulation of analog components and small digital processors.","generated_KMF_ID":"7783172461420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@19171740241420399918416","name":"XCircuit","generated_KMF_ID":"19171740241420399918416","values":[
{"class":"pcm.Cell@17820507431420399918416","content":"Unix","generated_KMF_ID":"17820507431420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@19503891001420399918416","content":"GPL","generated_KMF_ID":"19503891001420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@10660868001420399918416","content":"","generated_KMF_ID":"10660868001420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@16627125521420399918416","content":"Used to produce netlists and publish high-quality drawings.","generated_KMF_ID":"16627125521420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@16152597291420399918416","name":"FreePCB","generated_KMF_ID":"16152597291420399918416","values":[
{"class":"pcm.Cell@6234707201420399918416","content":"w32","generated_KMF_ID":"6234707201420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@11466903661420399918416","content":"A printed circuit board design program for Microsoft Windows. FreePCB allows for up to 16 copper layers, both metric and English units, and export of designs in Gerber format. Boards can be partially or fully autorouted with the FreeRouting autorouter by using the FpcROUTE Specctra DSN file translator.","generated_KMF_ID":"11466903661420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@3194545741420399918416","content":"Yes","generated_KMF_ID":"3194545741420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@20079741641420399918416","content":"GPL","generated_KMF_ID":"20079741641420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@12540461101420399918416","name":"Electric","generated_KMF_ID":"12540461101420399918416","values":[
{"class":"pcm.Cell@8783184601420399918416","content":"VLSI circuit design tool with connectivity at all levels. Can also be used for schematic entry and PCB design.","generated_KMF_ID":"8783184601420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@1191920081420399918416","content":"Yes","generated_KMF_ID":"1191920081420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@19653093151420399918416","content":"*BSD, Java","generated_KMF_ID":"19653093151420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@2659037431420399918416","content":"GPL","generated_KMF_ID":"2659037431420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@10726844131420399918416","name":"Oregano","generated_KMF_ID":"10726844131420399918416","values":[
{"class":"pcm.Cell@5867258881420399918416","content":"","generated_KMF_ID":"5867258881420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@1032277051420399918416","content":"GPL","generated_KMF_ID":"1032277051420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@18824484281420399918416","content":"no","generated_KMF_ID":"18824484281420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@8382621141420399918416","content":"schematic capture + spice simulation","generated_KMF_ID":"8382621141420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@18550518971420399918416","name":"ChipVault","generated_KMF_ID":"18550518971420399918416","values":[
{"class":"pcm.Cell@17224913791420399918416","content":"GPL","generated_KMF_ID":"17224913791420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@2244417131420399918416","content":"Terminal based vi wrapper for HDL","generated_KMF_ID":"2244417131420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@18425391701420399918416","content":"","generated_KMF_ID":"18425391701420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@19832601181420399918416","content":"","generated_KMF_ID":"19832601181420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@8173257981420399918416","name":"Verilator","generated_KMF_ID":"8173257981420399918416","values":[
{"class":"pcm.Cell@15583755121420399918416","content":"Verilator is the fastest free Verilog HDL simulator. It compiles synthesizable Verilog into cycle accurate C++ or SystemC code following 2-state synthesis (zero delay) semantics. Benchmarks reported on its website suggest it is several times faster than commercial event driven simulators such as ModelSim, NC-Verilog and VCS, while not quite as fast as commercial cycle accurate modeling tools such as Carbon ModelStudio and ARC VTOC.","generated_KMF_ID":"15583755121420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@14748958931420399918416","content":"","generated_KMF_ID":"14748958931420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@16441146051420399918416","content":"GPL","generated_KMF_ID":"16441146051420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@5320355551420399918416","content":"Posix","generated_KMF_ID":"5320355551420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@15091426891420399918416","name":"Magic","generated_KMF_ID":"15091426891420399918416","values":[
{"class":"pcm.Cell@15414037781420399918416","content":"no","generated_KMF_ID":"15414037781420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@20307776451420399918416","content":"Linux","generated_KMF_ID":"20307776451420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@14235183301420399918416","content":"BSD license","generated_KMF_ID":"14235183301420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@5272498881420399918416","content":"a popular very-large-scale integration layout tool","generated_KMF_ID":"5272498881420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
]}
,
{"class":"pcm.Product@14465991421420399918416","name":"Quite Universal Circuit Simulator","generated_KMF_ID":"14465991421420399918416","values":[
{"class":"pcm.Cell@17726558571420399918416","content":"Linux, Solaris, Mac, NetBSD, FreeBSD, w32","generated_KMF_ID":"17726558571420399918416","feature":["features[13920701341420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@4879418011420399918416","content":"Schematic capture + Verilog + VHDL + simulation","generated_KMF_ID":"4879418011420399918416","feature":["features[19817916651420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@1072930341420399918416","content":"GPL","generated_KMF_ID":"1072930341420399918416","feature":["features[7763965941420399918416]"],"interpretation":[]}
,
{"class":"pcm.Cell@251640411420399918416","content":"","generated_KMF_ID":"251640411420399918416","feature":["features[6327273961420399918416]"],"interpretation":[]}
]}
],"features":[
{"class":"pcm.Feature@13920701341420399918416","name":"Architecture","generated_KMF_ID":"13920701341420399918416"}
,
{"class":"pcm.Feature@6327273961420399918416","name":"Autorouter","generated_KMF_ID":"6327273961420399918416"}
,
{"class":"pcm.Feature@19817916651420399918416","name":"Comment","generated_KMF_ID":"19817916651420399918416"}
,
{"class":"pcm.Feature@7763965941420399918416","name":"License","generated_KMF_ID":"7763965941420399918416"}
]}
