[2025-09-17 22:46:38] START suite=cs trace=cloud9_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2263826 heartbeat IPC: 4.417 cumulative IPC: 4.417 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4440221 heartbeat IPC: 4.595 cumulative IPC: 4.504 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4440221 cumulative IPC: 4.504 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4440221 cumulative IPC: 4.504 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 15620912 heartbeat IPC: 0.8944 cumulative IPC: 0.8944 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 26486348 heartbeat IPC: 0.9203 cumulative IPC: 0.9072 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 38048539 heartbeat IPC: 0.8649 cumulative IPC: 0.8926 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 49675507 heartbeat IPC: 0.8601 cumulative IPC: 0.8843 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 60589729 heartbeat IPC: 0.9162 cumulative IPC: 0.8905 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 72106436 heartbeat IPC: 0.8683 cumulative IPC: 0.8867 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 83886775 heartbeat IPC: 0.8489 cumulative IPC: 0.8811 (Simulation time: 00 hr 08 min 20 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 94832663 heartbeat IPC: 0.9136 cumulative IPC: 0.885 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 105065638 heartbeat IPC: 0.9772 cumulative IPC: 0.8944 (Simulation time: 00 hr 10 min 18 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 111858302 cumulative IPC: 0.894 (Simulation time: 00 hr 11 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 111858302 cumulative IPC: 0.894 (Simulation time: 00 hr 11 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.894 instructions: 100000000 cycles: 111858302
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.01651 Average ROB Occupancy at Mispredict: 6.106e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01373
BRANCH_INDIRECT: 0.00226
BRANCH_CONDITIONAL: 0.00052
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 42333
LQ_STALL: 0
SQ_STALL: 139347


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 319.22223
REPLAY_LOAD: 100.48572
NON_REPLAY_LOAD: 12.797988

== Total ==
ADDR_TRANS: 5746
REPLAY_LOAD: 3517
NON_REPLAY_LOAD: 33070

== Counts ==
ADDR_TRANS: 18
REPLAY_LOAD: 35
NON_REPLAY_LOAD: 2584

cpu0->cpu0_STLB TOTAL        ACCESS:     294970 HIT:     293434 MISS:       1536 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     294970 HIT:     293434 MISS:       1536 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 375.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1558294 HIT:    1009220 MISS:     549074 MSHR_MERGE:       9829
cpu0->cpu0_L2C LOAD         ACCESS:     631774 HIT:     273345 MISS:     358429 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:      34183 HIT:       5433 MISS:      28750 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     433539 HIT:     275065 MISS:     158474 MSHR_MERGE:       9825
cpu0->cpu0_L2C WRITE        ACCESS:     455815 HIT:     455359 MISS:        456 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2983 HIT:         18 MISS:       2965 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     351917 ISSUED:     351917 USEFUL:     128170 USELESS:       2080
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7828049 HIT:    7815761 MISS:      12288 MSHR_MERGE:       4012
cpu0->cpu0_L1I LOAD         ACCESS:    7828049 HIT:    7815761 MISS:      12288 MSHR_MERGE:       4012
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 70.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22738088 HIT:   21515620 MISS:    1222468 MSHR_MERGE:     480180
cpu0->cpu0_L1D LOAD         ACCESS:   14553699 HIT:   13616162 MISS:     937537 MSHR_MERGE:     314038
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     665812 HIT:     573907 MISS:      91905 MSHR_MERGE:      10282
cpu0->cpu0_L1D WRITE        ACCESS:    7515314 HIT:    7325277 MISS:     190037 MSHR_MERGE:     155854
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3263 HIT:        274 MISS:       2989 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:     665812 ISSUED:     665812 USEFUL:      78508 USELESS:       3080
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6713267 HIT:    6688411 MISS:      24856 MSHR_MERGE:       4193
cpu0->cpu0_ITLB LOAD         ACCESS:    6713267 HIT:    6688411 MISS:      24856 MSHR_MERGE:       4193
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.314 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21838520 HIT:   21534146 MISS:     304374 MSHR_MERGE:      30067
cpu0->cpu0_DTLB LOAD         ACCESS:   21838520 HIT:   21534146 MISS:     304374 MSHR_MERGE:      30067
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.912 cycles
cpu0->LLC TOTAL        ACCESS:     859700 HIT:     568177 MISS:     291523 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     358425 HIT:     191184 MISS:     167241 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      28750 HIT:      11791 MISS:      16959 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     148649 HIT:      44580 MISS:     104069 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     320911 HIT:     320569 MISS:        342 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2965 HIT:         53 MISS:       2912 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.63 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2638
  ROW_BUFFER_MISS:     288533
  AVG DBUS CONGESTED CYCLE: 6.263
Channel 0 WQ ROW_BUFFER_HIT:      15213
  ROW_BUFFER_MISS:     135708
  FULL:          0
Channel 0 REFRESHES ISSUED:       9321

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        57771        48966        76023        42049
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0            9          420
  STLB miss resolved @ L2C                0            0            0            1           38
  STLB miss resolved @ LLC                0            1            0            4           73
  STLB miss resolved @ MEM                0           13            0           89         2525

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              14286           62          580           37          319
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            1            0            1           47
  STLB miss resolved @ L2C                1            0            0            0            1
  STLB miss resolved @ LLC                1            0            0            0            8
  STLB miss resolved @ MEM               20           10            3            4          195
[2025-09-17 22:58:00] END   suite=cs trace=cloud9_phase1_core3 (rc=0)
