<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › atheros › atl1c › atl1c_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>atl1c_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright(c) 2008 - 2009 Atheros Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Derived from Intel e1000 driver</span>
<span class="cm"> * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the Free</span>
<span class="cm"> * Software Foundation; either version 2 of the License, or (at your option)</span>
<span class="cm"> * any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., 59</span>
<span class="cm"> * Temple Place - Suite 330, Boston, MA  02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ATL1C_HW_H_</span>
<span class="cp">#define _ATL1C_HW_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mii.h&gt;</span>

<span class="cp">#define FIELD_GETX(_x, _name)   ((_x) &gt;&gt; (_name##_SHIFT) &amp; (_name##_MASK))</span>
<span class="cp">#define FIELD_SETX(_x, _name, _v) \</span>
<span class="cp">(((_x) &amp; ~((_name##_MASK) &lt;&lt; (_name##_SHIFT))) |\</span>
<span class="cp">(((_v) &amp; (_name##_MASK)) &lt;&lt; (_name##_SHIFT)))</span>
<span class="cp">#define FIELDX(_name, _v) (((_v) &amp; (_name##_MASK)) &lt;&lt; (_name##_SHIFT))</span>

<span class="k">struct</span> <span class="n">atl1c_adapter</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">atl1c_hw</span><span class="p">;</span>

<span class="cm">/* function prototype */</span>
<span class="kt">void</span> <span class="n">atl1c_phy_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">atl1c_hw_set_mac_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">mac_addr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_phy_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_read_mac_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_get_speed_and_duplex</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">speed</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">duplex</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">atl1c_hash_mc_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">mc_addr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">atl1c_hash_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">hash_value</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_read_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">phy_data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_write_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">phy_data</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">atl1c_read_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">p_value</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_phy_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_check_eeprom_exist</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_restart_autoneg</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_phy_to_ps_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_power_saving</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">wufc</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">atl1c_wait_mdio_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">atl1c_stop_phy_polling</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">atl1c_start_phy_polling</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">clk_sel</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_read_phy_core</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">ext</span><span class="p">,</span> <span class="n">u8</span> <span class="n">dev</span><span class="p">,</span>
			<span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">phy_data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_write_phy_core</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">ext</span><span class="p">,</span> <span class="n">u8</span> <span class="n">dev</span><span class="p">,</span>
			<span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">phy_data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_read_phy_ext</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">dev_addr</span><span class="p">,</span>
			<span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">phy_data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_write_phy_ext</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">dev_addr</span><span class="p">,</span>
			<span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">phy_data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_read_phy_dbg</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">phy_data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">atl1c_write_phy_dbg</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">phy_data</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">atl1c_post_phy_linkchg</span><span class="p">(</span><span class="k">struct</span> <span class="n">atl1c_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">link_speed</span><span class="p">);</span>

<span class="cm">/* hw-ids */</span>
<span class="cp">#define PCI_DEVICE_ID_ATTANSIC_L2C      0x1062</span>
<span class="cp">#define PCI_DEVICE_ID_ATTANSIC_L1C      0x1063</span>
<span class="cp">#define PCI_DEVICE_ID_ATHEROS_L2C_B	0x2060 </span><span class="cm">/* AR8152 v1.1 Fast 10/100 */</span><span class="cp"></span>
<span class="cp">#define PCI_DEVICE_ID_ATHEROS_L2C_B2	0x2062 </span><span class="cm">/* AR8152 v2.0 Fast 10/100 */</span><span class="cp"></span>
<span class="cp">#define PCI_DEVICE_ID_ATHEROS_L1D	0x1073 </span><span class="cm">/* AR8151 v1.0 Gigabit 1000 */</span><span class="cp"></span>
<span class="cp">#define PCI_DEVICE_ID_ATHEROS_L1D_2_0	0x1083 </span><span class="cm">/* AR8151 v2.0 Gigabit 1000 */</span><span class="cp"></span>
<span class="cp">#define L2CB_V10			0xc0</span>
<span class="cp">#define L2CB_V11			0xc1</span>

<span class="cm">/* register definition */</span>
<span class="cp">#define REG_DEVICE_CAP              	0x5C</span>
<span class="cp">#define DEVICE_CAP_MAX_PAYLOAD_MASK     0x7</span>
<span class="cp">#define DEVICE_CAP_MAX_PAYLOAD_SHIFT    0</span>

<span class="cp">#define DEVICE_CTRL_MAXRRS_MIN		2</span>

<span class="cp">#define REG_LINK_CTRL			0x68</span>
<span class="cp">#define LINK_CTRL_L0S_EN		0x01</span>
<span class="cp">#define LINK_CTRL_L1_EN			0x02</span>
<span class="cp">#define LINK_CTRL_EXT_SYNC		0x80</span>

<span class="cp">#define REG_DEV_SERIALNUM_CTRL		0x200</span>
<span class="cp">#define REG_DEV_MAC_SEL_MASK		0x0 </span><span class="cm">/* 0:EUI; 1:MAC */</span><span class="cp"></span>
<span class="cp">#define REG_DEV_MAC_SEL_SHIFT		0</span>
<span class="cp">#define REG_DEV_SERIAL_NUM_EN_MASK	0x1</span>
<span class="cp">#define REG_DEV_SERIAL_NUM_EN_SHIFT	1</span>

<span class="cp">#define REG_TWSI_CTRL               	0x218</span>
<span class="cp">#define TWSI_CTLR_FREQ_MASK		0x3UL</span>
<span class="cp">#define TWSI_CTRL_FREQ_SHIFT		24</span>
<span class="cp">#define TWSI_CTRL_FREQ_100K		0</span>
<span class="cp">#define TWSI_CTRL_FREQ_200K		1</span>
<span class="cp">#define TWSI_CTRL_FREQ_300K		2</span>
<span class="cp">#define TWSI_CTRL_FREQ_400K		3</span>
<span class="cp">#define TWSI_CTRL_LD_EXIST		BIT(23)</span>
<span class="cp">#define TWSI_CTRL_HW_LDSTAT		BIT(12)	</span><span class="cm">/* 0:finish,1:in progress */</span><span class="cp"></span>
<span class="cp">#define TWSI_CTRL_SW_LDSTART            BIT(11)</span>
<span class="cp">#define TWSI_CTRL_LD_OFFSET_MASK        0xFF</span>
<span class="cp">#define TWSI_CTRL_LD_OFFSET_SHIFT       0</span>

<span class="cp">#define REG_PCIE_DEV_MISC_CTRL      	0x21C</span>
<span class="cp">#define PCIE_DEV_MISC_EXT_PIPE     	0x2</span>
<span class="cp">#define PCIE_DEV_MISC_RETRY_BUFDIS 	0x1</span>
<span class="cp">#define PCIE_DEV_MISC_SPIROM_EXIST 	0x4</span>
<span class="cp">#define PCIE_DEV_MISC_SERDES_ENDIAN    	0x8</span>
<span class="cp">#define PCIE_DEV_MISC_SERDES_SEL_DIN   	0x10</span>

<span class="cp">#define REG_PCIE_PHYMISC	    	0x1000</span>
<span class="cp">#define PCIE_PHYMISC_FORCE_RCV_DET	BIT(2)</span>
<span class="cp">#define PCIE_PHYMISC_NFTS_MASK		0xFFUL</span>
<span class="cp">#define PCIE_PHYMISC_NFTS_SHIFT		16</span>

<span class="cp">#define REG_PCIE_PHYMISC2		0x1004</span>
<span class="cp">#define PCIE_PHYMISC2_L0S_TH_MASK	0x3UL</span>
<span class="cp">#define PCIE_PHYMISC2_L0S_TH_SHIFT	18</span>
<span class="cp">#define L2CB1_PCIE_PHYMISC2_L0S_TH	3</span>
<span class="cp">#define PCIE_PHYMISC2_CDR_BW_MASK	0x3UL</span>
<span class="cp">#define PCIE_PHYMISC2_CDR_BW_SHIFT	16</span>
<span class="cp">#define L2CB1_PCIE_PHYMISC2_CDR_BW	3</span>

<span class="cp">#define REG_TWSI_DEBUG			0x1108</span>
<span class="cp">#define TWSI_DEBUG_DEV_EXIST		BIT(29)</span>

<span class="cp">#define REG_DMA_DBG			0x1114</span>
<span class="cp">#define DMA_DBG_VENDOR_MSG		BIT(0)</span>

<span class="cp">#define REG_EEPROM_CTRL			0x12C0</span>
<span class="cp">#define EEPROM_CTRL_DATA_HI_MASK	0xFFFF</span>
<span class="cp">#define EEPROM_CTRL_DATA_HI_SHIFT	0</span>
<span class="cp">#define EEPROM_CTRL_ADDR_MASK		0x3FF</span>
<span class="cp">#define EEPROM_CTRL_ADDR_SHIFT		16</span>
<span class="cp">#define EEPROM_CTRL_ACK			0x40000000</span>
<span class="cp">#define EEPROM_CTRL_RW			0x80000000</span>

<span class="cp">#define REG_EEPROM_DATA_LO		0x12C4</span>

<span class="cp">#define REG_OTP_CTRL			0x12F0</span>
<span class="cp">#define OTP_CTRL_CLK_EN			BIT(1)</span>

<span class="cp">#define REG_PM_CTRL			0x12F8</span>
<span class="cp">#define PM_CTRL_HOTRST			BIT(31)</span>
<span class="cp">#define PM_CTRL_MAC_ASPM_CHK		BIT(30)	</span><span class="cm">/* L0s/L1 dis by MAC based on</span>
<span class="cm">						 * thrghput(setting in 15A0) */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_SA_DLY_EN		BIT(29)</span>
<span class="cp">#define PM_CTRL_L0S_BUFSRX_EN		BIT(28)</span>
<span class="cp">#define PM_CTRL_LCKDET_TIMER_MASK	0xFUL</span>
<span class="cp">#define PM_CTRL_LCKDET_TIMER_SHIFT	24</span>
<span class="cp">#define PM_CTRL_LCKDET_TIMER_DEF	0xC</span>
<span class="cp">#define PM_CTRL_PM_REQ_TIMER_MASK	0xFUL</span>
<span class="cp">#define PM_CTRL_PM_REQ_TIMER_SHIFT	20	</span><span class="cm">/* pm_request_l1 time &gt; @</span>
<span class="cm">						 * -&gt;L0s not L1 */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_PM_REQ_TO_DEF		0xF</span>
<span class="cp">#define PMCTRL_TXL1_AFTER_L0S		BIT(19)	</span><span class="cm">/* l1dv2.0+ */</span><span class="cp"></span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_MASK	7UL	</span><span class="cm">/* l1dv2.0+, 3bits */</span><span class="cp"></span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_SHIFT	16</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_DIS	0</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_2US	1</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_4US	2</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_8US	3</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_16US	4</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_24US	5</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_32US	6</span>
<span class="cp">#define L1D_PMCTRL_L1_ENTRY_TM_63US	7</span>
<span class="cp">#define PM_CTRL_L1_ENTRY_TIMER_MASK	0xFUL  </span><span class="cm">/* l1C 4bits */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_L1_ENTRY_TIMER_SHIFT	16</span>
<span class="cp">#define L2CB1_PM_CTRL_L1_ENTRY_TM	7</span>
<span class="cp">#define L1C_PM_CTRL_L1_ENTRY_TM		0xF</span>
<span class="cp">#define PM_CTRL_RCVR_WT_TIMER		BIT(15)	</span><span class="cm">/* 1:1us, 0:2ms */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_CLK_PWM_VER1_1		BIT(14)	</span><span class="cm">/* 0:1.0a,1:1.1 */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_CLK_SWH_L1		BIT(13)	</span><span class="cm">/* en pcie clk sw in L1 */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_ASPM_L0S_EN		BIT(12)</span>
<span class="cp">#define PM_CTRL_RXL1_AFTER_L0S		BIT(11)	</span><span class="cm">/* l1dv2.0+ */</span><span class="cp"></span>
<span class="cp">#define L1D_PMCTRL_L0S_TIMER_MASK	7UL	</span><span class="cm">/* l1d2.0+, 3bits*/</span><span class="cp"></span>
<span class="cp">#define L1D_PMCTRL_L0S_TIMER_SHIFT	8</span>
<span class="cp">#define PM_CTRL_L0S_ENTRY_TIMER_MASK	0xFUL	</span><span class="cm">/* l1c, 4bits */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_L0S_ENTRY_TIMER_SHIFT	8</span>
<span class="cp">#define PM_CTRL_SERDES_BUFS_RX_L1_EN	BIT(7)</span>
<span class="cp">#define PM_CTRL_SERDES_PD_EX_L1		BIT(6)	</span><span class="cm">/* power down serdes rx */</span><span class="cp"></span>
<span class="cp">#define PM_CTRL_SERDES_PLL_L1_EN	BIT(5)</span>
<span class="cp">#define PM_CTRL_SERDES_L1_EN		BIT(4)</span>
<span class="cp">#define PM_CTRL_ASPM_L1_EN		BIT(3)</span>
<span class="cp">#define PM_CTRL_CLK_REQ_EN		BIT(2)</span>
<span class="cp">#define PM_CTRL_RBER_EN			BIT(1)</span>
<span class="cp">#define PM_CTRL_SPRSDWER_EN		BIT(0)</span>

<span class="cp">#define REG_LTSSM_ID_CTRL		0x12FC</span>
<span class="cp">#define LTSSM_ID_EN_WRO			0x1000</span>


<span class="cm">/* Selene Master Control Register */</span>
<span class="cp">#define REG_MASTER_CTRL			0x1400</span>
<span class="cp">#define MASTER_CTRL_OTP_SEL		BIT(31)</span>
<span class="cp">#define MASTER_DEV_NUM_MASK		0x7FUL</span>
<span class="cp">#define MASTER_DEV_NUM_SHIFT		24</span>
<span class="cp">#define MASTER_REV_NUM_MASK		0xFFUL</span>
<span class="cp">#define MASTER_REV_NUM_SHIFT		16</span>
<span class="cp">#define MASTER_CTRL_INT_RDCLR		BIT(14)</span>
<span class="cp">#define MASTER_CTRL_CLK_SEL_DIS		BIT(12)	</span><span class="cm">/* 1:alwys sel pclk from</span>
<span class="cm">						 * serdes, not sw to 25M */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_RX_ITIMER_EN	BIT(11)	</span><span class="cm">/* IRQ MODURATION FOR RX */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_TX_ITIMER_EN	BIT(10)	</span><span class="cm">/* MODURATION FOR TX/RX */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_MANU_INT		BIT(9)	</span><span class="cm">/* SOFT MANUAL INT */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_MANUTIMER_EN	BIT(8)</span>
<span class="cp">#define MASTER_CTRL_SA_TIMER_EN		BIT(7)	</span><span class="cm">/* SYS ALIVE TIMER EN */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_OOB_DIS		BIT(6)	</span><span class="cm">/* OUT OF BOX DIS */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_WAKEN_25M		BIT(5)	</span><span class="cm">/* WAKE WO. PCIE CLK */</span><span class="cp"></span>
<span class="cp">#define MASTER_CTRL_BERT_START		BIT(4)</span>
<span class="cp">#define MASTER_PCIE_TSTMOD_MASK		3UL</span>
<span class="cp">#define MASTER_PCIE_TSTMOD_SHIFT	2</span>
<span class="cp">#define MASTER_PCIE_RST			BIT(1)</span>
<span class="cp">#define MASTER_CTRL_SOFT_RST		BIT(0)	</span><span class="cm">/* RST MAC &amp; DMA */</span><span class="cp"></span>
<span class="cp">#define DMA_MAC_RST_TO			50</span>

<span class="cm">/* Timer Initial Value Register */</span>
<span class="cp">#define REG_MANUAL_TIMER_INIT       	0x1404</span>

<span class="cm">/* IRQ ModeratorTimer Initial Value Register */</span>
<span class="cp">#define REG_IRQ_MODRT_TIMER_INIT     	0x1408</span>
<span class="cp">#define IRQ_MODRT_TIMER_MASK		0xffff</span>
<span class="cp">#define IRQ_MODRT_TX_TIMER_SHIFT    	0</span>
<span class="cp">#define IRQ_MODRT_RX_TIMER_SHIFT	16</span>

<span class="cp">#define REG_GPHY_CTRL               	0x140C</span>
<span class="cp">#define GPHY_CTRL_ADDR_MASK		0x1FUL</span>
<span class="cp">#define GPHY_CTRL_ADDR_SHIFT		19</span>
<span class="cp">#define GPHY_CTRL_BP_VLTGSW		BIT(18)</span>
<span class="cp">#define GPHY_CTRL_100AB_EN		BIT(17)</span>
<span class="cp">#define GPHY_CTRL_10AB_EN		BIT(16)</span>
<span class="cp">#define GPHY_CTRL_PHY_PLL_BYPASS	BIT(15)</span>
<span class="cp">#define GPHY_CTRL_PWDOWN_HW		BIT(14)	</span><span class="cm">/* affect MAC&amp;PHY, to low pw */</span><span class="cp"></span>
<span class="cp">#define GPHY_CTRL_PHY_PLL_ON		BIT(13)	</span><span class="cm">/* 1:pll always on, 0:can sw */</span><span class="cp"></span>
<span class="cp">#define GPHY_CTRL_SEL_ANA_RST		BIT(12)</span>
<span class="cp">#define GPHY_CTRL_HIB_PULSE		BIT(11)</span>
<span class="cp">#define GPHY_CTRL_HIB_EN		BIT(10)</span>
<span class="cp">#define GPHY_CTRL_GIGA_DIS		BIT(9)</span>
<span class="cp">#define GPHY_CTRL_PHY_IDDQ_DIS		BIT(8)	</span><span class="cm">/* pw on RST */</span><span class="cp"></span>
<span class="cp">#define GPHY_CTRL_PHY_IDDQ		BIT(7)	</span><span class="cm">/* bit8 affect bit7 while rb */</span><span class="cp"></span>
<span class="cp">#define GPHY_CTRL_LPW_EXIT		BIT(6)</span>
<span class="cp">#define GPHY_CTRL_GATE_25M_EN		BIT(5)</span>
<span class="cp">#define GPHY_CTRL_REV_ANEG		BIT(4)</span>
<span class="cp">#define GPHY_CTRL_ANEG_NOW		BIT(3)</span>
<span class="cp">#define GPHY_CTRL_LED_MODE		BIT(2)</span>
<span class="cp">#define GPHY_CTRL_RTL_MODE		BIT(1)</span>
<span class="cp">#define GPHY_CTRL_EXT_RESET		BIT(0)	</span><span class="cm">/* 1:out of DSP RST status */</span><span class="cp"></span>
<span class="cp">#define GPHY_CTRL_EXT_RST_TO		80	</span><span class="cm">/* 800us atmost */</span><span class="cp"></span>
<span class="cp">#define GPHY_CTRL_CLS			(\</span>
<span class="cp">	GPHY_CTRL_LED_MODE		|\</span>
<span class="cp">	GPHY_CTRL_100AB_EN		|\</span>
<span class="cp">	GPHY_CTRL_PHY_PLL_ON)</span>

<span class="cm">/* Block IDLE Status Register */</span>
<span class="cp">#define REG_IDLE_STATUS			0x1410</span>
<span class="cp">#define IDLE_STATUS_SFORCE_MASK		0xFUL</span>
<span class="cp">#define IDLE_STATUS_SFORCE_SHIFT	14</span>
<span class="cp">#define IDLE_STATUS_CALIB_DONE		BIT(13)</span>
<span class="cp">#define IDLE_STATUS_CALIB_RES_MASK	0x1FUL</span>
<span class="cp">#define IDLE_STATUS_CALIB_RES_SHIFT	8</span>
<span class="cp">#define IDLE_STATUS_CALIBERR_MASK	0xFUL</span>
<span class="cp">#define IDLE_STATUS_CALIBERR_SHIFT	4</span>
<span class="cp">#define IDLE_STATUS_TXQ_BUSY		BIT(3)</span>
<span class="cp">#define IDLE_STATUS_RXQ_BUSY		BIT(2)</span>
<span class="cp">#define IDLE_STATUS_TXMAC_BUSY		BIT(1)</span>
<span class="cp">#define IDLE_STATUS_RXMAC_BUSY		BIT(0)</span>
<span class="cp">#define IDLE_STATUS_MASK		(\</span>
<span class="cp">	IDLE_STATUS_TXQ_BUSY		|\</span>
<span class="cp">	IDLE_STATUS_RXQ_BUSY		|\</span>
<span class="cp">	IDLE_STATUS_TXMAC_BUSY		|\</span>
<span class="cp">	IDLE_STATUS_RXMAC_BUSY)</span>

<span class="cm">/* MDIO Control Register */</span>
<span class="cp">#define REG_MDIO_CTRL           	0x1414</span>
<span class="cp">#define MDIO_CTRL_MODE_EXT		BIT(30)</span>
<span class="cp">#define MDIO_CTRL_POST_READ		BIT(29)</span>
<span class="cp">#define MDIO_CTRL_AP_EN			BIT(28)</span>
<span class="cp">#define MDIO_CTRL_BUSY			BIT(27)</span>
<span class="cp">#define MDIO_CTRL_CLK_SEL_MASK		0x7UL</span>
<span class="cp">#define MDIO_CTRL_CLK_SEL_SHIFT		24</span>
<span class="cp">#define MDIO_CTRL_CLK_25_4		0	</span><span class="cm">/* 25MHz divide 4 */</span><span class="cp"></span>
<span class="cp">#define MDIO_CTRL_CLK_25_6		2</span>
<span class="cp">#define MDIO_CTRL_CLK_25_8		3</span>
<span class="cp">#define MDIO_CTRL_CLK_25_10		4</span>
<span class="cp">#define MDIO_CTRL_CLK_25_32		5</span>
<span class="cp">#define MDIO_CTRL_CLK_25_64		6</span>
<span class="cp">#define MDIO_CTRL_CLK_25_128		7</span>
<span class="cp">#define MDIO_CTRL_START			BIT(23)</span>
<span class="cp">#define MDIO_CTRL_SPRES_PRMBL		BIT(22)</span>
<span class="cp">#define MDIO_CTRL_OP_READ		BIT(21)	</span><span class="cm">/* 1:read, 0:write */</span><span class="cp"></span>
<span class="cp">#define MDIO_CTRL_REG_MASK		0x1FUL</span>
<span class="cp">#define MDIO_CTRL_REG_SHIFT		16</span>
<span class="cp">#define MDIO_CTRL_DATA_MASK		0xFFFFUL</span>
<span class="cp">#define MDIO_CTRL_DATA_SHIFT		0</span>
<span class="cp">#define MDIO_MAX_AC_TO			120	</span><span class="cm">/* 1.2ms timeout for slow clk */</span><span class="cp"></span>

<span class="cm">/* for extension reg access */</span>
<span class="cp">#define REG_MDIO_EXTN			0x1448</span>
<span class="cp">#define MDIO_EXTN_PORTAD_MASK		0x1FUL</span>
<span class="cp">#define MDIO_EXTN_PORTAD_SHIFT		21</span>
<span class="cp">#define MDIO_EXTN_DEVAD_MASK		0x1FUL</span>
<span class="cp">#define MDIO_EXTN_DEVAD_SHIFT		16</span>
<span class="cp">#define MDIO_EXTN_REG_MASK		0xFFFFUL</span>
<span class="cp">#define MDIO_EXTN_REG_SHIFT		0</span>

<span class="cm">/* BIST Control and Status Register0 (for the Packet Memory) */</span>
<span class="cp">#define REG_BIST0_CTRL              	0x141c</span>
<span class="cp">#define BIST0_NOW                   	0x1</span>
<span class="cp">#define BIST0_SRAM_FAIL             	0x2 </span><span class="cm">/* 1: The SRAM failure is</span>
<span class="cm">					     * un-repairable  because</span>
<span class="cm">					     * it has address decoder</span>
<span class="cm">					     * failure or more than 1 cell</span>
<span class="cm">					     * stuck-to-x failure */</span><span class="cp"></span>
<span class="cp">#define BIST0_FUSE_FLAG             	0x4</span>

<span class="cm">/* BIST Control and Status Register1(for the retry buffer of PCI Express) */</span>
<span class="cp">#define REG_BIST1_CTRL			0x1420</span>
<span class="cp">#define BIST1_NOW                   	0x1</span>
<span class="cp">#define BIST1_SRAM_FAIL             	0x2</span>
<span class="cp">#define BIST1_FUSE_FLAG             	0x4</span>

<span class="cm">/* SerDes Lock Detect Control and Status Register */</span>
<span class="cp">#define REG_SERDES			0x1424</span>
<span class="cp">#define SERDES_PHY_CLK_SLOWDOWN		BIT(18)</span>
<span class="cp">#define SERDES_MAC_CLK_SLOWDOWN		BIT(17)</span>
<span class="cp">#define SERDES_SELFB_PLL_MASK		0x3UL</span>
<span class="cp">#define SERDES_SELFB_PLL_SHIFT		14</span>
<span class="cp">#define SERDES_PHYCLK_SEL_GTX		BIT(13)	</span><span class="cm">/* 1:gtx_clk, 0:25M */</span><span class="cp"></span>
<span class="cp">#define SERDES_PCIECLK_SEL_SRDS		BIT(12)	</span><span class="cm">/* 1:serdes,0:25M */</span><span class="cp"></span>
<span class="cp">#define SERDES_BUFS_RX_EN		BIT(11)</span>
<span class="cp">#define SERDES_PD_RX			BIT(10)</span>
<span class="cp">#define SERDES_PLL_EN			BIT(9)</span>
<span class="cp">#define SERDES_EN			BIT(8)</span>
<span class="cp">#define SERDES_SELFB_PLL_SEL_CSR	BIT(6)	</span><span class="cm">/* 0:state-machine,1:csr */</span><span class="cp"></span>
<span class="cp">#define SERDES_SELFB_PLL_CSR_MASK	0x3UL</span>
<span class="cp">#define SERDES_SELFB_PLL_CSR_SHIFT	4</span>
<span class="cp">#define SERDES_SELFB_PLL_CSR_4		3	</span><span class="cm">/* 4-12% OV-CLK */</span><span class="cp"></span>
<span class="cp">#define SERDES_SELFB_PLL_CSR_0		2	</span><span class="cm">/* 0-4% OV-CLK */</span><span class="cp"></span>
<span class="cp">#define SERDES_SELFB_PLL_CSR_12		1	</span><span class="cm">/* 12-18% OV-CLK */</span><span class="cp"></span>
<span class="cp">#define SERDES_SELFB_PLL_CSR_18		0	</span><span class="cm">/* 18-25% OV-CLK */</span><span class="cp"></span>
<span class="cp">#define SERDES_VCO_SLOW			BIT(3)</span>
<span class="cp">#define SERDES_VCO_FAST			BIT(2)</span>
<span class="cp">#define SERDES_LOCK_DETECT_EN		BIT(1)</span>
<span class="cp">#define SERDES_LOCK_DETECT		BIT(0)</span>

<span class="cp">#define REG_LPI_DECISN_TIMER            0x143C</span>
<span class="cp">#define L2CB_LPI_DESISN_TIMER		0x7D00</span>

<span class="cp">#define REG_LPI_CTRL                    0x1440</span>
<span class="cp">#define LPI_CTRL_CHK_DA			BIT(31)</span>
<span class="cp">#define LPI_CTRL_ENH_TO_MASK		0x1FFFUL</span>
<span class="cp">#define LPI_CTRL_ENH_TO_SHIFT		12</span>
<span class="cp">#define LPI_CTRL_ENH_TH_MASK		0x1FUL</span>
<span class="cp">#define LPI_CTRL_ENH_TH_SHIFT		6</span>
<span class="cp">#define LPI_CTRL_ENH_EN			BIT(5)</span>
<span class="cp">#define LPI_CTRL_CHK_RX			BIT(4)</span>
<span class="cp">#define LPI_CTRL_CHK_STATE		BIT(3)</span>
<span class="cp">#define LPI_CTRL_GMII			BIT(2)</span>
<span class="cp">#define LPI_CTRL_TO_PHY			BIT(1)</span>
<span class="cp">#define LPI_CTRL_EN			BIT(0)</span>

<span class="cp">#define REG_LPI_WAIT			0x1444</span>
<span class="cp">#define LPI_WAIT_TIMER_MASK		0xFFFFUL</span>
<span class="cp">#define LPI_WAIT_TIMER_SHIFT		0</span>

<span class="cm">/* MAC Control Register  */</span>
<span class="cp">#define REG_MAC_CTRL         		0x1480</span>
<span class="cp">#define MAC_CTRL_SPEED_MODE_SW		BIT(30) </span><span class="cm">/* 0:phy,1:sw */</span><span class="cp"></span>
<span class="cp">#define MAC_CTRL_HASH_ALG_CRC32		BIT(29) </span><span class="cm">/* 1:legacy,0:lw_5b */</span><span class="cp"></span>
<span class="cp">#define MAC_CTRL_SINGLE_PAUSE_EN	BIT(28)</span>
<span class="cp">#define MAC_CTRL_DBG			BIT(27)</span>
<span class="cp">#define MAC_CTRL_BC_EN			BIT(26)</span>
<span class="cp">#define MAC_CTRL_MC_ALL_EN		BIT(25)</span>
<span class="cp">#define MAC_CTRL_RX_CHKSUM_EN		BIT(24)</span>
<span class="cp">#define MAC_CTRL_TX_HUGE		BIT(23)</span>
<span class="cp">#define MAC_CTRL_DBG_TX_BKPRESURE	BIT(22)</span>
<span class="cp">#define MAC_CTRL_SPEED_MASK		3UL</span>
<span class="cp">#define MAC_CTRL_SPEED_SHIFT		20</span>
<span class="cp">#define MAC_CTRL_SPEED_10_100		1</span>
<span class="cp">#define MAC_CTRL_SPEED_1000		2</span>
<span class="cp">#define MAC_CTRL_TX_SIMURST		BIT(19)</span>
<span class="cp">#define MAC_CTRL_SCNT			BIT(17)</span>
<span class="cp">#define MAC_CTRL_TX_PAUSE		BIT(16)</span>
<span class="cp">#define MAC_CTRL_PROMIS_EN		BIT(15)</span>
<span class="cp">#define MAC_CTRL_RMV_VLAN		BIT(14)</span>
<span class="cp">#define MAC_CTRL_PRMLEN_MASK		0xFUL</span>
<span class="cp">#define MAC_CTRL_PRMLEN_SHIFT		10</span>
<span class="cp">#define MAC_CTRL_HUGE_EN		BIT(9)</span>
<span class="cp">#define MAC_CTRL_LENCHK			BIT(8)</span>
<span class="cp">#define MAC_CTRL_PAD			BIT(7)</span>
<span class="cp">#define MAC_CTRL_ADD_CRC		BIT(6)</span>
<span class="cp">#define MAC_CTRL_DUPLX			BIT(5)</span>
<span class="cp">#define MAC_CTRL_LOOPBACK		BIT(4)</span>
<span class="cp">#define MAC_CTRL_RX_FLOW		BIT(3)</span>
<span class="cp">#define MAC_CTRL_TX_FLOW		BIT(2)</span>
<span class="cp">#define MAC_CTRL_RX_EN			BIT(1)</span>
<span class="cp">#define MAC_CTRL_TX_EN			BIT(0)</span>

<span class="cm">/* MAC IPG/IFG Control Register  */</span>
<span class="cp">#define REG_MAC_IPG_IFG             	0x1484</span>
<span class="cp">#define MAC_IPG_IFG_IPGT_SHIFT      	0 	</span><span class="cm">/* Desired back to back</span>
<span class="cm">						 * inter-packet gap. The</span>
<span class="cm">						 * default is 96-bit time */</span><span class="cp"></span>
<span class="cp">#define MAC_IPG_IFG_IPGT_MASK       	0x7f</span>
<span class="cp">#define MAC_IPG_IFG_MIFG_SHIFT      	8       </span><span class="cm">/* Minimum number of IFG to</span>
<span class="cm">						 * enforce in between RX frames */</span><span class="cp"></span>
<span class="cp">#define MAC_IPG_IFG_MIFG_MASK       	0xff  	</span><span class="cm">/* Frame gap below such IFP is dropped */</span><span class="cp"></span>
<span class="cp">#define MAC_IPG_IFG_IPGR1_SHIFT     	16   	</span><span class="cm">/* 64bit Carrier-Sense window */</span><span class="cp"></span>
<span class="cp">#define MAC_IPG_IFG_IPGR1_MASK      	0x7f</span>
<span class="cp">#define MAC_IPG_IFG_IPGR2_SHIFT     	24    	</span><span class="cm">/* 96-bit IPG window */</span><span class="cp"></span>
<span class="cp">#define MAC_IPG_IFG_IPGR2_MASK      	0x7f</span>

<span class="cm">/* MAC STATION ADDRESS  */</span>
<span class="cp">#define REG_MAC_STA_ADDR		0x1488</span>

<span class="cm">/* Hash table for multicast address */</span>
<span class="cp">#define REG_RX_HASH_TABLE		0x1490</span>

<span class="cm">/* MAC Half-Duplex Control Register */</span>
<span class="cp">#define REG_MAC_HALF_DUPLX_CTRL     	0x1498</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_LCOL_SHIFT  0      </span><span class="cm">/* Collision Window */</span><span class="cp"></span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_LCOL_MASK   0x3ff</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_RETRY_SHIFT 12</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_RETRY_MASK  0xf</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_EXC_DEF_EN  0x10000</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_NO_BACK_C   0x20000</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_NO_BACK_P   0x40000 </span><span class="cm">/* No back-off on backpressure,</span>
<span class="cm">						 * immediately start the</span>
<span class="cm">						 * transmission after back pressure */</span><span class="cp"></span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_ABEBE        0x80000 </span><span class="cm">/* 1: Alternative Binary Exponential Back-off Enabled */</span><span class="cp"></span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_ABEBT_SHIFT  20      </span><span class="cm">/* Maximum binary exponential number */</span><span class="cp"></span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_ABEBT_MASK   0xf</span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_JAMIPG_SHIFT 24      </span><span class="cm">/* IPG to start JAM for collision based flow control in half-duplex */</span><span class="cp"></span>
<span class="cp">#define MAC_HALF_DUPLX_CTRL_JAMIPG_MASK  0xf     </span><span class="cm">/* mode. In unit of 8-bit time */</span><span class="cp"></span>

<span class="cm">/* Maximum Frame Length Control Register   */</span>
<span class="cp">#define REG_MTU                     	0x149c</span>

<span class="cm">/* Wake-On-Lan control register */</span>
<span class="cp">#define REG_WOL_CTRL                	0x14a0</span>
<span class="cp">#define WOL_PT7_MATCH			BIT(31)</span>
<span class="cp">#define WOL_PT6_MATCH			BIT(30)</span>
<span class="cp">#define WOL_PT5_MATCH			BIT(29)</span>
<span class="cp">#define WOL_PT4_MATCH			BIT(28)</span>
<span class="cp">#define WOL_PT3_MATCH			BIT(27)</span>
<span class="cp">#define WOL_PT2_MATCH			BIT(26)</span>
<span class="cp">#define WOL_PT1_MATCH			BIT(25)</span>
<span class="cp">#define WOL_PT0_MATCH			BIT(24)</span>
<span class="cp">#define WOL_PT7_EN			BIT(23)</span>
<span class="cp">#define WOL_PT6_EN			BIT(22)</span>
<span class="cp">#define WOL_PT5_EN			BIT(21)</span>
<span class="cp">#define WOL_PT4_EN			BIT(20)</span>
<span class="cp">#define WOL_PT3_EN			BIT(19)</span>
<span class="cp">#define WOL_PT2_EN			BIT(18)</span>
<span class="cp">#define WOL_PT1_EN			BIT(17)</span>
<span class="cp">#define WOL_PT0_EN			BIT(16)</span>
<span class="cp">#define WOL_LNKCHG_ST			BIT(10)</span>
<span class="cp">#define WOL_MAGIC_ST			BIT(9)</span>
<span class="cp">#define WOL_PATTERN_ST			BIT(8)</span>
<span class="cp">#define WOL_OOB_EN			BIT(6)</span>
<span class="cp">#define WOL_LINK_CHG_PME_EN		BIT(5)</span>
<span class="cp">#define WOL_LINK_CHG_EN			BIT(4)</span>
<span class="cp">#define WOL_MAGIC_PME_EN		BIT(3)</span>
<span class="cp">#define WOL_MAGIC_EN			BIT(2)</span>
<span class="cp">#define WOL_PATTERN_PME_EN		BIT(1)</span>
<span class="cp">#define WOL_PATTERN_EN			BIT(0)</span>

<span class="cm">/* WOL Length ( 2 DWORD ) */</span>
<span class="cp">#define REG_WOL_PTLEN1			0x14A4</span>
<span class="cp">#define WOL_PTLEN1_3_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN1_3_SHIFT		24</span>
<span class="cp">#define WOL_PTLEN1_2_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN1_2_SHIFT		16</span>
<span class="cp">#define WOL_PTLEN1_1_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN1_1_SHIFT		8</span>
<span class="cp">#define WOL_PTLEN1_0_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN1_0_SHIFT		0</span>

<span class="cp">#define REG_WOL_PTLEN2			0x14A8</span>
<span class="cp">#define WOL_PTLEN2_7_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN2_7_SHIFT		24</span>
<span class="cp">#define WOL_PTLEN2_6_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN2_6_SHIFT		16</span>
<span class="cp">#define WOL_PTLEN2_5_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN2_5_SHIFT		8</span>
<span class="cp">#define WOL_PTLEN2_4_MASK		0xFFUL</span>
<span class="cp">#define WOL_PTLEN2_4_SHIFT		0</span>

<span class="cm">/* Internal SRAM Partition Register */</span>
<span class="cp">#define RFDX_HEAD_ADDR_MASK		0x03FF</span>
<span class="cp">#define RFDX_HARD_ADDR_SHIFT		0</span>
<span class="cp">#define RFDX_TAIL_ADDR_MASK		0x03FF</span>
<span class="cp">#define RFDX_TAIL_ADDR_SHIFT            16</span>

<span class="cp">#define REG_SRAM_RFD0_INFO		0x1500</span>
<span class="cp">#define REG_SRAM_RFD1_INFO		0x1504</span>
<span class="cp">#define REG_SRAM_RFD2_INFO		0x1508</span>
<span class="cp">#define	REG_SRAM_RFD3_INFO		0x150C</span>

<span class="cp">#define REG_RFD_NIC_LEN			0x1510 </span><span class="cm">/* In 8-bytes */</span><span class="cp"></span>
<span class="cp">#define RFD_NIC_LEN_MASK		0x03FF</span>

<span class="cp">#define REG_SRAM_TRD_ADDR           	0x1518</span>
<span class="cp">#define TPD_HEAD_ADDR_MASK		0x03FF</span>
<span class="cp">#define TPD_HEAD_ADDR_SHIFT		0</span>
<span class="cp">#define TPD_TAIL_ADDR_MASK		0x03FF</span>
<span class="cp">#define TPD_TAIL_ADDR_SHIFT		16</span>

<span class="cp">#define REG_SRAM_TRD_LEN            	0x151C </span><span class="cm">/* In 8-bytes */</span><span class="cp"></span>
<span class="cp">#define TPD_NIC_LEN_MASK		0x03FF</span>

<span class="cp">#define REG_SRAM_RXF_ADDR          	0x1520</span>
<span class="cp">#define REG_SRAM_RXF_LEN            	0x1524</span>
<span class="cp">#define REG_SRAM_TXF_ADDR           	0x1528</span>
<span class="cp">#define REG_SRAM_TXF_LEN            	0x152C</span>
<span class="cp">#define REG_SRAM_TCPH_ADDR          	0x1530</span>
<span class="cp">#define REG_SRAM_PKTH_ADDR          	0x1532</span>

<span class="cm">/*</span>
<span class="cm"> * Load Ptr Register</span>
<span class="cm"> * Software sets this bit after the initialization of the head and tail */</span>
<span class="cp">#define REG_LOAD_PTR                	0x1534</span>

<span class="cm">/*</span>
<span class="cm"> * addresses of all descriptors, as well as the following descriptor</span>
<span class="cm"> * control register, which triggers each function block to load the head</span>
<span class="cm"> * pointer to prepare for the operation. This bit is then self-cleared</span>
<span class="cm"> * after one cycle.</span>
<span class="cm"> */</span>
<span class="cp">#define REG_RX_BASE_ADDR_HI		0x1540</span>
<span class="cp">#define REG_TX_BASE_ADDR_HI		0x1544</span>
<span class="cp">#define REG_RFD0_HEAD_ADDR_LO		0x1550</span>
<span class="cp">#define REG_RFD_RING_SIZE		0x1560</span>
<span class="cp">#define RFD_RING_SIZE_MASK		0x0FFF</span>
<span class="cp">#define REG_RX_BUF_SIZE			0x1564</span>
<span class="cp">#define RX_BUF_SIZE_MASK		0xFFFF</span>
<span class="cp">#define REG_RRD0_HEAD_ADDR_LO		0x1568</span>
<span class="cp">#define REG_RRD_RING_SIZE		0x1578</span>
<span class="cp">#define RRD_RING_SIZE_MASK		0x0FFF</span>
<span class="cp">#define REG_TPD_PRI1_ADDR_LO		0x157C</span>
<span class="cp">#define REG_TPD_PRI0_ADDR_LO		0x1580</span>
<span class="cp">#define REG_TPD_RING_SIZE		0x1584</span>
<span class="cp">#define TPD_RING_SIZE_MASK		0xFFFF</span>

<span class="cm">/* TXQ Control Register */</span>
<span class="cp">#define REG_TXQ_CTRL			0x1590</span>
<span class="cp">#define TXQ_TXF_BURST_NUM_MASK          0xFFFFUL</span>
<span class="cp">#define TXQ_TXF_BURST_NUM_SHIFT		16</span>
<span class="cp">#define L1C_TXQ_TXF_BURST_PREF          0x200</span>
<span class="cp">#define L2CB_TXQ_TXF_BURST_PREF         0x40</span>
<span class="cp">#define TXQ_CTRL_PEDING_CLR             BIT(8)</span>
<span class="cp">#define TXQ_CTRL_LS_8023_EN             BIT(7)</span>
<span class="cp">#define TXQ_CTRL_ENH_MODE               BIT(6)</span>
<span class="cp">#define TXQ_CTRL_EN                     BIT(5)</span>
<span class="cp">#define TXQ_CTRL_IP_OPTION_EN           BIT(4)</span>
<span class="cp">#define TXQ_NUM_TPD_BURST_MASK          0xFUL</span>
<span class="cp">#define TXQ_NUM_TPD_BURST_SHIFT         0</span>
<span class="cp">#define TXQ_NUM_TPD_BURST_DEF           5</span>
<span class="cp">#define TXQ_CFGV			(\</span>
<span class="cp">	FIELDX(TXQ_NUM_TPD_BURST, TXQ_NUM_TPD_BURST_DEF) |\</span>
<span class="cp">	TXQ_CTRL_ENH_MODE |\</span>
<span class="cp">	TXQ_CTRL_LS_8023_EN |\</span>
<span class="cp">	TXQ_CTRL_IP_OPTION_EN)</span>
<span class="cp">#define L1C_TXQ_CFGV			(\</span>
<span class="cp">	TXQ_CFGV |\</span>
<span class="cp">	FIELDX(TXQ_TXF_BURST_NUM, L1C_TXQ_TXF_BURST_PREF))</span>
<span class="cp">#define L2CB_TXQ_CFGV			(\</span>
<span class="cp">	TXQ_CFGV |\</span>
<span class="cp">	FIELDX(TXQ_TXF_BURST_NUM, L2CB_TXQ_TXF_BURST_PREF))</span>


<span class="cm">/* Jumbo packet Threshold for task offload */</span>
<span class="cp">#define REG_TX_TSO_OFFLOAD_THRESH	0x1594 </span><span class="cm">/* In 8-bytes */</span><span class="cp"></span>
<span class="cp">#define TX_TSO_OFFLOAD_THRESH_MASK	0x07FF</span>
<span class="cp">#define MAX_TSO_FRAME_SIZE		(7*1024)</span>

<span class="cp">#define	REG_TXF_WATER_MARK		0x1598 </span><span class="cm">/* In 8-bytes */</span><span class="cp"></span>
<span class="cp">#define TXF_WATER_MARK_MASK		0x0FFF</span>
<span class="cp">#define TXF_LOW_WATER_MARK_SHIFT	0</span>
<span class="cp">#define TXF_HIGH_WATER_MARK_SHIFT 	16</span>
<span class="cp">#define TXQ_CTRL_BURST_MODE_EN		0x80000000</span>

<span class="cp">#define REG_THRUPUT_MON_CTRL		0x159C</span>
<span class="cp">#define THRUPUT_MON_RATE_MASK		0x3</span>
<span class="cp">#define THRUPUT_MON_RATE_SHIFT		0</span>
<span class="cp">#define THRUPUT_MON_EN			0x80</span>

<span class="cm">/* RXQ Control Register */</span>
<span class="cp">#define REG_RXQ_CTRL                	0x15A0</span>
<span class="cp">#define ASPM_THRUPUT_LIMIT_MASK		0x3</span>
<span class="cp">#define ASPM_THRUPUT_LIMIT_SHIFT	0</span>
<span class="cp">#define ASPM_THRUPUT_LIMIT_NO		0x00</span>
<span class="cp">#define ASPM_THRUPUT_LIMIT_1M		0x01</span>
<span class="cp">#define ASPM_THRUPUT_LIMIT_10M		0x02</span>
<span class="cp">#define ASPM_THRUPUT_LIMIT_100M		0x03</span>
<span class="cp">#define IPV6_CHKSUM_CTRL_EN		BIT(7)</span>
<span class="cp">#define RXQ_RFD_BURST_NUM_MASK		0x003F</span>
<span class="cp">#define RXQ_RFD_BURST_NUM_SHIFT		20</span>
<span class="cp">#define RXQ_NUM_RFD_PREF_DEF		8</span>
<span class="cp">#define RSS_MODE_MASK			3UL</span>
<span class="cp">#define RSS_MODE_SHIFT			26</span>
<span class="cp">#define RSS_MODE_DIS			0</span>
<span class="cp">#define RSS_MODE_SQSI			1</span>
<span class="cp">#define RSS_MODE_MQSI			2</span>
<span class="cp">#define RSS_MODE_MQMI			3</span>
<span class="cp">#define RSS_NIP_QUEUE_SEL		BIT(28) </span><span class="cm">/* 0:q0, 1:table */</span><span class="cp"></span>
<span class="cp">#define RRS_HASH_CTRL_EN		BIT(29)</span>
<span class="cp">#define RX_CUT_THRU_EN			BIT(30)</span>
<span class="cp">#define RXQ_CTRL_EN			BIT(31)</span>

<span class="cp">#define REG_RFD_FREE_THRESH		0x15A4</span>
<span class="cp">#define RFD_FREE_THRESH_MASK		0x003F</span>
<span class="cp">#define RFD_FREE_HI_THRESH_SHIFT	0</span>
<span class="cp">#define RFD_FREE_LO_THRESH_SHIFT	6</span>

<span class="cm">/* RXF flow control register */</span>
<span class="cp">#define REG_RXQ_RXF_PAUSE_THRESH    	0x15A8</span>
<span class="cp">#define RXQ_RXF_PAUSE_TH_HI_SHIFT       0</span>
<span class="cp">#define RXQ_RXF_PAUSE_TH_HI_MASK        0x0FFF</span>
<span class="cp">#define RXQ_RXF_PAUSE_TH_LO_SHIFT       16</span>
<span class="cp">#define RXQ_RXF_PAUSE_TH_LO_MASK        0x0FFF</span>

<span class="cp">#define REG_RXD_DMA_CTRL		0x15AC</span>
<span class="cp">#define RXD_DMA_THRESH_MASK		0x0FFF	</span><span class="cm">/* In 8-bytes */</span><span class="cp"></span>
<span class="cp">#define RXD_DMA_THRESH_SHIFT		0</span>
<span class="cp">#define RXD_DMA_DOWN_TIMER_MASK		0xFFFF</span>
<span class="cp">#define RXD_DMA_DOWN_TIMER_SHIFT	16</span>

<span class="cm">/* DMA Engine Control Register */</span>
<span class="cp">#define REG_DMA_CTRL			0x15C0</span>
<span class="cp">#define DMA_CTRL_SMB_NOW                BIT(31)</span>
<span class="cp">#define DMA_CTRL_WPEND_CLR              BIT(30)</span>
<span class="cp">#define DMA_CTRL_RPEND_CLR              BIT(29)</span>
<span class="cp">#define DMA_CTRL_WDLY_CNT_MASK          0xFUL</span>
<span class="cp">#define DMA_CTRL_WDLY_CNT_SHIFT         16</span>
<span class="cp">#define DMA_CTRL_WDLY_CNT_DEF           4</span>
<span class="cp">#define DMA_CTRL_RDLY_CNT_MASK          0x1FUL</span>
<span class="cp">#define DMA_CTRL_RDLY_CNT_SHIFT         11</span>
<span class="cp">#define DMA_CTRL_RDLY_CNT_DEF           15</span>
<span class="cp">#define DMA_CTRL_RREQ_PRI_DATA          BIT(10)      </span><span class="cm">/* 0:tpd, 1:data */</span><span class="cp"></span>
<span class="cp">#define DMA_CTRL_WREQ_BLEN_MASK         7UL</span>
<span class="cp">#define DMA_CTRL_WREQ_BLEN_SHIFT        7</span>
<span class="cp">#define DMA_CTRL_RREQ_BLEN_MASK         7UL</span>
<span class="cp">#define DMA_CTRL_RREQ_BLEN_SHIFT        4</span>
<span class="cp">#define L1C_CTRL_DMA_RCB_LEN128         BIT(3)   </span><span class="cm">/* 0:64bytes,1:128bytes */</span><span class="cp"></span>
<span class="cp">#define DMA_CTRL_RORDER_MODE_MASK       7UL</span>
<span class="cp">#define DMA_CTRL_RORDER_MODE_SHIFT      0</span>
<span class="cp">#define DMA_CTRL_RORDER_MODE_OUT        4</span>
<span class="cp">#define DMA_CTRL_RORDER_MODE_ENHANCE    2</span>
<span class="cp">#define DMA_CTRL_RORDER_MODE_IN         1</span>

<span class="cm">/* INT-triggle/SMB Control Register */</span>
<span class="cp">#define REG_SMB_STAT_TIMER		0x15C4	</span><span class="cm">/* 2us resolution */</span><span class="cp"></span>
<span class="cp">#define SMB_STAT_TIMER_MASK		0xFFFFFF</span>
<span class="cp">#define REG_TINT_TPD_THRESH             0x15C8 </span><span class="cm">/* tpd th to trig intrrupt */</span><span class="cp"></span>

<span class="cm">/* Mail box */</span>
<span class="cp">#define MB_RFDX_PROD_IDX_MASK		0xFFFF</span>
<span class="cp">#define REG_MB_RFD0_PROD_IDX		0x15E0</span>

<span class="cp">#define REG_TPD_PRI1_PIDX               0x15F0	</span><span class="cm">/* 16bit,hi-tpd producer idx */</span><span class="cp"></span>
<span class="cp">#define REG_TPD_PRI0_PIDX		0x15F2	</span><span class="cm">/* 16bit,lo-tpd producer idx */</span><span class="cp"></span>
<span class="cp">#define REG_TPD_PRI1_CIDX		0x15F4	</span><span class="cm">/* 16bit,hi-tpd consumer idx */</span><span class="cp"></span>
<span class="cp">#define REG_TPD_PRI0_CIDX		0x15F6	</span><span class="cm">/* 16bit,lo-tpd consumer idx */</span><span class="cp"></span>

<span class="cp">#define REG_MB_RFD01_CONS_IDX		0x15F8</span>
<span class="cp">#define MB_RFD0_CONS_IDX_MASK		0x0000FFFF</span>
<span class="cp">#define MB_RFD1_CONS_IDX_MASK		0xFFFF0000</span>

<span class="cm">/* Interrupt Status Register */</span>
<span class="cp">#define REG_ISR    			0x1600</span>
<span class="cp">#define ISR_SMB				0x00000001</span>
<span class="cp">#define ISR_TIMER			0x00000002</span>
<span class="cm">/*</span>
<span class="cm"> * Software manual interrupt, for debug. Set when SW_MAN_INT_EN is set</span>
<span class="cm"> * in Table 51 Selene Master Control Register (Offset 0x1400).</span>
<span class="cm"> */</span>
<span class="cp">#define ISR_MANUAL         		0x00000004</span>
<span class="cp">#define ISR_HW_RXF_OV          		0x00000008 </span><span class="cm">/* RXF overflow interrupt */</span><span class="cp"></span>
<span class="cp">#define ISR_RFD0_UR			0x00000010 </span><span class="cm">/* RFD0 under run */</span><span class="cp"></span>
<span class="cp">#define ISR_RFD1_UR			0x00000020</span>
<span class="cp">#define ISR_RFD2_UR			0x00000040</span>
<span class="cp">#define ISR_RFD3_UR			0x00000080</span>
<span class="cp">#define ISR_TXF_UR			0x00000100</span>
<span class="cp">#define ISR_DMAR_TO_RST			0x00000200</span>
<span class="cp">#define ISR_DMAW_TO_RST			0x00000400</span>
<span class="cp">#define ISR_TX_CREDIT			0x00000800</span>
<span class="cp">#define ISR_GPHY			0x00001000</span>
<span class="cm">/* GPHY low power state interrupt */</span>
<span class="cp">#define ISR_GPHY_LPW           		0x00002000</span>
<span class="cp">#define ISR_TXQ_TO_RST			0x00004000</span>
<span class="cp">#define ISR_TX_PKT			0x00008000</span>
<span class="cp">#define ISR_RX_PKT_0			0x00010000</span>
<span class="cp">#define ISR_RX_PKT_1			0x00020000</span>
<span class="cp">#define ISR_RX_PKT_2			0x00040000</span>
<span class="cp">#define ISR_RX_PKT_3			0x00080000</span>
<span class="cp">#define ISR_MAC_RX			0x00100000</span>
<span class="cp">#define ISR_MAC_TX			0x00200000</span>
<span class="cp">#define ISR_UR_DETECTED			0x00400000</span>
<span class="cp">#define ISR_FERR_DETECTED		0x00800000</span>
<span class="cp">#define ISR_NFERR_DETECTED		0x01000000</span>
<span class="cp">#define ISR_CERR_DETECTED		0x02000000</span>
<span class="cp">#define ISR_PHY_LINKDOWN		0x04000000</span>
<span class="cp">#define ISR_DIS_INT			0x80000000</span>

<span class="cm">/* Interrupt Mask Register */</span>
<span class="cp">#define REG_IMR				0x1604</span>

<span class="cp">#define IMR_NORMAL_MASK		(\</span>
<span class="cp">		ISR_MANUAL	|\</span>
<span class="cp">		ISR_HW_RXF_OV	|\</span>
<span class="cp">		ISR_RFD0_UR	|\</span>
<span class="cp">		ISR_TXF_UR	|\</span>
<span class="cp">		ISR_DMAR_TO_RST	|\</span>
<span class="cp">		ISR_TXQ_TO_RST  |\</span>
<span class="cp">		ISR_DMAW_TO_RST	|\</span>
<span class="cp">		ISR_GPHY	|\</span>
<span class="cp">		ISR_TX_PKT	|\</span>
<span class="cp">		ISR_RX_PKT_0	|\</span>
<span class="cp">		ISR_GPHY_LPW    |\</span>
<span class="cp">		ISR_PHY_LINKDOWN)</span>

<span class="cp">#define ISR_RX_PKT 	(\</span>
<span class="cp">	ISR_RX_PKT_0    |\</span>
<span class="cp">	ISR_RX_PKT_1    |\</span>
<span class="cp">	ISR_RX_PKT_2    |\</span>
<span class="cp">	ISR_RX_PKT_3)</span>

<span class="cp">#define ISR_OVER	(\</span>
<span class="cp">	ISR_RFD0_UR 	|\</span>
<span class="cp">	ISR_RFD1_UR	|\</span>
<span class="cp">	ISR_RFD2_UR	|\</span>
<span class="cp">	ISR_RFD3_UR	|\</span>
<span class="cp">	ISR_HW_RXF_OV	|\</span>
<span class="cp">	ISR_TXF_UR)</span>

<span class="cp">#define ISR_ERROR	(\</span>
<span class="cp">	ISR_DMAR_TO_RST	|\</span>
<span class="cp">	ISR_TXQ_TO_RST  |\</span>
<span class="cp">	ISR_DMAW_TO_RST	|\</span>
<span class="cp">	ISR_PHY_LINKDOWN)</span>

<span class="cp">#define REG_INT_RETRIG_TIMER		0x1608</span>
<span class="cp">#define INT_RETRIG_TIMER_MASK		0xFFFF</span>

<span class="cp">#define REG_MAC_RX_STATUS_BIN 		0x1700</span>
<span class="cp">#define REG_MAC_RX_STATUS_END 		0x175c</span>
<span class="cp">#define REG_MAC_TX_STATUS_BIN 		0x1760</span>
<span class="cp">#define REG_MAC_TX_STATUS_END 		0x17c0</span>

<span class="cp">#define REG_CLK_GATING_CTRL		0x1814</span>
<span class="cp">#define CLK_GATING_DMAW_EN		0x0001</span>
<span class="cp">#define CLK_GATING_DMAR_EN		0x0002</span>
<span class="cp">#define CLK_GATING_TXQ_EN		0x0004</span>
<span class="cp">#define CLK_GATING_RXQ_EN		0x0008</span>
<span class="cp">#define CLK_GATING_TXMAC_EN		0x0010</span>
<span class="cp">#define CLK_GATING_RXMAC_EN		0x0020</span>

<span class="cp">#define CLK_GATING_EN_ALL	(CLK_GATING_DMAW_EN |\</span>
<span class="cp">				 CLK_GATING_DMAR_EN |\</span>
<span class="cp">				 CLK_GATING_TXQ_EN  |\</span>
<span class="cp">				 CLK_GATING_RXQ_EN  |\</span>
<span class="cp">				 CLK_GATING_TXMAC_EN|\</span>
<span class="cp">				 CLK_GATING_RXMAC_EN)</span>

<span class="cm">/* DEBUG ADDR */</span>
<span class="cp">#define REG_DEBUG_DATA0 		0x1900</span>
<span class="cp">#define REG_DEBUG_DATA1 		0x1904</span>

<span class="cp">#define L1D_MPW_PHYID1			0xD01C  </span><span class="cm">/* V7 */</span><span class="cp"></span>
<span class="cp">#define L1D_MPW_PHYID2			0xD01D  </span><span class="cm">/* V1-V6 */</span><span class="cp"></span>
<span class="cp">#define L1D_MPW_PHYID3			0xD01E  </span><span class="cm">/* V8 */</span><span class="cp"></span>


<span class="cm">/* Autoneg Advertisement Register */</span>
<span class="cp">#define ADVERTISE_DEFAULT_CAP \</span>
<span class="cp">	(ADVERTISE_ALL | ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)</span>

<span class="cm">/* 1000BASE-T Control Register */</span>
<span class="cp">#define GIGA_CR_1000T_REPEATER_DTE	0x0400  </span><span class="cm">/* 1=Repeater/switch device port 0=DTE device */</span><span class="cp"></span>

<span class="cp">#define GIGA_CR_1000T_MS_VALUE		0x0800  </span><span class="cm">/* 1=Configure PHY as Master 0=Configure PHY as Slave */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_MS_ENABLE		0x1000  </span><span class="cm">/* 1=Master/Slave manual config value 0=Automatic Master/Slave config */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_TEST_MODE_NORMAL	0x0000  </span><span class="cm">/* Normal Operation */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_TEST_MODE_1	0x2000  </span><span class="cm">/* Transmit Waveform test */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_TEST_MODE_2	0x4000  </span><span class="cm">/* Master Transmit Jitter test */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_TEST_MODE_3	0x6000  </span><span class="cm">/* Slave Transmit Jitter test */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_TEST_MODE_4	0x8000	</span><span class="cm">/* Transmitter Distortion test */</span><span class="cp"></span>
<span class="cp">#define GIGA_CR_1000T_SPEED_MASK	0x0300</span>
<span class="cp">#define GIGA_CR_1000T_DEFAULT_CAP	0x0300</span>

<span class="cm">/* PHY Specific Status Register */</span>
<span class="cp">#define MII_GIGA_PSSR			0x11</span>
<span class="cp">#define GIGA_PSSR_SPD_DPLX_RESOLVED	0x0800  </span><span class="cm">/* 1=Speed &amp; Duplex resolved */</span><span class="cp"></span>
<span class="cp">#define GIGA_PSSR_DPLX			0x2000  </span><span class="cm">/* 1=Duplex 0=Half Duplex */</span><span class="cp"></span>
<span class="cp">#define GIGA_PSSR_SPEED			0xC000  </span><span class="cm">/* Speed, bits 14:15 */</span><span class="cp"></span>
<span class="cp">#define GIGA_PSSR_10MBS			0x0000  </span><span class="cm">/* 00=10Mbs */</span><span class="cp"></span>
<span class="cp">#define GIGA_PSSR_100MBS		0x4000  </span><span class="cm">/* 01=100Mbs */</span><span class="cp"></span>
<span class="cp">#define GIGA_PSSR_1000MBS		0x8000  </span><span class="cm">/* 10=1000Mbs */</span><span class="cp"></span>

<span class="cm">/* PHY Interrupt Enable Register */</span>
<span class="cp">#define MII_IER				0x12</span>
<span class="cp">#define IER_LINK_UP			0x0400</span>
<span class="cp">#define IER_LINK_DOWN			0x0800</span>

<span class="cm">/* PHY Interrupt Status Register */</span>
<span class="cp">#define MII_ISR				0x13</span>
<span class="cp">#define ISR_LINK_UP			0x0400</span>
<span class="cp">#define ISR_LINK_DOWN			0x0800</span>

<span class="cm">/* Cable-Detect-Test Control Register */</span>
<span class="cp">#define MII_CDTC			0x16</span>
<span class="cp">#define CDTC_EN_OFF			0   </span><span class="cm">/* sc */</span><span class="cp"></span>
<span class="cp">#define CDTC_EN_BITS			1</span>
<span class="cp">#define CDTC_PAIR_OFF			8</span>
<span class="cp">#define CDTC_PAIR_BIT			2</span>

<span class="cm">/* Cable-Detect-Test Status Register */</span>
<span class="cp">#define MII_CDTS			0x1C</span>
<span class="cp">#define CDTS_STATUS_OFF			8</span>
<span class="cp">#define CDTS_STATUS_BITS		2</span>
<span class="cp">#define CDTS_STATUS_NORMAL		0</span>
<span class="cp">#define CDTS_STATUS_SHORT		1</span>
<span class="cp">#define CDTS_STATUS_OPEN		2</span>
<span class="cp">#define CDTS_STATUS_INVALID		3</span>

<span class="cp">#define MII_DBG_ADDR			0x1D</span>
<span class="cp">#define MII_DBG_DATA			0x1E</span>

<span class="cm">/***************************** debug port *************************************/</span>

<span class="cp">#define MIIDBG_ANACTRL                  0x00</span>
<span class="cp">#define ANACTRL_CLK125M_DELAY_EN        0x8000</span>
<span class="cp">#define ANACTRL_VCO_FAST                0x4000</span>
<span class="cp">#define ANACTRL_VCO_SLOW                0x2000</span>
<span class="cp">#define ANACTRL_AFE_MODE_EN             0x1000</span>
<span class="cp">#define ANACTRL_LCKDET_PHY              0x800</span>
<span class="cp">#define ANACTRL_LCKDET_EN               0x400</span>
<span class="cp">#define ANACTRL_OEN_125M                0x200</span>
<span class="cp">#define ANACTRL_HBIAS_EN                0x100</span>
<span class="cp">#define ANACTRL_HB_EN                   0x80</span>
<span class="cp">#define ANACTRL_SEL_HSP                 0x40</span>
<span class="cp">#define ANACTRL_CLASSA_EN               0x20</span>
<span class="cp">#define ANACTRL_MANUSWON_SWR_MASK       3U</span>
<span class="cp">#define ANACTRL_MANUSWON_SWR_SHIFT      2</span>
<span class="cp">#define ANACTRL_MANUSWON_SWR_2V         0</span>
<span class="cp">#define ANACTRL_MANUSWON_SWR_1P9V       1</span>
<span class="cp">#define ANACTRL_MANUSWON_SWR_1P8V       2</span>
<span class="cp">#define ANACTRL_MANUSWON_SWR_1P7V       3</span>
<span class="cp">#define ANACTRL_MANUSWON_BW3_4M         0x2</span>
<span class="cp">#define ANACTRL_RESTART_CAL             0x1</span>
<span class="cp">#define ANACTRL_DEF                     0x02EF</span>

<span class="cp">#define MIIDBG_SYSMODCTRL               0x04</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PFMH_PHY    0x8000</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_BIASGEN     0x4000</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PFML_PHY    0x2000</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PS_MASK     3U</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PS_SHIFT    10</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PS_40       3</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PS_20       2</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_PS_0        1</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_10BT_100MV  0x40 </span><span class="cm">/* 1:100mv, 0:200mv */</span><span class="cp"></span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_HLFAP_MASK  3U</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_HLFAP_SHIFT 4</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VDFULBW     0x8</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VDBIASHLF   0x4</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VDAMPHLF    0x2</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VDLANSW     0x1</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_DEF         0x88BB </span><span class="cm">/* ???? */</span><span class="cp"></span>

<span class="cm">/* for l1d &amp; l2cb */</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_CUR_ADD     0x8000</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_CUR_MASK    7U</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_CUR_SHIFT   12</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VOL_MASK    0xFU</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VOL_SHIFT   8</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VOL_17ALL   3</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VOL_100M15  1</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_VOL_10M17   0</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_BIAS1_MASK  0xFU</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_BIAS1_SHIFT 4</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_BIAS2_MASK  0xFU</span>
<span class="cp">#define SYSMODCTRL_IECHOADJ_BIAS2_SHIFT 0</span>
<span class="cp">#define L1D_SYSMODCTRL_IECHOADJ_DEF     0x4FBB</span>

<span class="cp">#define MIIDBG_SRDSYSMOD                0x05</span>
<span class="cp">#define SRDSYSMOD_LCKDET_EN             0x2000</span>
<span class="cp">#define SRDSYSMOD_PLL_EN                0x800</span>
<span class="cp">#define SRDSYSMOD_SEL_HSP               0x400</span>
<span class="cp">#define SRDSYSMOD_HLFTXDR               0x200</span>
<span class="cp">#define SRDSYSMOD_TXCLK_DELAY_EN        0x100</span>
<span class="cp">#define SRDSYSMOD_TXELECIDLE            0x80</span>
<span class="cp">#define SRDSYSMOD_DEEMP_EN              0x40</span>
<span class="cp">#define SRDSYSMOD_MS_PAD                0x4</span>
<span class="cp">#define SRDSYSMOD_CDR_ADC_VLTG          0x2</span>
<span class="cp">#define SRDSYSMOD_CDR_DAC_1MA           0x1</span>
<span class="cp">#define SRDSYSMOD_DEF                   0x2C46</span>

<span class="cp">#define MIIDBG_CFGLPSPD                 0x0A</span>
<span class="cp">#define CFGLPSPD_RSTCNT_MASK            3U</span>
<span class="cp">#define CFGLPSPD_RSTCNT_SHIFT           14</span>
<span class="cp">#define CFGLPSPD_RSTCNT_CLK125SW        0x2000</span>

<span class="cp">#define MIIDBG_HIBNEG                   0x0B</span>
<span class="cp">#define HIBNEG_PSHIB_EN                 0x8000</span>
<span class="cp">#define HIBNEG_WAKE_BOTH                0x4000</span>
<span class="cp">#define HIBNEG_ONOFF_ANACHG_SUDEN       0x2000</span>
<span class="cp">#define HIBNEG_HIB_PULSE                0x1000</span>
<span class="cp">#define HIBNEG_GATE_25M_EN              0x800</span>
<span class="cp">#define HIBNEG_RST_80U                  0x400</span>
<span class="cp">#define HIBNEG_RST_TIMER_MASK           3U</span>
<span class="cp">#define HIBNEG_RST_TIMER_SHIFT          8</span>
<span class="cp">#define HIBNEG_GTX_CLK_DELAY_MASK       3U</span>
<span class="cp">#define HIBNEG_GTX_CLK_DELAY_SHIFT      5</span>
<span class="cp">#define HIBNEG_BYPSS_BRKTIMER           0x10</span>
<span class="cp">#define HIBNEG_DEF                      0xBC40</span>

<span class="cp">#define MIIDBG_TST10BTCFG               0x12</span>
<span class="cp">#define TST10BTCFG_INTV_TIMER_MASK      3U</span>
<span class="cp">#define TST10BTCFG_INTV_TIMER_SHIFT     14</span>
<span class="cp">#define TST10BTCFG_TRIGER_TIMER_MASK    3U</span>
<span class="cp">#define TST10BTCFG_TRIGER_TIMER_SHIFT   12</span>
<span class="cp">#define TST10BTCFG_DIV_MAN_MLT3_EN      0x800</span>
<span class="cp">#define TST10BTCFG_OFF_DAC_IDLE         0x400</span>
<span class="cp">#define TST10BTCFG_LPBK_DEEP            0x4 </span><span class="cm">/* 1:deep,0:shallow */</span><span class="cp"></span>
<span class="cp">#define TST10BTCFG_DEF                  0x4C04</span>

<span class="cp">#define MIIDBG_AZ_ANADECT		0x15</span>
<span class="cp">#define AZ_ANADECT_10BTRX_TH		0x8000</span>
<span class="cp">#define AZ_ANADECT_BOTH_01CHNL		0x4000</span>
<span class="cp">#define AZ_ANADECT_INTV_MASK		0x3FU</span>
<span class="cp">#define AZ_ANADECT_INTV_SHIFT		8</span>
<span class="cp">#define AZ_ANADECT_THRESH_MASK		0xFU</span>
<span class="cp">#define AZ_ANADECT_THRESH_SHIFT		4</span>
<span class="cp">#define AZ_ANADECT_CHNL_MASK		0xFU</span>
<span class="cp">#define AZ_ANADECT_CHNL_SHIFT		0</span>
<span class="cp">#define AZ_ANADECT_DEF			0x3220</span>
<span class="cp">#define AZ_ANADECT_LONG                 0xb210</span>

<span class="cp">#define MIIDBG_MSE16DB			0x18	</span><span class="cm">/* l1d */</span><span class="cp"></span>
<span class="cp">#define L1D_MSE16DB_UP			0x05EA</span>
<span class="cp">#define L1D_MSE16DB_DOWN		0x02EA</span>

<span class="cp">#define MIIDBG_LEGCYPS                  0x29</span>
<span class="cp">#define LEGCYPS_EN                      0x8000</span>
<span class="cp">#define LEGCYPS_DAC_AMP1000_MASK        7U</span>
<span class="cp">#define LEGCYPS_DAC_AMP1000_SHIFT       12</span>
<span class="cp">#define LEGCYPS_DAC_AMP100_MASK         7U</span>
<span class="cp">#define LEGCYPS_DAC_AMP100_SHIFT        9</span>
<span class="cp">#define LEGCYPS_DAC_AMP10_MASK          7U</span>
<span class="cp">#define LEGCYPS_DAC_AMP10_SHIFT         6</span>
<span class="cp">#define LEGCYPS_UNPLUG_TIMER_MASK       7U</span>
<span class="cp">#define LEGCYPS_UNPLUG_TIMER_SHIFT      3</span>
<span class="cp">#define LEGCYPS_UNPLUG_DECT_EN          0x4</span>
<span class="cp">#define LEGCYPS_ECNC_PS_EN              0x1</span>
<span class="cp">#define L1D_LEGCYPS_DEF                 0x129D</span>
<span class="cp">#define L1C_LEGCYPS_DEF                 0x36DD</span>

<span class="cp">#define MIIDBG_TST100BTCFG              0x36</span>
<span class="cp">#define TST100BTCFG_NORMAL_BW_EN        0x8000</span>
<span class="cp">#define TST100BTCFG_BADLNK_BYPASS       0x4000</span>
<span class="cp">#define TST100BTCFG_SHORTCABL_TH_MASK   0x3FU</span>
<span class="cp">#define TST100BTCFG_SHORTCABL_TH_SHIFT  8</span>
<span class="cp">#define TST100BTCFG_LITCH_EN            0x80</span>
<span class="cp">#define TST100BTCFG_VLT_SW              0x40</span>
<span class="cp">#define TST100BTCFG_LONGCABL_TH_MASK    0x3FU</span>
<span class="cp">#define TST100BTCFG_LONGCABL_TH_SHIFT   0</span>
<span class="cp">#define TST100BTCFG_DEF                 0xE12C</span>

<span class="cp">#define MIIDBG_VOLT_CTRL                0x3B	</span><span class="cm">/* only for l2cb 1 &amp; 2 */</span><span class="cp"></span>
<span class="cp">#define VOLT_CTRL_CABLE1TH_MASK         0x1FFU</span>
<span class="cp">#define VOLT_CTRL_CABLE1TH_SHIFT        7</span>
<span class="cp">#define VOLT_CTRL_AMPCTRL_MASK          3U</span>
<span class="cp">#define VOLT_CTRL_AMPCTRL_SHIFT         5</span>
<span class="cp">#define VOLT_CTRL_SW_BYPASS             0x10</span>
<span class="cp">#define VOLT_CTRL_SWLOWEST              0x8</span>
<span class="cp">#define VOLT_CTRL_DACAMP10_MASK         7U</span>
<span class="cp">#define VOLT_CTRL_DACAMP10_SHIFT        0</span>

<span class="cp">#define MIIDBG_CABLE1TH_DET             0x3E</span>
<span class="cp">#define CABLE1TH_DET_EN                 0x8000</span>


<span class="cm">/******* dev 3 *********/</span>
<span class="cp">#define MIIEXT_PCS                      3</span>

<span class="cp">#define MIIEXT_CLDCTRL3                 0x8003</span>
<span class="cp">#define CLDCTRL3_BP_CABLE1TH_DET_GT     0x8000</span>
<span class="cp">#define CLDCTRL3_AZ_DISAMP              0x1000</span>
<span class="cp">#define L2CB_CLDCTRL3                   0x4D19</span>
<span class="cp">#define L1D_CLDCTRL3                    0xDD19</span>

<span class="cp">#define MIIEXT_CLDCTRL6			0x8006</span>
<span class="cp">#define CLDCTRL6_CAB_LEN_MASK		0x1FFU</span>
<span class="cp">#define CLDCTRL6_CAB_LEN_SHIFT          0</span>
<span class="cp">#define CLDCTRL6_CAB_LEN_SHORT          0x50</span>

<span class="cm">/********* dev 7 **********/</span>
<span class="cp">#define MIIEXT_ANEG                     7</span>

<span class="cp">#define MIIEXT_LOCAL_EEEADV             0x3C</span>
<span class="cp">#define LOCAL_EEEADV_1000BT             0x4</span>
<span class="cp">#define LOCAL_EEEADV_100BT              0x2</span>

<span class="cp">#define MIIEXT_REMOTE_EEEADV            0x3D</span>
<span class="cp">#define REMOTE_EEEADV_1000BT            0x4</span>
<span class="cp">#define REMOTE_EEEADV_100BT             0x2</span>

<span class="cp">#define MIIEXT_EEE_ANEG                 0x8000</span>
<span class="cp">#define EEE_ANEG_1000M                  0x4</span>
<span class="cp">#define EEE_ANEG_100M                   0x2</span>

<span class="cp">#endif </span><span class="cm">/*_ATL1C_HW_H_*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
