module wideexpr_00063(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {(($signed({2{u6}}))>>>(s7))<<((ctrl[2]?2'b01:4'sb1010)),$signed(+(({2{u7}})>>($signed(4'sb0010)))),2'sb10,u3};
  assign y1 = (ctrl[4]?2'sb00:s6);
  assign y2 = {4'b1111,(ctrl[2]?6'sb101000:{$signed(($signed(s0))|(((s5)>>>(4'b0010))<<({3{s4}})))})};
  assign y3 = -(+((((5'sb10111)|($signed({u4})))+((ctrl[2]?1'sb0:s3)))-($signed($signed((-($signed((s7)<<(u7))))<<<(({(ctrl[7]?s4:s2),{2{1'sb1}},-(s3),{5'b01010,s6,6'b100000}})^~({4{{1{5'sb11111}}}})))))));
  assign y4 = ($unsigned((ctrl[4]?4'sb1110:(ctrl[4]?((+(5'sb11110))^~(s0))&((s2)&(4'sb1110)):(-(-(u0)))^~(1'sb0)))))>>>(~^((ctrl[7]?((ctrl[5]?((ctrl[2]?3'sb001:5'sb00101))<<(-(s5)):4'sb0110))-((((ctrl[0]?3'sb001:2'sb00))-($signed(4'b1110)))>>(s3)):$signed(s7))));
  assign y5 = $signed((ctrl[2]?(s7)>>>((ctrl[7]?s5:(&(1'sb0))<<(+(s2)))):({1{(ctrl[6]?{3{s3}}:(ctrl[3]?s0:s3))}})>>>(($signed((2'b10)|(u5)))^((3'sb111)^~($signed(s2))))));
  assign y6 = 5'sb10110;
  assign y7 = ~^(1'sb0);
endmodule
