{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589928638808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589928638814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 17:50:38 2020 " "Processing started: Tue May 19 17:50:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589928638814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928638814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928638814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589928639451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589928639451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_tb " "Found entity 1: UC_tb" {  } { { "UC_tb.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT_TB " "Found entity 1: SIGNEXT_TB" {  } { { "SIGNEXT_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT2_TB " "Found entity 1: SHIFTLEFT2_TB" {  } { { "SHIFTLEFT2_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SHIFTLEFT2_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT2 " "Found entity 1: SHIFTLEFT2" {  } { { "SHIFTLEFT2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SHIFTLEFT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "INST_MEM.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/INST_MEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_TB " "Found entity 1: DATAPATH_TB" {  } { { "DATAPATH_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY_TB " "Found entity 1: DATAMEMORY_TB" {  } { { "DATAMEMORY_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY " "Found entity 1: DATAMEMORY" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.v 1 1 " "Found 1 design units, including 1 entities, in source file cand.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653293 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_TB.v " "Can't analyze file -- file ALU_TB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589928653300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL_tb " "Found entity 1: ALUCONTROL_tb" {  } { { "ALUCONTROL_tb.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "ALUCONTROL.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653313 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(26) " "Verilog HDL warning at ALU.v(26): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589928653318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_TB " "Found entity 1: ADDER_TB" {  } { { "ADDER_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADDER_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer0.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER0 " "Found entity 1: BUFFER0" {  } { { "BUFFER0.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/BUFFER0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653348 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BUFFER01.v " "Can't analyze file -- file BUFFER01.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589928653354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER1 " "Found entity 1: BUFFER1" {  } { { "BUFFER1.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/BUFFER1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER2 " "Found entity 1: BUFFER2" {  } { { "BUFFER2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/BUFFER2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER3 " "Found entity 1: BUFFER3" {  } { { "BUFFER3.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/BUFFER3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589928653375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWrite2 DATAPATH.v(82) " "Verilog HDL Implicit Net warning at DATAPATH.v(82): created implicit net for \"regWrite2\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589928653546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:p1 " "Elaborating entity \"PC\" for hierarchy \"PC:p1\"" {  } { { "DATAPATH.v" "p1" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:p2 " "Elaborating entity \"ADD\" for hierarchy \"ADD:p2\"" {  } { { "DATAPATH.v" "p2" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM INST_MEM:p3 " "Elaborating entity \"INST_MEM\" for hierarchy \"INST_MEM:p3\"" {  } { { "DATAPATH.v" "p3" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653637 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MR INST_MEM.v(6) " "Verilog HDL warning at INST_MEM.v(6): object MR used but never assigned" {  } { { "INST_MEM.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/INST_MEM.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1589928653661 "|DATAPATH|INST_MEM:p3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MR 0 INST_MEM.v(6) " "Net \"MR\" at INST_MEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "INST_MEM.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/INST_MEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589928653661 "|DATAPATH|INST_MEM:p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER0 BUFFER0:p17 " "Elaborating entity \"BUFFER0\" for hierarchy \"BUFFER0:p17\"" {  } { { "DATAPATH.v" "p17" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:p7 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:p7\"" {  } { { "DATAPATH.v" "p7" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653695 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable REGISTERS.v(13) " "Verilog HDL Always Construct warning at REGISTERS.v(13): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGISTERS.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589928653731 "|DATAPATH|REGISTERS:p7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wd REGISTERS.v(15) " "Verilog HDL Always Construct warning at REGISTERS.v(15): variable \"wd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGISTERS.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589928653731 "|DATAPATH|REGISTERS:p7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr REGISTERS.v(15) " "Verilog HDL Always Construct warning at REGISTERS.v(15): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGISTERS.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589928653731 "|DATAPATH|REGISTERS:p7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:p12 " "Elaborating entity \"UC\" for hierarchy \"UC:p12\"" {  } { { "DATAPATH.v" "p12" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653732 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(16) " "Verilog HDL Case Statement warning at UC.v(16): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589928653733 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928653734 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(16) " "Inferred latch for \"aluOp\[0\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653735 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(16) " "Inferred latch for \"aluOp\[1\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653735 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] UC.v(16) " "Inferred latch for \"aluOp\[2\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653735 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] UC.v(16) " "Inferred latch for \"aluOp\[3\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653735 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(16) " "Inferred latch for \"branch\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653735 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(16) " "Inferred latch for \"memWrite\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653735 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(16) " "Inferred latch for \"memRead\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653736 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(16) " "Inferred latch for \"regWrite\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653736 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg UC.v(16) " "Inferred latch for \"memToReg\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653736 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(16) " "Inferred latch for \"jump\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653736 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(16) " "Inferred latch for \"aluSrc\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653736 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(16) " "Inferred latch for \"regDst\" at UC.v(16)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928653736 "|DATAPATH|UC:p12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:p10 " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:p10\"" {  } { { "DATAPATH.v" "p10" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER1 BUFFER1:p18 " "Elaborating entity \"BUFFER1\" for hierarchy \"BUFFER1:p18\"" {  } { { "DATAPATH.v" "p18" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:p6 " "Elaborating entity \"MUX1\" for hierarchy \"MUX1:p6\"" {  } { { "DATAPATH.v" "p6" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCONTROL ALUCONTROL:p11 " "Elaborating entity \"ALUCONTROL\" for hierarchy \"ALUCONTROL:p11\"" {  } { { "DATAPATH.v" "p11" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:p8 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:p8\"" {  } { { "DATAPATH.v" "p8" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:p15 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:p15\"" {  } { { "DATAPATH.v" "p15" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTLEFT2 SHIFTLEFT2:p14 " "Elaborating entity \"SHIFTLEFT2\" for hierarchy \"SHIFTLEFT2:p14\"" {  } { { "DATAPATH.v" "p14" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:p9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:p9\"" {  } { { "DATAPATH.v" "p9" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:p5 " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:p5\"" {  } { { "DATAPATH.v" "p5" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:p13 " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:p13\"" {  } { { "DATAPATH.v" "p13" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928653985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER2 BUFFER2:p19 " "Elaborating entity \"BUFFER2\" for hierarchy \"BUFFER2:p19\"" {  } { { "DATAPATH.v" "p19" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928654004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAND CAND:p4 " "Elaborating entity \"CAND\" for hierarchy \"CAND:p4\"" {  } { { "DATAPATH.v" "p4" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928654029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEMORY DATAMEMORY:p16 " "Elaborating entity \"DATAMEMORY\" for hierarchy \"DATAMEMORY:p16\"" {  } { { "DATAPATH.v" "p16" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928654056 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memWrite DATAMEMORY.v(13) " "Verilog HDL Always Construct warning at DATAMEMORY.v(13): variable \"memWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeData DATAMEMORY.v(15) " "Verilog HDL Always Construct warning at DATAMEMORY.v(15): variable \"writeData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memRead DATAMEMORY.v(19) " "Verilog HDL Always Construct warning at DATAMEMORY.v(19): variable \"memRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData DATAMEMORY.v(11) " "Verilog HDL Always Construct warning at DATAMEMORY.v(11): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[0\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[1\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[2\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[3\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654067 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[4\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[5\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[6\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[7\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[8\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[9\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[10\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[11\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[12\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[13\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[14\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[15\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[16\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[17\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[18\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[19\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[20\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[21\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[22\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[23\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[24\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[25\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[26\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[27\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[28\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[29\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[30\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[31\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654068 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER3 BUFFER3:p20 " "Elaborating entity \"BUFFER3\" for hierarchy \"BUFFER3:p20\"" {  } { { "DATAPATH.v" "p20" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928654071 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memtoRegO p20 " "Port \"memtoRegO\" does not exist in macrofunction \"p20\"" {  } { { "DATAPATH.v" "p20" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 106 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928654220 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memtoRegO p19 " "Port \"memtoRegO\" does not exist in macrofunction \"p19\"" {  } { { "DATAPATH.v" "p19" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 100 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589928654221 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589928654259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589928654387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 19 17:50:54 2020 " "Processing ended: Tue May 19 17:50:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589928654387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589928654387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589928654387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928654387 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589928655058 ""}
