xpm_cdc.sv,systemverilog,xil_defaultlib,E:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
xpm_memory.sv,systemverilog,xil_defaultlib,E:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
xpm_VCOMP.vhd,vhdl,xpm,E:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_control32_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_control32_0_0/sim/CPU_control32_0_0.v,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_Ifetc32_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Ifetc32_0_0/sim/CPU_Ifetc32_0_0.v,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_Executs32_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Executs32_0_0/sim/CPU_Executs32_0_0.v,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0_clk_wiz.v,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0.v,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/sim/CPU.v,incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
