Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 01:03:23 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/Horace/caravel-soc_fpga-lab-main/lab-caravel_fir/vivado_SYN/timing_report4.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (956)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (155)
5. checking no_input_delay (64)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (956)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[0] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[1] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[20] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[21] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[22] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[23] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[2] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[3] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[4] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[5] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[6] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_adr_i[7] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_cyc_i (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_sel_i[0] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_sel_i[1] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_sel_i[2] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_sel_i[3] (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_stb_i (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: wbs_we_i (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: WB2AXI_top/delayed_count_reg[0]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: WB2AXI_top/delayed_count_reg[1]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: WB2AXI_top/delayed_count_reg[2]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: WB2AXI_top/delayed_count_reg[3]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/arready_reg_reg/G
fir_top/awready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: WB2AXI_top/lite_read_state_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: WB2AXI_top/lite_write_state_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 7 register/latch pins with no clock driven by root clock pin: WB2AXI_top/sm_tready_reg/Q (HIGH)

fir_top/block_pro_done_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_rst_len_reg/G
fir_top/fir_w_ap_done_reg/G
fir_top/mid_counter_start_reg/G

 There are 40 register/latch pins with no clock driven by root clock pin: WB2AXI_top/ss_state_reg/Q (HIGH)

fir_top/ap_Xn_reg_reg/G
fir_top/data_A_reg[0]/G
fir_top/data_A_reg[1]/G
fir_top/data_A_reg[2]/G
fir_top/data_A_reg[3]/G
fir_top/data_Di_reg[0]/G
fir_top/data_Di_reg[10]/G
fir_top/data_Di_reg[11]/G
fir_top/data_Di_reg[12]/G
fir_top/data_Di_reg[13]/G
fir_top/data_Di_reg[14]/G
fir_top/data_Di_reg[15]/G
fir_top/data_Di_reg[16]/G
fir_top/data_Di_reg[17]/G
fir_top/data_Di_reg[18]/G
fir_top/data_Di_reg[19]/G
fir_top/data_Di_reg[1]/G
fir_top/data_Di_reg[20]/G
fir_top/data_Di_reg[21]/G
fir_top/data_Di_reg[22]/G
fir_top/data_Di_reg[23]/G
fir_top/data_Di_reg[24]/G
fir_top/data_Di_reg[25]/G
fir_top/data_Di_reg[26]/G
fir_top/data_Di_reg[27]/G
fir_top/data_Di_reg[28]/G
fir_top/data_Di_reg[29]/G
fir_top/data_Di_reg[2]/G
fir_top/data_Di_reg[30]/G
fir_top/data_Di_reg[31]/G
fir_top/data_Di_reg[3]/G
fir_top/data_Di_reg[4]/G
fir_top/data_Di_reg[5]/G
fir_top/data_Di_reg[6]/G
fir_top/data_Di_reg[7]/G
fir_top/data_Di_reg[8]/G
fir_top/data_Di_reg[9]/G
fir_top/data_EN_reg/G
fir_top/data_WE_reg[3]/G
fir_top/dbram_move_finish_reg/G

 There are 131 register/latch pins with no clock driven by root clock pin: fir_top/FSM_sequential_data_poiter_state_reg[0]/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/ap_Xn_reg_reg/G
fir_top/data_A_reg[0]/G
fir_top/data_A_reg[1]/G
fir_top/data_A_reg[2]/G
fir_top/data_A_reg[3]/G
fir_top/data_Di_reg[0]/G
fir_top/data_Di_reg[10]/G
fir_top/data_Di_reg[11]/G
fir_top/data_Di_reg[12]/G
fir_top/data_Di_reg[13]/G
fir_top/data_Di_reg[14]/G
fir_top/data_Di_reg[15]/G
fir_top/data_Di_reg[16]/G
fir_top/data_Di_reg[17]/G
fir_top/data_Di_reg[18]/G
fir_top/data_Di_reg[19]/G
fir_top/data_Di_reg[1]/G
fir_top/data_Di_reg[20]/G
fir_top/data_Di_reg[21]/G
fir_top/data_Di_reg[22]/G
fir_top/data_Di_reg[23]/G
fir_top/data_Di_reg[24]/G
fir_top/data_Di_reg[25]/G
fir_top/data_Di_reg[26]/G
fir_top/data_Di_reg[27]/G
fir_top/data_Di_reg[28]/G
fir_top/data_Di_reg[29]/G
fir_top/data_Di_reg[2]/G
fir_top/data_Di_reg[30]/G
fir_top/data_Di_reg[31]/G
fir_top/data_Di_reg[3]/G
fir_top/data_Di_reg[4]/G
fir_top/data_Di_reg[5]/G
fir_top/data_Di_reg[6]/G
fir_top/data_Di_reg[7]/G
fir_top/data_Di_reg[8]/G
fir_top/data_Di_reg[9]/G
fir_top/data_EN_reg/G
fir_top/data_WE_reg[3]/G
fir_top/dbram_move_finish_reg/G
fir_top/dpointer_work_next_reg/G
fir_top/dpoiter_move_dbram_next_reg[0]/G
fir_top/dpoiter_move_dbram_next_reg[1]/G
fir_top/fir_data_reg_reg[0]/G
fir_top/fir_data_reg_reg[10]/G
fir_top/fir_data_reg_reg[11]/G
fir_top/fir_data_reg_reg[12]/G
fir_top/fir_data_reg_reg[13]/G
fir_top/fir_data_reg_reg[14]/G
fir_top/fir_data_reg_reg[15]/G
fir_top/fir_data_reg_reg[16]/G
fir_top/fir_data_reg_reg[17]/G
fir_top/fir_data_reg_reg[18]/G
fir_top/fir_data_reg_reg[19]/G
fir_top/fir_data_reg_reg[1]/G
fir_top/fir_data_reg_reg[20]/G
fir_top/fir_data_reg_reg[21]/G
fir_top/fir_data_reg_reg[22]/G
fir_top/fir_data_reg_reg[23]/G
fir_top/fir_data_reg_reg[24]/G
fir_top/fir_data_reg_reg[25]/G
fir_top/fir_data_reg_reg[26]/G
fir_top/fir_data_reg_reg[27]/G
fir_top/fir_data_reg_reg[28]/G
fir_top/fir_data_reg_reg[29]/G
fir_top/fir_data_reg_reg[2]/G
fir_top/fir_data_reg_reg[30]/G
fir_top/fir_data_reg_reg[31]/G
fir_top/fir_data_reg_reg[3]/G
fir_top/fir_data_reg_reg[4]/G
fir_top/fir_data_reg_reg[5]/G
fir_top/fir_data_reg_reg[6]/G
fir_top/fir_data_reg_reg[7]/G
fir_top/fir_data_reg_reg[8]/G
fir_top/fir_data_reg_reg[9]/G
fir_top/fir_out_sm_reg_en_reg/G
fir_top/fir_tap_A_reg[0]/G
fir_top/fir_tap_A_reg[1]/G
fir_top/fir_tap_A_reg[2]/G
fir_top/fir_tap_A_reg[3]/G
fir_top/fir_tap_EN_reg/G
fir_top/fir_tap_reg_reg[0]/G
fir_top/fir_tap_reg_reg[10]/G
fir_top/fir_tap_reg_reg[11]/G
fir_top/fir_tap_reg_reg[12]/G
fir_top/fir_tap_reg_reg[13]/G
fir_top/fir_tap_reg_reg[14]/G
fir_top/fir_tap_reg_reg[15]/G
fir_top/fir_tap_reg_reg[16]/G
fir_top/fir_tap_reg_reg[17]/G
fir_top/fir_tap_reg_reg[18]/G
fir_top/fir_tap_reg_reg[19]/G
fir_top/fir_tap_reg_reg[1]/G
fir_top/fir_tap_reg_reg[20]/G
fir_top/fir_tap_reg_reg[21]/G
fir_top/fir_tap_reg_reg[22]/G
fir_top/fir_tap_reg_reg[23]/G
fir_top/fir_tap_reg_reg[24]/G
fir_top/fir_tap_reg_reg[25]/G
fir_top/fir_tap_reg_reg[26]/G
fir_top/fir_tap_reg_reg[27]/G
fir_top/fir_tap_reg_reg[28]/G
fir_top/fir_tap_reg_reg[29]/G
fir_top/fir_tap_reg_reg[2]/G
fir_top/fir_tap_reg_reg[30]/G
fir_top/fir_tap_reg_reg[31]/G
fir_top/fir_tap_reg_reg[3]/G
fir_top/fir_tap_reg_reg[4]/G
fir_top/fir_tap_reg_reg[5]/G
fir_top/fir_tap_reg_reg[6]/G
fir_top/fir_tap_reg_reg[7]/G
fir_top/fir_tap_reg_reg[8]/G
fir_top/fir_tap_reg_reg[9]/G
fir_top/last_eat_reg_reg/G
fir_top/pipe_counter_rst_reg/G
fir_top/pipe_counter_start_reg/G
fir_top/small_counter_rst_reg[0]/G
fir_top/small_counter_rst_reg[1]/G
fir_top/small_counter_rst_reg[2]/G
fir_top/small_counter_rst_reg[3]/G
fir_top/small_counter_rst_reg[4]/G
fir_top/small_counter_start_reg/G
fir_top/small_counter_write_reg/G
fir_top/tap_counter_rst_reg[0]/G
fir_top/tap_counter_rst_reg[1]/G
fir_top/tap_counter_rst_reg[2]/G
fir_top/tap_counter_rst_reg[3]/G
fir_top/tap_counter_start_reg/G
fir_top/work_finish_reg/G

 There are 133 register/latch pins with no clock driven by root clock pin: fir_top/FSM_sequential_data_poiter_state_reg[1]/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/ap_Xn_reg_reg/G
fir_top/data_A_reg[0]/G
fir_top/data_A_reg[1]/G
fir_top/data_A_reg[2]/G
fir_top/data_A_reg[3]/G
fir_top/data_Di_reg[0]/G
fir_top/data_Di_reg[10]/G
fir_top/data_Di_reg[11]/G
fir_top/data_Di_reg[12]/G
fir_top/data_Di_reg[13]/G
fir_top/data_Di_reg[14]/G
fir_top/data_Di_reg[15]/G
fir_top/data_Di_reg[16]/G
fir_top/data_Di_reg[17]/G
fir_top/data_Di_reg[18]/G
fir_top/data_Di_reg[19]/G
fir_top/data_Di_reg[1]/G
fir_top/data_Di_reg[20]/G
fir_top/data_Di_reg[21]/G
fir_top/data_Di_reg[22]/G
fir_top/data_Di_reg[23]/G
fir_top/data_Di_reg[24]/G
fir_top/data_Di_reg[25]/G
fir_top/data_Di_reg[26]/G
fir_top/data_Di_reg[27]/G
fir_top/data_Di_reg[28]/G
fir_top/data_Di_reg[29]/G
fir_top/data_Di_reg[2]/G
fir_top/data_Di_reg[30]/G
fir_top/data_Di_reg[31]/G
fir_top/data_Di_reg[3]/G
fir_top/data_Di_reg[4]/G
fir_top/data_Di_reg[5]/G
fir_top/data_Di_reg[6]/G
fir_top/data_Di_reg[7]/G
fir_top/data_Di_reg[8]/G
fir_top/data_Di_reg[9]/G
fir_top/data_EN_reg/G
fir_top/data_WE_reg[3]/G
fir_top/dbram_move_finish_reg/G
fir_top/dbram_rst_finish_reg/G
fir_top/dpointer_work_next_reg/G
fir_top/dpoiter_move_dbram_next_reg[0]/G
fir_top/dpoiter_move_dbram_next_reg[1]/G
fir_top/dpoiter_rst_dbram_next_reg[0]/G
fir_top/dpoiter_rst_dbram_next_reg[1]/G
fir_top/fir_data_reg_reg[0]/G
fir_top/fir_data_reg_reg[10]/G
fir_top/fir_data_reg_reg[11]/G
fir_top/fir_data_reg_reg[12]/G
fir_top/fir_data_reg_reg[13]/G
fir_top/fir_data_reg_reg[14]/G
fir_top/fir_data_reg_reg[15]/G
fir_top/fir_data_reg_reg[16]/G
fir_top/fir_data_reg_reg[17]/G
fir_top/fir_data_reg_reg[18]/G
fir_top/fir_data_reg_reg[19]/G
fir_top/fir_data_reg_reg[1]/G
fir_top/fir_data_reg_reg[20]/G
fir_top/fir_data_reg_reg[21]/G
fir_top/fir_data_reg_reg[22]/G
fir_top/fir_data_reg_reg[23]/G
fir_top/fir_data_reg_reg[24]/G
fir_top/fir_data_reg_reg[25]/G
fir_top/fir_data_reg_reg[26]/G
fir_top/fir_data_reg_reg[27]/G
fir_top/fir_data_reg_reg[28]/G
fir_top/fir_data_reg_reg[29]/G
fir_top/fir_data_reg_reg[2]/G
fir_top/fir_data_reg_reg[30]/G
fir_top/fir_data_reg_reg[31]/G
fir_top/fir_data_reg_reg[3]/G
fir_top/fir_data_reg_reg[4]/G
fir_top/fir_data_reg_reg[5]/G
fir_top/fir_data_reg_reg[6]/G
fir_top/fir_data_reg_reg[7]/G
fir_top/fir_data_reg_reg[8]/G
fir_top/fir_data_reg_reg[9]/G
fir_top/fir_out_sm_reg_en_reg/G
fir_top/fir_tap_A_reg[0]/G
fir_top/fir_tap_A_reg[1]/G
fir_top/fir_tap_A_reg[2]/G
fir_top/fir_tap_A_reg[3]/G
fir_top/fir_tap_EN_reg/G
fir_top/fir_tap_reg_reg[0]/G
fir_top/fir_tap_reg_reg[10]/G
fir_top/fir_tap_reg_reg[11]/G
fir_top/fir_tap_reg_reg[12]/G
fir_top/fir_tap_reg_reg[13]/G
fir_top/fir_tap_reg_reg[14]/G
fir_top/fir_tap_reg_reg[15]/G
fir_top/fir_tap_reg_reg[16]/G
fir_top/fir_tap_reg_reg[17]/G
fir_top/fir_tap_reg_reg[18]/G
fir_top/fir_tap_reg_reg[19]/G
fir_top/fir_tap_reg_reg[1]/G
fir_top/fir_tap_reg_reg[20]/G
fir_top/fir_tap_reg_reg[21]/G
fir_top/fir_tap_reg_reg[22]/G
fir_top/fir_tap_reg_reg[23]/G
fir_top/fir_tap_reg_reg[24]/G
fir_top/fir_tap_reg_reg[25]/G
fir_top/fir_tap_reg_reg[26]/G
fir_top/fir_tap_reg_reg[27]/G
fir_top/fir_tap_reg_reg[28]/G
fir_top/fir_tap_reg_reg[29]/G
fir_top/fir_tap_reg_reg[2]/G
fir_top/fir_tap_reg_reg[30]/G
fir_top/fir_tap_reg_reg[31]/G
fir_top/fir_tap_reg_reg[3]/G
fir_top/fir_tap_reg_reg[4]/G
fir_top/fir_tap_reg_reg[5]/G
fir_top/fir_tap_reg_reg[6]/G
fir_top/fir_tap_reg_reg[7]/G
fir_top/fir_tap_reg_reg[8]/G
fir_top/fir_tap_reg_reg[9]/G
fir_top/last_eat_reg_reg/G
fir_top/pipe_counter_rst_reg/G
fir_top/pipe_counter_start_reg/G
fir_top/small_counter_rst_reg[0]/G
fir_top/small_counter_rst_reg[1]/G
fir_top/small_counter_rst_reg[2]/G
fir_top/small_counter_rst_reg[3]/G
fir_top/small_counter_rst_reg[4]/G
fir_top/small_counter_write_reg/G
fir_top/tap_counter_rst_reg[0]/G
fir_top/tap_counter_rst_reg[1]/G
fir_top/tap_counter_rst_reg[2]/G
fir_top/tap_counter_rst_reg[3]/G
fir_top/tap_counter_start_reg/G
fir_top/work_finish_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: fir_top/ap_start_reg_out_reg/Q (HIGH)

fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_w_ap_idle_reg/G

 There are 4 register/latch pins with no clock driven by root clock pin: fir_top/arready_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/rvalid_reg_reg/G

 There are 4 register/latch pins with no clock driven by root clock pin: fir_top/awready_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G

 There are 8 register/latch pins with no clock driven by root clock pin: fir_top/dpointer_work_state_reg/Q (HIGH)

fir_top/fir_out_sm_reg_en_reg/G
fir_top/pipe_counter_rst_reg/G
fir_top/small_counter_rst_reg[0]/G
fir_top/small_counter_rst_reg[1]/G
fir_top/small_counter_rst_reg[2]/G
fir_top/small_counter_rst_reg[3]/G
fir_top/small_counter_rst_reg[4]/G
fir_top/small_counter_write_reg/G

 There are 42 register/latch pins with no clock driven by root clock pin: fir_top/dpoiter_move_dbram_state_reg[0]/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/ap_Xn_reg_reg/G
fir_top/data_A_reg[0]/G
fir_top/data_A_reg[1]/G
fir_top/data_A_reg[2]/G
fir_top/data_A_reg[3]/G
fir_top/data_Di_reg[0]/G
fir_top/data_Di_reg[10]/G
fir_top/data_Di_reg[11]/G
fir_top/data_Di_reg[12]/G
fir_top/data_Di_reg[13]/G
fir_top/data_Di_reg[14]/G
fir_top/data_Di_reg[15]/G
fir_top/data_Di_reg[16]/G
fir_top/data_Di_reg[17]/G
fir_top/data_Di_reg[18]/G
fir_top/data_Di_reg[19]/G
fir_top/data_Di_reg[1]/G
fir_top/data_Di_reg[20]/G
fir_top/data_Di_reg[21]/G
fir_top/data_Di_reg[22]/G
fir_top/data_Di_reg[23]/G
fir_top/data_Di_reg[24]/G
fir_top/data_Di_reg[25]/G
fir_top/data_Di_reg[26]/G
fir_top/data_Di_reg[27]/G
fir_top/data_Di_reg[28]/G
fir_top/data_Di_reg[29]/G
fir_top/data_Di_reg[2]/G
fir_top/data_Di_reg[30]/G
fir_top/data_Di_reg[31]/G
fir_top/data_Di_reg[3]/G
fir_top/data_Di_reg[4]/G
fir_top/data_Di_reg[5]/G
fir_top/data_Di_reg[6]/G
fir_top/data_Di_reg[7]/G
fir_top/data_Di_reg[8]/G
fir_top/data_Di_reg[9]/G
fir_top/data_EN_reg/G
fir_top/data_WE_reg[3]/G
fir_top/dbram_move_finish_reg/G

 There are 42 register/latch pins with no clock driven by root clock pin: fir_top/dpoiter_move_dbram_state_reg[1]/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/ap_Xn_reg_reg/G
fir_top/data_A_reg[0]/G
fir_top/data_A_reg[1]/G
fir_top/data_A_reg[2]/G
fir_top/data_A_reg[3]/G
fir_top/data_Di_reg[0]/G
fir_top/data_Di_reg[10]/G
fir_top/data_Di_reg[11]/G
fir_top/data_Di_reg[12]/G
fir_top/data_Di_reg[13]/G
fir_top/data_Di_reg[14]/G
fir_top/data_Di_reg[15]/G
fir_top/data_Di_reg[16]/G
fir_top/data_Di_reg[17]/G
fir_top/data_Di_reg[18]/G
fir_top/data_Di_reg[19]/G
fir_top/data_Di_reg[1]/G
fir_top/data_Di_reg[20]/G
fir_top/data_Di_reg[21]/G
fir_top/data_Di_reg[22]/G
fir_top/data_Di_reg[23]/G
fir_top/data_Di_reg[24]/G
fir_top/data_Di_reg[25]/G
fir_top/data_Di_reg[26]/G
fir_top/data_Di_reg[27]/G
fir_top/data_Di_reg[28]/G
fir_top/data_Di_reg[29]/G
fir_top/data_Di_reg[2]/G
fir_top/data_Di_reg[30]/G
fir_top/data_Di_reg[31]/G
fir_top/data_Di_reg[3]/G
fir_top/data_Di_reg[4]/G
fir_top/data_Di_reg[5]/G
fir_top/data_Di_reg[6]/G
fir_top/data_Di_reg[7]/G
fir_top/data_Di_reg[8]/G
fir_top/data_Di_reg[9]/G
fir_top/data_EN_reg/G
fir_top/data_WE_reg[3]/G
fir_top/dbram_move_finish_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_top/dpoiter_rst_dbram_state_reg[0]/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/last_eat_reg_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_top/dpoiter_rst_dbram_state_reg[1]/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/last_eat_reg_reg/G

 There are 17 register/latch pins with no clock driven by root clock pin: fir_top/fir_controller_state_reg[0]/Q (HIGH)

fir_top/ap_Yn_reg_reg/G
fir_top/block_pro_done_reg_en_reg/G
fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_out_sm_reg_en_reg__0/G
fir_top/fir_rst_len_reg/G
fir_top/fir_send_data_next_reg[0]/G
fir_top/fir_send_data_next_reg[1]/G
fir_top/fir_w_ap_done_reg/G
fir_top/fir_w_ap_idle_reg/G
fir_top/mid_counter_start_reg/G
fir_top/move_dbram_en_reg/G
fir_top/rst_dbram_en_reg/G
fir_top/sm_tvalid_reg/G
fir_top/work_en_reg/G

 There are 34 register/latch pins with no clock driven by root clock pin: fir_top/fir_controller_state_reg[1]/Q (HIGH)

fir_top/ap_Yn_reg_reg/G
fir_top/block_pro_done_reg_en_reg/G
fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_data_reg_rst_reg/G
fir_top/fir_out_sm_reg_en_reg__0/G
fir_top/fir_rst_dbram_next_reg/G
fir_top/fir_rst_len_reg/G
fir_top/fir_send_data_next_reg[0]/G
fir_top/fir_send_data_next_reg[1]/G
fir_top/fir_w_ap_done_reg/G
fir_top/fir_w_ap_idle_reg/G
fir_top/mid_counter_rst_reg/G
fir_top/mid_counter_start_reg/G
fir_top/move_dbram_en_reg/G
fir_top/pipe_counter_rst_reg__0/G
fir_top/pipe_counter_start_reg__0/G
fir_top/rst_dbram_en_reg/G
fir_top/sm_tvalid_reg/G
fir_top/small_counter_rst_reg[0]__0/G
fir_top/small_counter_rst_reg[1]__0/G
fir_top/small_counter_rst_reg[2]__0/G
fir_top/small_counter_rst_reg[3]__0/G
fir_top/small_counter_rst_reg[4]__0/G
fir_top/small_counter_start_reg__0/G
fir_top/small_counter_write_reg__0/G
fir_top/tap_counter_rst_reg[0]__0/G
fir_top/tap_counter_rst_reg[1]__0/G
fir_top/tap_counter_rst_reg[2]__0/G
fir_top/tap_counter_rst_reg[3]__0/G
fir_top/tap_counter_start_reg__0/G
fir_top/work_en_reg/G

 There are 34 register/latch pins with no clock driven by root clock pin: fir_top/fir_controller_state_reg[2]/Q (HIGH)

fir_top/ap_Yn_reg_reg/G
fir_top/block_pro_done_reg_en_reg/G
fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_data_reg_rst_reg/G
fir_top/fir_out_sm_reg_en_reg__0/G
fir_top/fir_rst_dbram_next_reg/G
fir_top/fir_rst_len_reg/G
fir_top/fir_send_data_next_reg[0]/G
fir_top/fir_send_data_next_reg[1]/G
fir_top/fir_w_ap_done_reg/G
fir_top/fir_w_ap_idle_reg/G
fir_top/mid_counter_rst_reg/G
fir_top/mid_counter_start_reg/G
fir_top/move_dbram_en_reg/G
fir_top/pipe_counter_rst_reg__0/G
fir_top/pipe_counter_start_reg__0/G
fir_top/rst_dbram_en_reg/G
fir_top/sm_tvalid_reg/G
fir_top/small_counter_rst_reg[0]__0/G
fir_top/small_counter_rst_reg[1]__0/G
fir_top/small_counter_rst_reg[2]__0/G
fir_top/small_counter_rst_reg[3]__0/G
fir_top/small_counter_rst_reg[4]__0/G
fir_top/small_counter_start_reg__0/G
fir_top/small_counter_write_reg__0/G
fir_top/tap_counter_rst_reg[0]__0/G
fir_top/tap_counter_rst_reg[1]__0/G
fir_top/tap_counter_rst_reg[2]__0/G
fir_top/tap_counter_rst_reg[3]__0/G
fir_top/tap_counter_start_reg__0/G
fir_top/work_en_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/fir_rst_dbram_state_reg/Q (HIGH)

fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_w_ap_idle_reg/G
fir_top/rst_dbram_en_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: fir_top/fir_send_data_state_reg[0]/Q (HIGH)

fir_top/ap_Yn_reg_reg/G
fir_top/block_pro_done_reg_en_reg/G
fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_rst_len_reg/G
fir_top/fir_w_ap_done_reg/G
fir_top/fir_w_ap_idle_reg/G
fir_top/mid_counter_start_reg/G
fir_top/sm_tvalid_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: fir_top/fir_send_data_state_reg[1]/Q (HIGH)

fir_top/ap_Yn_reg_reg/G
fir_top/block_pro_done_reg_en_reg/G
fir_top/block_pro_idle_reg_en_reg/G
fir_top/fir_controller_next_reg[0]/G
fir_top/fir_controller_next_reg[1]/G
fir_top/fir_controller_next_reg[2]/G
fir_top/fir_rst_len_reg/G
fir_top/fir_w_ap_done_reg/G
fir_top/fir_w_ap_idle_reg/G
fir_top/mid_counter_start_reg/G
fir_top/sm_tvalid_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_top/last_eat_reg/Q (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/G
fir_top/FSM_sequential_data_poiter_next_reg[1]/G
fir_top/last_eat_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: fir_top/pipe_counter_reg[0]/Q (HIGH)

fir_top/fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: fir_top/pipe_counter_reg[1]/Q (HIGH)

fir_top/fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: fir_top/pipe_counter_reg[2]/Q (HIGH)

fir_top/fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: fir_top/pipe_counter_reg[3]/Q (HIGH)

fir_top/fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: fir_top/pipe_counter_reg[4]/Q (HIGH)

fir_top/fir_out_sm_reg_en_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/r_waitd_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/rc_state_reg[0]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/rc_state_reg[1]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/rc_state_reg[2]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/rskip_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_top/rvalid_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]/G
fir_top/WorR_mux_en_reg[1]/G
fir_top/arready_reg_reg/G
fir_top/block_pro_done_reg_en_reg__0/G
fir_top/fir_w_ap_done_reg__0/G
fir_top/rvalid_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: fir_top/wc_state_reg[0]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: fir_top/wc_state_reg[1]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: fir_top/wc_state_reg[2]/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: fir_top/wready_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: fir_top/wskip_reg/Q (HIGH)

fir_top/WorR_mux_en_reg[0]__0/G
fir_top/WorR_mux_en_reg[1]__0/G
fir_top/awready_reg_reg/G
fir_top/wready_reg_reg/G
fir_top/wskip_reg_reg/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (155)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

fir_top/FSM_sequential_data_poiter_next_reg[0]/D
fir_top/FSM_sequential_data_poiter_next_reg[1]/D
fir_top/WorR_mux_en_reg[0]__0/D
fir_top/WorR_mux_en_reg[1]/D
fir_top/ap_Xn_reg_reg/D
fir_top/ap_Yn_reg_reg/D
fir_top/arready_reg_reg/D
fir_top/awready_reg_reg/D
fir_top/block_pro_done_reg_en_reg/D
fir_top/block_pro_done_reg_en_reg__0/D
fir_top/block_pro_idle_reg_en_reg/D
fir_top/data_A_reg[0]/D
fir_top/data_A_reg[1]/D
fir_top/data_A_reg[2]/D
fir_top/data_A_reg[3]/D
fir_top/data_Di_reg[0]/D
fir_top/data_Di_reg[10]/D
fir_top/data_Di_reg[11]/D
fir_top/data_Di_reg[12]/D
fir_top/data_Di_reg[13]/D
fir_top/data_Di_reg[14]/D
fir_top/data_Di_reg[15]/D
fir_top/data_Di_reg[16]/D
fir_top/data_Di_reg[17]/D
fir_top/data_Di_reg[18]/D
fir_top/data_Di_reg[19]/D
fir_top/data_Di_reg[1]/D
fir_top/data_Di_reg[20]/D
fir_top/data_Di_reg[21]/D
fir_top/data_Di_reg[22]/D
fir_top/data_Di_reg[23]/D
fir_top/data_Di_reg[24]/D
fir_top/data_Di_reg[25]/D
fir_top/data_Di_reg[26]/D
fir_top/data_Di_reg[27]/D
fir_top/data_Di_reg[28]/D
fir_top/data_Di_reg[29]/D
fir_top/data_Di_reg[2]/D
fir_top/data_Di_reg[30]/D
fir_top/data_Di_reg[31]/D
fir_top/data_Di_reg[3]/D
fir_top/data_Di_reg[4]/D
fir_top/data_Di_reg[5]/D
fir_top/data_Di_reg[6]/D
fir_top/data_Di_reg[7]/D
fir_top/data_Di_reg[8]/D
fir_top/data_Di_reg[9]/D
fir_top/data_EN_reg/D
fir_top/data_WE_reg[3]/D
fir_top/dbram_move_finish_reg/D
fir_top/dbram_rst_finish_reg/D
fir_top/dpointer_work_next_reg/D
fir_top/dpoiter_move_dbram_next_reg[0]/D
fir_top/dpoiter_move_dbram_next_reg[1]/D
fir_top/dpoiter_rst_dbram_next_reg[0]/D
fir_top/dpoiter_rst_dbram_next_reg[1]/D
fir_top/fir_controller_next_reg[0]/D
fir_top/fir_controller_next_reg[1]/D
fir_top/fir_controller_next_reg[2]/D
fir_top/fir_data_reg_reg[0]/D
fir_top/fir_data_reg_reg[10]/D
fir_top/fir_data_reg_reg[11]/D
fir_top/fir_data_reg_reg[12]/D
fir_top/fir_data_reg_reg[13]/D
fir_top/fir_data_reg_reg[14]/D
fir_top/fir_data_reg_reg[15]/D
fir_top/fir_data_reg_reg[16]/D
fir_top/fir_data_reg_reg[17]/D
fir_top/fir_data_reg_reg[18]/D
fir_top/fir_data_reg_reg[19]/D
fir_top/fir_data_reg_reg[1]/D
fir_top/fir_data_reg_reg[20]/D
fir_top/fir_data_reg_reg[21]/D
fir_top/fir_data_reg_reg[22]/D
fir_top/fir_data_reg_reg[23]/D
fir_top/fir_data_reg_reg[24]/D
fir_top/fir_data_reg_reg[25]/D
fir_top/fir_data_reg_reg[26]/D
fir_top/fir_data_reg_reg[27]/D
fir_top/fir_data_reg_reg[28]/D
fir_top/fir_data_reg_reg[29]/D
fir_top/fir_data_reg_reg[2]/D
fir_top/fir_data_reg_reg[30]/D
fir_top/fir_data_reg_reg[31]/D
fir_top/fir_data_reg_reg[3]/D
fir_top/fir_data_reg_reg[4]/D
fir_top/fir_data_reg_reg[5]/D
fir_top/fir_data_reg_reg[6]/D
fir_top/fir_data_reg_reg[7]/D
fir_top/fir_data_reg_reg[8]/D
fir_top/fir_data_reg_reg[9]/D
fir_top/fir_data_reg_rst_reg/D
fir_top/fir_rst_dbram_next_reg/D
fir_top/fir_rst_len_reg/D
fir_top/fir_send_data_next_reg[0]/D
fir_top/fir_send_data_next_reg[1]/D
fir_top/fir_tap_A_reg[0]/D
fir_top/fir_tap_A_reg[1]/D
fir_top/fir_tap_A_reg[2]/D
fir_top/fir_tap_A_reg[3]/D
fir_top/fir_tap_EN_reg/D
fir_top/fir_tap_reg_reg[0]/D
fir_top/fir_tap_reg_reg[10]/D
fir_top/fir_tap_reg_reg[11]/D
fir_top/fir_tap_reg_reg[12]/D
fir_top/fir_tap_reg_reg[13]/D
fir_top/fir_tap_reg_reg[14]/D
fir_top/fir_tap_reg_reg[15]/D
fir_top/fir_tap_reg_reg[16]/D
fir_top/fir_tap_reg_reg[17]/D
fir_top/fir_tap_reg_reg[18]/D
fir_top/fir_tap_reg_reg[19]/D
fir_top/fir_tap_reg_reg[1]/D
fir_top/fir_tap_reg_reg[20]/D
fir_top/fir_tap_reg_reg[21]/D
fir_top/fir_tap_reg_reg[22]/D
fir_top/fir_tap_reg_reg[23]/D
fir_top/fir_tap_reg_reg[24]/D
fir_top/fir_tap_reg_reg[25]/D
fir_top/fir_tap_reg_reg[26]/D
fir_top/fir_tap_reg_reg[27]/D
fir_top/fir_tap_reg_reg[28]/D
fir_top/fir_tap_reg_reg[29]/D
fir_top/fir_tap_reg_reg[2]/D
fir_top/fir_tap_reg_reg[30]/D
fir_top/fir_tap_reg_reg[31]/D
fir_top/fir_tap_reg_reg[3]/D
fir_top/fir_tap_reg_reg[4]/D
fir_top/fir_tap_reg_reg[5]/D
fir_top/fir_tap_reg_reg[6]/D
fir_top/fir_tap_reg_reg[7]/D
fir_top/fir_tap_reg_reg[8]/D
fir_top/fir_tap_reg_reg[9]/D
fir_top/fir_w_ap_done_reg/D
fir_top/fir_w_ap_idle_reg/D
fir_top/last_eat_reg_reg/D
fir_top/mid_counter_rst_reg/D
fir_top/mid_counter_start_reg/D
fir_top/move_dbram_en_reg/D
fir_top/pipe_counter_rst_reg__0/D
fir_top/pipe_counter_start_reg/D
fir_top/rst_dbram_en_reg/D
fir_top/rvalid_reg_reg/D
fir_top/sm_tvalid_reg/D
fir_top/small_counter_rst_reg[0]/D
fir_top/small_counter_rst_reg[0]__0/D
fir_top/small_counter_start_reg/D
fir_top/small_counter_write_reg/D
fir_top/tap_counter_rst_reg[0]/D
fir_top/tap_counter_rst_reg[0]__0/D
fir_top/tap_counter_start_reg/D
fir_top/work_en_reg/D
fir_top/work_finish_reg/D
fir_top/wready_reg_reg/D
fir_top/wskip_reg_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.223        0.000                      0                  726        0.082        0.000                      0                  726        4.750        0.000                       0                   494  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            1.223        0.000                      0                  726        0.082        0.000                      0                  726        4.750        0.000                       0                   494  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 8.380ns (78.520%)  route 2.292ns (21.480%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.129 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.129    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_7
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 8.374ns (78.508%)  route 2.292ns (21.492%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.123 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.123    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_5
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 8.299ns (78.356%)  route 2.292ns (21.644%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.048 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.048    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_6
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 8.275ns (78.307%)  route 2.292ns (21.693%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.024 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.024    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_8
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 8.263ns (78.282%)  route 2.292ns (21.718%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.012 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.012    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_7
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 8.257ns (78.270%)  route 2.292ns (21.730%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.006 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.006    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_5
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 8.182ns (78.114%)  route 2.292ns (21.886%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.931 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.931    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_6
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 8.158ns (78.064%)  route 2.292ns (21.936%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.907 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.907    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_8
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 8.042ns (77.885%)  route 2.283ns (22.115%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  fir_top/fir_result_out_reg_out1_carry/O[3]
                         net (fo=2, unplaced)         0.629    11.714    fir_top/fir_result_out_reg_out1_carry_n_5
                                                                      r  fir_top/fir_result_out_reg_out[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.016 r  fir_top/fir_result_out_reg_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    12.016    fir_top/fir_result_out_reg_out[16]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.445 r  fir_top/fir_result_out_reg_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.445    fir_top/fir_result_out_reg_out_reg[16]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.782 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.782    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_7
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[21]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 fir_top/fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_result_out_reg_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 8.036ns (77.873%)  route 2.283ns (22.127%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_top/fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_top/fir_data_reg_out[16]
                                                                      r  fir_top/fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_top/fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_top/fir_result_out_reg_out1__0_n_107
                                                                      r  fir_top/fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  fir_top/fir_result_out_reg_out1_carry/O[3]
                         net (fo=2, unplaced)         0.629    11.714    fir_top/fir_result_out_reg_out1_carry_n_5
                                                                      r  fir_top/fir_result_out_reg_out[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.016 r  fir_top/fir_result_out_reg_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    12.016    fir_top/fir_result_out_reg_out[16]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.445 r  fir_top/fir_result_out_reg_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.445    fir_top/fir_result_out_reg_out_reg[16]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.776 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.776    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_5
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439    14.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_top/fir_result_out_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[10]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_10_10/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_10_10/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[11]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_11_11/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_11_11/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[12]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_12_12/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_12_12/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[13]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_13_13/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_13_13/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[14]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_14_14/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_14_14/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[15]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_15_15/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_15_15/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[16]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_16_16/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_16_16/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[17]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_17_17/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_17_17/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[18]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_18_18/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_18_18/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_top/write_data_reg_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_RAM/RAM_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/write_data_reg_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/write_data_reg_out_reg[19]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_RAM/RAM_reg_0_15_19_19/D
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    tap_RAM/RAM_reg_0_15_19_19/WCLK
                         RAMD32                                       r  tap_RAM/RAM_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.891    tap_RAM/RAM_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056                mprj/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                mprj/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.000      9.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               WB2AXI_top/delayed_count_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.102ns (50.753%)  route 3.980ns (49.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    WB2AXI_top/wbs_adr_i_IBUF[11]
                                                                      f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  WB2AXI_top/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    WB2AXI_top/wbs_ack_o_OBUF_inst_i_3_n_1
                                                                      f  WB2AXI_top/delayed_count[15]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 f  WB2AXI_top/delayed_count[15]_i_3/O
                         net (fo=9, unplaced)         0.490     3.422    fir_top/lite_read_state_reg
                                                                      f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.546 f  fir_top/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=39, unplaced)        0.978     4.524    fir_top/sm_state_i_2_0
                                                                      f  fir_top/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.648 r  fir_top/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.448    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.083 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.083    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_top/dbram_rst_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_rst_dbram_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.212ns (53.909%)  route 0.181ns (46.091%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/dbram_rst_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.166     0.166 r  fir_top/dbram_rst_finish_reg/Q
                         net (fo=2, unplaced)         0.181     0.347    fir_top/dbram_rst_finish
                                                                      r  fir_top/fir_rst_dbram_next_reg_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.393 r  fir_top/fir_rst_dbram_next_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.393    fir_top/fir_rst_dbram_next_reg_i_1_n_1
                         LDCE                                         r  fir_top/fir_rst_dbram_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/dbram_rst_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/rst_dbram_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.211ns (52.112%)  route 0.194ns (47.888%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/dbram_rst_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.166     0.166 f  fir_top/dbram_rst_finish_reg/Q
                         net (fo=2, unplaced)         0.194     0.360    fir_top/dbram_rst_finish
                                                                      f  fir_top/rst_dbram_en_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.405 r  fir_top/rst_dbram_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.405    fir_top/rst_dbram_en_reg_i_1_n_1
                         LDCE                                         r  fir_top/rst_dbram_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/dbram_move_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_controller_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.223ns (54.426%)  route 0.187ns (45.574%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/dbram_move_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  fir_top/dbram_move_finish_reg/Q
                         net (fo=4, unplaced)         0.187     0.365    fir_top/dbram_move_finish
                                                                      f  fir_top/fir_controller_next_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  fir_top/fir_controller_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.410    fir_top/fir_controller_next__0[0]
                         LDCE                                         r  fir_top/fir_controller_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/work_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/work_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.223ns (53.490%)  route 0.194ns (46.510%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/work_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  fir_top/work_finish_reg/Q
                         net (fo=2, unplaced)         0.194     0.372    fir_top/work_finish
                                                                      f  fir_top/work_en_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  fir_top/work_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.417    fir_top/work_en_reg_i_1_n_1
                         LDCE                                         r  fir_top/work_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/dbram_move_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/move_dbram_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.223ns (52.796%)  route 0.199ns (47.204%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/dbram_move_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  fir_top/dbram_move_finish_reg/Q
                         net (fo=4, unplaced)         0.199     0.377    fir_top/dbram_move_finish
                                                                      f  fir_top/move_dbram_en_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.422 r  fir_top/move_dbram_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.422    fir_top/move_dbram_en_reg_i_1_n_1
                         LDCE                                         r  fir_top/move_dbram_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/data_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.223ns (51.865%)  route 0.207ns (48.135%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_EN_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_top/data_EN_reg/Q
                         net (fo=33, unplaced)        0.207     0.385    data_RAM/data_EN
                                                                      r  data_RAM/fir_data_reg_reg[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  data_RAM/fir_data_reg_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    fir_top/fir_data_reg_out_reg[31]_0[0]
                         LDCE                                         r  fir_top/fir_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/data_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_data_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.223ns (51.865%)  route 0.207ns (48.135%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_EN_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_top/data_EN_reg/Q
                         net (fo=33, unplaced)        0.207     0.385    data_RAM/data_EN
                                                                      r  data_RAM/fir_data_reg_reg[10]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  data_RAM/fir_data_reg_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    fir_top/fir_data_reg_out_reg[31]_0[10]
                         LDCE                                         r  fir_top/fir_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/data_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_data_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.223ns (51.865%)  route 0.207ns (48.135%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_EN_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_top/data_EN_reg/Q
                         net (fo=33, unplaced)        0.207     0.385    data_RAM/data_EN
                                                                      r  data_RAM/fir_data_reg_reg[12]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  data_RAM/fir_data_reg_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    fir_top/fir_data_reg_out_reg[31]_0[12]
                         LDCE                                         r  fir_top/fir_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/data_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_data_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.223ns (51.865%)  route 0.207ns (48.135%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_EN_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_top/data_EN_reg/Q
                         net (fo=33, unplaced)        0.207     0.385    data_RAM/data_EN
                                                                      r  data_RAM/fir_data_reg_reg[14]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  data_RAM/fir_data_reg_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    fir_top/fir_data_reg_out_reg[31]_0[14]
                         LDCE                                         r  fir_top/fir_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/data_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/fir_data_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.223ns (51.865%)  route 0.207ns (48.135%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_EN_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_top/data_EN_reg/Q
                         net (fo=33, unplaced)        0.207     0.385    data_RAM/data_EN
                                                                      r  data_RAM/fir_data_reg_reg[16]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  data_RAM/fir_data_reg_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    fir_top/fir_data_reg_out_reg[31]_0[16]
                         LDCE                                         r  fir_top/fir_data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[0]
                                                                      r  fir_top/wbs_dat_o_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[10]
                                                                      r  fir_top/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[11]
                                                                      r  fir_top/wbs_dat_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[12]
                                                                      r  fir_top/wbs_dat_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[13]
                                                                      r  fir_top/wbs_dat_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[14]
                                                                      r  fir_top/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[15]
                                                                      r  fir_top/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[16]
                                                                      r  fir_top/wbs_dat_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[17]
                                                                      r  fir_top/wbs_dat_o_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     5.710    fir_top/DOBDO[18]
                                                                      r  fir_top/wbs_dat_o_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  fir_top/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_top/dpointer_work_state_reg/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/pipe_counter_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.147ns (48.186%)  route 0.158ns (51.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/dpointer_work_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/dpointer_work_state_reg/Q
                         net (fo=9, unplaced)         0.158     0.983    fir_top/dpointer_work_state
                         LDCE                                         r  fir_top/pipe_counter_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/fir_controller_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/fir_w_ap_idle_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.147ns (46.268%)  route 0.171ns (53.732%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_controller_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/fir_controller_state_reg[2]/Q
                         net (fo=32, unplaced)        0.171     0.995    fir_top/Q[0]
                         LDCE                                         r  fir_top/fir_w_ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/fir_controller_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/sm_tvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.147ns (46.268%)  route 0.171ns (53.732%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_controller_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/fir_controller_state_reg[2]/Q
                         net (fo=32, unplaced)        0.171     0.995    fir_top/Q[0]
                         LDCE                                         r  fir_top/sm_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/last_eat_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.243ns (68.067%)  route 0.114ns (31.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      r  fir_top/last_eat_reg_reg_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.096     1.035 r  fir_top/last_eat_reg_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.035    fir_top/last_eat_reg_reg_i_1_n_1
                         LDCE                                         r  fir_top/last_eat_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/FSM_sequential_data_poiter_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      r  fir_top/FSM_sequential_data_poiter_next_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.037 r  fir_top/FSM_sequential_data_poiter_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_top/data_poiter_next__1[0]
                         LDCE                                         r  fir_top/FSM_sequential_data_poiter_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/FSM_sequential_data_poiter_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      r  fir_top/FSM_sequential_data_poiter_next_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.037 r  fir_top/FSM_sequential_data_poiter_next_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_top/data_poiter_next__1[1]
                         LDCE                                         r  fir_top/FSM_sequential_data_poiter_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/data_EN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      r  fir_top/data_EN_reg_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.037 r  fir_top/data_EN_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_top/data_EN_reg_i_1_n_1
                         LDCE                                         r  fir_top/data_EN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/data_WE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      f  fir_top/data_WE_reg[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.037 r  fir_top/data_WE_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_top/data_WE_reg[3]_i_1_n_1
                         LDCE                                         r  fir_top/data_WE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/dbram_rst_finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      r  fir_top/dbram_rst_finish_reg_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.037 r  fir_top/dbram_rst_finish_reg_i_1/O
                         net (fo=2, unplaced)         0.000     1.037    fir_top/dbram_rst_finish_reg_i_1_n_1
                         LDCE                                         r  fir_top/dbram_rst_finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_top/FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_top/dpoiter_rst_dbram_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.114     0.678    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_top/FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    fir_top/data_poiter_state_reg[0]
                                                                      r  fir_top/dpoiter_rst_dbram_next_reg[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.037 r  fir_top/dpoiter_rst_dbram_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_top/dpoiter_rst_dbram_next_reg[0]_i_1_n_1
                         LDCE                                         r  fir_top/dpoiter_rst_dbram_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay          1621 Endpoints
Min Delay          1621 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.305ns  (logic 5.812ns (79.565%)  route 1.493ns (20.435%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     6.237    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.539 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000     6.539    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.968 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.968    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.305 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.305    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_7
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[29]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 5.806ns (79.548%)  route 1.493ns (20.452%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     6.237    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.539 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000     6.539    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.968 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.968    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.299 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.299    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_5
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[31]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.224ns  (logic 5.731ns (79.336%)  route 1.493ns (20.664%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     6.237    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.539 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000     6.539    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.968 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.968    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.224 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.224    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_6
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[30]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 5.707ns (79.267%)  route 1.493ns (20.733%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  fir_top/fir_result_out_reg_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    fir_top/fir_result_out_reg_out1_carry__0_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  fir_top/fir_result_out_reg_out1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     6.237    fir_top/fir_result_out_reg_out1_carry__1_n_5
                                                                      r  fir_top/fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.539 r  fir_top/fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000     6.539    fir_top/fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.968 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.968    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.200 r  fir_top/fir_result_out_reg_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.200    fir_top/fir_result_out_reg_out_reg[28]_i_1_n_8
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[28]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 5.695ns (79.232%)  route 1.493ns (20.768%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     6.120    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.422 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000     6.422    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.851 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.851    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.188 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.188    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_7
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[25]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 5.689ns (79.215%)  route 1.493ns (20.785%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     6.120    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.422 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000     6.422    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.851 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.851    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.182 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.182    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_5
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[27]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.107ns  (logic 5.614ns (78.996%)  route 1.493ns (21.004%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     6.120    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.422 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000     6.422    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.851 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.851    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.107 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.107    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_6
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[26]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 5.590ns (78.925%)  route 1.493ns (21.075%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  fir_top/fir_result_out_reg_out1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    fir_top/fir_result_out_reg_out1_carry_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  fir_top/fir_result_out_reg_out1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     6.120    fir_top/fir_result_out_reg_out1_carry__0_n_5
                                                                      r  fir_top/fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.422 r  fir_top/fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000     6.422    fir_top/fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.851 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.851    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.083 r  fir_top/fir_result_out_reg_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.083    fir_top/fir_result_out_reg_out_reg[24]_i_1_n_8
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[24]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.958ns  (logic 5.474ns (78.675%)  route 1.484ns (21.325%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.261 r  fir_top/fir_result_out_reg_out1_carry/O[3]
                         net (fo=2, unplaced)         0.629     5.890    fir_top/fir_result_out_reg_out1_carry_n_5
                                                                      r  fir_top/fir_result_out_reg_out[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.192 r  fir_top/fir_result_out_reg_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000     6.192    fir_top/fir_result_out_reg_out[16]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.621 r  fir_top/fir_result_out_reg_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.621    fir_top/fir_result_out_reg_out_reg[16]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.958 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.958    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_7
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[21]/C

Slack:                    inf
  Source:                 fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                            (internal pin)
  Destination:            fir_top/fir_result_out_reg_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 5.468ns (78.657%)  route 1.484ns (21.343%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  fir_top/fir_result_out_reg_out1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    fir_top/fir_result_out_reg_out1__0_n_38
                                                                      r  fir_top/fir_result_out_reg_out1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  fir_top/fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    fir_top/fir_result_out_reg_out1__1_n_106
                                                                      r  fir_top/fir_result_out_reg_out1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  fir_top/fir_result_out_reg_out1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    fir_top/fir_result_out_reg_out1_carry_i_3_n_1
                                                                      r  fir_top/fir_result_out_reg_out1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.261 r  fir_top/fir_result_out_reg_out1_carry/O[3]
                         net (fo=2, unplaced)         0.629     5.890    fir_top/fir_result_out_reg_out1_carry_n_5
                                                                      r  fir_top/fir_result_out_reg_out[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     6.192 r  fir_top/fir_result_out_reg_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000     6.192    fir_top/fir_result_out_reg_out[16]_i_2_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     6.621 r  fir_top/fir_result_out_reg_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.621    fir_top/fir_result_out_reg_out_reg[16]_i_1_n_1
                                                                      r  fir_top/fir_result_out_reg_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.952 r  fir_top/fir_result_out_reg_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     6.952    fir_top/fir_result_out_reg_out_reg[20]_i_1_n_5
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.439     2.128    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/fir_result_out_reg_out_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_top/dpointer_work_next_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_top/dpointer_work_state_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/dpointer_work_next_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/dpointer_work_next_reg/Q
                         net (fo=1, unplaced)         0.140     0.301    fir_top/dpointer_work_next
                         FDCE                                         r  fir_top/dpointer_work_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    fir_top/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_top/dpointer_work_state_reg/C

Slack:                    inf
  Source:                 fir_top/data_Di_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_0_0/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_0_0/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_0/DP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_0_0/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_0_0/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_10_10/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[10]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_10_10/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_10_10/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_10_10/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_10_10/DP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[10]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_10_10/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_10_10/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_10_10/SP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_11_11/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[11]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_11_11/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_11_11/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_11_11/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_11_11/DP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[11]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_11_11/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_11_11/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_11_11/SP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_12_12/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_12_12/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_12_12/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_12/DP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_12_12/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_12_12/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_12/SP/CLK

Slack:                    inf
  Source:                 fir_top/data_Di_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            data_RAM/RAM_reg_0_15_13_13/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_top/data_Di_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  fir_top/data_Di_reg[13]/Q
                         net (fo=2, unplaced)         0.145     0.306    data_RAM/RAM_reg_0_15_13_13/D
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_13_13/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=493, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_13_13/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_13_13/DP/CLK





