/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [14:0] _03_;
  wire [8:0] _04_;
  wire [4:0] _05_;
  reg [7:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = _01_ ? celloutsig_1_0z[3] : _00_;
  assign celloutsig_1_8z = _02_ ? celloutsig_1_4z[1] : celloutsig_1_7z[1];
  assign celloutsig_0_12z = ~(celloutsig_0_6z & celloutsig_0_8z);
  assign celloutsig_0_20z = ~(celloutsig_0_16z & celloutsig_0_13z[3]);
  assign celloutsig_0_11z = ~((celloutsig_0_1z[6] | celloutsig_0_0z) & (celloutsig_0_8z | celloutsig_0_1z[5]));
  assign celloutsig_0_4z = in_data[2] | ~(celloutsig_0_0z);
  assign celloutsig_1_14z = celloutsig_1_6z | ~(celloutsig_1_0z[2]);
  assign celloutsig_0_8z = celloutsig_0_6z | ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_12z | ~(celloutsig_0_6z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[0] ^ _02_);
  assign celloutsig_0_1z = { in_data[70:65], celloutsig_0_0z } + in_data[20:14];
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 15'h0000;
    else _03_ <= { in_data[95:88], celloutsig_0_1z };
  reg [8:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _19_ <= 9'h000;
    else _19_ <= celloutsig_1_1z[11:3];
  assign { _01_, _04_[7:0] } = _19_;
  reg [4:0] _20_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _20_ <= 5'h00;
    else _20_ <= _04_[4:0];
  assign { _05_[4], _02_, _05_[2:1], _00_ } = _20_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_0_1z[0], celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[126:123] & { celloutsig_1_1z[5:3], celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_4z[1:0], celloutsig_1_7z, celloutsig_1_4z } & { celloutsig_1_4z[1:0], celloutsig_1_6z, _01_, _04_[7:0] };
  assign celloutsig_1_10z = in_data[118:112] / { 1'h1, celloutsig_1_1z[10:6], celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_9z[20:18], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_14z, _06_, celloutsig_0_8z } / { 1'h1, in_data[57:52], _06_, celloutsig_0_15z };
  assign celloutsig_1_18z = { celloutsig_1_1z[11:4], celloutsig_1_7z } / { 1'h1, in_data[114:104] };
  assign celloutsig_0_9z = { in_data[66:44], celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, in_data[18], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, _03_, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[53:32] > in_data[94:73];
  assign celloutsig_0_18z = celloutsig_0_7z > celloutsig_0_7z;
  assign celloutsig_1_19z = { celloutsig_1_15z[3:1], celloutsig_1_8z } && { celloutsig_1_17z[1], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_6z = ! celloutsig_0_1z[4:0];
  assign celloutsig_1_12z = { celloutsig_1_0z[1:0], celloutsig_1_9z } < { celloutsig_1_1z[1], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_7z = in_data[39:37] % { 1'h1, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[162:159] % { 1'h1, in_data[148:146] };
  assign celloutsig_0_38z = in_data[33:31] != celloutsig_0_21z[10:8];
  assign celloutsig_1_1z = - { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = - celloutsig_1_1z[8:2];
  assign celloutsig_1_11z = { _05_[4], _02_, _05_[2:1], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z } !== in_data[162:148];
  assign celloutsig_0_14z = celloutsig_0_9z[20:10] !== in_data[92:82];
  assign celloutsig_0_2z = in_data[63:57] !== in_data[16:10];
  assign celloutsig_0_39z = celloutsig_0_19z[9:7] | { celloutsig_0_7z[1:0], celloutsig_0_38z };
  assign celloutsig_0_5z = celloutsig_0_0z & in_data[27];
  assign celloutsig_0_15z = celloutsig_0_4z & celloutsig_0_6z;
  assign celloutsig_1_4z = { celloutsig_1_0z[2], _05_[4], _02_, _05_[2:1], _00_ } >> celloutsig_1_1z[9:4];
  assign celloutsig_1_15z = celloutsig_1_13z[6:1] >> { celloutsig_1_9z[10], celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_21z = { _03_[11], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z } >> { celloutsig_0_9z[23:14], celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_17z = { celloutsig_1_1z[6:5], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_12z } <<< { celloutsig_1_7z[2], celloutsig_1_6z, _05_[4], _02_, _05_[2:1], _00_, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_13z = in_data[39:36] <<< in_data[22:19];
  assign _04_[8] = _01_;
  assign { _05_[3], _05_[0] } = { _02_, _00_ };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
