Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  8 05:37:28 2024
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1750)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4057)
5. checking no_input_delay (14)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (1750)
---------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1551 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4057)
---------------------------------------------------
 There are 4057 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.392        0.000                      0                  229        0.099        0.000                      0                  229        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.392        0.000                      0                  229        0.099        0.000                      0                  229        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.556ns (22.767%)  route 5.278ns (77.233%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=99, routed)          1.931     7.434    at/sel_0_i_199_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     7.733 r  at/sel_0_i_550/O
                         net (fo=1, routed)           0.000     7.733    at/sel_0_i_550_n_0
    SLICE_X56Y37         MUXF7 (Prop_muxf7_I1_O)      0.214     7.947 r  at/sel_0_i_250/O
                         net (fo=1, routed)           0.000     7.947    at/sel_0_i_250_n_0
    SLICE_X56Y37         MUXF8 (Prop_muxf8_I1_O)      0.088     8.035 r  at/sel_0_i_100/O
                         net (fo=1, routed)           1.299     9.334    at/sel_0_i_100_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.319     9.653 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000     9.653    at/sel_0_i_28_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     9.870 r  at/sel_0_i_9/O
                         net (fo=4, routed)           2.048    11.919    at/sel[5]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.588ns (23.525%)  route 5.162ns (76.475%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=99, routed)          1.914     7.417    at/sel_0_i_199_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.716 r  at/sel_0_i_467/O
                         net (fo=1, routed)           0.000     7.716    at/sel_0_i_467_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.957 r  at/sel_0_i_209/O
                         net (fo=1, routed)           0.000     7.957    at/sel_0_i_209_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     8.055 r  at/sel_0_i_80/O
                         net (fo=1, routed)           1.364     9.419    at/sel_0_i_80_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.319     9.738 r  at/sel_0_i_23/O
                         net (fo=1, routed)           0.000     9.738    at/sel_0_i_23_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     9.950 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.885    11.835    at/sel[7]
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.493    14.834    at/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_3/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    14.317    at/sel_3
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 1.441ns (21.368%)  route 5.303ns (78.632%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X31Y39         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=99, routed)          2.240     7.780    at/sel_0_i_184_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.904 r  at/sel_0_i_385/O
                         net (fo=1, routed)           0.000     7.904    at/sel_0_i_385_n_0
    SLICE_X56Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.113 r  at/sel_0_i_168/O
                         net (fo=1, routed)           0.000     8.113    at/sel_0_i_168_n_0
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     8.201 r  at/sel_0_i_59/O
                         net (fo=1, routed)           1.227     9.428    at/sel_0_i_59_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.319     9.747 r  at/sel_0_i_18/O
                         net (fo=1, routed)           0.000     9.747    at/sel_0_i_18_n_0
    SLICE_X41Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     9.992 r  at/sel_0_i_4/O
                         net (fo=4, routed)           1.836    11.828    at/sel[10]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.740    14.311    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 1.556ns (23.415%)  route 5.089ns (76.585%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=99, routed)          1.931     7.434    at/sel_0_i_199_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     7.733 r  at/sel_0_i_550/O
                         net (fo=1, routed)           0.000     7.733    at/sel_0_i_550_n_0
    SLICE_X56Y37         MUXF7 (Prop_muxf7_I1_O)      0.214     7.947 r  at/sel_0_i_250/O
                         net (fo=1, routed)           0.000     7.947    at/sel_0_i_250_n_0
    SLICE_X56Y37         MUXF8 (Prop_muxf8_I1_O)      0.088     8.035 r  at/sel_0_i_100/O
                         net (fo=1, routed)           1.299     9.334    at/sel_0_i_100_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.319     9.653 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000     9.653    at/sel_0_i_28_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     9.870 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.859    11.730    at/sel[5]
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.490    14.831    at/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    14.314    at/sel_0
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 1.562ns (23.535%)  route 5.075ns (76.465%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=99, routed)          2.052     7.556    at/sel_0_i_199_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I2_O)        0.299     7.855 r  at/sel_0_i_454/O
                         net (fo=1, routed)           0.000     7.855    at/sel_0_i_454_n_0
    SLICE_X55Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.072 r  at/sel_0_i_202/O
                         net (fo=1, routed)           0.000     8.072    at/sel_0_i_202_n_0
    SLICE_X55Y34         MUXF8 (Prop_muxf8_I1_O)      0.094     8.166 r  at/sel_0_i_76/O
                         net (fo=1, routed)           1.231     9.396    at/sel_0_i_76_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.316     9.712 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000     9.712    at/sel_0_i_22_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     9.929 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.792    11.721    at/sel[8]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.450ns (21.907%)  route 5.169ns (78.093%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X31Y39         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=99, routed)          1.662     7.202    at/sel_0_i_184_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  at/sel_0_i_399/O
                         net (fo=1, routed)           0.000     7.326    at/sel_0_i_399_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     7.567 r  at/sel_0_i_175/O
                         net (fo=1, routed)           0.000     7.567    at/sel_0_i_175_n_0
    SLICE_X34Y59         MUXF8 (Prop_muxf8_I0_O)      0.098     7.665 r  at/sel_0_i_63/O
                         net (fo=1, routed)           1.541     9.206    at/sel_0_i_63_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.319     9.525 r  at/sel_0_i_19/O
                         net (fo=1, routed)           0.000     9.525    at/sel_0_i_19_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     9.737 r  at/sel_0_i_5/O
                         net (fo=4, routed)           1.966    11.703    at/sel[9]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.553ns (23.484%)  route 5.060ns (76.516%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=99, routed)          1.767     7.270    at/sel_0_i_166_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.296     7.566 r  at/sel_0_i_322/O
                         net (fo=1, routed)           0.000     7.566    at/sel_0_i_322_n_0
    SLICE_X46Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.780 r  at/sel_0_i_136/O
                         net (fo=1, routed)           0.000     7.780    at/sel_0_i_136_n_0
    SLICE_X46Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     7.868 r  at/sel_0_i_43/O
                         net (fo=1, routed)           1.177     9.045    at/sel_0_i_43_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.319     9.364 r  at/sel_0_i_14/O
                         net (fo=1, routed)           0.000     9.364    at/sel_0_i_14_n_0
    SLICE_X40Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     9.581 r  at/sel_0_i_2/O
                         net (fo=4, routed)           2.117    11.697    at/sel[12]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 1.553ns (23.510%)  route 5.053ns (76.490%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=99, routed)          1.767     7.270    at/sel_0_i_166_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.296     7.566 r  at/sel_0_i_322/O
                         net (fo=1, routed)           0.000     7.566    at/sel_0_i_322_n_0
    SLICE_X46Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.780 r  at/sel_0_i_136/O
                         net (fo=1, routed)           0.000     7.780    at/sel_0_i_136_n_0
    SLICE_X46Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     7.868 r  at/sel_0_i_43/O
                         net (fo=1, routed)           1.177     9.045    at/sel_0_i_43_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.319     9.364 r  at/sel_0_i_14/O
                         net (fo=1, routed)           0.000     9.364    at/sel_0_i_14_n_0
    SLICE_X40Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     9.581 r  at/sel_0_i_2/O
                         net (fo=4, routed)           2.109    11.690    at/sel[12]
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.490    14.831    at/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.314    at/sel_0
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 1.588ns (24.063%)  route 5.011ns (75.937%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=99, routed)          1.914     7.417    at/sel_0_i_199_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.716 r  at/sel_0_i_467/O
                         net (fo=1, routed)           0.000     7.716    at/sel_0_i_467_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.241     7.957 r  at/sel_0_i_209/O
                         net (fo=1, routed)           0.000     7.957    at/sel_0_i_209_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.098     8.055 r  at/sel_0_i_80/O
                         net (fo=1, routed)           1.364     9.419    at/sel_0_i_80_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.319     9.738 r  at/sel_0_i_23/O
                         net (fo=1, routed)           0.000     9.738    at/sel_0_i_23_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     9.950 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.734    11.684    at/sel[7]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.553ns (23.601%)  route 5.027ns (76.399%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.563     5.084    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=99, routed)          1.954     7.457    at/sel_0_i_166_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.296     7.753 r  at/sel_0_i_290/O
                         net (fo=1, routed)           0.000     7.753    at/sel_0_i_290_n_0
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.967 r  at/sel_0_i_120/O
                         net (fo=1, routed)           0.000     7.967    at/sel_0_i_120_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.055 r  at/sel_0_i_35/O
                         net (fo=1, routed)           1.266     9.321    at/sel_0_i_35_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.319     9.640 r  at/sel_0_i_12/O
                         net (fo=1, routed)           0.000     9.640    at/sel_0_i_12_n_0
    SLICE_X39Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     9.857 r  at/sel_0_i_1/O
                         net (fo=4, routed)           1.807    11.665    at/sel[13]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.947    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_7
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.960    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_5
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.983    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_6
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.985    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_4
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.000    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_5
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.023    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_6
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.025 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.025    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.027    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_7
    SLICE_X30Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    uart2/baudrate_gen/counter_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.040    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_5
    SLICE_X30Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    uart2/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    at/sel_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    at/sel_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    at/sel_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    at/sel_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y47   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y36   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y36   rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y36   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y35   rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y36   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y36   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y36   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y36   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   rgb_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4049 Endpoints
Min Delay          4049 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.762ns  (logic 0.704ns (6.541%)  route 10.058ns (93.459%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[6]/Q
                         net (fo=10, routed)          2.169     2.625    uart1/receiver/Q[6]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.502     3.251    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.124     3.375 r  uart1/receiver/mem[127][3]_i_1/O
                         net (fo=128, routed)         7.387    10.762    at/D[3]
    SLICE_X33Y58         FDRE                                         r  at/mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.617ns  (logic 0.704ns (6.631%)  route 9.913ns (93.369%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[6]/Q
                         net (fo=10, routed)          2.169     2.625    uart1/receiver/Q[6]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.502     3.251    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.124     3.375 r  uart1/receiver/mem[127][3]_i_1/O
                         net (fo=128, routed)         7.242    10.617    at/D[3]
    SLICE_X34Y57         FDRE                                         r  at/mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[7][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.614ns  (logic 0.704ns (6.633%)  route 9.910ns (93.367%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[6]/Q
                         net (fo=10, routed)          2.169     2.625    uart1/receiver/Q[6]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.502     3.251    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.124     3.375 r  uart1/receiver/mem[127][3]_i_1/O
                         net (fo=128, routed)         7.239    10.614    at/D[3]
    SLICE_X35Y58         FDRE                                         r  at/mem_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[7][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.605ns  (logic 0.732ns (6.902%)  route 9.873ns (93.098%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[1]/Q
                         net (fo=14, routed)          1.669     2.125    uart1/receiver/Q[1]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.249 r  uart1/receiver/mem[127][2]_i_2/O
                         net (fo=2, routed)           0.674     2.923    uart1/receiver/mem[127][2]_i_2_n_0
    SLICE_X48Y34         LUT4 (Prop_lut4_I1_O)        0.152     3.075 r  uart1/receiver/mem[127][2]_i_1/O
                         net (fo=128, routed)         7.530    10.605    at/D[2]
    SLICE_X35Y56         FDRE                                         r  at/mem_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[12][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 0.704ns (6.732%)  route 9.754ns (93.268%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[6]/Q
                         net (fo=10, routed)          2.169     2.625    uart1/receiver/Q[6]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.502     3.251    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.124     3.375 r  uart1/receiver/mem[127][3]_i_1/O
                         net (fo=128, routed)         7.083    10.458    at/D[3]
    SLICE_X37Y58         FDRE                                         r  at/mem_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[15][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 0.732ns (7.000%)  route 9.725ns (93.000%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[1]/Q
                         net (fo=14, routed)          1.669     2.125    uart1/receiver/Q[1]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.249 r  uart1/receiver/mem[127][2]_i_2/O
                         net (fo=2, routed)           0.674     2.923    uart1/receiver/mem[127][2]_i_2_n_0
    SLICE_X48Y34         LUT4 (Prop_lut4_I1_O)        0.152     3.075 r  uart1/receiver/mem[127][2]_i_1/O
                         net (fo=128, routed)         7.382    10.457    at/D[2]
    SLICE_X36Y54         FDRE                                         r  at/mem_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[7][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 1.000ns (9.648%)  route 9.365ns (90.352%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=8, routed)           1.406     1.924    uart1/receiver/Q[0]
    SLICE_X48Y33         LUT3 (Prop_lut3_I2_O)        0.150     2.074 r  uart1/receiver/mem[127][6]_i_7/O
                         net (fo=5, routed)           1.071     3.145    uart1/receiver/mem[127][6]_i_7_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.332     3.477 r  uart1/receiver/mem[127][6]_i_2/O
                         net (fo=128, routed)         6.888    10.365    at/D[5]
    SLICE_X28Y57         FDRE                                         r  at/mem_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[10][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.355ns  (logic 0.704ns (6.799%)  route 9.651ns (93.201%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[6]/Q
                         net (fo=10, routed)          2.169     2.625    uart1/receiver/Q[6]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.502     3.251    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.124     3.375 r  uart1/receiver/mem[127][3]_i_1/O
                         net (fo=128, routed)         6.980    10.355    at/D[3]
    SLICE_X37Y59         FDRE                                         r  at/mem_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[10][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 0.732ns (7.095%)  route 9.585ns (92.905%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[1]/Q
                         net (fo=14, routed)          1.669     2.125    uart1/receiver/Q[1]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.249 r  uart1/receiver/mem[127][2]_i_2/O
                         net (fo=2, routed)           0.674     2.923    uart1/receiver/mem[127][2]_i_2_n_0
    SLICE_X48Y34         LUT4 (Prop_lut4_I1_O)        0.152     3.075 r  uart1/receiver/mem[127][2]_i_1/O
                         net (fo=128, routed)         7.242    10.317    at/D[2]
    SLICE_X36Y55         FDRE                                         r  at/mem_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[12][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 0.732ns (7.099%)  route 9.579ns (92.901%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[1]/Q
                         net (fo=14, routed)          1.669     2.125    uart1/receiver/Q[1]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.249 r  uart1/receiver/mem[127][2]_i_2/O
                         net (fo=2, routed)           0.674     2.923    uart1/receiver/mem[127][2]_i_2_n_0
    SLICE_X48Y34         LUT4 (Prop_lut4_I1_O)        0.152     3.075 r  uart1/receiver/mem[127][2]_i_1/O
                         net (fo=128, routed)         7.236    10.311    at/D[2]
    SLICE_X37Y55         FDRE                                         r  at/mem_reg[12][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/dataprev_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE                         0.000     0.000 r  uut/dataprev_reg[6]/C
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    uut/dataprev[6]
    SLICE_X33Y29         FDRE                                         r  uut/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  uut/db_clk/count_reg[4]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.064     0.205    uut/db_clk/count_reg[4]
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.250 r  uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.250    uut/db_clk/count[0]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE                         0.000     0.000 r  uut/dataprev_reg[4]/C
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    uut/dataprev[4]
    SLICE_X33Y29         FDRE                                         r  uut/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  uut/dataprev_reg[5]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[5]/Q
                         net (fo=1, routed)           0.114     0.255    uut/dataprev[5]
    SLICE_X34Y29         FDRE                                         r  uut/keycode_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE                         0.000     0.000 r  uut/dataprev_reg[3]/C
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    uut/dataprev[3]
    SLICE_X31Y27         FDRE                                         r  uut/keycode_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/dataprev_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.347%)  route 0.113ns (43.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE                         0.000     0.000 r  uut/datacur_reg[5]/C
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[5]/Q
                         net (fo=3, routed)           0.113     0.259    uut/datacur[5]
    SLICE_X33Y28         FDRE                                         r  uut/dataprev_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[1]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.087     0.228    uut/Q[1]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  uut/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    uart2/transmitter/D[1]
    SLICE_X37Y29         FDRE                                         r  uart2/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE                         0.000     0.000 r  uart2/receiver/received_reg/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/received_reg/Q
                         net (fo=3, routed)           0.132     0.273    uart2/receiver_n_0
    SLICE_X38Y29         FDRE                                         r  uart2/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/dataprev_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.146ns (51.945%)  route 0.135ns (48.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE                         0.000     0.000 r  uut/datacur_reg[4]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[4]/Q
                         net (fo=3, routed)           0.135     0.281    uut/datacur[4]
    SLICE_X33Y29         FDRE                                         r  uut/dataprev_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.396%)  route 0.138ns (48.604%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE                         0.000     0.000 r  uut/datacur_reg[4]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[4]/Q
                         net (fo=3, routed)           0.138     0.284    uut/datacur[4]
    SLICE_X32Y29         FDRE                                         r  uut/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.015ns (59.484%)  route 2.734ns (40.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.560     5.081    vga/clk_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.734     8.334    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.830 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.830    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.975ns (59.319%)  route 2.726ns (40.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.726     8.265    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.784 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.784    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 3.975ns (59.804%)  route 2.672ns (40.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.672     8.210    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.729 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.729    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 3.986ns (60.073%)  route 2.650ns (39.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.650     8.189    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.719 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.719    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.980ns (60.567%)  route 2.591ns (39.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.591     8.128    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.652 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.652    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 3.959ns (60.991%)  route 2.532ns (39.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.532     8.069    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.572 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.572    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.980ns (61.882%)  route 2.452ns (38.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.452     7.990    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.514 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.514    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 3.985ns (62.183%)  route 2.424ns (37.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.424     7.962    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.491 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.491    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 3.961ns (61.954%)  route 2.433ns (38.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.433     7.972    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.477 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.477    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 3.958ns (61.917%)  route 2.435ns (38.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.435     7.971    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.473 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.473    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.151     1.734    vga/w_x[8]
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    vga/h_count_next_0[8]
    SLICE_X30Y36         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X30Y34         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  vga/v_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.150     1.756    vga/Q[1]
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga/v_count_next[5]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.158%)  route 0.185ns (49.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.185     1.769    vga/w_x[7]
    SLICE_X30Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga/h_count_next_0[9]
    SLICE_X30Y36         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.484%)  route 0.198ns (51.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga/v_count_reg_reg[8]/Q
                         net (fo=17, routed)          0.198     1.781    vga/w_y[8]
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/v_count_next[8]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.187ns (47.457%)  route 0.207ns (52.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.207     1.791    vga/w_x[7]
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.046     1.837 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga/h_count_next_0[7]
    SLICE_X32Y37         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.192%)  route 0.217ns (53.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X32Y34         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.217     1.800    vga/h_count_reg_reg[6]_0[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga/h_count_next_0[0]
    SLICE_X34Y34         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.539%)  route 0.222ns (54.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[3]/Q
                         net (fo=102, routed)         0.222     1.809    vga/h_count_reg_reg[6]_0[3]
    SLICE_X31Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.854 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/h_count_next_0[3]
    SLICE_X31Y40         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.187ns (45.672%)  route 0.222ns (54.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[3]/Q
                         net (fo=102, routed)         0.222     1.809    vga/h_count_reg_reg[6]_0[3]
    SLICE_X31Y40         LUT5 (Prop_lut5_I0_O)        0.046     1.855 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga/h_count_next_0[4]
    SLICE_X31Y40         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.035%)  route 0.227ns (54.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.442    vga/clk_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga/v_count_reg_reg[9]/Q
                         net (fo=21, routed)          0.227     1.810    vga/w_y[9]
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.855    vga/v_count_next[9]_i_2_n_0
    SLICE_X31Y37         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.909%)  route 0.238ns (56.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[6]/Q
                         net (fo=122, routed)         0.238     1.822    vga/h_count_reg_reg[6]_0[6]
    SLICE_X32Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.867 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga/h_count_next_0[6]
    SLICE_X32Y37         FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[6][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.185ns  (logic 1.481ns (23.943%)  route 4.704ns (76.057%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  at/mem_reg[6][1]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[6][1]/Q
                         net (fo=1, routed)           1.258     1.776    at/mem_reg_n_0_[6][1]
    SLICE_X35Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  at/sel_0_i_530/O
                         net (fo=1, routed)           0.000     1.900    at/sel_0_i_530_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.117 r  at/sel_0_i_240/O
                         net (fo=1, routed)           0.000     2.117    at/sel_0_i_240_n_0
    SLICE_X35Y59         MUXF8 (Prop_muxf8_I1_O)      0.094     2.211 r  at/sel_0_i_95/O
                         net (fo=1, routed)           1.398     3.609    at/sel_0_i_95_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.316     3.925 r  at/sel_0_i_27/O
                         net (fo=1, routed)           0.000     3.925    at/sel_0_i_27_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     4.137 r  at/sel_0_i_9/O
                         net (fo=4, routed)           2.048     6.185    at/sel[5]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[12][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 1.519ns (24.802%)  route 4.605ns (75.198%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE                         0.000     0.000 r  at/mem_reg[12][7]/C
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[12][7]/Q
                         net (fo=1, routed)           1.123     1.641    at/mem_reg_n_0_[12][7]
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.765 r  at/sel_0_i_336/O
                         net (fo=1, routed)           0.000     1.765    at/sel_0_i_336_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     2.010 r  at/sel_0_i_143/O
                         net (fo=1, routed)           0.000     2.010    at/sel_0_i_143_n_0
    SLICE_X31Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     2.114 r  at/sel_0_i_47/O
                         net (fo=1, routed)           1.365     3.479    at/sel_0_i_47_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.316     3.795 r  at/sel_0_i_15/O
                         net (fo=1, routed)           0.000     3.795    at/sel_0_i_15_n_0
    SLICE_X41Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     4.007 r  at/sel_0_i_3/O
                         net (fo=4, routed)           2.118     6.124    at/sel[11]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[6][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 1.475ns (24.232%)  route 4.612ns (75.768%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  at/mem_reg[6][5]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[6][5]/Q
                         net (fo=1, routed)           1.105     1.623    at/mem_reg_n_0_[6][5]
    SLICE_X34Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.747 r  at/sel_0_i_402/O
                         net (fo=1, routed)           0.000     1.747    at/sel_0_i_402_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     1.961 r  at/sel_0_i_176/O
                         net (fo=1, routed)           0.000     1.961    at/sel_0_i_176_n_0
    SLICE_X34Y59         MUXF8 (Prop_muxf8_I1_O)      0.088     2.049 r  at/sel_0_i_63/O
                         net (fo=1, routed)           1.541     3.590    at/sel_0_i_63_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.319     3.909 r  at/sel_0_i_19/O
                         net (fo=1, routed)           0.000     3.909    at/sel_0_i_19_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     4.121 r  at/sel_0_i_5/O
                         net (fo=4, routed)           1.966     6.087    at/sel[9]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[75][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.086ns  (logic 1.682ns (27.638%)  route 4.404ns (72.362%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE                         0.000     0.000 r  at/mem_reg[75][6]/C
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[75][6]/Q
                         net (fo=1, routed)           1.341     1.819    at/mem_reg_n_0_[75][6]
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.301     2.120 r  at/sel_0_i_383/O
                         net (fo=1, routed)           0.000     2.120    at/sel_0_i_383_n_0
    SLICE_X56Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     2.361 r  at/sel_0_i_167/O
                         net (fo=1, routed)           0.000     2.361    at/sel_0_i_167_n_0
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I0_O)      0.098     2.459 r  at/sel_0_i_59/O
                         net (fo=1, routed)           1.227     3.686    at/sel_0_i_59_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.319     4.005 r  at/sel_0_i_18/O
                         net (fo=1, routed)           0.000     4.005    at/sel_0_i_18_n_0
    SLICE_X41Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     4.250 r  at/sel_0_i_4/O
                         net (fo=4, routed)           1.836     6.086    at/sel[10]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[94][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 1.524ns (25.284%)  route 4.504ns (74.716%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE                         0.000     0.000 r  at/mem_reg[94][8]/C
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[94][8]/Q
                         net (fo=1, routed)           1.343     1.861    at/mem_reg_n_0_[94][8]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.985 r  at/sel_0_i_324/O
                         net (fo=1, routed)           0.000     1.985    at/sel_0_i_324_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     2.230 r  at/sel_0_i_137/O
                         net (fo=1, routed)           0.000     2.230    at/sel_0_i_137_n_0
    SLICE_X48Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     2.334 r  at/sel_0_i_44/O
                         net (fo=1, routed)           1.043     3.378    at/sel_0_i_44_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.316     3.694 r  at/sel_0_i_14/O
                         net (fo=1, routed)           0.000     3.694    at/sel_0_i_14_n_0
    SLICE_X40Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     3.911 r  at/sel_0_i_2/O
                         net (fo=4, routed)           2.117     6.028    at/sel[12]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[94][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.020ns  (logic 1.524ns (25.315%)  route 4.496ns (74.685%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE                         0.000     0.000 r  at/mem_reg[94][8]/C
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[94][8]/Q
                         net (fo=1, routed)           1.343     1.861    at/mem_reg_n_0_[94][8]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.985 r  at/sel_0_i_324/O
                         net (fo=1, routed)           0.000     1.985    at/sel_0_i_324_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     2.230 r  at/sel_0_i_137/O
                         net (fo=1, routed)           0.000     2.230    at/sel_0_i_137_n_0
    SLICE_X48Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     2.334 r  at/sel_0_i_44/O
                         net (fo=1, routed)           1.043     3.378    at/sel_0_i_44_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.316     3.694 r  at/sel_0_i_14/O
                         net (fo=1, routed)           0.000     3.694    at/sel_0_i_14_n_0
    SLICE_X40Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     3.911 r  at/sel_0_i_2/O
                         net (fo=4, routed)           2.109     6.020    at/sel[12]
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.490     4.831    at/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[6][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.016ns  (logic 1.475ns (24.518%)  route 4.541ns (75.482%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  at/mem_reg[6][5]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[6][5]/Q
                         net (fo=1, routed)           1.105     1.623    at/mem_reg_n_0_[6][5]
    SLICE_X34Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.747 r  at/sel_0_i_402/O
                         net (fo=1, routed)           0.000     1.747    at/sel_0_i_402_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     1.961 r  at/sel_0_i_176/O
                         net (fo=1, routed)           0.000     1.961    at/sel_0_i_176_n_0
    SLICE_X34Y59         MUXF8 (Prop_muxf8_I1_O)      0.088     2.049 r  at/sel_0_i_63/O
                         net (fo=1, routed)           1.541     3.590    at/sel_0_i_63_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.319     3.909 r  at/sel_0_i_19/O
                         net (fo=1, routed)           0.000     3.909    at/sel_0_i_19_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     4.121 r  at/sel_0_i_5/O
                         net (fo=4, routed)           1.895     6.016    at/sel[9]
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.493     4.834    at/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[6][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.481ns (24.698%)  route 4.515ns (75.302%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  at/mem_reg[6][1]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[6][1]/Q
                         net (fo=1, routed)           1.258     1.776    at/mem_reg_n_0_[6][1]
    SLICE_X35Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  at/sel_0_i_530/O
                         net (fo=1, routed)           0.000     1.900    at/sel_0_i_530_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.117 r  at/sel_0_i_240/O
                         net (fo=1, routed)           0.000     2.117    at/sel_0_i_240_n_0
    SLICE_X35Y59         MUXF8 (Prop_muxf8_I1_O)      0.094     2.211 r  at/sel_0_i_95/O
                         net (fo=1, routed)           1.398     3.609    at/sel_0_i_95_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.316     3.925 r  at/sel_0_i_27/O
                         net (fo=1, routed)           0.000     3.925    at/sel_0_i_27_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     4.137 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.859     5.996    at/sel[5]
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.490     4.831    at/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[14][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.456ns (24.284%)  route 4.540ns (75.716%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE                         0.000     0.000 r  at/mem_reg[14][3]/C
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[14][3]/Q
                         net (fo=1, routed)           1.276     1.732    at/mem_reg_n_0_[14][3]
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.124     1.856 r  at/sel_0_i_464/O
                         net (fo=1, routed)           0.000     1.856    at/sel_0_i_464_n_0
    SLICE_X38Y57         MUXF7 (Prop_muxf7_I1_O)      0.247     2.103 r  at/sel_0_i_207/O
                         net (fo=1, routed)           0.000     2.103    at/sel_0_i_207_n_0
    SLICE_X38Y57         MUXF8 (Prop_muxf8_I0_O)      0.098     2.201 r  at/sel_0_i_79/O
                         net (fo=1, routed)           1.379     3.580    at/sel_0_i_79_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.319     3.899 r  at/sel_0_i_23/O
                         net (fo=1, routed)           0.000     3.899    at/sel_0_i_23_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     4.111 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.885     5.996    at/sel[7]
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.493     4.834    at/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[13][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 1.595ns (26.913%)  route 4.331ns (73.087%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  at/mem_reg[13][4]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  at/mem_reg[13][4]/Q
                         net (fo=1, routed)           1.123     1.542    at/mem_reg_n_0_[13][4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.299     1.841 r  at/sel_0_i_432/O
                         net (fo=1, routed)           0.000     1.841    at/sel_0_i_432_n_0
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     2.086 r  at/sel_0_i_191/O
                         net (fo=1, routed)           0.000     2.086    at/sel_0_i_191_n_0
    SLICE_X36Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     2.190 r  at/sel_0_i_71/O
                         net (fo=1, routed)           1.416     3.607    at/sel_0_i_71_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.316     3.923 r  at/sel_0_i_21/O
                         net (fo=1, routed)           0.000     3.923    at/sel_0_i_21_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.135 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.792     5.926    at/sel[8]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.113     0.241    vga/v_count_next[8]
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next[6]
    SLICE_X33Y34         FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.826     1.953    vga/clk_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[7]
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[3]/Q
                         net (fo=4, routed)           0.116     0.257    vga/h_count_next[3]
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.568%)  route 0.130ns (50.432%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=5, routed)           0.130     0.258    vga/h_count_next[4]
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[5]
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.146%)  route 0.119ns (45.854%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[3]/Q
                         net (fo=4, routed)           0.119     0.260    vga/h_count_next[3]
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  vga/h_count_reg_reg[3]_rep__1/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.450%)  route 0.119ns (44.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.119     0.267    vga/h_count_next[2]
    SLICE_X29Y38         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.112     0.276    vga/h_count_next[5]
    SLICE_X31Y38         FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next[8]
    SLICE_X31Y36         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  vga/h_count_reg_reg[8]/C





