
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032589                       # Number of seconds simulated
sim_ticks                                 32589087513                       # Number of ticks simulated
final_tick                               604092010632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114136                       # Simulator instruction rate (inst/s)
host_op_rate                                   147079                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1076527                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908044                       # Number of bytes of host memory used
host_seconds                                 30272.42                       # Real time elapsed on the host
sim_insts                                  3455182909                       # Number of instructions simulated
sim_ops                                    4452450274                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1665152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1594880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       605184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3871104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1109120                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1109120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13009                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4728                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30243                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8665                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8665                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     51095386                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48939081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        78554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18570143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118785284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58915                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        78554                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             180674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34033478                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34033478                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34033478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     51095386                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48939081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        78554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18570143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152818762                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78151290                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28429779                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24858771                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802382                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14190789                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679217                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045541                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56644                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33530455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158142661                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28429779                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15724758                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32562017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844475                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3800808                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16530633                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76925135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44363118     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616965      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954303      3.84%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765872      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4551057      5.92%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749756      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126930      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          852374      1.11%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13944760     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76925135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363779                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023545                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34585139                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3672761                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514824                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125751                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026650                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092928                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176963804                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026650                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36033921                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1261139                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       420511                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178151                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2004754                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172320579                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690279                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       805033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228811674                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784347611                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784347611                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79915502                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20321                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5366796                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26511494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97657                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1939694                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163077216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137666542                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181559                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48911760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134251320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76925135                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789617                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26575077     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14363408     18.67%     53.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12535174     16.30%     69.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7673223      9.97%     79.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8027462     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724240      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2087168      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556003      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383380      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76925135                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542391     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175281     21.42%     87.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100718     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107983674     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085424      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23694667     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892856      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137666542                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.761539                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818390                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353258168                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212009252                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133171817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138484932                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340136                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7581423                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          815                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407906                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026650                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         681030                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58129                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163097073                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26511494                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060989                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020990                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135093622                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772196                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27546018                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416142                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773822                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728617                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133321092                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133171817                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81834593                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199734435                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704026                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409717                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49486090                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807134                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69898485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625380                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32091649     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843068     21.24%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305608     11.88%     79.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813479      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695507      3.86%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1123427      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006079      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876117      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4143551      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69898485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4143551                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228852609                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333227855                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1226155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781513                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781513                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279569                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279569                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624897611                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174564689                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182372162                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78151290                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28390155                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23288895                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1847691                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12142487                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11092555                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2894449                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79784                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29373580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156129379                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28390155                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13987004                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33544148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9907850                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6027085                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14370385                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       740390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76975027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43430879     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3341164      4.34%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2927197      3.80%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3152964      4.10%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2771112      3.60%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1443270      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          945537      1.23%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2496437      3.24%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16466467     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76975027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363272                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997784                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30889948                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5648848                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31915033                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       497000                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8024192                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4649379                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6000                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185146377                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47345                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8024192                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32422570                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2446587                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       743092                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30850988                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2487593                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178863999                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13007                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1547113                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       689250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          110                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248321609                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    834173572                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    834173572                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154210064                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94111516                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30999                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16327                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6632818                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17667392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9224821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222296                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3301777                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168635933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135525653                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       256636                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55886372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    170885749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76975027                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27236720     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16255078     21.12%     56.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11156062     14.49%     70.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7030234      9.13%     80.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6845329      8.89%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4084362      5.31%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3099268      4.03%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       674777      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       593197      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76975027                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         993222     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            37      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186872     13.15%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       241271     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111434289     82.22%     82.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1849178      1.36%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14672      0.01%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14492980     10.69%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7734534      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135525653                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734145                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1421402                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010488                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349704369                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224554243                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131738244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136947055                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       240632                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6425265                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          595                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          967                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2094318                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8024192                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1747315                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       147157                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168666926                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       289540                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17667392                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9224821                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16316                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        106702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          967                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1132672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1031711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2164383                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133174977                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13623335                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2350674                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21147786                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18870562                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7524451                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704066                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131873851                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131738244                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85935154                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239877526                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685682                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358246                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91712792                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112262520                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56407403                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1871017                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68950835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628153                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171102                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27413412     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18735898     27.17%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7662631     11.11%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3934878      5.71%     83.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3387824      4.91%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1687968      2.45%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1842516      2.67%     93.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       935170      1.36%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3350538      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68950835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91712792                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112262520                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18372626                       # Number of memory references committed
system.switch_cpus1.commit.loads             11242123                       # Number of loads committed
system.switch_cpus1.commit.membars              14672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16110955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101003095                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2209990                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3350538                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234270220                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          345371663                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1176263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91712792                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112262520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91712792                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852131                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852131                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173529                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173529                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601470909                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180639727                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173735320                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78151290                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29431631                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24016957                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1958723                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12204890                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11606627                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3039741                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86040                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30454504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             159882784                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29431631                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14646368                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34663045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10226856                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4495313                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14825814                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       753106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77864735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43201690     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2836719      3.64%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4270026      5.48%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2949077      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2080402      2.67%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2019896      2.59%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1207234      1.55%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2616209      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16683482     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77864735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376598                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.045811                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31322379                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4706951                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33098858                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       485104                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8251430                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4955541                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          769                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191450385                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2424                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8251430                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33072844                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         472143                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1703334                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31798032                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2566941                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185752884                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1076716                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       871161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    260441365                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    864573688                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    864573688                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160548368                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99892986                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33432                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15976                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7618161                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17052230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8728330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2160548                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173178089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138431747                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277108                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57654148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176202827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77864735                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777849                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.922166                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27820169     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15739504     20.21%     55.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10994333     14.12%     70.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7453244      9.57%     79.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7637627      9.81%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3622944      4.65%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3237781      4.16%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       621133      0.80%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       738000      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77864735                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         753259     70.68%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149836     14.06%     84.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162677     15.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115750209     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1753040      1.27%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15928      0.01%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13608279      9.83%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7304291      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138431747                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771330                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1065781                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007699                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    356071118                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    230864567                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134602463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139497528                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       434757                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6604219                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5702                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2090233                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8251430                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         248642                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46647                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173209994                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       602866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17052230                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8728330                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15975                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1188138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1071691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2259829                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135884870                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12723031                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2546877                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19842055                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19313533                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7119024                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738741                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134660325                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134602463                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87197102                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        247632395                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722332                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352123                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93374087                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    115093329                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58116869                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1974275                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69613305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653324                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.178899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26568294     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19962809     28.68%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7557777     10.86%     77.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4230935      6.08%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3545551      5.09%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1589919      2.28%     91.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1513630      2.17%     93.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1046538      1.50%     94.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3597852      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69613305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93374087                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     115093329                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17086105                       # Number of memory references committed
system.switch_cpus2.commit.loads             10448010                       # Number of loads committed
system.switch_cpus2.commit.membars              15928                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16692734                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103614125                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2378033                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3597852                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           239225651                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354677186                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 286555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93374087                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            115093329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93374087                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836970                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836970                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194786                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194786                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610336862                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187129680                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      176058563                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31856                       # number of misc regfile writes
system.l2.replacements                          30243                       # number of replacements
system.l2.tagsinuse                      32767.889004                       # Cycle average of tags in use
system.l2.total_refs                          1138594                       # Total number of references to valid blocks.
system.l2.sampled_refs                          63011                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.069766                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           611.777176                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.351099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5929.674291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.122667                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5908.867892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.457205                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2119.595342                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6824.449551                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7937.442939                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3400.150843                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018670                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000377                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.180959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.180324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064685                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.208266                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.242232                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.103764                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36524                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        75131                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26263                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  137919                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34267                       # number of Writeback hits
system.l2.Writeback_hits::total                 34267                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        75131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26263                       # number of demand (read+write) hits
system.l2.demand_hits::total                   137919                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36524                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        75131                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26263                       # number of overall hits
system.l2.overall_hits::total                  137919                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13009                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12460                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4709                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30224                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13009                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12460                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4728                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30243                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13009                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12460                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4728                       # number of overall misses
system.l2.overall_misses::total                 30243                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       970581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    804643357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       680797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    769685386                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1030822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    300433789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1877444732                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1281928                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1281928                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       970581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    804643357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       680797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    769685386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1030822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    301715717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1878726660                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       970581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    804643357                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       680797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    769685386                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1030822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    301715717                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1878726660                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        87591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30972                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              168143                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34267                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34267                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49533                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        87591                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               168162                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49533                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        87591                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              168162                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.262633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.152041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179752                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.262633                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142252                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.152560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179844                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.262633                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142252                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.152560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179844                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 64705.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61852.821662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 61890.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61772.502889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51541.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63799.912720                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62117.679063                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 67469.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67469.894737                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 64705.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61852.821662                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 61890.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61772.502889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51541.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63814.660956                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62121.041563                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 64705.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61852.821662                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 61890.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61772.502889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51541.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63814.660956                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62121.041563                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8665                       # number of writebacks
system.l2.writebacks::total                      8665                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13009                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12460                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4709                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30224                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30243                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       885968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    729267255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       617597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    698020049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       916049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    273188569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1702895487                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1175223                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1175223                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       885968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    729267255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       617597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    698020049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       916049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    274363792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1704070710                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       885968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    729267255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       617597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    698020049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       916049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    274363792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1704070710                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.262633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179752                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.262633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.152560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179844                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.262633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.152560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179844                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59064.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56058.671304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56145.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56020.870706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45802.450000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58014.136547                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56342.492291                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 61853.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61853.842105                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 59064.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56058.671304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56145.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 56020.870706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45802.450000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58029.566836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56345.954766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 59064.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56058.671304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56145.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 56020.870706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45802.450000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58029.566836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56345.954766                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.986314                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016562729                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875576.990775                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.986314                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868568                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16530615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16530615                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16530615                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16530615                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16530615                       # number of overall hits
system.cpu0.icache.overall_hits::total       16530615                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1162480                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1162480                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1162480                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1162480                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1162480                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1162480                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16530633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16530633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16530633                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16530633                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16530633                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16530633                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 64582.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64582.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 64582.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64582.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 64582.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64582.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1004548                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1004548                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1004548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1004548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1004548                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1004548                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 66969.866667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66969.866667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 66969.866667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66969.866667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 66969.866667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66969.866667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49533                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456282                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49789                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.014702                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.298789                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.701211                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825386                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174614                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673518                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673518                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007010                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007010                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155041                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155041                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155041                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6813829934                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6813829934                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6813829934                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6813829934                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6813829934                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6813829934                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828559                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828559                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162051                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162051                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007444                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007444                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006162                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006162                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006162                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006162                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43948.568017                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43948.568017                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43948.568017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43948.568017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43948.568017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43948.568017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10867                       # number of writebacks
system.cpu0.dcache.writebacks::total            10867                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       105508                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       105508                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       105508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       105508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       105508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       105508                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49533                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1113070716                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1113070716                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1113070716                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1113070716                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1113070716                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1113070716                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22471.296227                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22471.296227                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22471.296227                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22471.296227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22471.296227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22471.296227                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997105                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096540423                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990091.511797                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997105                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017624                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14370372                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14370372                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14370372                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14370372                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14370372                       # number of overall hits
system.cpu1.icache.overall_hits::total       14370372                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       853587                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       853587                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       853587                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       853587                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       853587                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       853587                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14370385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14370385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14370385                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14370385                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14370385                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14370385                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65660.538462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65660.538462                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65660.538462                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65660.538462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65660.538462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65660.538462                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       693137                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       693137                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       693137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       693137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       693137                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       693137                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63012.454545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63012.454545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63012.454545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63012.454545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63012.454545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63012.454545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 87591                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203473097                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 87847                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2316.221351                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.389968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.610032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915586                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084414                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10727297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10727297                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7101023                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7101023                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15599                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15599                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17828320                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17828320                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17828320                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17828320                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       325646                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       325646                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       325676                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        325676                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       325676                       # number of overall misses
system.cpu1.dcache.overall_misses::total       325676                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9430424738                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9430424738                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1607181                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1607181                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9432031919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9432031919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9432031919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9432031919                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11052943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11052943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7101053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7101053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18153996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18153996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18153996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18153996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017940                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017940                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017940                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017940                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28959.129662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28959.129662                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53572.700000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53572.700000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28961.396968                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28961.396968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28961.396968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28961.396968                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16028                       # number of writebacks
system.cpu1.dcache.writebacks::total            16028                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       238055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       238055                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           30                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       238085                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       238085                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       238085                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       238085                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        87591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        87591                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        87591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        87591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        87591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        87591                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1479191052                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1479191052                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1479191052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1479191052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1479191052                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1479191052                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004825                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004825                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004825                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004825                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16887.477618                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16887.477618                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16887.477618                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16887.477618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16887.477618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16887.477618                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.066871                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102767076                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2361385.601713                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.066871                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028953                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743697                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14825789                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14825789                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14825789                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14825789                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14825789                       # number of overall hits
system.cpu2.icache.overall_hits::total       14825789                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.cpu2.icache.overall_misses::total           25                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1340049                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1340049                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1340049                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1340049                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1340049                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1340049                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14825814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14825814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14825814                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14825814                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14825814                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14825814                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53601.960000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53601.960000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53601.960000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53601.960000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53601.960000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53601.960000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1061647                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1061647                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1061647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1061647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1061647                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1061647                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50554.619048                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50554.619048                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50554.619048                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50554.619048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50554.619048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50554.619048                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 30991                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175910863                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31247                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5629.688066                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.885273                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.114727                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901896                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098104                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9687480                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9687480                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6605828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6605828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15958                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15958                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15928                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15928                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16293308                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16293308                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16293308                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16293308                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63453                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63453                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          142                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63595                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63595                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63595                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63595                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1808500305                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1808500305                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10398005                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10398005                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1818898310                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1818898310                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1818898310                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1818898310                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9750933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9750933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6605970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6605970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16356903                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16356903                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16356903                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16356903                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006507                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006507                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003888                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003888                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28501.415300                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28501.415300                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 73225.387324                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73225.387324                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28601.278560                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28601.278560                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28601.278560                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28601.278560                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7372                       # number of writebacks
system.cpu2.dcache.writebacks::total             7372                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32481                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32481                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32604                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32604                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32604                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32604                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30972                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30972                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        30991                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        30991                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        30991                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        30991                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    536125707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    536125707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1335297                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1335297                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    537461004                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    537461004                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    537461004                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    537461004                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17310.012495                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17310.012495                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70278.789474                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70278.789474                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17342.486657                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17342.486657                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17342.486657                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17342.486657                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
