"use strict";(globalThis.webpackChunkdocs=globalThis.webpackChunkdocs||[]).push([[4939],{12478(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124104814058-dfb8f3e5d9f6ccea971f9517e6cb7684.png"},13105(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/960px-ARMSoCBlockDiagram.svg-3be6af931d238e62ed88bacd712c6ba2.png"},13380(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260123184737015-eb2d34fff5f5545f2a80af7cccb76ba1.png"},19225(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/stm32-history-milestone-cd937be546001dc5cd5abd3c975d08d8.png"},21034(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124103803574-74f21883dd5af1fe5a6427a5d7194519.png"},28453(e,n,s){s.d(n,{R:()=>t,x:()=>c});var i=s(96540);const r={},d=i.createContext(r);function t(e){const n=i.useContext(d);return i.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function c(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:t(e.components),i.createElement(d.Provider,{value:n},e.children)}},28563(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124155539587-7b97fa2b39ee01718a6ef5798e00ba13.png"},48025(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260123102140203-44e170869ca257de53300d84fe75c5d5.png"},51786(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/Block-diagram-of-Cortex-Processor-8726eabe98e57bd521b9f73787628261.png"},53079(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/ARM-and-MCU-vendor-bd9aabafe1ea98658dfd35524bf6e205.png"},55306(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124100719481-e1f55054ae71a1c1a8a6b29f752dd898.png"},57823(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124155618042-74db341607c4fc64c02c6bf2c1687179.png"},59355(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/Cortex-M_Instruction-Set-18cb2731b7965c08f87183f58d8878fd.png"},61224(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/Using-a-UART-to-communicate-with-a-PC-via-USB-0fb59cc139df0ab61faab83d4effc655.png"},62181(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/STM32_MCU_Selection_Guide-b86b3e6fd8318d6ab2eaf0d191231899.png"},64639(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/cortex-m3-inside-stm32-74337d155a38d7efaf030a03b1110656.png"},70560(e,n,s){s.r(n),s.d(n,{assets:()=>l,contentTitle:()=>c,default:()=>a,frontMatter:()=>t,metadata:()=>i,toc:()=>h});const i=JSON.parse('{"id":"development/embedded-mcu-dev/stm32-dev-basic/README","title":"STM32 \u57fa\u7840","description":"\u5fae\u63a7\u5236\u5668\uff08MCU, Microcontroller\uff09\u6982\u8ff0","source":"@site/docs/development/embedded-mcu-dev/stm32-dev-basic/README.md","sourceDirName":"development/embedded-mcu-dev/stm32-dev-basic","slug":"/development/embedded-mcu-dev/stm32-dev-basic/","permalink":"/sites/docs/development/embedded-mcu-dev/stm32-dev-basic/","draft":false,"unlisted":false,"editUrl":"https://github.com/WheelsLab/site/tree/master/docs/development/embedded-mcu-dev/stm32-dev-basic/README.md","tags":[],"version":"current","frontMatter":{},"sidebar":"development","previous":{"title":"\u4ece Bare Metal \u5230 CubeIDE","permalink":"/sites/docs/development/embedded-mcu-dev/bare-metal-programming/bare-metal-programming-without-CubeIDE"},"next":{"title":"GPIO\uff08\u901a\u7528\u8f93\u51fa/\u8f93\u51fa\uff09","permalink":"/sites/docs/development/embedded-mcu-dev/stm32-dev-basic/GPIO"}}');var r=s(74848),d=s(28453);const t={},c="STM32 \u57fa\u7840",l={},h=[{value:"\u5fae\u63a7\u5236\u5668\uff08MCU, Microcontroller\uff09\u6982\u8ff0",id:"\u5fae\u63a7\u5236\u5668mcu-microcontroller\u6982\u8ff0",level:2},{value:"ARM Cortex-M",id:"arm-cortex-m",level:2},{value:"\u5185\u5b58\u7cfb\u7edf\uff08Memory System)",id:"\u5185\u5b58\u7cfb\u7edfmemory-system",level:3},{value:"\u5185\u5b58\u6620\u5c04\uff08Memory Map\uff09",id:"\u5185\u5b58\u6620\u5c04memory-map",level:4},{value:"\u603b\u7ebf\u7ed3\u6784",id:"\u603b\u7ebf\u7ed3\u6784",level:4},{value:"MCU \u7684\u5185\u5b58\u7cfb\u7edf\u7279\u6027\uff08memory system in MCU\uff09",id:"mcu-\u7684\u5185\u5b58\u7cfb\u7edf\u7279\u6027memory-system-in-mcu",level:4},{value:"\u4e2d\u65ad\u548c\u5f02\u5e38\uff08Interrupt and Exception\uff09",id:"\u4e2d\u65ad\u548c\u5f02\u5e38interrupt-and-exception",level:3},{value:"STM32 \u7247\u4e0a\u5916\u8bbe\uff08on-chip peripheral\uff09",id:"stm32-\u7247\u4e0a\u5916\u8bbeon-chip-peripheral",level:2},{value:"\u914d\u7f6e\u5f00\u53d1\u73af\u5883\uff08GNU Arm Toolchain + VSCode + OpenOCD\uff09",id:"\u914d\u7f6e\u5f00\u53d1\u73af\u5883gnu-arm-toolchain--vscode--openocd",level:2},{value:"GNU ARM Toolchain",id:"gnu-arm-toolchain",level:3},{value:"OpenOCD",id:"openocd",level:3},{value:"\u5b89\u88c5\u548c\u914d\u7f6e\u5f00\u53d1\u73af\u5883",id:"\u5b89\u88c5\u548c\u914d\u7f6e\u5f00\u53d1\u73af\u5883",level:3},{value:"\u53c2\u8003\u8d44\u6599",id:"\u53c2\u8003\u8d44\u6599",level:2}];function o(e){const n={a:"a",admonition:"admonition",blockquote:"blockquote",code:"code",del:"del",h1:"h1",h2:"h2",h3:"h3",h4:"h4",header:"header",img:"img",li:"li",mdxAdmonitionTitle:"mdxAdmonitionTitle",p:"p",pre:"pre",strong:"strong",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,d.R)(),...e.components},{Details:i}=n;return i||function(e,n){throw new Error("Expected "+(n?"component":"object")+" `"+e+"` to be defined: you likely forgot to import, pass, or provide it.")}("Details",!0),(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"stm32-\u57fa\u7840",children:"STM32 \u57fa\u7840"})}),"\n",(0,r.jsxs)(n.h1,{id:"stm32-\u7cfb\u5217\u5355\u7247\u673a\u6574\u4f53\u6982\u8ff0\u5305\u62ec\u82af\u7247\u67b6\u6784\u5b58\u50a8\u5668\u6620\u5c04\u603b\u7ebf\u4f53\u7cfbahb--apb\u4e2d\u65ad\u4e0e\u5f02\u5e38\u673a\u5236\u4ee5\u53ca\u57fa\u672c\u5f00\u53d1\u6d41\u7a0b",children:[(0,r.jsx)(n.del,{children:"STM32 \u7cfb\u5217\u5355\u7247\u673a\u6574\u4f53\u6982\u8ff0"}),"\uff0c",(0,r.jsx)(n.del,{children:"\u5305\u62ec\u82af\u7247\u67b6\u6784~~~~\u3001\u5b58\u50a8\u5668\u6620\u5c04\u3001\u603b\u7ebf\u4f53\u7cfb\uff08AHB / APB\uff09"}),"\u3001\u4e2d\u65ad\u4e0e\u5f02\u5e38\u673a\u5236\u4ee5\u53ca\u57fa\u672c\u5f00\u53d1\u6d41\u7a0b"]}),"\n",(0,r.jsx)(n.h2,{id:"\u5fae\u63a7\u5236\u5668mcu-microcontroller\u6982\u8ff0",children:"\u5fae\u63a7\u5236\u5668\uff08MCU, Microcontroller\uff09\u6982\u8ff0"}),"\n",(0,r.jsx)(n.p,{children:"\u5355\u7247\u673a\u5c31\u662fMCU+\u5916\u56f4\u7535\u8def\uff0cMCU \u5c31\u662f\u5c31\u662f\u5904\u7406\u5668\uff08Processor\uff09+ \u7247\u4e0a\u5916\u8bbe\uff08on-chip Peripheral\uff09\u3002ARM \u82af\u7247\u5728\u5355\u7247\u673a\u5904\u7406\u5668\u9886\u57df\u57fa\u672c\u4e0a\u5904\u4e8e\u5784\u65ad\u6027\u5730\u4f4d\uff0cST Microelectronics \u5236\u9020\u7684 STM32 \u4e5f\u662f\u6700\u4e3a\u5e7f\u6cdb\u4f7f\u7528\u7684 MCU \u4e4b\u4e00\u3002"}),"\n",(0,r.jsxs)(n.p,{children:["\u9664\u4e86 STM32 \u5916\uff0c\u501f\u52a9\u7269\u8054\u7f51\u70ed\u6f6e\u56fd\u5185\u4e5f\u51fa\u73b0\u4e86\u4e00\u4e9b MCU \u65b0\u79c0\uff0c\u6bd4\u5982",(0,r.jsx)(n.a,{href:"https://www.espressif.com.cn/zh-hans/products/socs/esp32",children:"\u4e50\u946b\u79d1\u6280"}),"\u7684 ESP32\uff0c\u4ee5\u53ca",(0,r.jsx)(n.a,{href:"https://www.gigadevice.com.cn/",children:"\u5146\u6613\u521b\u65b0"}),"\u7684 GD32"]}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"Microprocessor-based system on a chip",src:s(13105).A+"",width:"960",height:"1152"})}),"\n",(0,r.jsxs)(n.p,{children:["STM32 \u662f ST Microelectronics \u57fa\u4e8e ARM Cotex M \u5185\u6838\u63a8\u51fa\u7684\u4e00\u7cfb\u5217 MCU\uff0c",(0,r.jsx)(n.a,{href:"https://www.stmcu.com.cn/mkt_info/3413",children:"\u65e9\u5728 2007"})," \u5e74 ST \u516c\u53f8\u5c31\u53d1\u5e03\u4e86\u7b2c\u4e00\u6b3e\u57fa\u4e8e ARM Cortex \u5185\u6838\u7684 MCU\uff0c\u4e5f\u5c31\u662f\u672c\u7cfb\u5217\u6559\u7a0b\u7528\u7684 STM32F103 \uff0c\u4f7f\u7528\u7684\u662f Cortex-M3 \u5185\u6838"]}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"STM32 history milestone",src:s(19225).A+"",width:"1819",height:"747"})}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"STM32 \u548c ARM Cortex M3",src:s(64639).A+"",width:"1321",height:"942"})}),"\n",(0,r.jsx)(n.p,{children:"Cortex \u5206\u4e3a 3 \u4e2a\u7cfb\u5217\uff0cA \u548c M \u7684\u4e3b\u8981\u533a\u522b\u5728\u4e8e M \u7cfb\u5217\u6ca1\u6709 MMU \u6ca1\u6cd5\u8fd0\u884c Linux \u8fd9\u79cd\u590d\u6742\u64cd\u4f5c\u7cfb\u7edf"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"A\uff1a\u9002\u7528\u4e8e\u590d\u6742\u64cd\u4f5c\u7cfb\u7edf\uff0c\u548c\u5e94\u7528\u7a0b\u5e8f\u7684\u5904\u7406\u5668\u3002\u624b\u673a SoC"}),"\n",(0,r.jsx)(n.li,{children:"R\uff1a\u9002\u7528\u4e8e\u5b9e\u65f6\u64cd\u4f5c\u7cfb\u7edf\u7684\u914d\u7f6e\u3002"}),"\n",(0,r.jsx)(n.li,{children:"M\uff1a\u9002\u7528\u4e8e\u6210\u672c\u654f\u611f\u7684\u5fae\u63a7\u5236\u5668\u914d\u7f6e\u3002\u5404\u79cd\u5d4c\u5165\u5f0f\u8bbe\u5907"}),"\n"]}),"\n",(0,r.jsx)(n.p,{children:"\u7cfb\u5217\u540e\u9762\u7684\u6570\u5b57\u4ee3\u8868\u76f8\u5bf9\u6027\u80fd\uff0c1 \u4e3a\u6700\u4f4e 8 \u4e3a\u6700\u9ad8\uff0c\u6bd4\u5982 Cortex=M0\u3001Cortex-M3\u3001Cortex-M4"}),"\n",(0,r.jsx)(n.p,{children:"\u9664\u4e86\u4f7f\u7528 Cortex \u7cfb\u5217\u5916\uff0cARM \u8fd8\u4f7f\u7528\u67b6\u6784\u7248\u672c\u6807\u8bc6\u5176\u5904\u7406\u5668\uff0c\u6bd4\u5982 Cortex-M3 \u4f7f\u7528\u7684\u662f ARMv7"}),"\n",(0,r.jsxs)(n.admonition,{title:"\u8fd9\u4e24\u7bc7 Wiki \u5f88\u597d\u6982\u8ff0\u4e86ARM Cortex \u7cfb\u5217\u548c\u67b6\u6784\u7248\u672c",type:"tip",children:[(0,r.jsx)(n.p,{children:"\u4e2a\u4eba\u611f\u89c9 Cortex \u5c31\u7c7b\u4f3c intel CPU \u7684\u9177\u777f\u3001\u5954\u817e\u3001\u8d5b\u626c\u4ee3\u8868\u4e0d\u540c\u7684\u6027\u80fd\u7ea7\u522b\u548c\u4e0d\u540c\u7684\u76ee\u6807\u5ba2\u6237\uff0c\u800c\u6570\u5b57\u5219\u7c7b\u4f3c i3\u3001i5\u3001i7 \u8fd9\u79cd\u540c\u7cfb\u5217\u5185\u7684\u6027\u80fd\u5206\u7ea7\u3002\u81f3\u4e8e\u7248\u672c\u67b6\u6784\u5c31\u4ee3\u8868\u67d0\u4e00\u4ee3 CPU \u7684\u67b6\u6784\u4ee3\u53f7\uff0c\u6bd4\u5982 Alder Lake\u3001Lunar Lake\uff0c\u540c\u4e00\u4ee3\u7684 CPU \u90fd\u662f\u91c7\u7528\u7684\u4e00\u79cd\u67b6\u6784\u3002"}),(0,r.jsx)(n.p,{children:"ARM Cortex \u7cfb\u5217\uff1a"}),(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["Cortex-M\uff1a",(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/ARM_Cortex-M",children:"https://en.wikipedia.org/wiki/ARM_Cortex-M"})]}),"\n",(0,r.jsxs)(n.li,{children:["Cortex-A\uff1a",(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/ARM_Cortex-A",children:"https://en.wikipedia.org/wiki/ARM_Cortex-A"})]}),"\n"]}),(0,r.jsxs)(n.p,{children:["ARM \u67b6\u6784\u7248\u672c\uff1a",(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/ARM_architecture_family",children:"https://en.wikipedia.org/wiki/ARM_architecture_family"})]}),(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260123102140203",src:s(48025).A+"",width:"1444",height:"506"})})]}),"\n",(0,r.jsx)(n.p,{children:"STM32 \u7cfb\u5217\u7684\u547d\u540d\u89c4\u5219\u4e5f\u662f\u7c7b\u4f3c\uff0c\u6bd4\u5982 F\u3001L\u3001H \u90fd\u662f\u6839\u636e\u4ea7\u54c1\u7684\u5e94\u7528\u573a\u666f\u548c\u6027\u80fd\u5212\u5206"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"stm32-product-series",src:s(97319).A+"",width:"1618",height:"907"})}),"\n",(0,r.jsx)(n.p,{children:"\u4e0b\u56fe\u662f\u547d\u540d\u89c4\u5219\uff0c\u53ef\u4ee5\u770b\u5230\u9664\u4e86\u9996\u5b57\u6bcd\u4ee3\u8868\u7684\u7cfb\u5217\u5916\uff0c\u540e\u9762\u7684\u5404\u79cd\u540e\u7f00\u5219\u4ee3\u8868\u4e86\u66f4\u8be6\u7ec6\u7684\u6027\u80fd\u5212\u5206\u548c\u7535\u6c14\u7279\u6027\u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"STM32_MCU_Selection_Guide",src:s(62181).A+"",width:"1895",height:"1089"})}),"\n",(0,r.jsx)(n.h2,{id:"arm-cortex-m",children:"ARM Cortex-M"}),"\n",(0,r.jsx)(n.p,{children:"\u4fd7\u8bdd\u8bf4\u201c\u4e00\u6d41\u516c\u53f8\u5236\u5b9a\u6807\u51c6\uff0c\u4e8c\u6d41\u516c\u53f8\u505a\u54c1\u724c\uff0c\u4e09\u6d41\u516c\u53f8\u505a\u4ea7\u54c1\u201d\uff0cARM \u5c31\u662f\u8fd9\u79cd\u4e00\u6d41\u516c\u53f8"}),"\n",(0,r.jsxs)(n.admonition,{type:"tip",children:[(0,r.jsx)(n.mdxAdmonitionTitle,{}),(0,r.jsx)(n.p,{children:"\u4e0b\u9762\u8fd9\u672c\u4e66\u662f ARM Cortex-M \u7684\u6743\u5a01\u6307\u5357\uff0c\u4f5c\u8005\u662f ARM \u7684\u8d44\u6df1\u5de5\u7a0b\u5e08\u3002\uff08\u4e2d\u6587\u7248\u662f\u300aCortex M3/M4 \u6743\u5a01\u6307\u5357\u300b\uff0c\u7ffb\u8bd1\u5f97\u4e0d\u597d\uff0c\u4e0d\u5982\u76f4\u63a5\u770b\u82f1\u6587\u539f\u7248\uff09"}),(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://www.amazon.com/Definitive-Guide-Cortex%C2%AE-M3-Cortex%C2%AE-M4-Processors/dp/0124080820",children:"The Definitive Guide to ARM\xae Cortex\xae-M3 and Cortex\xae-M4 Processors 3rd Edition"})}),"\n"]}),(0,r.jsx)(n.p,{children:"\u540e\u7eed\u6240\u6709\u5173\u4e8e ARM Cortex \u7684\u5185\u5bb9\u90fd\u53c2\u8003\u6b64\u4e66\u3002"}),(0,r.jsx)(n.p,{children:"\u5b9e\u9645\u4e0a\u8fd9\u662f\u4e00\u7cfb\u5217\u4e66\uff0c\u5305\u62ec Cortex M0/M33......"}),(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://www.amazon.com/Definitive-Guide-Cortex-Cortex-M0-Processors/dp/0128032774/ref=sims_dp_d_dex_ai_rank_model_1_d_v1_d_sccl_1_2/138-7367255-5244911?pd_rd_w=9pwg7&content-id=amzn1.sym.bb4a0aac-c2b4-4b4b-a0c8-9aa89b28dce3&pf_rd_p=bb4a0aac-c2b4-4b4b-a0c8-9aa89b28dce3&pf_rd_r=CFD2D20Y5NEPV74RE5TD&pd_rd_wg=eJS4U&pd_rd_r=9bd98503-83bb-440b-b2fa-625b26f72f25&pd_rd_i=0128032774&psc=1",children:"The Definitive Guide to ARM Cortex -M0 and Cortex-M0+ Processors 2nd Edition"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://www.amazon.com/Definitive-Guide-Cortex-M23-Cortex-M33-Processors-ebook/dp/B08PPMBW95?ref_=ast_author_dp_rw&th=1&psc=1&dib=eyJ2IjoiMSJ9.9HCcNCHYzUAcrLPj8CoKXVIwtjZpIbi3ZGSZneaPPWU7eRCAhsOu-W_NgCAFKZ2CfpqGjQiWjNwJEj994bMdAz2gb_2Vo-uE3gPPe9E8L6TE6T5oiGJpVuKnOc4bRKxikLwUCvGJrqlVcpEoWCOM3g.7PnaHyz0AqFTPcgCLfWU0RdTxFpmDE6DBtuJTDw3QS8&dib_tag=AUTHOR",children:"Definitive Guide to Arm Cortex-M23 and Cortex-M33 Processors 1st Edition, Kindle Edition"})}),"\n"]})]}),"\n",(0,r.jsx)(n.p,{children:"Cortex-M \u662f ARM \u8bbe\u8ba1\u7684 32-bit RISC \u54c8\u4f5b\u67b6\u6784 CPU\uff08Cortex-M3 \u53d1\u5e03\u4e8e2005\uff0cCortex-M4 \u4e8e2010\uff09\uff0c\u6307\u4ee4\u96c6\u67b6\u6784\uff08Instruction Set Architecture, ISA\uff09\u662f Thumb-2\u3002"}),"\n",(0,r.jsxs)(i,{children:[(0,r.jsx)("summary",{children:"32 bit"}),(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"32 \u4f4d\u5bc4\u5b58\u5668\uff1a\u5904\u7406\u5668\u5185\u90e8\u7684\u901a\u7528\u5bc4\u5b58\u5668\u5bbd\u5ea6\u4e3a 32 \u4f4d\uff0c\u4e5f\u5c31\u662f\u8bf4\u4e00\u6b21\u53ef\u4ee5\u5b58\u653e\u548c\u5904\u7406 32 \u4f4d\uff084 \u5b57\u8282\uff09\u7684\u6570\u636e\u3002"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"32 \u4f4d\u5185\u90e8\u6570\u636e\u901a\u8def\uff1a\u5904\u7406\u5668\u5185\u90e8\u7528\u4e8e\u4f20\u8f93\u548c\u5904\u7406\u6570\u636e\u7684\u6570\u636e\u901a\u8def\u5bbd\u5ea6\u4e3a 32 \u4f4d\uff0c\u4fdd\u8bc1\u4e86\u7b97\u672f\u8fd0\u7b97\u548c\u6570\u636e\u5904\u7406\u4ee5 32 \u4f4d\u4e3a\u57fa\u672c\u5355\u4f4d\u8fdb\u884c\u3002"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"32 \u4f4d\u603b\u7ebf\u63a5\u53e3\uff1a\u5904\u7406\u5668\u4e0e\u5b58\u50a8\u5668\u6216\u5916\u8bbe\u4e4b\u95f4\u7684\u6570\u636e\u603b\u7ebf\u5bbd\u5ea6\u4e3a 32 \u4f4d\uff0c\u610f\u5473\u7740\u4e00\u6b21\u603b\u7ebf\u8bbf\u95ee\u53ef\u4ee5\u4f20\u8f93 32 \u4f4d\u7684\u6570\u636e\u3002"}),"\n"]}),"\n"]})]}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260123122505073",src:s(99343).A+"",width:"1223",height:"709"})}),"\n",(0,r.jsx)(n.p,{children:"\u6bd4\u8f83\u4ee4\u4eba\u610f\u5916\u7684\u662f\uff0c\u4f5c\u4e3a\u4e00\u5bb6\u8bbe\u8ba1 CPU \u7684\u516c\u53f8\uff0c\u548c AMD \u548c Intel \u4e0d\u540c\u7684\u662f\uff0cARM \u6ca1\u6709\u81ea\u5df1\u7684\u6676\u5706\u5382\u4e5f\u4e0d\u751f\u4ea7\u548c\u5236\u9020 CPU\uff0c\u800c\u662f\u5c06 CPU \u8bbe\u8ba1\u5356\u7ed9\u82af\u7247\u539f\u5382\uff08vendor\uff09\uff0c\u8fd9\u79cd\u9500\u552e\u65b9\u5f0f\u4e5f\u53eb IP\uff08Intellectualy Property\uff09\u6388\u6743\u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"ARM and MCU vendor",src:s(53079).A+"",width:"1712",height:"765"})}),"\n",(0,r.jsx)(n.p,{children:"ARM \u5b98\u7f51\u6709 Cortex-M \u7cfb\u5217\u5904\u7406\u5668\u7684\u624b\u518c\uff0c\u5927\u90e8\u5206\u548c\u4ece\u4e8b\u5fae\u63a7\u5236\u5668\u8bbe\u8ba1\u7684\u786c\u4ef6\u5de5\u7a0b\u5e08\u4ee5\u53ca\u4ece\u4e8b\u82af\u7247\u539f\u5382\u5f00\u53d1\uff08middleware \u6bd4\u5982 HAL\u3001esp-idf \u7b49\uff09\u548c\u4ece\u4e8b\u64cd\u4f5c\u7cfb\u7edf\u5f00\u53d1\u7684\u7cfb\u7edf\u7a0b\u5e8f\u5458\u6709\u5173\uff0c\u4f5c\u4e3a\u5e94\u7528\u7a0b\u5e8f\u5458\u5e94\u8be5\u66f4\u5173\u6ce8\u82af\u7247\u539f\u5382\u7684\u6587\u6863\u548c\u624b\u518c\u3002"}),"\n",(0,r.jsx)(n.p,{children:"\u5bf9\u4e8e MCU \u6765\u8bf4\u5904\u7406\u5668\u4ec5\u4ec5\u662f\u4e00\u90e8\u5206\uff0c\u65f6\u949f\u7cfb\u7edf\u3001\u5b58\u50a8\u7cfb\u7edf\uff08Flash\u3001SRAM \u7b49\uff09\u3001\u7cfb\u7edf\u603b\u7ebf\u3001\u5916\u8bbe\u8fd9\u4e9b\u90fd\u7531\u82af\u7247\u539f\u5382\u8bbe\u8ba1\uff08microcontroller vendors\uff09\uff0c\u6bd4\u5982 ST Microelectronics\u3001Infineon\u3001NXP\u3001Texas Instrument\u3001Atmel......"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"Processor in MCU",src:s(99374).A+"",width:"691",height:"827"})}),"\n",(0,r.jsxs)(n.p,{children:["\u4e0b\u9762\uff0c\u6765\u770b\u4e0b",(0,r.jsx)(n.strong,{children:"\u5904\u7406\u5668\u67b6\u6784"}),"\uff08Processor Architecture\uff09\uff0c"]}),"\n",(0,r.jsxs)(n.admonition,{title:"\u6ce8\u610f",type:"warning",children:[(0,r.jsxs)(n.p,{children:["\u5728\u5178\u578b\u5e94\u7528\u4e2d\uff0c\u5f00\u53d1\u8005",(0,r.jsx)(n.strong,{children:"\u4e0d\u5fc5\u4e86\u89e3 Cortex-M \u67b6\u6784\u7684\u6240\u6709\u7ec6\u8282"}),"\uff0c\u4f8b\u5982\u5185\u90e8\u5b9e\u73b0\u6216\u5fae\u67b6\u6784\u5c42\u9762\u7684\u5185\u5bb9\u3002\u5b9e\u9645\u5f00\u53d1\u6240\u9700\u7684\u77e5\u8bc6\u4e3b\u8981\u96c6\u4e2d\u5728\u4ee5\u4e0b\u51e0\u4e2a\u65b9\u9762\uff1a"]}),(0,r.jsx)(i,{children:(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"\u7a0b\u5e8f\u5458\u6a21\u578b"}),"\uff1a\u4e86\u89e3\u6709\u54ea\u4e9b\u5bc4\u5b58\u5668\u3001\u5b83\u4eec\u7684\u57fa\u672c\u7528\u9014\uff0c\u4ee5\u53ca\u8f6f\u4ef6\u5982\u4f55\u4e0e\u5904\u7406\u5668\u4ea4\u4e92\u3002"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"\u5f02\u5e38\u673a\u5236"}),"\uff1a\u7406\u89e3\u5f02\u5e38\u548c\u4e2d\u65ad\u662f\u5982\u4f55\u4ea7\u751f\u3001\u54cd\u5e94\u548c\u5904\u7406\u7684\uff0c\u8fd9\u662f\u5b9e\u65f6\u7cfb\u7edf\u548c\u5916\u8bbe\u9a71\u52a8\u7684\u57fa\u7840\u3002"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"\u5185\u5b58\u6620\u5c04"}),"\uff1a\u77e5\u9053\u7a0b\u5e8f\u3001\u6570\u636e\u548c\u5916\u8bbe\u5728\u5730\u5740\u7a7a\u95f4\u4e2d\u7684\u5206\u5e03\u65b9\u5f0f\u3002"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"\u5916\u8bbe\u4f7f\u7528\u65b9\u6cd5"}),"\uff1a\u638c\u63e1\u5982\u4f55\u914d\u7f6e\u548c\u4f7f\u7528\u82af\u7247\u4e0a\u7684\u5b9a\u65f6\u5668\u3001\u901a\u4fe1\u63a5\u53e3\u3001GPIO \u7b49\u5916\u8bbe\u3002"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"\u5382\u5546\u63d0\u4f9b\u7684\u8f6f\u4ef6\u9a71\u52a8\u5e93"}),"\uff1a\u5b66\u4f1a\u4f7f\u7528\u82af\u7247\u5382\u5546\u63d0\u4f9b\u7684\u5e93\u6587\u4ef6\uff08\u5982 HAL\u3001LL\u3001\u9a71\u52a8\u5305\uff09\uff0c\u4ee5\u63d0\u9ad8\u5f00\u53d1\u6548\u7387\u5e76\u51cf\u5c11\u5e95\u5c42\u7ec6\u8282\u5904\u7406\u3002"]}),"\n"]})})]}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:["\u6307\u4ee4\u96c6\uff08Instruction Set\uff09\uff1aISA \u662f\u5904\u7406\u5668\u67b6\u6784\u6700\u91cd\u8981\u7684\u90e8\u5206\u4e4b\u4e00\uff0cCortex M \u5168\u7cfb\u4f7f\u7528 ",(0,r.jsx)(n.a,{href:"https://stackoverflow.com/questions/28669905/what-is-the-difference-between-the-arm-thumb-and-thumb-2-instruction-encodings",children:"Thumb"})," \u6307\u4ee4\u96c6"]}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"Instruction Set",src:s(59355).A+"",width:"1394",height:"1712"})}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260123184737015",src:s(13380).A+"",width:"1231",height:"989"})}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.a,{href:"https://electronics.stackexchange.com/questions/365367/what-is-a-programmers-model",children:"\u7a0b\u5e8f\u5458\u6a21\u578b\uff08Programmer's Model\uff09"}),"\uff1a\u5904\u7406\u5668\u5185\u90e8\u7528\u4e8e\u5b58\u653e\u548c\u5904\u7406\u6570\u636e\u7684\u8fd9\u4e9b\u5bc4\u5b58\u5668\uff0c\u4ee5\u53ca\u5b83\u4eec\u7684\u529f\u80fd\u548c\u4f7f\u7528\u65b9\u5f0f\uff0c\u7edf\u79f0\u4e3a\u7a0b\u5e8f\u5458\u6a21\u578b\uff08programmer\u2019s model\uff09\u3002"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"\u5f02\u5e38\u6a21\u578b\uff08Exception and Interrupt\uff09\uff1aCortex-M \u5904\u7406\u5668\u4f7f\u7528 Nested Vectored Interrupt Controller (NVIC)\uff0c\u662f\u4e00\u79cd\u53ef\u7f16\u7a0b\u4e2d\u65ad\u63a7\u5236\u5668\u3002\u53ef\u4ee5\u5904\u7406\u5916\u8bbe\u4e2d\u65ad\u548c\u5916\u90e8\u8f93\u5165\u4ee5\u53ca\u7cfb\u7edf\u5f02\u5e38\uff08system exception\uff09\u5305\u62ec NMI\uff08Non-Maskable Interrupt\uff09\u4ee5\u53ca\u5904\u7406\u5668\u81ea\u8eab\u5f15\u53d1\u7684\u5f02\u5e38\u3002MCU \u539f\u5382\u53ef\u4ee5\u51b3\u5b9a\u4e2d\u65ad\u4fe1\u53f7\u548c\u4f18\u5148\u7ea7\u7684\u6570\u91cf\u3002\u5f02\u5e38\u548c\u4e2d\u65ad\u7684\u5904\u7406\u5728\u5404\u79cd NVIC \u5b9e\u73b0\u5bf9\u4e8e\u7a0b\u5e8f\u5458\u6a21\u578b\u6765\u8bf4\u5176\u8868\u73b0\u90fd\u662f\u76f8\u540c\u7684\u3002"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"\u8c03\u8bd5\u67b6\u6784\uff08Debug\uff09\uff1a"}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.admonition,{title:"\u67b6\u6784\u548c\u5fae\u67b6\u6784",type:"tip",children:[(0,r.jsx)(n.p,{children:"Cortex-M3 \u548c Cortex-M4 \u90fd\u662f ARMv7-M \u67b6\u6784\u7684\u5177\u4f53\u5b9e\u73b0"}),(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\u67b6\u6784\uff08Architecture\uff09\u662f\u6307\u5904\u7406\u5668\u4e2d",(0,r.jsx)(n.strong,{children:"\u5bf9\u8f6f\u4ef6\u53ef\u89c1\u7684\u90e8\u5206"}),"\u5305\u62ec\u6307\u4ee4\u96c6\u67b6\u6784\uff08Instruction Set Architecture\uff0cISA\uff09\u3001\u7a0b\u5e8f\u5458\u6a21\u578b\uff08\u5bc4\u5b58\u5668\u3001\u4e2d\u65ad\u6a21\u578b\u7b49\uff0c\u8f6f\u4ef6\u80fd\u770b\u5230\u7684\u5185\u5bb9\uff09\u3001\u8c03\u8bd5\u673a\u5236\uff08\u8c03\u8bd5\u5668\u6240\u770b\u5230\u548c\u4f7f\u7528\u7684\u673a\u5236\uff09"]}),"\n",(0,r.jsxs)(n.li,{children:["\u5fae\u67b6\u6784\uff08Micro-architecture\uff09\u8fd9\u662f",(0,r.jsx)(n.strong,{children:"\u5904\u7406\u5668\u5185\u90e8\u7684\u5177\u4f53\u5b9e\u73b0\u65b9\u5f0f"}),"\uff0c\u5305\u62ec\uff1a\u63a5\u53e3\u4fe1\u53f7\u3001\u6307\u4ee4\u6267\u884c\u65f6\u5e8f\u3001\u6d41\u6c34\u7ebf\u7ea7\u6570\u7b49"]}),"\n"]})]}),"\n",(0,r.jsx)(n.p,{children:"\u6574\u4f53\u6765\u770b Cortex \u5904\u7406\u5668\u5185\u90e8\u7531\u591a\u4e2a\u90e8\u5206\u7ec4\u6210\u5904\u7406\u5668\u6838\u5fc3\uff08\u4e09\u9636\u6bb5\u6d41\u6c34\u7ebf\uff09\u3001NVIC\uff08\u4e2d\u65ad\u63a7\u5236\u5668\uff09\u3001Systick \u5b9a\u65f6\u5668\u3001FPU\uff08\u53ef\u9009\u7684\u6d6e\u70b9\u5904\u7406\u5355\u5143\uff09\u3001\u5185\u90e8\u603b\u7ebf\u3001MPU\uff08\u5185\u5b58\u4fdd\u62a4\u5355\u5143\uff09\u3001\u53ef\u9009\u7684\u8c03\u8bd5\u7cfb\u7edf"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"Block diagram of Cortex Processor",src:s(51786).A+"",width:"1124",height:"762"})}),"\n",(0,r.jsx)(n.p,{children:"Cortex M \u5904\u7406\u5668\u6709\u8bb8\u591a\u5185\u90e8\u603b\u7ebf\uff0c\u91c7\u7528\u7684\u662f Harvard \u603b\u7ebf\u67b6\u6784\uff08Harvard Bus Architecture\uff09\u6838\u5fc3\u7279\u70b9\u662f\u6307\u4ee4\uff08I-CODE\uff09\u5b58\u50a8\u5668\u548c\u6570\u636e\uff08D-CODE\uff09\u5b58\u50a8\u5668\u4f7f\u7528\u72ec\u7acb\u7684\u603b\u7ebf\uff0c\u5373\u7a0b\u5e8f\u4ee3\u7801\u548c\u6570\u636e\u901a\u8fc7\u4e0d\u540c\u7684\u901a\u9053\u8bbf\u95ee\u3002\u8fd8\u6709 System \u603b\u7ebf\u7528\u4e8e\u8bbf\u95ee RAM \u548c\u5916\u8bbe\uff0c PPB \u548c DAP \u7528\u4e8e\u8c03\u8bd5\u7cfb\u7edf"}),"\n",(0,r.jsx)(n.h3,{id:"\u5185\u5b58\u7cfb\u7edfmemory-system",children:"\u5185\u5b58\u7cfb\u7edf\uff08Memory System)"}),"\n",(0,r.jsx)(n.p,{children:"Cortex-M \u662f 32 bit \u4f4d\u5bfb\u5740\u7684\uff0c\u5176\u5730\u5740\u7a7a\u95f4\u5927\u5c0f\u662f 4GB\u3002"}),"\n",(0,r.jsxs)(n.admonition,{title:"\u6ce8\u610f",type:"warning",children:[(0,r.jsxs)(n.p,{children:["\u5730\u5740\u7a7a\u95f4\u662f 4GB \u4e0d\u4ee3\u8868\u5185\u5b58\u5927\u5c0f\u53ef\u4ee5\u6709 4GB\uff0c\u8fd9\u91cc\u6709\u4e2a\u6982\u5ff5\u53eb\u4f5c\u5185\u5b58\u6620\u5c04 I/O\uff0c\u610f\u601d\u662f CPU \u5730\u5740\u7a7a\u95f4\u7684\u4e00\u90e8\u5206\u88ab\u6620\u5c04\u5230\u5916\u90e8\u8bbe\u5907\uff08Peripheral\uff09\uff0c\u8fd9\u6837 CPU \u5c31\u53ef\u4ee5\u7528\u8bbf\u95ee\u5185\u5b58\u7684\u6307\u4ee4\u8bbf\u95ee\u8bbe\u5907\u3002Linux \u7684 ",(0,r.jsx)(n.code,{children:"dmesg"})," \u547d\u4ee4\u5f00\u5934\uff0c\u4f1a\u663e\u793a\u90e8\u5206\u7269\u7406\u5185\u5b58\u662f reserved\uff0c\u4ee5\u53ca\u5728 STM32 \u7684 SPL \u548c HAL \u5e93\u4e2d\u5b58\u5728\u5927\u91cf\u7684\u5bc4\u5b58\u5668\u5b8f\u5b9a\u4e49\u90fd\u662f\u5185\u5b58\u6620\u5c04 I/O \u7684\u4f53\u73b0\u3002"]}),(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/Memory-mapped_I/O_and_port-mapped_I/O",children:"Memory-mapped I/O and port-mapped I/O"})}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://stackoverflow.com/questions/9654504/memory-mapped-io-how-is-it-done",children:"Memory mapped IO - how is it done?"})}),"\n"]}),"\n"]})]}),"\n",(0,r.jsx)(n.p,{children:"Cortex-M3/M4 \u6ca1\u6709\u5b58\u50a8\u7cfb\u7edf\uff0c\u800c\u662f\u7559\u6709\u7247\u4e0a\u603b\u7ebf\u63a5\u53e3\uff08on-chip bus interface\uff09\uff0c\u5b58\u50a8\u7cfb\u7edf\u90fd\u7531 MCU \u539f\u5382\uff08microcontroller vendor\uff09\u8bbe\u8ba1\uff0c\u5305\u62ec"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u7a0b\u5e8f\u5185\u5b58 flash\uff08Program Memory\uff09"}),"\n",(0,r.jsx)(n.li,{children:"\u6570\u636e\u5185\u5b58 SRAM\uff08Data Memory\uff09"}),"\n",(0,r.jsxs)(n.li,{children:["\u5916\u8bbe\uff08Peripheral\uff09\uff1a",(0,r.jsx)(n.strong,{children:"\u5916\u8bbe\u7684\u63a7\u5236\u5bc4\u5b58\u5668\u88ab\u5206\u914d\u5728 CPU \u7684\u5730\u5740\u7a7a\u95f4\u4e2d\uff0c\u5c31\u50cf\u666e\u901a\u5185\u5b58\u4e00\u6837\u8bbf\u95ee"}),"\u3002"]}),"\n"]}),"\n",(0,r.jsxs)(n.p,{children:["\u8fd9\u4e9b\u603b\u7ebf\u90fd\u57fa\u4e8e Advanced Microcontroller Bus Architecture (AMBA) \u6807\u51c6\u8bbe\u8ba1\uff0c\u8fd9\u662f\u4e00\u4e2a\u5f00\u653e\u6807\u51c6\uff0c\u662f SoC \u603b\u7ebf\u7684\u4e8b\u5b9e\u6807\u51c6\uff0c\u5305\u542b\u5f88\u591a\u89c4\u8303\uff0c\u5176\u4e2d ",(0,r.jsx)(n.strong,{children:"AHB"})," Lite (Advanced High-performance Bus\uff09\u7528\u4e8e\u5b9e\u73b0\u7a0b\u5e8f\u5185\u5b58\uff08program memory\uff09\u548c\u7cfb\u7edf\u603b\u7ebf\uff08system bus interface\uff09\uff0c\u53e6\u4e00\u4e2a\u662f ",(0,r.jsx)(n.strong,{children:"APB"})," (Advanced Peripheral Bus) \u89c4\u8303\u7528\u4e8e\u5b9e\u73b0\u5916\u8bbe\u8bbf\u95ee\uff0c\u6b64\u5916 APB \u8fd8\u7528\u4e8e\u5b9e\u73b0\u8c03\u8bd5\u7cfb\u7edf\u3002"]}),"\n",(0,r.jsx)(n.h4,{id:"\u5185\u5b58\u6620\u5c04memory-map",children:"\u5185\u5b58\u6620\u5c04\uff08Memory Map\uff09"}),"\n",(0,r.jsx)(n.p,{children:"Cortex-M \u5904\u7406\u5668\u5177\u6709 32-bit \u5bfb\u5740\u7a7a\u95f4\uff084GB\uff09\uff0c\u6574\u4e2a\u5730\u5740\u7a7a\u95f4\u7ed3\u6784\u4e0a\u88ab\u5206\u6210\u591a\u4e2a\u533a\u57df\u3002"}),"\n",(0,r.jsx)(n.p,{children:"\u8fd9\u4e9b\u533a\u57df\u90e8\u5206\u5206\u914d\u7ed9\u4e86\u5185\u90e8\u7ec4\u4ef6\uff08NVIC\u3001\u8c03\u8bd5\u7ec4\u4ef6\uff09\uff0c\u90e8\u5206\u53ef\u7531 MCU vendor \u5b9a\u4e49\u3002\u53ef\u4ee5\u4ece SRAM \u548c RAM \uff08\u901a\u8fc7 system bus\uff09\u4e2d\u6267\u884c\u4ee3\u7801\uff0c\u4f46 Cortex \u5e76\u672a\u6b64\u79cd\u7528\u9014\u505a\u4f18\u5316\uff0c\u6bcf\u6761\u6307\u4ee4\u7684\u53d6\u6307\u9636\u6bb5\u90fd\u9700\u8981\u4e00\u4e2a\u989d\u5916\u7684\u65f6\u949f\u5468\u671f\uff0c\u56e0\u6b64\u6027\u80fd\u4f1a\u7a0d\u6162\u3002"}),"\n",(0,r.jsx)(n.p,{children:"\u4e0b\u56fe\u662f\u5185\u5b58\u533a\u57df\u5b9a\u4e49\uff08memory region definitions\uff09\u6216\u8005\u53eb\u5185\u5b58\u6620\u5c04\uff08memory map\uff09"}),"\n",(0,r.jsx)(n.p,{children:"\u4ece\u56fe\u4e2d\u53ef\u4ee5\u770b\u5230\u6709\u8bb8\u591a\u5185\u5efa\u7ec4\u4ef6\uff08built-in component\uff09\u7684\u5185\u5b58\u6620\u5c04\uff0c\u5404\u79cd\u7cfb\u7edf\u5916\u8bbe\uff08system peripheral\uff09\u90fd\u5b58\u5728\u4e8e SCS \uff08System Control Space\uff09\u4e2d\uff0c\u5305\u62ec NVIC\u3001MPU\u3001SCB \u6240\u5728\u7684\u5185\u5b58\u7a7a\u95f4\uff08memory space\uff09\u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260123193640643",src:s(74934).A+"",width:"1742",height:"1195"})}),"\n",(0,r.jsx)(n.p,{children:"\u4e0b\u8868\u662f\u5185\u5b58\u6620\u5c04"}),"\n",(0,r.jsxs)(n.table,{children:[(0,r.jsx)(n.thead,{children:(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.th,{children:"\u533a\u57df\uff08Region\uff09"}),(0,r.jsx)(n.th,{children:"\u5730\u5740\u8303\u56f4\uff08Address Range\uff09"}),(0,r.jsx)(n.th,{children:"\u8bf4\u660e"})]})}),(0,r.jsxs)(n.tbody,{children:[(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u4ee3\u7801\u533a\uff08Code\uff09"}),(0,r.jsx)(n.td,{children:"0x00000000 \u2013 0x1FFFFFFF"}),(0,r.jsx)(n.td,{children:"\u5927\u5c0f\u4e3a 512MB\uff0c\u4e3b\u8981\u7528\u4e8e\u5b58\u653e\u7a0b\u5e8f\u4ee3\u7801\uff0c\u5305\u62ec\u4f5c\u4e3a\u7a0b\u5e8f\u5b58\u50a8\u5668\u4e00\u90e8\u5206\u7684\u9ed8\u8ba4\u4e2d\u65ad\u5411\u91cf\u8868\uff1b\u540c\u65f6\u4e5f\u5141\u8bb8\u6570\u636e\u8bbf\u95ee\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"SRAM \u533a"}),(0,r.jsx)(n.td,{children:"0x20000000 \u2013 0x3FFFFFFF"}),(0,r.jsx)(n.td,{children:"\u5927\u5c0f\u4e3a 512MB\uff0c\u4e3b\u8981\u7528\u4e8e\u8fde\u63a5 SRAM\uff08\u901a\u5e38\u4e3a\u7247\u4e0a SRAM\uff0c\u4f46\u4e0d\u9650\u4e8e\u6b64\u7c7b\u578b\uff09\u3002\u82e5\u5b9e\u73b0\u4e86\u53ef\u9009\u7684\u4f4d\u5e26\uff08bit-band\uff09\u7279\u6027\uff0c\u8be5\u533a\u57df\u524d 1MB \u652f\u6301\u4f4d\u5bfb\u5740\uff1b\u4e5f\u53ef\u4ee5\u5728\u8be5\u533a\u57df\u4e2d\u6267\u884c\u7a0b\u5e8f\u4ee3\u7801\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u5916\u8bbe\u533a\uff08Peripherals\uff09"}),(0,r.jsx)(n.td,{children:"0x40000000 \u2013 0x5FFFFFFF"}),(0,r.jsx)(n.td,{children:"\u5927\u5c0f\u4e3a 512MB\uff0c\u4e3b\u8981\u7528\u4e8e\u7247\u4e0a\u5916\u8bbe\u3002\u82e5\u5b9e\u73b0\u4e86\u53ef\u9009\u7684\u4f4d\u5e26\u7279\u6027\uff0c\u8be5\u533a\u57df\u524d 1MB \u652f\u6301\u4f4d\u5bfb\u5740\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"RAM \u533a"}),(0,r.jsx)(n.td,{children:"0x60000000 \u2013 0x9FFFFFFF"}),(0,r.jsx)(n.td,{children:"\u5305\u542b\u4e24\u4e2a 512MB \u7684\u5730\u5740\u69fd\u4f4d\uff08\u5171 1GB\uff09\uff0c\u7528\u4e8e\u5176\u4ed6 RAM\uff08\u5982\u7247\u5916\u5b58\u50a8\u5668\uff09\uff1b\u65e2\u53ef\u7528\u4e8e\u7a0b\u5e8f\u4ee3\u7801\uff0c\u4e5f\u53ef\u7528\u4e8e\u6570\u636e\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u8bbe\u5907\u533a\uff08Devices\uff09"}),(0,r.jsx)(n.td,{children:"0xA0000000 \u2013 0xDFFFFFFF"}),(0,r.jsx)(n.td,{children:"\u5305\u542b\u4e24\u4e2a 512MB \u7684\u5730\u5740\u69fd\u4f4d\uff08\u5171 1GB\uff09\uff0c\u7528\u4e8e\u5176\u4ed6\u5916\u8bbe\uff08\u5982\u7247\u5916\u5916\u8bbe\uff09\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u7cfb\u7edf\u533a\uff08System\uff09"}),(0,r.jsx)(n.td,{children:"0xE0000000 \u2013 0xFFFFFFFF"}),(0,r.jsx)(n.td,{children:"\u7cfb\u7edf\u76f8\u5173\u529f\u80fd\u7684\u5730\u5740\u7a7a\u95f4\uff0c\u5305\u542b PPB\u3001\u8c03\u8bd5\u4e0e\u5382\u5546\u7279\u5b9a\u533a\u57df\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u2514\u2500 \u5185\u90e8 PPB"}),(0,r.jsx)(n.td,{children:"0xE0040000 \u2013 0xE00FFFFF"}),(0,r.jsx)(n.td,{children:"\u7528\u4e8e\u8bbf\u95ee NVIC\u3001SysTick\u3001MPU \u4ee5\u53ca Cortex-M3/M4 \u5185\u90e8\u8c03\u8bd5\u7ec4\u4ef6\uff1b\u901a\u5e38\u4ec5\u7279\u6743\u6001\u4ee3\u7801\u53ef\u8bbf\u95ee\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u2514\u2500 \u5916\u90e8 PPB"}),(0,r.jsx)(n.td,{children:"0xE0040000 \u2013 0xE00FFFFF"}),(0,r.jsx)(n.td,{children:"\u4f9b\u53ef\u9009\u7684\u9644\u52a0\u8c03\u8bd5\u7ec4\u4ef6\u4f7f\u7528\uff0c\u5141\u8bb8\u5382\u5546\u6269\u5c55\u81ea\u5b9a\u4e49\u8c03\u8bd5\u6216\u5382\u5546\u7279\u5b9a\u7ec4\u4ef6\uff1b\u4ec5\u7279\u6743\u6001\u4ee3\u7801\u53ef\u8bbf\u95ee\uff0c\u57fa\u5730\u5740\u53ef\u80fd\u7531\u82af\u7247\u8bbe\u8ba1\u8005\u8c03\u6574\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:"\u2514\u2500 \u5382\u5546\u7279\u5b9a\u533a\u57df"}),(0,r.jsx)(n.td,{children:"0xE0100000 \u2013 0xFFFFFFFF"}),(0,r.jsx)(n.td,{children:"\u9884\u7559\u7ed9\u5382\u5546\u7279\u5b9a\u7ec4\u4ef6\uff0c\u5927\u591a\u6570\u60c5\u51b5\u4e0b\u4e0d\u4f7f\u7528\u3002"})]})]})]}),"\n",(0,r.jsx)(n.p,{children:"\u4e0b\u8868\u662f\u7cfb\u7edf\u5185\u5efa\u7ec4\u4ef6"}),"\n",(0,r.jsxs)(n.table,{children:[(0,r.jsx)(n.thead,{children:(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.th,{children:"\u7ec4\u4ef6"}),(0,r.jsx)(n.th,{children:"\u5168\u79f0"}),(0,r.jsx)(n.th,{children:"\u8bf4\u660e"})]})}),(0,r.jsxs)(n.tbody,{children:[(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"NVIC"})}),(0,r.jsx)(n.td,{children:"Nested Vector Interrupt Controller\uff08\u5d4c\u5957\u5411\u91cf\u4e2d\u65ad\u63a7\u5236\u5668\uff09"}),(0,r.jsx)(n.td,{children:"\u5904\u7406\u5f02\u5e38\uff08\u5305\u62ec\u4e2d\u65ad\uff09\u7684\u5185\u5efa\u4e2d\u65ad\u63a7\u5236\u5668\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"MPU"})}),(0,r.jsx)(n.td,{children:"Memory Protection Unit\uff08\u5185\u5b58\u4fdd\u62a4\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u4e00\u79cd\u53ef\u9009\u7684\u53ef\u7f16\u7a0b\u5355\u5143\uff0c\u7528\u4e8e\u914d\u7f6e\u4e0d\u540c\u5185\u5b58\u533a\u57df\u7684\u8bbf\u95ee\u6743\u9650\u4ee5\u53ca\u8bbf\u95ee\u5c5e\u6027\uff08\u7279\u6027\u6216\u884c\u4e3a\uff09\u3002\u90e8\u5206 Cortex-M3 \u548c Cortex-M4 \u5fae\u63a7\u5236\u5668\u53ef\u80fd\u4e0d\u5305\u542b MPU\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"SysTick"})}),(0,r.jsx)(n.td,{children:"System Tick Timer\uff08\u7cfb\u7edf\u8282\u62cd\u5b9a\u65f6\u5668\uff09"}),(0,r.jsx)(n.td,{children:"\u4e00\u4e2a 24 \u4f4d\u5b9a\u65f6\u5668\uff0c\u4e3b\u8981\u7528\u4e8e\u4ea7\u751f\u5468\u671f\u6027\u7684\u64cd\u4f5c\u7cfb\u7edf\u4e2d\u65ad\uff1b\u5728\u4e0d\u4f7f\u7528\u64cd\u4f5c\u7cfb\u7edf\u65f6\uff0c\u4e5f\u53ef\u7531\u5e94\u7528\u7a0b\u5e8f\u4ee3\u7801\u4f7f\u7528\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"SCB"})}),(0,r.jsx)(n.td,{children:"System Control Block\uff08\u7cfb\u7edf\u63a7\u5236\u5757\uff09"}),(0,r.jsx)(n.td,{children:"\u4e00\u7ec4\u5bc4\u5b58\u5668\uff0c\u7528\u4e8e\u63a7\u5236\u5904\u7406\u5668\u7684\u884c\u4e3a\u5e76\u63d0\u4f9b\u72b6\u6001\u4fe1\u606f\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"FPU"})}),(0,r.jsx)(n.td,{children:"Floating Point Unit\uff08\u6d6e\u70b9\u8fd0\u7b97\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u8be5\u533a\u57df\u653e\u7f6e\u4e86\u4e00\u4e9b\u5bc4\u5b58\u5668\uff0c\u7528\u4e8e\u63a7\u5236\u6d6e\u70b9\u8fd0\u7b97\u5355\u5143\u7684\u884c\u4e3a\u5e76\u63d0\u4f9b\u72b6\u6001\u4fe1\u606f\u3002\u4ec5\u5728 Cortex-M4 \u4e2d\u53ef\u7528\uff0c\u4e14\u524d\u63d0\u662f\u82af\u7247\u5b9e\u73b0\u4e86\u6d6e\u70b9\u5355\u5143\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"FPB"})}),(0,r.jsx)(n.td,{children:"Flash Patch and Breakpoint Unit\uff08\u95ea\u5b58\u8865\u4e01\u4e0e\u65ad\u70b9\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u7528\u4e8e\u8c03\u8bd5\u64cd\u4f5c\u3002\u6700\u591a\u5305\u542b 8 \u4e2a\u6bd4\u8f83\u5668\uff0c\u6bcf\u4e2a\u90fd\u53ef\u914d\u7f6e\u4e3a\u751f\u6210\u786c\u4ef6\u65ad\u70b9\u4e8b\u4ef6\uff08\u4f8b\u5982\u5f53\u6267\u884c\u5230\u67d0\u4e2a\u65ad\u70b9\u5730\u5740\u7684\u6307\u4ee4\u65f6\uff09\u3002\u5b83\u8fd8\u53ef\u4ee5\u7528\u4e8e\u66ff\u6362\u6307\u4ee4\uff0c\u56e0\u6b64\u53ef\u7528\u4e8e\u5bf9\u5df2\u56fa\u5316\u7684\u7a0b\u5e8f\u4ee3\u7801\u5b9e\u73b0\u8865\u4e01\u673a\u5236\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"DWT"})}),(0,r.jsx)(n.td,{children:"Data Watchpoint and Trace Unit\uff08\u6570\u636e\u76d1\u89c6\u70b9\u4e0e\u8ddf\u8e2a\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u7528\u4e8e\u8c03\u8bd5\u548c\u8ddf\u8e2a\u3002\u6700\u591a\u5305\u542b 4 \u4e2a\u6bd4\u8f83\u5668\uff0c\u6bcf\u4e2a\u90fd\u53ef\u914d\u7f6e\u4e3a\u751f\u6210\u6570\u636e\u76d1\u89c6\u70b9\u4e8b\u4ef6\uff08\u4f8b\u5982\u5f53\u8f6f\u4ef6\u8bbf\u95ee\u67d0\u4e00\u5185\u5b58\u5730\u5740\u8303\u56f4\u65f6\uff09\u3002\u5b83\u8fd8\u53ef\u7528\u4e8e\u751f\u6210\u6570\u636e\u8ddf\u8e2a\u5305\uff0c\u4f7f\u8c03\u8bd5\u5668\u80fd\u591f\u89c2\u5bdf\u5bf9\u53d7\u76d1\u63a7\u5185\u5b58\u4f4d\u7f6e\u7684\u8bbf\u95ee\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"ITM"})}),(0,r.jsx)(n.td,{children:"Instrumentation Trace Macrocell\uff08\u4eea\u8868\u5316\u8ddf\u8e2a\u5b8f\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u4e00\u79cd\u7528\u4e8e\u8c03\u8bd5\u548c\u8ddf\u8e2a\u7684\u7ec4\u4ef6\uff0c\u5141\u8bb8\u8f6f\u4ef6\u751f\u6210\u6570\u636e\u8ddf\u8e2a\u6fc0\u52b1\uff08trace stimulus\uff09\uff0c\u5e76\u901a\u8fc7\u8ddf\u8e2a\u63a5\u53e3\u6355\u83b7\uff1b\u540c\u65f6\u8fd8\u53ef\u5728\u8ddf\u8e2a\u7cfb\u7edf\u4e2d\u751f\u6210\u65f6\u95f4\u6233\u5305\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"ETM"})}),(0,r.jsx)(n.td,{children:"Embedded Trace Macrocell\uff08\u5d4c\u5165\u5f0f\u8ddf\u8e2a\u5b8f\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u7528\u4e8e\u751f\u6210\u6307\u4ee4\u7ea7\u8ddf\u8e2a\u4fe1\u606f\uff0c\u4ee5\u652f\u6301\u8f6f\u4ef6\u8c03\u8bd5\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"TPIU"})}),(0,r.jsx)(n.td,{children:"Trace Point Interface Unit\uff08\u8ddf\u8e2a\u70b9\u63a5\u53e3\u5355\u5143\uff09"}),(0,r.jsx)(n.td,{children:"\u7528\u4e8e\u5c06\u6765\u81ea\u5404\u4e2a\u8ddf\u8e2a\u6e90\u7684\u8ddf\u8e2a\u6570\u636e\u5305\u8f6c\u6362\u4e3a\u8ddf\u8e2a\u63a5\u53e3\u534f\u8bae\uff0c\u4ece\u800c\u53ea\u9700\u6700\u5c11\u6570\u91cf\u7684\u5f15\u811a\u5373\u53ef\u65b9\u4fbf\u5730\u6355\u83b7\u8ddf\u8e2a\u6570\u636e\u3002"})]}),(0,r.jsxs)(n.tr,{children:[(0,r.jsx)(n.td,{children:(0,r.jsx)(n.strong,{children:"ROM Table"})}),(0,r.jsx)(n.td,{children:"ROM Table\uff08\u53ea\u8bfb\u5b58\u50a8\u5668\u8868\uff09"}),(0,r.jsx)(n.td,{children:"\u4e3a\u8c03\u8bd5\u5de5\u5177\u63d0\u4f9b\u7684\u7b80\u5355\u67e5\u627e\u8868\uff0c\u7528\u4e8e\u6307\u793a\u8c03\u8bd5\u548c\u8ddf\u8e2a\u7ec4\u4ef6\u7684\u5730\u5740\uff0c\u4f7f\u8c03\u8bd5\u5de5\u5177\u80fd\u591f\u8bc6\u522b\u7cfb\u7edf\u4e2d\u53ef\u7528\u7684\u8c03\u8bd5\u7ec4\u4ef6\uff1b\u540c\u65f6\u8fd8\u63d0\u4f9b\u53ef\u7528\u4e8e\u7cfb\u7edf\u8bc6\u522b\u7684 ID \u5bc4\u5b58\u5668\u3002"})]})]})]}),"\n",(0,r.jsx)(n.h4,{id:"\u603b\u7ebf\u7ed3\u6784",children:"\u603b\u7ebf\u7ed3\u6784"}),"\n",(0,r.jsx)(n.p,{children:"\u91c7\u7528 Harvard \u603b\u7ebf\u67b6\u6784\uff0c\u53ef\u4ee5\u5e76\u884c\u8bbf\u95ee\u6307\u4ee4\u548c\u6570\u636e\uff0c\u603b\u7ebf\u91c7\u7528 AMBA \u6807\u51c6\uff0c\u5305\u62ec AHB \uff08memory bus\u3001system bus\uff09\u548c APB\uff08peripheral\u3001debug\uff09\u3002\u5728 Cortex-M \u5904\u7406\u5668\u4e2d\uff0cAHB \u662f\u4e3b\u8981\u7684\u603b\u7ebf\u63a5\u53e3\uff0cAPB \u7528\u4e8e PPB\uff08Private Peripheral Bus\uff09\u4e3b\u8981\u662f\u8c03\u8bd5\u7ec4\u4ef6\uff0c\u8fd8\u53ef\u4ee5\u901a\u8fc7\u6865\u63a5\uff08bus bridge\uff09\u6dfb\u52a0\u989d\u5916\u7684\u603b\u7ebf\uff08\u57fa\u4e8e APB \u534f\u8bae\uff09\u3002CODE memory \u4ece system bus \u4e2d\u5206\u79bb\u51fa\u6765\uff0c\u8fd9\u6837\u6570\u636e\u8bbf\u95ee\u548c\u53d6\u6307\u4ee4\u53ef\u4ee5\u5e76\u884c\u8fdb\u884c\u3002\u901a\u5e38\u6765\u8bf4\uff0cMCU \u7684\u7a0b\u5e8f\u5185\u5b58\uff08program memory\uff09\u8fde\u63a5\u5230 I-CODE \u548c D-CODE \u603b\u7ebf\uff0c\u800c SRAM \u548c\u5916\u8bbe\uff08peripheral\uff09\u8fde\u63a5\u5230\u7cfb\u7edf\u603b\u7ebf\uff08system bus\uff09\u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124100719481",src:s(55306).A+"",width:"1567",height:"1080"})}),"\n",(0,r.jsx)(n.p,{children:"\u5927\u591a\u6570\u5916\u8bbe\u90fd\u8fde\u63a5\u5230\u5404\u81ea\u5206\u522b\u7684\u5916\u8bbe\u603b\u7ebf\uff08peripheral bus\uff09\u4e0a\uff0c\u8fd9\u79cd\u5206\u79bb\u7684\u603b\u7ebf\u7ed3\u6784\u53ef\u4ee5\u4ee5\u4e0d\u540c\u7684\u901f\u7387\u8bbf\u95ee\u5916\u8bbe\u4ee5\u4f18\u5316\u529f\u8017\u3002\u5916\u8bbe\u63a5\u53e3\uff08peripheral interface\uff09\u901a\u5e38\u57fa\u4e8e APB \u534f\u8bae\uff0c\u5982\u679c\u6709\u66f4\u9ad8\u7684\u5e26\u5bbd\u548c\u64cd\u4f5c\u901f\u5ea6\u9700\u6c42\u4e5f\u53ef\u4ee5\u4f7f\u7528 AHB Lite\uff0c\u9700\u8981\u6ce8\u610f\u7684\u662f PPB \uff08Private Peripheral Bus\uff09\u603b\u7ebf\u4e0d\u80fd\u7528\u4e8e\u4e00\u822c\u5916\u8bbe\u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124103415081",src:s(90448).A+"",width:"1565",height:"977"})}),"\n",(0,r.jsx)(n.p,{children:"\u6709\u4e24\u4e2a\u603b\u7ebf\uff08I-CODE \u548c D-CODE\uff09\u7528\u4e8e\u8bbf\u95ee\u7a0b\u5e8f\u5185\u5b58\uff08program memory\uff09\uff0c\u8fd9\u4e24\u6761\u603b\u7ebf\u53ef\u901a\u8fc7\u4e00\u4e2a\u603b\u7ebf\u590d\u7528\u5668\uff08bus mutiplexer\uff09\u5408\u5e76\uff0cMCU vendor \u53ef\u4ee5\u5229\u7528\u8fd9\u4e2a multiplexier \u5b9e\u73b0 falsh \u7684\u52a0\u901f\u8bbf\u95ee\u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124103803574",src:s(21034).A+"",width:"1087",height:"489"})}),"\n",(0,r.jsx)(n.p,{children:"MCU \u7684\u603b\u7ebf\u7cfb\u7edf\uff08bus system\uff09\u4e2d\u901a\u5e38\u5177\u6709\u591a\u4e2a\u4e3b\u8bbe\u5907\uff08bus master\uff09\u6bd4\u5982 DMA\u3001Ehternet\u3001USB Controller\u3002\u6587\u6863\u4e2d\u901a\u5e38\u4f1a\u63d0\u5230 bus matrix \u548c multi-layer AHB\uff0c\u8fd9\u4e2a\u4e1c\u897f\u6307\u7684\u662f\u603b\u7ebf\u7cfb\u7edf\u5185\u90e8\u5305\u542b\u4e00\u4e2a AHB \u7684\u5185\u90e8\u8fde\u63a5\uff08interconnect\uff09\u4ee5\u5141\u8bb8\u591a\u4e2a\u4e3b\u8bbe\u5907\uff08bus master\uff09\u53ef\u4ee5\u642c\u8fd0\u6570\u636e\u5230\u591a\u4e2a\u5916\u8bbe\uff08peripheral\uff09\u6216\u8005\u5185\u5b58\uff08memory\uff09\u3002\u4e0b\u9762\u662f\u4e00\u4e2a\u5178\u578b\u7684 bus matrix\uff0c\u6bcf\u4e2a bus slave \u90fd\u8fde\u63a5\u5230\u8fd9\u4e2a bus matrix\uff08interconnect\uff09\u3002\u5e26\u6765\u7684\u597d\u5904\u5c31\u662f\u5e76\u884c\u8bbf\u95ee\uff0c\u6bd4\u5982\u8bf4\uff0c\u4e0b\u56fe\u4e2d\u6709\u591a\u4e2a SRAM\uff0cCPU \u6b63\u5728\u4f7f\u7528\u5176\u4e2d\u4e00\u4e2a SRAM \u5904\u7406\u6570\u636e\uff0c\u540c\u65f6 DMA controller \u6b63\u5728\u5c06\u5916\u8bbe\u7684\u6570\u636e\u642c\u8fd0\u5230\u53e6\u4e00\u5757 SRAM\uff0c\u6b64\u65f6 USB \u4e5f\u53ef\u4ee5\u4f7f\u7528\u7b2c\u4e09\u4e2a\u5757 SRAM \u3002"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124104814058",src:s(12478).A+"",width:"1242",height:"1654"})}),"\n",(0,r.jsx)(n.p,{children:"\u4e0b\u9762\u8fd9\u4e2a\u662f STM32 \u7684\u603b\u7ebf\u7ed3\u6784"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124105543419",src:s(72089).A+"",width:"1189",height:"939"})}),"\n",(0,r.jsx)(n.h4,{id:"mcu-\u7684\u5185\u5b58\u7cfb\u7edf\u7279\u6027memory-system-in-mcu",children:"MCU \u7684\u5185\u5b58\u7cfb\u7edf\u7279\u6027\uff08memory system in MCU\uff09"}),"\n",(0,r.jsxs)(n.p,{children:["\u5728\u5f88\u591a\u5fae\u63a7\u5236\u5668\u4e2d\uff0c",(0,r.jsx)(n.strong,{children:"\u9664\u4e86 CPU \u5185\u6838\u672c\u8eab\u5b9a\u4e49\u7684\u5185\u5b58\u8bbf\u95ee\u65b9\u5f0f"}),"\uff0c\u82af\u7247\u5382\u5546\u8fd8\u4f1a\u5728\u7247\u4e0a\u52a0\u5165\u4e00\u4e9b\u201c\u589e\u5f3a\u578b\u201d\u7684\u5185\u5b58\u7cfb\u7edf\u529f\u80fd\uff0c\u5e38\u89c1\u7684\u5305\u62ec\uff1a"]}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"Boot Loader\uff08\u5f15\u5bfc\u7a0b\u5e8f\uff09"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"Memory Remapping\uff08\u5185\u5b58\u91cd\u6620\u5c04\uff09"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"Memory Alias\uff08\u5185\u5b58\u522b\u540d\uff09"}),"\n"]}),"\n"]}),"\n",(0,r.jsx)(n.p,{children:"\u8fd9\u4e9b\u673a\u5236\u53ef\u4ee5\u5b9e\u73b0\u66f4\u7075\u6d3b\u7684\u5185\u5b58\u6620\u5c04"}),"\n",(0,r.jsxs)(n.blockquote,{children:["\n",(0,r.jsx)(n.p,{children:"\u8fd9\u4e9b\u529f\u80fd\u4e0d\u662f Cortex-M \u5904\u7406\u5668\u5185\u6838\u81ea\u5e26\u7684\uff0c\u800c\u662f\u7531\u82af\u7247\u5382\u5546\u81ea\u884c\u5b9e\u73b0\u7684\uff0c\u4e0d\u540c\u5382\u5546\u3001\u4e0d\u540c\u578b\u53f7\u7684 MCU \u5b9e\u73b0\u65b9\u5f0f\u53ef\u80fd\u4e0d\u540c\u3002"}),"\n"]}),"\n",(0,r.jsx)(n.p,{children:"\u9664\u4e86\u4f60\u81ea\u5df1\u7684\u4ee3\u7801\u5916\uff0cMCU vendor \u901a\u5e38\u4f1a\u5728\u4e00\u5757\u72ec\u7acb\u7684 ROM \uff08\u51fa\u5382\u5199\u6b7b\uff0c\u7528\u6237\u65e0\u6cd5\u4fee\u6539\u7684 Mask ROM\u3001Flash\uff09\u4e2d\uff0c\u653e\u4e00\u6bb5\u7a0b\u5e8f\u7528\u4e8e\u63d0\u4f9b\u989d\u5916\u529f\u80fd\uff0c\u8fd9\u4e2a\u7a0b\u5e8f\u901a\u5e38\u5c31\u662f Bootloader\u3002"}),"\n",(0,r.jsx)(n.p,{children:"Bootloader \u901a\u5e38\u5177\u6709\u4ee5\u4e0b\u529f\u80fd"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"\u7a0b\u5e8f\u70e7\u5f55"}),"\n",(0,r.jsx)(n.p,{children:"\u901a\u8fc7 UART / USB / CAN \u7ed9 Flash \u70e7\u5f55\u7a0b\u5e8f\uff0c\u751a\u81f3\u5728\u7a0b\u5e8f\u8fd0\u884c\u65f6\uff0c\u5141\u8bb8\u5e94\u7528\u81ea\u5df1\u66f4\u65b0 Flash\uff08IAP\uff09"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"\u63d0\u4f9b\u57fa\u7840\u56fa\u4ef6\u6216\u5e93"}),"\n",(0,r.jsx)(n.p,{children:"\u6bd4\u5982\u901a\u4fe1\u534f\u8bae\u6808\uff08USB\u3001CAN\u3001\u4ee5\u592a\u7f51\uff09\u5e94\u7528\u901a\u8fc7 API \u8c03\u7528\u8fd9\u4e9b\u529f\u80fd"}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"\u82af\u7247\u81ea\u68c0\uff08BIST\uff0cBuilt-In Self Test\uff09"}),"\n",(0,r.jsx)(n.p,{children:"\u4e0a\u7535\u540e\u68c0\u6d4b Flash\u3001RAM\u3001\u5916\u8bbe\u662f\u5426\u6b63\u5e38"}),"\n"]}),"\n"]}),"\n",(0,r.jsx)(n.p,{children:"\u4e0a\u7535\u6216\u590d\u4f4d\u540e\uff0cCPU \u4f1a\u4ece\u5730\u5740 0 \u5f00\u59cb\u53d6\u5411\u91cf\u8868\uff0c\u5411\u91cf\u8868\u91cc\u5305\u542b\u521d\u59cb\u6808\u6307\u9488\u548cReset_Handler\uff08\u590d\u4f4d\u5165\u53e3\uff09\uff0cMCU \u4e0a\u7535\u540e\u7684\u7b2c\u4e00\u6761\u6307\u4ee4\u5c31\u6765\u81ea Reset_Handler\u3002\u6240\u4ee5\u7cfb\u7edf\u542f\u52a8\u65f6\uff0c\u5730\u5740 0 \u5fc5\u987b\u6620\u5c04\u5230\u201c\u5f53\u524d\u8981\u8fd0\u884c\u7684\u7a0b\u5e8f\u201d\u3002"}),"\n",(0,r.jsx)(n.p,{children:"\u95ee\u9898\u662f\uff0c\u7b2c\u4e00\u6b21\u4e0a\u7535\uff0c\u9700\u8981\u8fd0\u884c Boot Loader \u4ee5\u70e7\u5f55\u7a0b\u5e8f\uff0c\u4e4b\u540e\u518d\u6b21\u4e0a\u7535\uff0c\u53ef\u80fd\u4e0d\u60f3\u518d\u8dd1 Boot Loader\u800c\u662f\u76f4\u63a5\u8fd0\u884c Flash \u91cc\u7684\u7528\u6237\u7a0b\u5e8f\u3002"}),"\n",(0,r.jsx)(n.p,{children:"\u4f46\u95ee\u9898\u662f\uff1a\u5730\u5740 0 \u53ea\u80fd\u5bf9\u5e94\u4e00\u5757\u5b58\u50a8\u5668\uff0c\u600e\u4e48\u529e\uff1f\u8fd9\u5c31\u662f Memory Remap\uff08\u5185\u5b58\u91cd\u6620\u5c04\uff09\u8d77\u4f5c\u7528\u7684\u5730\u65b9\u4e86\u3002"}),"\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:"Memory Remap"})," \u7684\u672c\u8d28\u662f\uff1a\u901a\u8fc7\u786c\u4ef6\u5bc4\u5b58\u5668\uff0c\u52a8\u6001\u6539\u53d8\u201c\u5730\u5740 0 \u5b9e\u9645\u6620\u5c04\u5230\u54ea\u5757\u7269\u7406\u5b58\u50a8\u5668\u201d"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{children:"0x0000_0000 \u2192 Boot Loader ROM // \u542f\u52a8\u65f6\n0x0000_0000 \u2192 User Flash\t  // \u542f\u52a8\u540e\n"})}),"\n",(0,r.jsx)(n.p,{children:"\u4e3a\u4e86\u505a\u5230\u8fd9\u4e00\u70b9\uff0c\u5730\u5740\u89e3\u7801\u5668\uff08address decoder\uff09\u5fc5\u987b\u662f\u53ef\u7f16\u7a0b\u7684\uff0c\u8fd9\u901a\u5e38\u662f\u901a\u8fc7\u4e00\u4e2a\u786c\u4ef6\u5bc4\u5b58\u5668\uff08\u6bd4\u5982\u4f4d\u4e8e system control uint \u4e2d\u7684\u5916\u8bbe\u5bc4\u5b58\u5668\uff09\uff0c\u5982\u4e0b\u56fe\u6240\u793a"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124155539587",src:s(28563).A+"",width:"1215",height:"1073"})}),"\n",(0,r.jsx)(n.p,{children:"\u4e0a\u7535\u542f\u52a8\u65f6\uff0c\u901a\u8fc7\u5730\u5740 0 \u901a\u8fc7\u5185\u5b58\u522b\u540d\uff08memory alias\uff09\u8bbf\u95ee Bootloader\uff0c\u5982\u4e0b\u56fe\u6240\u793a\uff0c\u6b64\u65f6\u6709\u4e24\u4e2a\u5730\u5740\u53ef\u4ee5\u8bbf\u95ee\u5230 Bootloader\u3002Bootloader \u4e2d\u7684 reset handler \u8df3\u8f6c\u5230 Bootloader \u7684\u771f\u5b9e\u5185\u5b58\u4e2d\u6267\u884c\uff0c\u5e76\u5728\u540e\u7eed\u6b65\u9aa4\u4e2d\u5173\u95ed\u5185\u5b58\u522b\u540d\uff08memory alias\uff09\uff0c\u7136\u540e Bootloader \u8df3\u8f6c\u5230\u7528\u6237\u4ee3\u7801\u6267\u884c\u3002"}),"\n",(0,r.jsx)(n.admonition,{type:"warning",children:(0,r.jsx)(n.p,{children:"Boot Loader \u8981\u4fee\u6539\u5185\u5b58\u6620\u5c04\uff0c\u5e76\u4e14\u8fd8\u8981\u7ee7\u7eed\u6267\u884c\u4ee3\u7801\u3002\u8fd9\u91cc\u8df3\u8f6c\uff0c\u662f\u56e0\u4e3a\u4f60\u4e0d\u80fd\u5728\u201c\u811a\u4e0b\u7684\u5185\u5b58\u88ab\u5207\u8d70\u201d\u7684\u540c\u65f6\u8fd8\u7ee7\u7eed\u6267\u884c\u4ee3\u7801\uff0c\u4e00\u65e6\u5730\u5740\u6620\u5c04\u53d1\u751f\u53d8\u5316\uff0c\u5f53\u524d\u6307\u4ee4\u5730\u5740\u53ef\u80fd\u5c31\u4e0d\u518d\u6307\u5411\u539f\u6765\u7684\u4ee3\u7801\u3002\u6240\u4ee5 Bootloader \u5728\u4e0a\u7535\u65f6\u5728 alias \u5730\u5740\u7a7a\u95f4\uff0c\u968f\u540e\u7acb\u5373\u8df3\u8f6c\u5230\u771f\u5b9e\u5730\u5740\u7a7a\u95f4\uff0c\u7136\u540e\u624d\u662f\u5173\u95ed alias\uff0c\u8fd9\u65f6\u5730\u5740 0 \u4ece\u539f\u6765\u7684\u6307\u5411 Bootloader \u7684\u4ee3\u7801\u53d8\u4e3a\u6307\u5411\u7528\u6237\u7a0b\u5e8f\u4ee3\u7801\u3002"})}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124155618042",src:s(57823).A+"",width:"1859",height:"905"})}),"\n",(0,r.jsx)(n.p,{children:"\u8fd9\u53ea\u662f\u4e00\u79cd\u5b9e\u73b0\u65b9\u6cd5\uff0c\u5177\u4f53\u5b9e\u73b0\u53d6\u51b3\u4e8e MCU vendor\u3002\u5b9e\u9645\u4e0a\u4e5f\u53ef\u4ee5\u5b8c\u5168\u4e0d\u4f7f\u7528 Memory Remaping\uff0c\u6bd4\u5982\u6bcf\u6b21\u542f\u52a8\u90fd\u6267\u884c Bootloader\uff0c\u7136\u540e\u8ba9 Bootloader \u91cd\u5b9a\u4f4d\u5411\u91cf\u8868\uff08vetor table\uff09\uff0c\u8fd9\u6837\u4e5f\u5c31\u4e0d\u5b58\u5728\u9700\u8981\u5728 0 \u5730\u5740\u8bbf\u95ee\u4e0d\u540c\u7a0b\u5e8f\uff08Bootloader \u548c user app\uff09\u7684\u60c5\u51b5\u3002"}),"\n",(0,r.jsx)(n.admonition,{title:"STM32 \u7684\u542f\u52a8\u6a21\u5f0f\u9009\u62e9",type:"tip",children:(0,r.jsx)(n.p,{children:"\u6bd4\u5982\u8bf4 STM32 \u5c31\u4f7f\u7528\u786c\u4ef6\u7684\u65b9\u5f0f\uff0c\u5b9e\u73b0\u5185\u5b58\u91cd\u6620\u5c04\u3002\u901a\u8fc7\u7ec4\u5408 BOOT0 \u548c BOOT1\uff0c\u9009\u62e9\u4ece Flash/System Memory/Embedded SRAM \u542f\u52a8\uff0cFlash \u4e2d\u662f\u7528\u6237\u7a0b\u5e8f\uff0cSystem Memory \u4e2d\u662f Bootloader\uff0c\u53ef\u4ee5\u7528\u4e8e\u901a\u8fc7 USART \u5237\u5199 Flash"})}),"\n",(0,r.jsx)(n.h3,{id:"\u4e2d\u65ad\u548c\u5f02\u5e38interrupt-and-exception",children:"\u4e2d\u65ad\u548c\u5f02\u5e38\uff08Interrupt and Exception\uff09"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"image-20260124173818241",src:s(88544).A+"",width:"1200",height:"713"})}),"\n",(0,r.jsx)(n.h2,{id:"stm32-\u7247\u4e0a\u5916\u8bbeon-chip-peripheral",children:"STM32 \u7247\u4e0a\u5916\u8bbe\uff08on-chip peripheral\uff09"}),"\n",(0,r.jsx)(n.p,{children:"\u505a\u5d4c\u5165\u5f0f\u8f6f\u4ef6\u5f00\u53d1\u6709\u4e24\u79cd\u624b\u518c"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:["Reference manual\uff08\u53c2\u8003\u624b\u518c\uff09\uff1a\u53c2\u8003\u624b\u518c\u4e3b\u8981\u9762\u5411",(0,r.jsx)(n.strong,{children:"\u8f6f\u4ef6\u5f00\u53d1\u8005"}),"\uff0c\u662f\u8fdb\u884c\u5e95\u5c42\u9a71\u52a8\u548c\u5bc4\u5b58\u5668\u7ea7\u7f16\u7a0b\u65f6\u6700\u6838\u5fc3\u7684\u6587\u6863\u3002"]}),"\n",(0,r.jsxs)(n.p,{children:["\u5305\u62ec\u5404\u5916\u8bbe\u7684",(0,r.jsx)(n.strong,{children:"\u7a0b\u5e8f\u5458\u6a21\u578b"}),"\uff08\u5bc4\u5b58\u5668\u7ed3\u6784\u3001\u4f4d\u5b9a\u4e49\u3001\u529f\u80fd\u8bf4\u660e\uff09\u3001",(0,r.jsx)(n.strong,{children:"\u5185\u5b58\u6620\u5c04"}),"\uff08Flash\u3001SRAM\u3001\u5916\u8bbe\u5730\u5740\u7a7a\u95f4\u7b49\uff09\u3001\u5916\u8bbe\u5de5\u4f5c\u6d41\u7a0b\u3001\u65f6\u5e8f\u3001\u914d\u7f6e\u65b9\u5f0f\u3001\u4e2d\u65ad\u3001DMA\u3001\u65f6\u949f\u7b49\u7cfb\u7edf\u7ea7\u673a\u5236"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:["Datasheet\uff08\u6570\u636e\u624b\u518c\uff09\uff1a\u6570\u636e\u624b\u518c\u4e3b\u8981\u9762\u5411",(0,r.jsx)(n.strong,{children:"\u786c\u4ef6\u8bbe\u8ba1"}),"\uff0c\u662f\u753b\u539f\u7406\u56fe\u3001PCB \u65f6\u7684\u4f9d\u636e\u3002"]}),"\n",(0,r.jsx)(n.p,{children:"\u5305\u62ec\u5c01\u88c5\u7c7b\u578b\uff08LQFP\u3001QFN\u3001BGA \u7b49\uff09\u3001\u5f15\u811a\u5b9a\u4e49\u4e0e\u590d\u7528\u529f\u80fd\u3001\u5de5\u4f5c\u6761\u4ef6\uff08\u7535\u538b\u8303\u56f4\u3001\u6e29\u5ea6\u8303\u56f4\uff09\u3001\u7535\u6c14\u7279\u6027\uff08\u8f93\u5165\u8f93\u51fa\u7535\u538b\u3001\u7535\u6d41\u3001\u529f\u8017\uff09\u3001\u65f6\u949f\u3001\u7535\u6e90\u3001\u590d\u4f4d\u7b49\u786c\u4ef6\u8981\u6c42"}),"\n"]}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"\u914d\u7f6e\u5f00\u53d1\u73af\u5883gnu-arm-toolchain--vscode--openocd",children:"\u914d\u7f6e\u5f00\u53d1\u73af\u5883\uff08GNU Arm Toolchain + VSCode + OpenOCD\uff09"}),"\n",(0,r.jsx)(n.p,{children:"\u5148\u6765\u6574\u4f53\u770b\u4e0b\u5d4c\u5165\u5f0f\u8f6f\u4ef6\u5f00\u53d1\u6d41\u7a0b\uff0c\u4ece\u4ee3\u7801\u7f16\u5199\uff08coding\uff09\u548c\u7a0b\u5e8f\u7f16\u8bd1\u6784\u5efa\uff08build\uff09\u5230\u70e7\u5f55\u7a0b\u5e8f\uff08flash\uff09\u3002"}),"\n",(0,r.jsx)(n.h3,{id:"gnu-arm-toolchain",children:"GNU ARM Toolchain"}),"\n",(0,r.jsx)(n.h3,{id:"openocd",children:"OpenOCD"}),"\n",(0,r.jsx)(n.h3,{id:"\u5b89\u88c5\u548c\u914d\u7f6e\u5f00\u53d1\u73af\u5883",children:"\u5b89\u88c5\u548c\u914d\u7f6e\u5f00\u53d1\u73af\u5883"}),"\n",(0,r.jsx)(n.p,{children:"\u5199\u4ee3\u7801\u4e4b\u524d\u5f53\u7136\u662f\u914d\u7f6e\u5f00\u53d1\u73af\u5883\uff0c\u76ee\u524d\u6709\u5f88\u591a\u79cd\u9009\u62e9\u5305\u62ec Keil\u3001STM32Cube IDE\u3001JetBrains Clion\u3001VSCode\u3002"}),"\n",(0,r.jsx)(n.p,{children:"\u6211\u9009\u62e9\u7528 VSCode\uff0c\u51c6\u786e\u6765\u8bf4\u8fd9\u53ea\u662f\u4e00\u4e2a\u4ee3\u7801\u7f16\u8f91\u5668\uff0c\u5f97\u76ca\u4e8e\u5176\u4e30\u5bcc\u7684\u63d2\u4ef6\u751f\u6001\uff0c\u53ef\u4ee5\u6253\u9020\u4e3a\u9002\u5408\u4efb\u4f55\u7f16\u7a0b\u8bed\u8a00\u7684 IDE\u3002"}),"\n",(0,r.jsxs)(n.p,{children:["VSCode \u6709\u4e24\u6b3e\u4e3b\u6d41\u63d2\u4ef6",(0,r.jsx)(n.code,{children:"PlatformIO IDE"})," \u548c ",(0,r.jsx)(n.code,{children:"Embedded IDE"})," \u53ef\u4ee5\u4f5c\u4e3a IDE"]}),"\n",(0,r.jsxs)(n.p,{children:["\u4f46\u662f ",(0,r.jsx)(n.code,{children:"PlatformIO IDE"})," \u4e0d\u652f\u6301\u6211\u4eec\u8981\u4f7f\u7528\u7684 SPL \u5e93\uff0c\u6211\u4eec\u4f7f\u7528 ",(0,r.jsx)(n.code,{children:"Embedded IDE"})," \uff08EIDE\uff09\u63d2\u4ef6\u6253\u9020\u5f00\u53d1\u73af\u5883\uff0c"]}),"\n",(0,r.jsx)(n.p,{children:"\u8fd9\u4e2a\u63d2\u4ef6\u8fd8\u4f9d\u8d56 .NET 6.0 \u8fd0\u884c\u5e93"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{children:"paru -S dotnet-runtime-6.0-bin\n"})}),"\n",(0,r.jsxs)(n.p,{children:["\u8fd9\u4e2a\u63d2\u4ef6\uff08EIDE\uff09\u53ea\u662f\u5b8c\u6574 IDE \u4e00\u90e8\u5206\uff0c\u8fd8\u9700\u8981\u5176\u4ed6\u63d2\u4ef6\u914d\u5408\u5de5\u4f5c\uff0c",(0,r.jsx)(n.code,{children:"Cortex-Debug"})," \u914d\u5408 OpenOCD \u63d0\u4f9b\u65ad\u70b9\u8c03\u8bd5\u529f\u80fd\u3001",(0,r.jsx)(n.code,{children:"Serial Monitor"})," \u76d1\u89c6\u4e32\u53e3\u3001",(0,r.jsx)(n.code,{children:"C/C++ Extension Pack"})," \u6dfb\u52a0 C \u8bed\u8a00\u652f\u6301\u3001",(0,r.jsx)(n.code,{children:"Doxygen Documentation Generator"})," \u8f85\u52a9\u751f\u6210\u89c4\u8303\u7684\u6587\u6863\u5316\u6ce8\u91ca\u3002\u8fd8\u6709\u5f88\u591a\u63d2\u4ef6\uff0c\u4e0b\u9762\u5728\u8868\u683c\u4e2d\u4e00\u4e00\u5217\u51fa\uff0c\u6309\u9700\u5b89\u88c5\u5373\u53ef\uff0c\u4e0d\u5fc5\u5168\u88c5"]}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.strong,{children:"\u8fd9\u91cc\u662f\u8868\u683c"})}),"\n",(0,r.jsxs)(n.p,{children:["\u4ee3\u7801\u7f16\u8bd1\u548c\u9879\u76ee\u6784\u5efa\u4e5f\u662f\u501f\u52a9\u5916\u90e8\u5de5\u5177\u7684\uff0c\u7531 ",(0,r.jsx)(n.code,{children:"Embedded IDE"})," \u8c03\u7528\uff0c\u5b89\u88c5\u65b9\u6cd5\u4f9d\u53d1\u884c\u7248\u800c\u5f02\uff0c\u9700\u8981\u5b89\u88c5\u8fd9\u4e9b\u5de5\u5177\uff0c\u6211\u8fd9\u91cc\u7528\u7684\u662f Arch Linux"]}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.a,{href:"https://developer.arm.com/Tools%20and%20Software/GNU%20Toolchain",children:"GNU Arm Toolchain"}),"\uff1a\u7f16\u8bd1\u5668\u3001\u94fe\u63a5\u5668\u3001\u4e8c\u8fdb\u5236\u5de5\u5177\u3001\u8c03\u8bd5\u5668\u3001\u8f7b\u91cf\u7248 C \u6807\u51c6\u5e93","\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"arm-none-eabi-gcc"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"arm-none-eabi-binutils"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"arm-none-eabi-gdb"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"arm-none-eabi-newlib"})}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.a,{href:"https://openocd.org/",children:"OpenOCD"}),"\uff1a\u4ee3\u7801\u70e7\u5f55\u548c\u677f\u4e0a\u8c03\u8bd5\u5de5\u5177","\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"openocd"})}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.a,{href:"https://cmake.org/",children:"CMake"}),"\uff1a\u9879\u76ee\u6784\u5efa\u7cfb\u7edf","\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"cmake"})}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-shell",children:"$ paru -S arm-none-eabi-gcc arm-none-eabi-binutils arm-none-eabi-gdb arm-none-eabi-newlib openocd cmake\n"})}),"\n",(0,r.jsx)(n.p,{children:"GNU Arm Toolchain"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"The Definitive Guide to ARM\xae Cortex\xae-M3 and Cortex\xae-M4 Processors 3rd Edition",src:s(72857).A+"",width:"1408",height:"790"})}),"\n",(0,r.jsx)(n.p,{children:"OpenOCD \u8c03\u8bd5"}),"\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.img,{alt:"The Definitive Guide to ARM\xae Cortex\xae-M3 and Cortex\xae-M4 Processors 3rd Edition",src:s(61224).A+"",width:"1131",height:"522"})}),"\n",(0,r.jsx)(n.h2,{id:"\u53c2\u8003\u8d44\u6599",children:"\u53c2\u8003\u8d44\u6599"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.a,{href:"https://kleinembedded.com/",children:"Klein Embedded"}),"\uff1a"]}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://kleinembedded.com/stm32-without-cubeide-part-1-the-bare-necessities/",children:"STM32 without CubeIDE (Part 1): The bare necessities"})}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://kleinembedded.com/stm32-without-cubeide-part-2-cmsis-make-and-clock-configuration/",children:"STM32 without CubeIDE (Part 2): CMSIS, make and clock configuration"})}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://kleinembedded.com/stm32-without-cubeide-part-3-the-c-standard-library-and-printf/",children:"STM32 without CubeIDE (Part 3): The C Standard Library and printf()"})}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://kleinembedded.com/stm32-without-cubeide-part-4-cmake-fpu-and-stm32-libraries/",children:"STM32 without CubeIDE (Part 4): CMake, FPU and STM32 libraries"})}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:["GitHub@",(0,r.jsx)(n.strong,{children:"cpq"}),"\uff1a",(0,r.jsx)(n.a,{href:"https://github.com/cpq/bare-metal-programming-guide/blob/main/README_zh-CN.md",children:"\u88f8\u673a\u7f16\u7a0b\u6307\u5357"})]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:["GitHub@",(0,r.jsx)(n.a,{href:"https://github.com/lowbyteproductions",children:"lowbyteproductions"})]}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://github.com/lowbyteproductions/bare-metal-series",children:"bare-metal-series"})}),"\n",(0,r.jsxs)(n.li,{children:["YouTube@",(0,r.jsx)(n.strong,{children:"Low Byte Productions"}),"\uff1a",(0,r.jsx)(n.a,{href:"https://www.youtube.com/playlist?list=PLP29wDx6QmW7HaCrRydOnxcy8QmW0SNdQ",children:(0,r.jsx)(n.strong,{children:"Blinky To Bootloader: Bare Metal Programming Series"})})]}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:["Interrupt by ",(0,r.jsx)(n.a,{href:"https://memfault.com/",children:"Memfault"})]}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://interrupt.memfault.com/blog/how-to-write-linker-scripts-for-firmware#from-zero-to-main-demystifying-firmware-linker-scripts",children:"From Zero to main(): Demystifying Firmware Linker Scripts"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://interrupt.memfault.com/blog/a-modern-c-dev-env",children:"A Modern C Development Environment"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://interrupt.memfault.com/blog/get-the-most-out-of-the-linker-map-file",children:"Get the most out of the linker map file"})}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.code,{children:"libopencm3"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://libopencm3.org/docs/latest/stm32f1/html/modules.html",children:"document"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://github.com/libopencm3/libopencm3-examples/tree/master/examples/stm32/f1",children:"example code"})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://github.com/libopencm3/libopencm3/wiki/Datasheets",children:"Datasheets"})}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"Make"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.a,{href:"https://makefiletutorial.com/",children:"Learn Makefiles With the tastiest examples"})}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:"CMake"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://cliutils.gitlab.io/modern-cmake/README.html",children:"An Introduction to Modern CMake"})}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://hsf-training.github.io/hsf-training-cmake-webpage/",children:"More Modern CMake"})}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsx)(n.p,{children:(0,r.jsx)(n.a,{href:"https://github.com/pyocd/pyOCD",children:"pyOCD"})}),"\n"]}),"\n"]})]})}function a(e={}){const{wrapper:n}={...(0,d.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(o,{...e})}):o(e)}},72089(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124105543419-523a0523aa6b55e450163359fa9782d1.png"},72857(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/Common-software-compilation-flow-for-GNU-toolchain-5a04768633102c8aa0f6aa0f84c8d190.png"},74934(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260123193640643-d68abe4358e30aef68459ebc5c5d91a0.png"},88544(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124173818241-db2dbba674c6f70ad245cf2cb10dc265.png"},90448(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/image-20260124103415081-c79d62694fadb0f77815700c83a5102f.png"},97319(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/stm32-product-series-337d50f9fb3ed037801cca307771542f.png"},99343(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/Cortex-M_processor-family-fd9cda3cbe7420a4e405a0b73478fbb8.png"},99374(e,n,s){s.d(n,{A:()=>i});const i=s.p+"assets/images/Processor-in-MCU-a6b7f522b5d3308a33c382c893dd178d.png"}}]);