{"vcs1":{"timestamp_begin":1696262316.373710793, "rt":16.88, "ut":14.93, "st":0.80}}
{"vcselab":{"timestamp_begin":1696262333.358554616, "rt":1.73, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1696262335.166779264, "rt":0.49, "ut":0.29, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696262315.538584410}
{"VCS_COMP_START_TIME": 1696262315.538584410}
{"VCS_COMP_END_TIME": 1696262335.850758924}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390632}}
{"stitch_vcselab": {"peak_mem": 227824}}
