// Seed: 2760597501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  if (1 == id_5 !=? id_5) wire id_10;
  else begin : LABEL_0
    wire id_11;
    wire id_12, id_13;
    initial
      if (id_4) id_1 <= -1;
      else
      if (1);
      else id_6 = id_5;
  end
  assign module_1.id_2 = 0;
  wire id_14;
  assign id_1 = !$display;
  assign id_7 = 1'b0 - -1 / -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1 - id_1;
  id_4 :
  assert property (@(posedge id_1 or posedge -1, 1'b0) (-1)) id_2 = #1 -1;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_5,
      id_5,
      id_3
  );
endmodule
