{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616161542046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616161542048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 14:45:41 2021 " "Processing started: Fri Mar 19 14:45:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616161542048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161542048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161542049 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1616161543201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/semesterprojekt/projectoszifpga/fpga/extadc_oszi/selfstimulus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /semesterprojekt/projectoszifpga/fpga/extadc_oszi/selfstimulus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selfStimulus-rtl " "Found design unit 1: selfStimulus-rtl" {  } { { "../extADC_Oszi/selfStimulus.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/extADC_Oszi/selfStimulus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555847 ""} { "Info" "ISGN_ENTITY_NAME" "1 selfStimulus " "Found entity 1: selfStimulus" {  } { { "../extADC_Oszi/selfStimulus.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/extADC_Oszi/selfStimulus.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Interface-rtl " "Found design unit 1: VGA_Interface-rtl" {  } { { "VGA_Interface.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555862 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA_Interface.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO-rtl " "Found design unit 1: IO-rtl" {  } { { "IO.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555879 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grafic_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grafic_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grafic_gen-rtl " "Found design unit 1: grafic_gen-rtl" {  } { { "grafic_gen.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555896 ""} { "Info" "ISGN_ENTITY_NAME" "1 grafic_gen " "Found entity 1: grafic_gen" {  } { { "grafic_gen.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_const_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file de10_lite_const_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_const_pkg " "Found design unit 1: DE10_Lite_const_pkg" {  } { { "DE10_LITE_const_pkg.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE_const_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555908 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"16\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" DE10_LITE.vhd(158) " "VHDL syntax error at DE10_LITE.vhd(158) near text \"16\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "DE10_LITE.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 0 0 " "Found 0 design units, including 0 entities, in source file de10_lite.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataUnit-rtl " "Found design unit 1: DataUnit-rtl" {  } { { "DataUnit.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555964 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataUnit " "Found entity 1: DataUnit" {  } { { "DataUnit.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divbytwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divbytwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divbytwo-SYN " "Found design unit 1: divbytwo-SYN" {  } { { "DivByTwo.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555967 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivByTwo " "Found entity 1: DivByTwo" {  } { { "DivByTwo.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_clock_divider-SYN " "Found design unit 1: adc_clock_divider-SYN" {  } { { "ADC_clock_divider.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555970 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_clock_divider " "Found entity 1: ADC_clock_divider" {  } { { "ADC_clock_divider.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616161555970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161555970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616161556144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 19 14:45:56 2021 " "Processing ended: Fri Mar 19 14:45:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616161556144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616161556144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616161556144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161556144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616161557875 ""}
