INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Atari2600/Atari2600.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Atari2600/Atari2600.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Atari2600/Atari2600.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Atari2600/Atari2600.srcs/sources_1/new/atariTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atariTop
INFO: [VRFC 10-2458] undeclared symbol clk_8_33mhz, assumed default net type wire [C:/Users/User/Atari2600/Atari2600.srcs/sources_1/new/atariTop.v:35]
