
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.16

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency genblk1[3].pipe.counter[1]$_SDFFE_PP0P_/CLK ^
  -0.32 target latency genblk1[3].pipe.counter[3]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: genblk1[0].pipe.result[15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: genblk1[0].pipe.result[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (sg13g2_buf_8)
    16    0.33    0.18    0.16    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                         clknet_0_clk (net)
                  0.18    0.01    0.18 ^ clkbuf_4_3_0_clk/A (sg13g2_buf_16)
     5    0.02    0.03    0.12    0.30 ^ clkbuf_4_3_0_clk/X (sg13g2_buf_16)
                                         clknet_4_3_0_clk (net)
                  0.03    0.00    0.30 ^ genblk1[0].pipe.result[15]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.21    0.51 v genblk1[0].pipe.result[15]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
                                         net42 (net)
                  0.04    0.00    0.51 v _0753_/A (sg13g2_nand2_1)
     1    0.00    0.03    0.04    0.55 ^ _0753_/Y (sg13g2_nand2_1)
                                         _0298_ (net)
                  0.03    0.00    0.55 ^ _0754_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.59 v _0754_/Y (sg13g2_o21ai_1)
                                         _0031_ (net)
                  0.03    0.00    0.59 v genblk1[0].pipe.result[15]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (sg13g2_buf_8)
    16    0.33    0.18    0.16    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                         clknet_0_clk (net)
                  0.18    0.01    0.18 ^ clkbuf_4_3_0_clk/A (sg13g2_buf_16)
     5    0.02    0.03    0.12    0.30 ^ clkbuf_4_3_0_clk/X (sg13g2_buf_16)
                                         clknet_4_3_0_clk (net)
                  0.03    0.00    0.30 ^ genblk1[0].pipe.result[15]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: genblk1[1].pipe.result[12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (sg13g2_buf_8)
    16    0.33    0.18    0.16    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                         clknet_0_clk (net)
                  0.18    0.02    0.19 ^ clkbuf_4_7_0_clk/A (sg13g2_buf_16)
     5    0.02    0.03    0.13    0.32 ^ clkbuf_4_7_0_clk/X (sg13g2_buf_16)
                                         clknet_4_7_0_clk (net)
                  0.03    0.00    0.32 ^ genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_/CLK (sg13g2_dfrbp_1)
     3    0.01    0.05    0.22    0.54 v genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_/Q (sg13g2_dfrbp_1)
                                         genblk1[1].pipe.eps[0][30] (net)
                  0.05    0.00    0.54 v place260/A (sg13g2_buf_4)
     8    0.03    0.04    0.10    0.64 v place260/X (sg13g2_buf_4)
                                         net260 (net)
                  0.04    0.00    0.64 v _0775_/A (sg13g2_or4_1)
     1    0.00    0.04    0.20    0.84 v _0775_/X (sg13g2_or4_1)
                                         _0319_ (net)
                  0.04    0.00    0.84 v _0776_/A2 (sg13g2_a21oi_1)
     2    0.01    0.11    0.11    0.95 ^ _0776_/Y (sg13g2_a21oi_1)
                                         _0320_ (net)
                  0.11    0.00    0.95 ^ _0777_/C1 (sg13g2_a221oi_1)
     2    0.01    0.09    0.07    1.02 v _0777_/Y (sg13g2_a221oi_1)
                                         _0321_ (net)
                  0.09    0.00    1.02 v _0789_/A2 (sg13g2_o21ai_1)
     5    0.03    0.30    0.28    1.31 ^ _0789_/Y (sg13g2_o21ai_1)
                                         _0333_ (net)
                  0.30    0.00    1.31 ^ _0796_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.23    1.54 v _0796_/X (sg13g2_mux2_1)
                                         _0340_ (net)
                  0.04    0.00    1.54 v _0798_/B2 (sg13g2_a221oi_1)
     2    0.01    0.16    0.18    1.71 ^ _0798_/Y (sg13g2_a221oi_1)
                                         _0342_ (net)
                  0.16    0.00    1.72 ^ _0800_/A2 (sg13g2_a21oi_1)
     1    0.00    0.06    0.10    1.82 v _0800_/Y (sg13g2_a21oi_1)
                                         _0344_ (net)
                  0.06    0.00    1.82 v _0832_/A1 (sg13g2_o21ai_1)
     1    0.01    0.09    0.11    1.93 ^ _0832_/Y (sg13g2_o21ai_1)
                                         _0376_ (net)
                  0.09    0.00    1.93 ^ _0840_/A0 (sg13g2_mux2_1)
     1    0.00    0.04    0.11    2.04 ^ _0840_/X (sg13g2_mux2_1)
                                         _0046_ (net)
                  0.04    0.00    2.04 ^ genblk1[1].pipe.result[12]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  2.04   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    5.01 ^ clkbuf_0_clk/A (sg13g2_buf_8)
    16    0.33    0.18    0.16    5.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                         clknet_0_clk (net)
                  0.18    0.02    5.19 ^ clkbuf_4_15_0_clk/A (sg13g2_buf_16)
     5    0.02    0.03    0.12    5.31 ^ clkbuf_4_15_0_clk/X (sg13g2_buf_16)
                                         clknet_4_15_0_clk (net)
                  0.03    0.00    5.31 ^ genblk1[1].pipe.result[12]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.00    5.31   clock reconvergence pessimism
                         -0.11    5.20   library setup time
                                  5.20   data required time
-----------------------------------------------------------------------------
                                  5.20   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  3.16   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: genblk1[1].pipe.result[12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (sg13g2_buf_8)
    16    0.33    0.18    0.16    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                         clknet_0_clk (net)
                  0.18    0.02    0.19 ^ clkbuf_4_7_0_clk/A (sg13g2_buf_16)
     5    0.02    0.03    0.13    0.32 ^ clkbuf_4_7_0_clk/X (sg13g2_buf_16)
                                         clknet_4_7_0_clk (net)
                  0.03    0.00    0.32 ^ genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_/CLK (sg13g2_dfrbp_1)
     3    0.01    0.05    0.22    0.54 v genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_/Q (sg13g2_dfrbp_1)
                                         genblk1[1].pipe.eps[0][30] (net)
                  0.05    0.00    0.54 v place260/A (sg13g2_buf_4)
     8    0.03    0.04    0.10    0.64 v place260/X (sg13g2_buf_4)
                                         net260 (net)
                  0.04    0.00    0.64 v _0775_/A (sg13g2_or4_1)
     1    0.00    0.04    0.20    0.84 v _0775_/X (sg13g2_or4_1)
                                         _0319_ (net)
                  0.04    0.00    0.84 v _0776_/A2 (sg13g2_a21oi_1)
     2    0.01    0.11    0.11    0.95 ^ _0776_/Y (sg13g2_a21oi_1)
                                         _0320_ (net)
                  0.11    0.00    0.95 ^ _0777_/C1 (sg13g2_a221oi_1)
     2    0.01    0.09    0.07    1.02 v _0777_/Y (sg13g2_a221oi_1)
                                         _0321_ (net)
                  0.09    0.00    1.02 v _0789_/A2 (sg13g2_o21ai_1)
     5    0.03    0.30    0.28    1.31 ^ _0789_/Y (sg13g2_o21ai_1)
                                         _0333_ (net)
                  0.30    0.00    1.31 ^ _0796_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.23    1.54 v _0796_/X (sg13g2_mux2_1)
                                         _0340_ (net)
                  0.04    0.00    1.54 v _0798_/B2 (sg13g2_a221oi_1)
     2    0.01    0.16    0.18    1.71 ^ _0798_/Y (sg13g2_a221oi_1)
                                         _0342_ (net)
                  0.16    0.00    1.72 ^ _0800_/A2 (sg13g2_a21oi_1)
     1    0.00    0.06    0.10    1.82 v _0800_/Y (sg13g2_a21oi_1)
                                         _0344_ (net)
                  0.06    0.00    1.82 v _0832_/A1 (sg13g2_o21ai_1)
     1    0.01    0.09    0.11    1.93 ^ _0832_/Y (sg13g2_o21ai_1)
                                         _0376_ (net)
                  0.09    0.00    1.93 ^ _0840_/A0 (sg13g2_mux2_1)
     1    0.00    0.04    0.11    2.04 ^ _0840_/X (sg13g2_mux2_1)
                                         _0046_ (net)
                  0.04    0.00    2.04 ^ genblk1[1].pipe.result[12]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  2.04   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    5.01 ^ clkbuf_0_clk/A (sg13g2_buf_8)
    16    0.33    0.18    0.16    5.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                         clknet_0_clk (net)
                  0.18    0.02    5.19 ^ clkbuf_4_15_0_clk/A (sg13g2_buf_16)
     5    0.02    0.03    0.12    5.31 ^ clkbuf_4_15_0_clk/X (sg13g2_buf_16)
                                         clknet_4_15_0_clk (net)
                  0.03    0.00    5.31 ^ genblk1[1].pipe.result[12]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.00    5.31   clock reconvergence pessimism
                         -0.11    5.20   library setup time
                                  5.20   data required time
-----------------------------------------------------------------------------
                                  5.20   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  3.16   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_clk/X                            8     16     -8 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.0796101093292236

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8294

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-8.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.0000

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.25609737634658813

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8537

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: genblk1[1].pipe.result[12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
   0.15    0.32 ^ clkbuf_4_7_0_clk/X (sg13g2_buf_16)
   0.00    0.32 ^ genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_/CLK (sg13g2_dfrbp_1)
   0.22    0.54 v genblk1[1].pipe.this_query[30]$_SDFFE_PP0P_/Q (sg13g2_dfrbp_1)
   0.10    0.64 v place260/X (sg13g2_buf_4)
   0.20    0.84 v _0775_/X (sg13g2_or4_1)
   0.11    0.95 ^ _0776_/Y (sg13g2_a21oi_1)
   0.07    1.02 v _0777_/Y (sg13g2_a221oi_1)
   0.28    1.31 ^ _0789_/Y (sg13g2_o21ai_1)
   0.23    1.54 v _0796_/X (sg13g2_mux2_1)
   0.18    1.71 ^ _0798_/Y (sg13g2_a221oi_1)
   0.10    1.82 v _0800_/Y (sg13g2_a21oi_1)
   0.11    1.93 ^ _0832_/Y (sg13g2_o21ai_1)
   0.11    2.04 ^ _0840_/X (sg13g2_mux2_1)
   0.00    2.04 ^ genblk1[1].pipe.result[12]$_DFFE_PP_/D (sg13g2_dfrbp_1)
           2.04   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.17    5.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
   0.14    5.31 ^ clkbuf_4_15_0_clk/X (sg13g2_buf_16)
   0.00    5.31 ^ genblk1[1].pipe.result[12]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.00    5.31   clock reconvergence pessimism
  -0.11    5.20   library setup time
           5.20   data required time
---------------------------------------------------------
           5.20   data required time
          -2.04   data arrival time
---------------------------------------------------------
           3.16   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: genblk1[0].pipe.result[15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: genblk1[0].pipe.result[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
   0.13    0.30 ^ clkbuf_4_3_0_clk/X (sg13g2_buf_16)
   0.00    0.30 ^ genblk1[0].pipe.result[15]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.21    0.51 v genblk1[0].pipe.result[15]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
   0.04    0.55 ^ _0753_/Y (sg13g2_nand2_1)
   0.04    0.59 v _0754_/Y (sg13g2_o21ai_1)
   0.00    0.59 v genblk1[0].pipe.result[15]$_DFFE_PP_/D (sg13g2_dfrbp_1)
           0.59   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sg13g2_buf_8)
   0.13    0.30 ^ clkbuf_4_3_0_clk/X (sg13g2_buf_16)
   0.00    0.30 ^ genblk1[0].pipe.result[15]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.00    0.30   clock reconvergence pessimism
  -0.03    0.27   library hold time
           0.27   data required time
---------------------------------------------------------
           0.27   data required time
          -0.59   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3137

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3084

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.0400

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.1620

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
155.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-03   3.95e-05   3.89e-08   1.07e-03  50.7%
Combinational          1.75e-04   1.69e-04   1.05e-07   3.43e-04  16.3%
Clock                  4.86e-04   2.07e-04   2.29e-08   6.93e-04  33.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.69e-03   4.15e-04   1.67e-07   2.10e-03 100.0%
                          80.3%      19.7%       0.0%
