

================================================================
== Vitis HLS Report for 'castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81'
================================================================
* Date:           Thu Jan 27 12:46:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.603 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        4|  12.000 ns|  16.000 ns|    3|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONVERT_ARRAY_TO_STREAM_LOOP  |        3|        3|         1|          1|          1|     4|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       37|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|      150|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |t_fu_211_p2               |         +|   0|  0|   9|           2|           1|
    |ap_ext_blocking_n         |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n     |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n         |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n         |       and|   0|  0|   2|           2|           2|
    |io_acc_block_signal_op21  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op24  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op27  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op30  |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_217_p2       |      icmp|   0|  0|   8|           2|           2|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  37|          16|          16|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |casted_output_blk_n        |   9|          2|    1|          2|
    |p_inData_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_03_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_04_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_05_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_06_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |t1_reg_126                 |   9|          2|    2|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 113|         25|   13|         27|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |t1_reg_126   |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                              Source Object                                             |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_ext_blocking_n            |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_str_blocking_n            |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|ap_int_blocking_n            |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81|  return value|
|p_inData_0_0_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read      |  out|    1|     ap_fifo|                                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout     |   in|   22|     ap_fifo|                                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n  |   in|    1|     ap_fifo|                                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read     |  out|    1|     ap_fifo|                                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_02_dout     |   in|   22|     ap_fifo|                                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_empty_n  |   in|    1|     ap_fifo|                                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_read     |  out|    1|     ap_fifo|                                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_03_dout     |   in|   22|     ap_fifo|                                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_empty_n  |   in|    1|     ap_fifo|                                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_read     |  out|    1|     ap_fifo|                                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_1_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read      |  out|    1|     ap_fifo|                                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_04_dout     |   in|   22|     ap_fifo|                                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_empty_n  |   in|    1|     ap_fifo|                                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_read     |  out|    1|     ap_fifo|                                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_05_dout     |   in|   22|     ap_fifo|                                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_empty_n  |   in|    1|     ap_fifo|                                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_read     |  out|    1|     ap_fifo|                                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_06_dout     |   in|   22|     ap_fifo|                                                                                     p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_empty_n  |   in|    1|     ap_fifo|                                                                                     p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_read     |  out|    1|     ap_fifo|                                                                                     p_inData_0_1_0_0_06|       pointer|
|casted_output_din            |  out|  256|     ap_fifo|                                                                                           casted_output|       pointer|
|casted_output_full_n         |   in|    1|     ap_fifo|                                                                                           casted_output|       pointer|
|casted_output_write          |  out|    1|     ap_fifo|                                                                                           casted_output|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %casted_output, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln73 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 12 'br' 'br_ln73' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t1 = phi i2 0, void, i2 %t, void %.split, i2 0, void"   --->   Operation 14 'phi' 't1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %casted_output, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 17 'br' 'br_ln73' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 19 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 20 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.46ns)   --->   "%empty_382 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_0, i22 %p_inData_0_1_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'empty_382' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_05_0_0_0 = extractvalue i44 %empty_382" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'extractvalue' 'p_05_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_16_0_0_0 = extractvalue i44 %empty_382" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'extractvalue' 'p_16_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.46ns)   --->   "%empty_383 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_01, i22 %p_inData_0_1_0_0_04" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'empty_383' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_03_0_0_0 = extractvalue i44 %empty_383" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'extractvalue' 'p_03_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_14_0_0_0 = extractvalue i44 %empty_383" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'extractvalue' 'p_14_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.46ns)   --->   "%empty_384 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_02, i22 %p_inData_0_1_0_0_05" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'empty_384' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_01_0_0_0 = extractvalue i44 %empty_384" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'extractvalue' 'p_01_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_12_0_0_0 = extractvalue i44 %empty_384" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'extractvalue' 'p_12_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.46ns)   --->   "%empty_385 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_03, i22 %p_inData_0_1_0_0_06" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'empty_385' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_0_0_0 = extractvalue i44 %empty_385" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'extractvalue' 'p_0_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_1_0_0_0 = extractvalue i44 %empty_385" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'extractvalue' 'p_1_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i246 @_ssdm_op_BitConcatenate.i246.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22, i22 %p_1_0_0_0, i10 0, i22 %p_0_0_0_0, i10 0, i22 %p_12_0_0_0, i10 0, i22 %p_01_0_0_0, i10 0, i22 %p_14_0_0_0, i10 0, i22 %p_03_0_0_0, i10 0, i22 %p_16_0_0_0, i10 0, i22 %p_05_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i246 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %casted_output, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 36 [1/1] (0.43ns)   --->   "%t = add i2 %t1, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 36 'add' 't' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%icmp_ln73 = icmp_eq  i2 %t1, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 37 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 38 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%return_ln83 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:83]   --->   Operation 39 'return' 'return_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:83]   --->   Operation 40 'br' 'br_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ casted_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
br_ln73           (br               ) [ 011]
do_init           (phi              ) [ 001]
t1                (phi              ) [ 001]
br_ln0            (br               ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
br_ln73           (br               ) [ 000]
empty             (speclooptripcount) [ 000]
specpipeline_ln73 (specpipeline     ) [ 000]
specloopname_ln73 (specloopname     ) [ 000]
empty_382         (read             ) [ 000]
p_05_0_0_0        (extractvalue     ) [ 000]
p_16_0_0_0        (extractvalue     ) [ 000]
empty_383         (read             ) [ 000]
p_03_0_0_0        (extractvalue     ) [ 000]
p_14_0_0_0        (extractvalue     ) [ 000]
empty_384         (read             ) [ 000]
p_01_0_0_0        (extractvalue     ) [ 000]
p_12_0_0_0        (extractvalue     ) [ 000]
empty_385         (read             ) [ 000]
p_0_0_0_0         (extractvalue     ) [ 000]
p_1_0_0_0         (extractvalue     ) [ 000]
tmp               (bitconcatenate   ) [ 000]
zext_ln174        (zext             ) [ 000]
write_ln174       (write            ) [ 000]
t                 (add              ) [ 011]
icmp_ln73         (icmp             ) [ 001]
br_ln73           (br               ) [ 011]
return_ln83       (return           ) [ 000]
br_ln83           (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inData_0_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inData_0_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_inData_0_1_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_inData_0_1_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_inData_0_1_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_inData_0_1_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="casted_output">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="casted_output"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i246.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_382_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="44" slack="0"/>
<pin id="74" dir="0" index="1" bw="22" slack="0"/>
<pin id="75" dir="0" index="2" bw="22" slack="0"/>
<pin id="76" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_382/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_383_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="44" slack="0"/>
<pin id="82" dir="0" index="1" bw="22" slack="0"/>
<pin id="83" dir="0" index="2" bw="22" slack="0"/>
<pin id="84" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_383/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_384_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="44" slack="0"/>
<pin id="90" dir="0" index="1" bw="22" slack="0"/>
<pin id="91" dir="0" index="2" bw="22" slack="0"/>
<pin id="92" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_384/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_385_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="44" slack="0"/>
<pin id="98" dir="0" index="1" bw="22" slack="0"/>
<pin id="99" dir="0" index="2" bw="22" slack="0"/>
<pin id="100" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_385/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln174_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="256" slack="0"/>
<pin id="107" dir="0" index="2" bw="246" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="do_init_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="do_init_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="4" bw="1" slack="0"/>
<pin id="121" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="t1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="t1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_05_0_0_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="44" slack="0"/>
<pin id="142" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_05_0_0_0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_16_0_0_0_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="44" slack="0"/>
<pin id="146" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_16_0_0_0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_03_0_0_0_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="44" slack="0"/>
<pin id="150" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_03_0_0_0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_14_0_0_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="44" slack="0"/>
<pin id="154" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_14_0_0_0/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_01_0_0_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="44" slack="0"/>
<pin id="158" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_01_0_0_0/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_12_0_0_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="44" slack="0"/>
<pin id="162" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_12_0_0_0/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_0_0_0_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="44" slack="0"/>
<pin id="166" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0_0_0_0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_1_0_0_0_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="44" slack="0"/>
<pin id="170" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1_0_0_0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="246" slack="0"/>
<pin id="174" dir="0" index="1" bw="22" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="22" slack="0"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="0" index="5" bw="22" slack="0"/>
<pin id="179" dir="0" index="6" bw="1" slack="0"/>
<pin id="180" dir="0" index="7" bw="22" slack="0"/>
<pin id="181" dir="0" index="8" bw="1" slack="0"/>
<pin id="182" dir="0" index="9" bw="22" slack="0"/>
<pin id="183" dir="0" index="10" bw="1" slack="0"/>
<pin id="184" dir="0" index="11" bw="22" slack="0"/>
<pin id="185" dir="0" index="12" bw="1" slack="0"/>
<pin id="186" dir="0" index="13" bw="22" slack="0"/>
<pin id="187" dir="0" index="14" bw="1" slack="0"/>
<pin id="188" dir="0" index="15" bw="22" slack="0"/>
<pin id="189" dir="1" index="16" bw="246" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln174_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="246" slack="0"/>
<pin id="208" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="t_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln73_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="return_ln83_fu_223">
<pin_list>
<pin id="224" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln83/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="t_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="60" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="143"><net_src comp="72" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="80" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="80" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="88" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="88" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="96" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="96" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="193"><net_src comp="164" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="195"><net_src comp="160" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="197"><net_src comp="156" pin="1"/><net_sink comp="172" pin=7"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="172" pin=8"/></net>

<net id="199"><net_src comp="152" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="172" pin=10"/></net>

<net id="201"><net_src comp="148" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="172" pin=12"/></net>

<net id="203"><net_src comp="144" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="172" pin=14"/></net>

<net id="205"><net_src comp="140" pin="1"/><net_sink comp="172" pin=15"/></net>

<net id="209"><net_src comp="172" pin="16"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="215"><net_src comp="130" pin="6"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="130" pin="6"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="211" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_inData_0_0_0_0_0 | {}
	Port: p_inData_0_0_0_0_01 | {}
	Port: p_inData_0_0_0_0_02 | {}
	Port: p_inData_0_0_0_0_03 | {}
	Port: p_inData_0_1_0_0_0 | {}
	Port: p_inData_0_1_0_0_04 | {}
	Port: p_inData_0_1_0_0_05 | {}
	Port: p_inData_0_1_0_0_06 | {}
	Port: casted_output | {2 }
 - Input state : 
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_0_0_0_0 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_0_0_0_01 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_0_0_0_02 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_0_0_0_03 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_1_0_0_0 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_1_0_0_04 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_1_0_0_05 | {2 }
	Port: castArrayS2Streaming<16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >81 : p_inData_0_1_0_0_06 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		tmp : 1
		zext_ln174 : 2
		write_ln174 : 3
		t : 1
		icmp_ln73 : 1
		br_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |         t_fu_211         |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln73_fu_217     |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |   empty_382_read_fu_72   |    0    |    0    |
|   read   |   empty_383_read_fu_80   |    0    |    0    |
|          |   empty_384_read_fu_88   |    0    |    0    |
|          |   empty_385_read_fu_96   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_104 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_05_0_0_0_fu_140    |    0    |    0    |
|          |     p_16_0_0_0_fu_144    |    0    |    0    |
|          |     p_03_0_0_0_fu_148    |    0    |    0    |
|extractvalue|     p_14_0_0_0_fu_152    |    0    |    0    |
|          |     p_01_0_0_0_fu_156    |    0    |    0    |
|          |     p_12_0_0_0_fu_160    |    0    |    0    |
|          |     p_0_0_0_0_fu_164     |    0    |    0    |
|          |     p_1_0_0_0_fu_168     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        tmp_fu_172        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln174_fu_206    |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln83_fu_223    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    17   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|do_init_reg_111|    1   |
|   t1_reg_126  |    2   |
|   t_reg_225   |    2   |
+---------------+--------+
|     Total     |    5   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   17   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   17   |
+-----------+--------+--------+
