{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385657005185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385657005185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:43:22 2013 " "Processing started: Thu Nov 28 11:43:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385657005185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385657005185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385657005185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1385657005676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system-rtl " "Found design unit 1: first_nios2_system-rtl" {  } { { "final_fpga/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006185 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "final_fpga/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006187 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006189 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006191 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006193 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006196 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006199 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_width_adapter-rtl " "Found design unit 1: first_nios2_system_width_adapter-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006201 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_width_adapter " "Found entity 1: first_nios2_system_width_adapter" {  } { { "final_fpga/synthesis/first_nios2_system_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_width_adapter_002-rtl " "Found design unit 1: first_nios2_system_width_adapter_002-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006203 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_width_adapter_002 " "Found entity 1: first_nios2_system_width_adapter_002" {  } { { "final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006205 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator " "Found entity 1: first_nios2_system_cpu_data_master_translator" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_instruction_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_instruction_master_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006208 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_instruction_master_translator " "Found entity 1: first_nios2_system_cpu_instruction_master_translator" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator-rtl " "Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006210 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator " "Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator" {  } { { "final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_dma_engine_0_avalon_master_translator-rtl " "Found design unit 1: first_nios2_system_dma_engine_0_avalon_master_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006212 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_dma_engine_0_avalon_master_translator " "Found entity 1: first_nios2_system_dma_engine_0_avalon_master_translator" {  } { { "final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006214 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_onchip_mem_s1_translator-rtl " "Found design unit 1: first_nios2_system_onchip_mem_s1_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006217 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem_s1_translator " "Found entity 1: first_nios2_system_onchip_mem_s1_translator" {  } { { "final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006219 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator" {  } { { "final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator-rtl " "Found design unit 1: first_nios2_system_sys_clk_timer_s1_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006221 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator " "Found entity 1: first_nios2_system_sys_clk_timer_s1_translator" {  } { { "final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sysid_control_slave_translator-rtl " "Found design unit 1: first_nios2_system_sysid_control_slave_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006223 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid_control_slave_translator " "Found entity 1: first_nios2_system_sysid_control_slave_translator" {  } { { "final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006225 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator" {  } { { "final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_regfile_final_0_avalon_slave_0_translator-rtl " "Found design unit 1: first_nios2_system_regfile_final_0_avalon_slave_0_translator-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006227 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_regfile_final_0_avalon_slave_0_translator " "Found entity 1: first_nios2_system_regfile_final_0_avalon_slave_0_translator" {  } { { "final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006230 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent" {  } { { "final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006234 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" {  } { { "final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006237 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" {  } { { "final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_irq_mapper.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux " "Found entity 1: first_nios2_system_rsp_xbar_mux" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux_005 " "Found entity 1: first_nios2_system_rsp_xbar_demux_005" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux " "Found entity 1: first_nios2_system_rsp_xbar_demux" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux_005 " "Found entity 1: first_nios2_system_cmd_xbar_mux_005" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux " "Found entity 1: first_nios2_system_cmd_xbar_mux" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_002 " "Found entity 1: first_nios2_system_cmd_xbar_demux_002" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_001 " "Found entity 1: first_nios2_system_cmd_xbar_demux_001" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux " "Found entity 1: first_nios2_system_cmd_xbar_demux" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_fpga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_fpga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router_005.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router_005.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_005_default_decode " "Found entity 1: first_nios2_system_id_router_005_default_decode" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006286 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router_005 " "Found entity 2: first_nios2_system_id_router_005" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_default_decode " "Found entity 1: first_nios2_system_id_router_default_decode" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006288 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router " "Found entity 2: first_nios2_system_id_router" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_002_default_decode " "Found entity 1: first_nios2_system_addr_router_002_default_decode" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006290 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router_002 " "Found entity 2: first_nios2_system_addr_router_002" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385657006292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_default_decode " "Found entity 1: first_nios2_system_addr_router_default_decode" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006293 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router " "Found entity 2: first_nios2_system_addr_router" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_fpga/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_fpga/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/dma_engine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/dma_engine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/regfile_final.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/regfile_final.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_if.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_if.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_wcontrol.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_wcontrol.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_addressing.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_addressing.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_avdetect.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_avdetect.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_buffer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_buffer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_rcontrol.vhd 0 0 " "Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_rcontrol.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: first_nios2_system_new_sdram_controller_0_input_efifo_module" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006319 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_new_sdram_controller_0 " "Found entity 2: first_nios2_system_new_sdram_controller_0" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_sysid.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006326 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006326 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006326 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006326 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657006326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657006326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_tm_count " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_tm_count" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifowp_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifowp_inc" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifocount_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifocount_inc" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_mult_cell " "Found entity 1: first_nios2_system_cpu_mult_cell" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "final_fpga/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385657007881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007881 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator DE2_TOP.vhd(501) " "VHDL syntax error at DE2_TOP.vhd(501) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 501 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1385657007883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pwhite8/vlsi/vhdl/de2_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385657007883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg " "Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385657007954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385657008192 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 11:43:28 2013 " "Processing ended: Thu Nov 28 11:43:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385657008192 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385657008192 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385657008192 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385657008192 ""}
