# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_01_BCD_adder.srcs/sources_1/new/bcd_adder.v" \
"../../../../Lab_01_BCD_adder.srcs/sim_1/new/BCD_adder_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
