--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

c:\xilinx\14.7\ise_ds\ise\bin\nt\unwrapped\trce.exe -v 150 -intstyle xflow -xml
dkver1_cw.twx -o dkver1_cw.twr dkver1_cw.ncd dkver1_cw.pcf

Design file:              dkver1_cw.ncd
Physical constraint file: dkver1_cw.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 150 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_33621d2a = PERIOD TIMEGRP "clk_33621d2a" 9 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16414 paths analyzed, 2697 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.300ns.
--------------------------------------------------------------------------------
Slack:                  1.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000043 (FF)
  Requirement:          9.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (1.007 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000043
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.SR     net (fanout=8)        6.147   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000043
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (0.995ns logic, 6.147ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000044 (FF)
  Requirement:          9.000ns
  Data Path Delay:      7.133ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (1.007 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000044
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.SR     net (fanout=8)        6.147   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000044
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (0.986ns logic, 6.147ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000045 (FF)
  Requirement:          9.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (1.007 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000045
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.SR     net (fanout=8)        6.147   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000045
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (0.975ns logic, 6.147ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  1.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000046 (FF)
  Requirement:          9.000ns
  Data Path Delay:      7.100ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (1.007 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000046
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.SR     net (fanout=8)        6.147   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y132.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000046
    -------------------------------------------------  ---------------------------
    Total                                      7.100ns (0.953ns logic, 6.147ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (1.009 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.SR     net (fanout=8)        5.964   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (0.995ns logic, 5.964ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (1.009 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.SR     net (fanout=8)        5.964   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (0.986ns logic, 5.964ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (1.009 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.SR     net (fanout=8)        5.964   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (0.975ns logic, 5.964ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004b (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (1.011 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.SR     net (fanout=8)        5.928   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004b
    -------------------------------------------------  ---------------------------
    Total                                      6.923ns (0.995ns logic, 5.928ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004a (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.917ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (1.009 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.SR     net (fanout=8)        5.964   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y131.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004a
    -------------------------------------------------  ---------------------------
    Total                                      6.917ns (0.953ns logic, 5.964ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  1.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004c (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (1.011 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.SR     net (fanout=8)        5.928   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004c
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (0.986ns logic, 5.928ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004d (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (1.011 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.SR     net (fanout=8)        5.928   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004d
    -------------------------------------------------  ---------------------------
    Total                                      6.903ns (0.975ns logic, 5.928ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004e (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (1.011 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.SR     net (fanout=8)        5.928   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y130.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004e
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (0.953ns logic, 5.928ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  2.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004f (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.012 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.SR     net (fanout=8)        5.745   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004f
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (0.995ns logic, 5.745ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  2.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000050 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.012 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000050
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.SR     net (fanout=8)        5.745   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000050
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (0.986ns logic, 5.745ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000051 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.012 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000051
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.SR     net (fanout=8)        5.745   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000051
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (0.975ns logic, 5.745ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.012 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.SR     net (fanout=8)        5.745   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y129.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (0.953ns logic, 5.745ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  2.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000053 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.696ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (1.013 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000053
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.SR     net (fanout=8)        5.701   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000053
    -------------------------------------------------  ---------------------------
    Total                                      6.696ns (0.995ns logic, 5.701ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  2.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000054 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (1.013 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000054
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.SR     net (fanout=8)        5.701   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000054
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (0.986ns logic, 5.701ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  2.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (1.013 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.SR     net (fanout=8)        5.701   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (0.975ns logic, 5.701ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000056 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (1.013 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000056
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.SR     net (fanout=8)        5.701   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y128.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000056
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (0.953ns logic, 5.701ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000057 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.094 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000057
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.SR     net (fanout=8)        5.517   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000057
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (0.995ns logic, 5.517ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  2.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.503ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.094 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.SR     net (fanout=8)        5.517   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058
    -------------------------------------------------  ---------------------------
    Total                                      6.503ns (0.986ns logic, 5.517ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  2.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000059 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.094 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000059
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.SR     net (fanout=8)        5.517   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000059
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (0.975ns logic, 5.517ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005a (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.094 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.SR     net (fanout=8)        5.517   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y127.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005a
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.953ns logic, 5.517ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  2.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005b (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.093 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.SR     net (fanout=8)        5.473   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005b
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.995ns logic, 5.473ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  2.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005c (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.093 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.SR     net (fanout=8)        5.473   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005c
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (0.986ns logic, 5.473ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  2.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.093 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.SR     net (fanout=8)        5.473   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (0.975ns logic, 5.473ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005e (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.093 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.SR     net (fanout=8)        5.473   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y126.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005e
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (0.953ns logic, 5.473ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  2.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.285ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (1.092 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.SR     net (fanout=8)        5.290   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.CLK    Tsrck                 0.470   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (0.995ns logic, 5.290ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  2.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (1.092 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.SR     net (fanout=8)        5.290   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.CLK    Tsrck                 0.461   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (0.986ns logic, 5.290ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  2.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.265ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (1.092 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.SR     net (fanout=8)        5.290   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.CLK    Tsrck                 0.450   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (0.975ns logic, 5.290ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  2.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062 (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.243ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (1.092 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24 to dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.SR     net (fanout=8)        5.290   dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24
    SLICE_X60Y125.CLK    Tsrck                 0.428   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (0.953ns logic, 5.290ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.138ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.138ns (1.983ns logic, 4.155ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (1.980ns logic, 4.155ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (1.978ns logic, 4.155ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.965ns logic, 4.155ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.952ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (1.643ns logic, 4.309ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.115ns (1.960ns logic, 4.155ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (1.983ns logic, 4.134ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  2.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.407   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (1.982ns logic, 4.134ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  2.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (1.980ns logic, 4.134ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  2.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (1.957ns logic, 4.155ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (1.980ns logic, 4.134ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  2.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (1.957ns logic, 4.155ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (1.978ns logic, 4.134ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (1.955ns logic, 4.155ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (1.965ns logic, 4.134ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (1.942ns logic, 4.155ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  2.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.328   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (1.620ns logic, 4.309ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  2.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.095ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.095ns (1.940ns logic, 4.155ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  2.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (1.960ns logic, 4.134ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  2.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.093ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.407   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (1.959ns logic, 4.134ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  2.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.934ns logic, 4.155ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  2.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.957ns logic, 4.134ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  2.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.957ns logic, 4.134ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  2.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.957ns logic, 4.134ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  2.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.955ns logic, 4.134ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  2.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.076ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (1.942ns logic, 4.134ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.495   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (1.940ns logic, 4.134ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.072ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.072ns (1.917ns logic, 4.155ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.068ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.068ns (1.934ns logic, 4.134ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  2.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      6.051ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X28Y83.A2      net (fanout=3)        2.614   dkver1_x0/delay13_q_net_x2(0)
    SLICE_X28Y83.COUT    Topcya                0.472   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (1.917ns logic, 4.134ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  2.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.688   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(5)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.658ns logic, 4.256ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.813ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.921 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X43Y82.A2      net (fanout=2)        0.767   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(18)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (1.774ns logic, 4.039ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.810ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.921 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X43Y82.A1      net (fanout=2)        0.764   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(17)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (1.774ns logic, 4.036ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.921 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X43Y82.A2      net (fanout=2)        0.767   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(18)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.474   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.805ns (1.766ns logic, 4.039ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.921 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X43Y82.A1      net (fanout=2)        0.764   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(17)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.474   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (1.766ns logic, 4.036ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X45Y64.D3      net (fanout=13)       1.425   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X45Y64.D       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(9)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s141
    SLICE_X36Y63.A3      net (fanout=2)        1.497   dkver1_x0/addsub1_s_net_x1(9)
    SLICE_X36Y63.CLK     Tas                   0.687   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi4
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (1.681ns logic, 4.157ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  3.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X45Y64.D3      net (fanout=13)       1.425   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X45Y64.D       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(9)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s141
    SLICE_X36Y63.A3      net (fanout=2)        1.497   dkver1_x0/addsub1_s_net_x1(9)
    SLICE_X36Y63.CLK     Tas                   0.679   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(4)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.673ns logic, 4.157ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  3.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.595   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi5
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.565ns logic, 4.256ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X19Y83.D1      net (fanout=13)       0.787   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X19Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(6)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s111
    SLICE_X22Y62.D4      net (fanout=2)        2.194   dkver1_x0/addsub3_s_net_x1(6)
    SLICE_X22Y62.COUT    Topcyd                0.343   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi3
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (1.635ns logic, 4.125ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  3.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.750ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X21Y83.D1      net (fanout=2)        0.939   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(18)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.750ns (1.643ns logic, 4.107ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X19Y83.D1      net (fanout=13)       0.787   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X19Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(6)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s111
    SLICE_X22Y62.D4      net (fanout=2)        2.194   dkver1_x0/addsub3_s_net_x1(6)
    SLICE_X22Y62.COUT    Topcyd                0.312   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (1.604ns logic, 4.125ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X21Y83.D1      net (fanout=2)        0.939   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(18)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.328   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (1.620ns logic, 4.107ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2 (FF)
  Destination:          dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (1.094 - 1.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2 to dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y82.BQ      Tcko                  0.525   dkver1_x0/delay10_q_net_x2(4)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2
    SLICE_X23Y127.DX     net (fanout=3)        5.145   dkver1_x0/delay13_q_net_x2(12)
    SLICE_X23Y127.CLK    Tdick                 0.114   pulseout4_30_OBUF
                                                       dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (0.639ns logic, 5.145ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  3.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.AQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062
    SLICE_X62Y128.A4     net (fanout=2)        0.899   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(0)
    SLICE_X62Y128.COUT   Topcya                0.495   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.724ns logic, 4.107ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  3.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X55Y71.A2      net (fanout=2)        1.007   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(18)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.688   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(5)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.658ns logic, 4.028ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X55Y71.A1      net (fanout=2)        1.004   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(17)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.688   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(5)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (1.658ns logic, 4.025ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  3.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.921 - 1.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X43Y80.B3      net (fanout=2)        0.778   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(14)
    SLICE_X43Y80.B       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o13_SW0
    SLICE_X43Y80.C1      net (fanout=13)       1.338   N2
    SLICE_X43Y80.C       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s21
    SLICE_X40Y62.A3      net (fanout=2)        1.736   dkver1_x0/addsub_s_net_x1(1)
    SLICE_X40Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.774ns logic, 3.855ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.921 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d
    SLICE_X43Y82.A3      net (fanout=2)        0.584   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.774ns logic, 3.856ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.808ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.AQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062
    SLICE_X62Y128.A4     net (fanout=2)        0.899   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(0)
    SLICE_X62Y128.COUT   Topcya                0.472   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (1.701ns logic, 4.107ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X40Y68.B1      net (fanout=13)       1.480   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X40Y68.B       Tilo                  0.254   dkver1_x0/addsub1_s_net_x1(4)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s91
    SLICE_X36Y62.C2      net (fanout=2)        1.321   dkver1_x0/addsub1_s_net_x1(4)
    SLICE_X36Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (1.638ns logic, 4.039ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  3.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.921 - 1.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X43Y80.B3      net (fanout=2)        0.778   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(14)
    SLICE_X43Y80.B       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o13_SW0
    SLICE_X43Y80.C1      net (fanout=13)       1.338   N2
    SLICE_X43Y80.C       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s21
    SLICE_X40Y62.A3      net (fanout=2)        1.736   dkver1_x0/addsub_s_net_x1(1)
    SLICE_X40Y62.COUT    Topcya                0.474   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (1.766ns logic, 3.855ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.622ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.921 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d
    SLICE_X43Y82.A3      net (fanout=2)        0.584   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(19)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.474   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.622ns (1.766ns logic, 3.856ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X55Y71.C2      net (fanout=13)       0.561   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X55Y71.C       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s81
    SLICE_X36Y62.B2      net (fanout=2)        2.096   dkver1_x0/addsub1_s_net_x1(3)
    SLICE_X36Y62.COUT    Topcyb                0.483   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.775ns logic, 3.895ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  3.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d
    SLICE_X21Y83.D3      net (fanout=2)        0.799   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (1.643ns logic, 3.967ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  3.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X40Y68.B1      net (fanout=13)       1.480   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X40Y68.B       Tilo                  0.254   dkver1_x0/addsub1_s_net_x1(4)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s91
    SLICE_X36Y62.C2      net (fanout=2)        1.321   dkver1_x0/addsub1_s_net_x1(4)
    SLICE_X36Y62.COUT    Topcyc                0.328   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (1.615ns logic, 4.039ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  3.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X41Y68.A2      net (fanout=13)       1.693   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X41Y68.A       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(7)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s101
    SLICE_X36Y62.C3      net (fanout=2)        1.062   dkver1_x0/addsub1_s_net_x1(5)
    SLICE_X36Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (1.643ns logic, 3.993ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  3.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (1.056 - 1.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.CQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058
    SLICE_X62Y129.A2     net (fanout=2)        0.925   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(10)
    SLICE_X62Y129.COUT   Topcya                0.495   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi4
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (1.633ns logic, 4.130ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d
    SLICE_X21Y83.D3      net (fanout=2)        0.799   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.328   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.620ns logic, 3.967ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  3.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (1.056 - 1.037)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y126.BQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d
    SLICE_X62Y128.C1     net (fanout=2)        0.967   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(5)
    SLICE_X62Y128.COUT   Topcyc                0.348   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.577ns logic, 4.175ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  3.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.BQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061
    SLICE_X62Y128.A3     net (fanout=2)        0.816   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(1)
    SLICE_X62Y128.COUT   Topcya                0.495   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (1.724ns logic, 4.024ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  3.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.DQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f
    SLICE_X62Y128.B3     net (fanout=2)        0.863   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
    SLICE_X62Y128.COUT   Topcyb                0.448   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(1)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (1.677ns logic, 4.071ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  3.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X41Y68.A2      net (fanout=13)       1.693   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X41Y68.A       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(7)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s101
    SLICE_X36Y62.C3      net (fanout=2)        1.062   dkver1_x0/addsub1_s_net_x1(5)
    SLICE_X36Y62.COUT    Topcyc                0.328   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (1.620ns logic, 3.993ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  3.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X55Y71.A2      net (fanout=2)        1.007   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(18)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X45Y64.D3      net (fanout=13)       1.425   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X45Y64.D       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(9)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s141
    SLICE_X36Y63.A3      net (fanout=2)        1.497   dkver1_x0/addsub1_s_net_x1(9)
    SLICE_X36Y63.CLK     Tas                   0.687   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi4
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (1.681ns logic, 3.929ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  3.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (1.056 - 1.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.CQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058
    SLICE_X62Y129.A2     net (fanout=2)        0.925   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(10)
    SLICE_X62Y129.COUT   Topcya                0.472   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(4)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (1.610ns logic, 4.130ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X55Y71.A1      net (fanout=2)        1.004   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(17)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X45Y64.D3      net (fanout=13)       1.425   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X45Y64.D       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(9)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s141
    SLICE_X36Y63.A3      net (fanout=2)        1.497   dkver1_x0/addsub1_s_net_x1(9)
    SLICE_X36Y63.CLK     Tas                   0.687   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi4
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.681ns logic, 3.926ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  3.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.728ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.728ns (1.936ns logic, 3.792ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  3.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.933ns logic, 3.792ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  3.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X55Y71.A2      net (fanout=2)        1.007   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(18)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X45Y64.D3      net (fanout=13)       1.425   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X45Y64.D       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(9)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s141
    SLICE_X36Y63.A3      net (fanout=2)        1.497   dkver1_x0/addsub1_s_net_x1(9)
    SLICE_X36Y63.CLK     Tas                   0.679   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(4)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.673ns logic, 3.929ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  3.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X21Y83.D1      net (fanout=2)        0.939   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(18)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X19Y83.D1      net (fanout=13)       0.787   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X19Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(6)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s111
    SLICE_X22Y62.D4      net (fanout=2)        2.194   dkver1_x0/addsub3_s_net_x1(6)
    SLICE_X22Y62.COUT    Topcyd                0.343   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi3
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.635ns logic, 3.923ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.723ns (1.931ns logic, 3.792ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X55Y71.A1      net (fanout=2)        1.004   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(17)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X45Y64.D3      net (fanout=13)       1.425   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X45Y64.D       Tilo                  0.259   dkver1_x0/addsub1_s_net_x1(9)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s141
    SLICE_X36Y63.A3      net (fanout=2)        1.497   dkver1_x0/addsub1_s_net_x1(9)
    SLICE_X36Y63.CLK     Tas                   0.679   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(4)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (1.673ns logic, 3.926ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  3.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (1.056 - 1.037)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y126.BQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d
    SLICE_X62Y128.C1     net (fanout=2)        0.967   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(5)
    SLICE_X62Y128.COUT   Topcyc                0.325   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (1.554ns logic, 4.175ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  3.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X22Y83.D2      net (fanout=13)       1.007   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X22Y83.D       Tilo                  0.254   dkver1_x0/addsub3_s_net_x1(7)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s121
    SLICE_X22Y62.D3      net (fanout=2)        1.770   dkver1_x0/addsub3_s_net_x1(7)
    SLICE_X22Y62.COUT    Topcyd                0.343   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi3
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.630ns logic, 3.921ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  3.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X55Y71.A2      net (fanout=2)        1.007   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(18)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.595   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi5
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.565ns logic, 4.028ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.BQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061
    SLICE_X62Y128.A3     net (fanout=2)        0.816   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(1)
    SLICE_X62Y128.COUT   Topcya                0.472   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.701ns logic, 4.024ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  3.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.921 - 1.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X43Y82.A4      net (fanout=2)        0.494   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(14)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.774ns logic, 3.766ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  3.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X55Y71.A1      net (fanout=2)        1.004   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(17)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.595   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi5
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.565ns logic, 4.025ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (1.918ns logic, 3.792ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  3.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.532ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.921 - 1.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X43Y82.A4      net (fanout=2)        0.494   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(14)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.474   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.766ns logic, 3.766ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.100ns (1.056 - 0.956)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y129.AQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052
    SLICE_X62Y129.B2     net (fanout=2)        1.005   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(16)
    SLICE_X62Y129.COUT   Topcyb                0.448   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(5)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.586ns logic, 4.210ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  3.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.707ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.936ns logic, 3.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.706ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.407   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.706ns (1.935ns logic, 3.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  3.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.933ns logic, 3.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  3.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (1.910ns logic, 3.792ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  3.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.933ns logic, 3.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  3.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.711ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.DQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f
    SLICE_X62Y128.B3     net (fanout=2)        0.863   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
    SLICE_X62Y128.COUT   Topcyb                0.411   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi1
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.711ns (1.640ns logic, 4.071ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  3.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (1.931ns logic, 3.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  3.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.920 - 1.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032 to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032
    SLICE_X55Y71.A4      net (fanout=2)        1.235   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(14)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X55Y71.C2      net (fanout=13)       0.561   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X55Y71.C       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s81
    SLICE_X36Y62.B2      net (fanout=2)        2.096   dkver1_x0/addsub1_s_net_x1(3)
    SLICE_X36Y62.COUT    Topcyb                0.390   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(3)
    SLICE_X36Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.682ns logic, 3.895ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  3.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X21Y83.D1      net (fanout=2)        0.939   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(18)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X19Y83.D1      net (fanout=13)       0.787   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X19Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(6)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s111
    SLICE_X22Y62.D4      net (fanout=2)        2.194   dkver1_x0/addsub3_s_net_x1(6)
    SLICE_X22Y62.COUT    Topcyd                0.312   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.604ns logic, 3.923ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  3.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.899ns logic, 3.792ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (1.896ns logic, 3.792ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X22Y83.D2      net (fanout=13)       1.007   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X22Y83.D       Tilo                  0.254   dkver1_x0/addsub3_s_net_x1(7)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s121
    SLICE_X22Y62.D3      net (fanout=2)        1.770   dkver1_x0/addsub3_s_net_x1(7)
    SLICE_X22Y62.COUT    Topcyd                0.312   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (1.599ns logic, 3.921ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.689ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.918ns logic, 3.771ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  3.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.894ns logic, 3.792ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  3.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.685ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (1.893ns logic, 3.792ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  3.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.768ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (1.056 - 0.957)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y128.BQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055
    SLICE_X62Y129.A1     net (fanout=2)        0.930   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(13)
    SLICE_X62Y129.COUT   Topcya                0.495   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi4
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (1.633ns logic, 4.135ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.910ns logic, 3.771ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  3.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030 to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.AQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030
    SLICE_X21Y83.D4      net (fanout=2)        0.698   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(16)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (1.643ns logic, 3.866ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.881ns logic, 3.792ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  3.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.759ns (Levels of Logic = 3)
  Clock Path Skew:      0.100ns (1.056 - 0.956)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y129.AQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052
    SLICE_X62Y129.B2     net (fanout=2)        1.005   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(16)
    SLICE_X62Y129.COUT   Topcyb                0.411   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lutdi5
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (1.549ns logic, 4.210ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  3.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.408   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.899ns logic, 3.771ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  3.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.407   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (1.898ns logic, 3.771ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (1.896ns logic, 3.771ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (1.873ns logic, 3.792ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.405   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (1.896ns logic, 3.771ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  3.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.403   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (1.894ns logic, 3.771ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  3.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.664ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.448   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lut(1)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (1.893ns logic, 3.771ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  3.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (1.056 - 0.957)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y128.BQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055
    SLICE_X62Y129.A1     net (fanout=2)        0.930   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(13)
    SLICE_X62Y129.COUT   Topcya                0.472   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(4)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (1.610ns logic, 4.135ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030 to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.AQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030
    SLICE_X21Y83.D4      net (fanout=2)        0.698   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(16)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X17Y83.D2      net (fanout=13)       0.988   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.328   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lut(2)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.620ns logic, 3.866ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  3.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002d (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.920 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002d to dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002d
    SLICE_X55Y71.A3      net (fanout=2)        0.849   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/core_s(19)
    SLICE_X55Y71.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X46Y64.D2      net (fanout=13)       1.727   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X46Y64.D       Tilo                  0.235   dkver1_x0/addsub1_s_net_x1(11)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/Mmux_conv_s41
    SLICE_X36Y63.B4      net (fanout=2)        1.294   dkver1_x0/addsub1_s_net_x1(11)
    SLICE_X36Y63.CLK     Tas                   0.688   dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_lut(5)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.658ns logic, 3.870ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  3.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.652ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.390   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (1.881ns logic, 3.771ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  3.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (1.049 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y84.CE      net (fanout=2)        0.354   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y84.CLK     Tceck                 0.365   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (1.856ns logic, 3.792ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.921 - 1.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031 to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031
    SLICE_X43Y82.A5      net (fanout=2)        0.426   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (1.774ns logic, 3.698ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  3.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (1.051 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2 to dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.525   dkver1_x0/delay13_q_net_x2(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X28Y83.B3      net (fanout=3)        2.251   dkver1_x0/delay13_q_net_x2(3)
    SLICE_X28Y83.COUT    Topcyb                0.411   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_lutdi1
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CIN     net (fanout=1)        0.003   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X28Y84.CMUX    Tcinc                 0.296   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A5      net (fanout=1)        1.184   dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)
    SLICE_X29Y84.A       Tilo                  0.259   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(11)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_INV_0
    SLICE_X29Y83.CE      net (fanout=2)        0.333   dkver1_x0/peaksensing_3d_dc4d47ad19/register3/internal_ce
    SLICE_X29Y83.CLK     Tceck                 0.382   dkver1_x0/peaksensing_3d_dc4d47ad19/register3_q_net(3)
                                                       dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (1.873ns logic, 3.771ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  3.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.921 - 1.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031 to dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.DQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031
    SLICE_X43Y82.A5      net (fanout=2)        0.426   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/core_s(15)
    SLICE_X43Y82.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o1
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X43Y80.D1      net (fanout=13)       1.187   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X43Y80.D       Tilo                  0.259   dkver1_x0/register_q_net_x1(3)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/Mmux_conv_s15
    SLICE_X40Y62.A2      net (fanout=2)        2.082   dkver1_x0/addsub_s_net_x1(0)
    SLICE_X40Y62.COUT    Topcya                0.474   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_lut(0)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(3)
    SLICE_X40Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.766ns logic, 3.698ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  3.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.CQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e
    SLICE_X21Y83.A2      net (fanout=2)        0.950   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(18)
    SLICE_X21Y83.A       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X17Y83.D3      net (fanout=13)       0.698   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o1
    SLICE_X17Y83.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(5)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s101
    SLICE_X22Y62.C2      net (fanout=2)        2.177   dkver1_x0/addsub3_s_net_x1(5)
    SLICE_X22Y62.COUT    Topcyc                0.351   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi2
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (1.643ns logic, 3.828ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  3.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060 (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (1.056 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060 to dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y125.CQ     Tcko                  0.525   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060
    SLICE_X62Y128.B4     net (fanout=2)        0.763   dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(2)
    SLICE_X62Y128.COUT   Topcyb                0.448   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_lut(1)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(3)
    SLICE_X62Y129.COUT   Tbyp                  0.091   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.CIN    net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(7)
    SLICE_X62Y130.AMUX   Tcina                 0.240   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.A4      net (fanout=1)        3.202   dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)
    SLICE_X49Y96.CLK     Tas                   0.373   dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/Mcompar_result_16_3_rel_cy(8)_inv1_INV_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (1.677ns logic, 3.971ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  3.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f (FF)
  Destination:          dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.924 - 1.081)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f to dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BQ      Tcko                  0.476   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(19)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f
    SLICE_X21Y83.D2      net (fanout=2)        1.141   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/core_s(17)
    SLICE_X21Y83.D       Tilo                  0.259   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o12
    SLICE_X21Y82.D3      net (fanout=13)       0.613   dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_core_s[20]_GND_18_o_MUX_33_o11
    SLICE_X21Y82.D       Tilo                  0.259   dkver1_x0/addsub3_s_net_x1(0)
                                                       dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/Mmux_conv_s15
    SLICE_X22Y62.A2      net (fanout=2)        1.936   dkver1_x0/addsub3_s_net_x1(0)
    SLICE_X22Y62.COUT    Topcya                0.482   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_lutdi
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(3)
    SLICE_X22Y63.CLK     Tcinck                0.298   dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/Mcompar_result_18_3_rel_cy(6)_inv1_cy
                                                       dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.774ns logic, 3.693ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_33621d2a = PERIOD TIMEGRP "clk_33621d2a" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.334ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout3_6_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X14Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(8)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay13_q_net_x2(0)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X22Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay12_q_net_x2(6)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X26Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay7_q_net/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X26Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay7_q_net/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X26Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay7_q_net/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X26Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay7_q_net/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X26Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_0_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(12)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X36Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay11_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X36Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout4_8_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X36Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X40Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout2_4_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(10)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dkver1_x0/delay10_q_net_x2(4)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X52Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_2_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1/CLK
  Location pin: SLICE_X60Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.601ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: peakout1_10_OBUF/CLK
  Logical resource: dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1/CLK
  Location pin: SLICE_X64Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062/CK
  Location pin: SLICE_X60Y125.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061/CK
  Location pin: SLICE_X60Y125.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060/CK
  Location pin: SLICE_X60Y125.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(3)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f/CK
  Location pin: SLICE_X60Y125.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005e/CK
  Location pin: SLICE_X60Y126.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d/CK
  Location pin: SLICE_X60Y126.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005c/CK
  Location pin: SLICE_X60Y126.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(7)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005b/CK
  Location pin: SLICE_X60Y126.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005a/CK
  Location pin: SLICE_X60Y127.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000059/CK
  Location pin: SLICE_X60Y127.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058/CK
  Location pin: SLICE_X60Y127.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(11)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000057/CK
  Location pin: SLICE_X60Y127.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000056/CK
  Location pin: SLICE_X60Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055/CK
  Location pin: SLICE_X60Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000054/CK
  Location pin: SLICE_X60Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(15)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000053/CK
  Location pin: SLICE_X60Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052/CK
  Location pin: SLICE_X60Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000051/CK
  Location pin: SLICE_X60Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000050/CK
  Location pin: SLICE_X60Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(19)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004f/CK
  Location pin: SLICE_X60Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004e/CK
  Location pin: SLICE_X60Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004d/CK
  Location pin: SLICE_X60Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004c/CK
  Location pin: SLICE_X60Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(23)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004b/CK
  Location pin: SLICE_X60Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004a/CK
  Location pin: SLICE_X60Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049/CK
  Location pin: SLICE_X60Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048/CK
  Location pin: SLICE_X60Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047/CK
  Location pin: SLICE_X60Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000046/CK
  Location pin: SLICE_X60Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000045/CK
  Location pin: SLICE_X60Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000044/CK
  Location pin: SLICE_X60Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(31)/CLK
  Logical resource: dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000043/CK
  Location pin: SLICE_X60Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.520ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pulseout1_3_OBUF/CLK
  Logical resource: dkver1_x0/sigseparation1_1d_9e1277b02d/counter/comp3.core_instance3/blk00000001/blk00000038/CK
  Location pin: SLICE_X14Y95.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16414 paths, 0 nets, and 2137 connections

Design statistics:
   Minimum period:   7.300ns{1}   (Maximum frequency: 136.986MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 04 18:19:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 290 MB



