Integrated CPU Cache Power Management in Multiple Clock Domain Processors.	Nevine AbouGhazaleh,Bruce R. Childers,Daniel Mossé,Rami G. Melhem	10.1007/978-3-540-77560-7_15
Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator.	Patrick Akl,Andreas Moshovos	10.1007/978-3-540-77560-7_18
Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache.	Yosi Ben-Asher,Omer Boehm,Daniel Citron,Gadi Haber,Moshe Klausner,Roy Levin,Yousef Shajrawi	10.1007/978-3-540-77560-7_26
Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE.	Filip Blagojevic,Xizhou Feng,Kirk W. Cameron,Dimitrios S. Nikolopoulos	10.1007/978-3-540-77560-7_4
Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array.	Frank Bouwens,Mladen Berekovic,Bjorn De Sutter,Georgi Gaydadjiev	10.1007/978-3-540-77560-7_6
BRAM-LUT Tradeoff on a Polymorphic DES Design.	Ricardo Chaves,Blagomir Donchev,Georgi Kuzmanov,Leonel Sousa,Stamatis Vassiliadis	10.1007/978-3-540-77560-7_5
Fast Bounds Checking Using Debug Register.	Tzi-cker Chiueh	10.1007/978-3-540-77560-7_8
An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems.	Marco Cornero,Roberto Costa,Ricardo Fernández Pascual,Andrea C. Ornstein,Erven Rohou	10.1007/978-3-540-77560-7_10
Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis.	Stijn Eyerman,Lieven Eeckhout,James E. Smith 0001	10.1007/978-3-540-77560-7_9
LPA: A First Approach to the Loop Processor Architecture.	Alejandro García,Oliverio J. Santana,Enrique Fernández,Pedro Medina,Mateo Valero	10.1007/978-3-540-77560-7_19
Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation.	Maziar Goudarzi,Tohru Ishihara,Hamid Noori	10.1007/978-3-540-77560-7_16
Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP.	Jochem Govers,Jos Huisken,Mladen Berekovic,Olivier Rousseaux,Frank Bouwens,Michael De Nil,Jef L. van Meerbergen	10.1007/978-3-540-77560-7_7
Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions.	Todd T. Hahn,Eric Stotzer,Dineel Sule,Mike Asal	10.1007/978-3-540-77560-7_11
MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing.	Kevin D. Kissell	10.1007/978-3-540-77560-7_2
Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm.	Roy Levin,Ilan Newman,Gadi Haber	10.1007/978-3-540-77560-7_20
Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory.	Chun-Chieh Lin,Chuen-Liang Chen	10.1007/978-3-540-77560-7_25
MLP-Aware Dynamic Cache Partitioning.	Miquel Moretó,Francisco J. Cazorla,Alex Ramírez,Mateo Valero	10.1007/978-3-540-77560-7_23
rMPI: Message Passing on Multicore Processors with On-Chip Interconnect.	James Psota,Anant Agarwal	10.1007/978-3-540-77560-7_3
Coffee: COmpiler Framework for Energy-Aware Exploration.	Praveen Raghavan,Andy Lambrechts,Javed Absar,Murali Jayapala,Francky Catthoor,Diederik Verkest	10.1007/978-3-540-77560-7_14
Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture.	Subhradyuti Sarkar,Dean M. Tullsen	10.1007/978-3-540-77560-7_24
The Significance of Affectors and Affectees Correlations for Branch Prediction.	Yiannakis Sazeides,Andreas Moustakas,Kypros Constantinides,Marios Kleanthous	10.1007/978-3-540-77560-7_17
Drug Design Issues on the Cell BE.	Harald Servat,Cecilia González-Alvarez,Xavier Aguilar,Daniel Cabrera-Benitez,Daniel Jiménez-González	10.1007/978-3-540-77560-7_13
Supercomputing for the Future, Supercomputing from the Past (Keynote).	Mateo Valero,Jesús Labarta	10.1007/978-3-540-77560-7_1
Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior.	Frederik Vandeputte,Lieven Eeckhout	10.1007/978-3-540-77560-7_22
Experiences with Parallelizing a Bio-informatics Program on the Cell BE.	Hans Vandierendonck,Sean Rul,Michiel Questier,Koen De Bosschere	10.1007/978-3-540-77560-7_12
Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy.	Vincent M. Weaver,Sally A. McKee	10.1007/978-3-540-77560-7_21
High Performance Embedded Architectures and Compilers, Third International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008, Proceedings	Per Stenström,Michel Dubois 0001,Manolis Katevenis,Rajiv Gupta 0001,Theo Ungerer	10.1007/978-3-540-77560-7
