tst r0, r1 
addne r0, r2, r1, lsr #14 
mvnne r0, r3 
add r1, r0, r1, ror #11 
and r3, r1, #5 
asr r3, r3, r1 
