V 000051 55 1047          1739137864786 Behavioral
(_unit VHDL(timer 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1739137864787 2025.02.09 15:51:04)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code feaca9aea2a9fee8f9f0eca5abf8f7f8aaf8fbf9fc)
	(_ent
		(_time 1739137864776)
	)
	(_object
		(_gen(_int TICKS -1 0 8 \9\ (_ent((i 9)))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int EOT -2 0 13(_ent(_out))))
		(_sig(_int Cn -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Fin -2 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((EOT)(Fin)))(_trgt(2))(_sens(5)))))
			(Comparador(_arch 1 0 22(_prcs(_simple)(_trgt(3)(5))(_sens(4)))))
			(Sequential(_arch 2 0 33(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_BIT)))
	(_model . Behavioral 3 -1)
)
V 000051 55 879           1739137939964 Behavioral
(_unit VHDL(latchsr 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1739137939965 2025.02.09 15:52:19)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code a2a5f3f5a1f4f2b4a3f5baf9f0a5a0a4f1a4a3a5a6)
	(_ent
		(_time 1739137939962)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qn -1 0 16(_arch(_uni))))
		(_sig(_int Qp -1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(5)(4))(_sens(2)(3))(_read(6)))))
			(Sequential(_arch 1 0 31(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(NUMERIC_BIT)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1408          1739138037941 Behavioral
(_unit VHDL(freecounter 0 7(behavioral 0 19))
	(_version vf5)
	(_time 1739138037942 2025.02.09 15:53:57)
	(_source(\../src/FreeCounter.vhd\))
	(_parameters tan)
	(_code 626d65636235337464657138656567643765666467)
	(_ent
		(_time 1739138037934)
	)
	(_object
		(_gen(_int WIDTH -1 0 9 \16\ (_ent gms((i 16)))))
		(_port(_int ENA -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int RST -2 0 14(_ent(_in)(_event))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int COUT 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{WIDTH-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int counter_reg 1 0 20(_arch(_uni((_others(i 0)))))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int Cp 2 0 21(_arch(_uni((_others(i 0)))))))
		(_sig(_int Cn 2 0 21(_arch(_uni((_others(i 0)))))))
		(_prcs
			(Combinational(_arch 0 0 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_mon)(_read(5)))))
			(Secuential(_arch 1 0 33(_prcs(_trgt(5)(3))(_sens(1)(2)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext ieee.NUMERIC_BIT.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(NUMERIC_BIT))(ieee(std_logic_1164)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1264          1739138067284 Behavioral
(_unit VHDL(freecounter 0 7(behavioral 0 19))
	(_version vf5)
	(_time 1739138067285 2025.02.09 15:54:27)
	(_source(\../src/FreeCounter.vhd\))
	(_parameters tan)
	(_code 020400050255531404041158050507045705060407)
	(_ent
		(_time 1739138037933)
	)
	(_object
		(_gen(_int WIDTH -1 0 9 \16\ (_ent gms((i 16)))))
		(_port(_int ENA -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int RST -2 0 14(_ent(_in)(_event))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int COUT 0 0 15(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 20(_arch(_uni((_others(i 0)))))))
		(_sig(_int Cn 1 0 20(_arch(_uni((_others(i 0)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(4)))))
			(Secuential(_arch 1 0 32(_prcs(_trgt(4)(3))(_sens(1)(2)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext ieee.NUMERIC_BIT.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(NUMERIC_BIT))(ieee(std_logic_1164)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1264          1739138087143 Behavioral
(_unit VHDL(freecounter 0 7(behavioral 0 19))
	(_version vf5)
	(_time 1739138087144 2025.02.09 15:54:47)
	(_source(\../src/FreeCounter.vhd\))
	(_parameters tan)
	(_code 9695919892c1c78091c385cc91919390c391929093)
	(_ent
		(_time 1739138037933)
	)
	(_object
		(_gen(_int WIDTH -1 0 9 \16\ (_ent gms((i 16)))))
		(_port(_int ENA -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int RST -2 0 14(_ent(_in)(_event))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int COUT 0 0 15(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 20(_arch(_uni((_others(i 0)))))))
		(_sig(_int Cn 1 0 20(_arch(_uni((_others(i 0)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(4)))))
			(Secuential(_arch 1 0 32(_prcs(_trgt(4)(3))(_sens(1)(2)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext ieee.NUMERIC_BIT.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(NUMERIC_BIT))(ieee(std_logic_1164)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1264          1739138091133 Behavioral
(_unit VHDL(freecounter 0 7(behavioral 0 19))
	(_version vf5)
	(_time 1739138091134 2025.02.09 15:54:51)
	(_source(\../src/FreeCounter.vhd\))
	(_parameters tan)
	(_code 26262123227177302173357c212123207321222023)
	(_ent
		(_time 1739138037933)
	)
	(_object
		(_gen(_int WIDTH -1 0 9 \16\ (_ent gms((i 16)))))
		(_port(_int ENA -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int RST -2 0 14(_ent(_in)(_event))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int COUT 0 0 15(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 20(_arch(_uni((_others(i 0)))))))
		(_sig(_int Cn 1 0 20(_arch(_uni((_others(i 0)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(4)))))
			(Secuential(_arch 1 0 32(_prcs(_trgt(4)(3))(_sens(1)(2)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext ieee.NUMERIC_BIT.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(NUMERIC_BIT))(ieee(std_logic_1164)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1264          1739138410068 Behavioral
(_unit VHDL(freecounter 0 7(behavioral 0 19))
	(_version vf5)
	(_time 1739138410069 2025.02.09 16:00:10)
	(_source(\../src/FreeCounter.vhd\))
	(_parameters tan)
	(_code fffaacaeaba8aee9f8aaeca5f8f8faf9aaf8fbf9fa)
	(_ent
		(_time 1739138410066)
	)
	(_object
		(_gen(_int WIDTH -1 0 9 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int ENA -2 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int COUT 0 0 15(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 20(_arch(_uni((_others(i 0)))))))
		(_sig(_int Cn 1 0 20(_arch(_uni((_others(i 0)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_mon)(_read(4)))))
			(Secuential(_arch 1 0 32(_prcs(_trgt(4)(3))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext ieee.NUMERIC_BIT.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(NUMERIC_BIT))(ieee(std_logic_1164)))
	(_model . Behavioral 4 -1)
)
I 000051 55 3003          1739139415401 Structural
(_unit VHDL(reactiontime 0 3(structural 0 14))
	(_version vf5)
	(_time 1739139415402 2025.02.09 16:16:55)
	(_source(\../src/ReactionTime.vhd\))
	(_parameters tan)
	(_code 101e1417154745061044044a481646164517141619)
	(_ent
		(_time 1739139373281)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int TICKS -1 0 29(_ent((i 9)))))
				(_port(_int CLK -2 0 31(_ent (_in))))
				(_port(_int RST -2 0 32(_ent (_in))))
				(_port(_int EOT -2 0 33(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLK -2 0 19(_ent (_in))))
				(_port(_int RST -2 0 20(_ent (_in))))
				(_port(_int SET -2 0 21(_ent (_in))))
				(_port(_int CLR -2 0 22(_ent (_in))))
				(_port(_int SOUT -2 0 23(_ent (_out))))
			)
		)
		(FreeCounter
			(_object
				(_gen(_int WIDTH -1 0 39(_ent((i 16)))))
				(_port(_int CLK -2 0 41(_ent (_in))))
				(_port(_int RST -2 0 42(_ent (_in))))
				(_port(_int ENA -2 0 43(_ent (_in))))
				(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 44(_array -2((_dto c 2 i 0)))))
				(_port(_int COUT 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U01 0 55(_comp Timer)
		(_gen
			((TICKS)((i 500000000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(timer1_eot))
		)
		(_use(_ent . Timer)
			(_gen
				((TICKS)((i 500000000)))
			)
		)
	)
	(_inst U02 0 56(_comp LatchSR)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SET)(timer1_eot))
			((CLR)(BTN))
			((SOUT)(outputLatch))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U03 0 58(_comp Timer)
		(_gen
			((TICKS)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(outputLatch))
			((EOT)(timer3_eot))
		)
		(_use(_ent . Timer)
			(_gen
				((TICKS)((i 50000)))
			)
		)
	)
	(_inst U04 0 60(_comp FreeCounter)
		(_gen
			((WIDTH)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ResetCounter))
			((ENA)(timer3_eot))
			((COUT)(TIMECOUT))
		)
		(_use(_ent . FreeCounter)
			(_gen
				((WIDTH)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ENA)(ENA))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 4 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 6(_ent(_in))))
		(_port(_int RST -2 0 7(_ent(_in))))
		(_port(_int BTN -2 0 8(_ent(_in))))
		(_port(_int LED -2 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int TIMECOUT 0 0 10(_ent(_out))))
		(_sig(_int dummy_signal -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int timer1_eot -2 0 50(_arch(_uni((i 0))))))
		(_sig(_int timer3_eot -2 0 50(_arch(_uni((i 0))))))
		(_sig(_int outputLatch -2 0 51(_arch(_uni((i 0))))))
		(_sig(_int ResetCounter -2 0 52(_arch(_uni((i 0))))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_alias((LED)(outputLatch)))(_trgt(3))(_sens(8)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(9))(_sens(1)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 3314          1739140378129 Structural
(_unit VHDL(reactiontime 0 3(structural 0 14))
	(_version vf5)
	(_time 1739140378130 2025.02.09 16:32:58)
	(_source(\../src/ReactionTime.vhd\))
	(_parameters tan)
	(_code bebdbaeaeee9eba8b9b9aae4e6b8e8b8ebb9bab8b7)
	(_ent
		(_time 1739139373281)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int TICKS -1 0 29(_ent((i 9)))))
				(_port(_int CLK -2 0 31(_ent (_in))))
				(_port(_int RST -2 0 32(_ent (_in))))
				(_port(_int EOT -2 0 33(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLK -2 0 19(_ent (_in))))
				(_port(_int RST -2 0 20(_ent (_in))))
				(_port(_int SET -2 0 21(_ent (_in))))
				(_port(_int CLR -2 0 22(_ent (_in))))
				(_port(_int SOUT -2 0 23(_ent (_out))))
			)
		)
		(FreeCounter
			(_object
				(_gen(_int WIDTH -1 0 39(_ent((i 16)))))
				(_port(_int CLK -2 0 41(_ent (_in))))
				(_port(_int RST -2 0 42(_ent (_in))))
				(_port(_int ENA -2 0 43(_ent (_in))))
				(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 44(_array -2((_dto c 4 i 0)))))
				(_port(_int COUT 2 0 44(_ent (_out))))
			)
		)
	)
	(_inst U01 0 59(_comp Timer)
		(_gen
			((TICKS)((i 500000000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(timer1_eot))
		)
		(_use(_ent . Timer)
			(_gen
				((TICKS)((i 500000000)))
			)
		)
	)
	(_inst U02 0 60(_comp LatchSR)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SET)(timer1_eot))
			((CLR)(btnneg))
			((SOUT)(outputLatch))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U03 0 62(_comp Timer)
		(_gen
			((TICKS)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(outputLatch))
			((EOT)(timer3_eot))
		)
		(_use(_ent . Timer)
			(_gen
				((TICKS)((i 50000)))
			)
		)
	)
	(_inst U04 0 64(_comp FreeCounter)
		(_gen
			((WIDTH)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ResetCounter))
			((ENA)(timer3_eot))
			((COUT)(timecout_neg))
		)
		(_use(_ent . FreeCounter)
			(_gen
				((WIDTH)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ENA)(ENA))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 4 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 6(_ent(_in))))
		(_port(_int RST -2 0 7(_ent(_in))))
		(_port(_int BTN -2 0 8(_ent(_in))))
		(_port(_int LED -2 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int TIMECOUT 0 0 10(_ent(_out))))
		(_sig(_int dummy_signal -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int timer1_eot -2 0 50(_arch(_uni((i 0))))))
		(_sig(_int timer3_eot -2 0 50(_arch(_uni((i 0))))))
		(_sig(_int outputLatch -2 0 51(_arch(_uni((i 0))))))
		(_sig(_int ResetCounter -2 0 52(_arch(_uni((i 0))))))
		(_sig(_int btnneg -2 0 53(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~13 0 54(_array -2((_dto i 15 i 0)))))
		(_sig(_int timecout_neg 1 0 54(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(10))(_sens(2)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(11)))))
			(line__61(_arch 2 0 61(_assignment(_alias((LED)(outputLatch)))(_trgt(3))(_sens(8)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(9))(_sens(1)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Structural 6 -1)
)
V 000051 55 3314          1739140388952 Structural
(_unit VHDL(reactiontime 0 3(structural 0 14))
	(_version vf5)
	(_time 1739140388953 2025.02.09 16:33:08)
	(_source(\../src/ReactionTime.vhd\))
	(_parameters tan)
	(_code fafaf8aaaeadafecfdfdeea0a2fcacfcaffdfefcf3)
	(_ent
		(_time 1739139373281)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int TICKS -1 0 29(_ent((i 9)))))
				(_port(_int CLK -2 0 31(_ent (_in))))
				(_port(_int RST -2 0 32(_ent (_in))))
				(_port(_int EOT -2 0 33(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLK -2 0 19(_ent (_in))))
				(_port(_int RST -2 0 20(_ent (_in))))
				(_port(_int SET -2 0 21(_ent (_in))))
				(_port(_int CLR -2 0 22(_ent (_in))))
				(_port(_int SOUT -2 0 23(_ent (_out))))
			)
		)
		(FreeCounter
			(_object
				(_gen(_int WIDTH -1 0 39(_ent((i 16)))))
				(_port(_int CLK -2 0 41(_ent (_in))))
				(_port(_int RST -2 0 42(_ent (_in))))
				(_port(_int ENA -2 0 43(_ent (_in))))
				(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~13 0 44(_array -2((_dto c 4 i 0)))))
				(_port(_int COUT 2 0 44(_ent (_out))))
			)
		)
	)
	(_inst U01 0 59(_comp Timer)
		(_gen
			((TICKS)((i 500000000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(timer1_eot))
		)
		(_use(_ent . Timer)
			(_gen
				((TICKS)((i 500000000)))
			)
		)
	)
	(_inst U02 0 60(_comp LatchSR)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SET)(timer1_eot))
			((CLR)(btnneg))
			((SOUT)(outputLatch))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U03 0 62(_comp Timer)
		(_gen
			((TICKS)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(outputLatch))
			((EOT)(timer3_eot))
		)
		(_use(_ent . Timer)
			(_gen
				((TICKS)((i 50000)))
			)
		)
	)
	(_inst U04 0 64(_comp FreeCounter)
		(_gen
			((WIDTH)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ResetCounter))
			((ENA)(timer3_eot))
			((COUT)(timecout_neg))
		)
		(_use(_ent . FreeCounter)
			(_gen
				((WIDTH)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ENA)(ENA))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 4 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 6(_ent(_in))))
		(_port(_int RST -2 0 7(_ent(_in))))
		(_port(_int BTN -2 0 8(_ent(_in))))
		(_port(_int LED -2 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{WIDTH-1~downto~0}~12 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int TIMECOUT 0 0 10(_ent(_out))))
		(_sig(_int dummy_signal -2 0 49(_arch(_uni((i 0))))))
		(_sig(_int timer1_eot -2 0 50(_arch(_uni((i 0))))))
		(_sig(_int timer3_eot -2 0 50(_arch(_uni((i 0))))))
		(_sig(_int outputLatch -2 0 51(_arch(_uni((i 0))))))
		(_sig(_int ResetCounter -2 0 52(_arch(_uni((i 0))))))
		(_sig(_int btnneg -2 0 53(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~13 0 54(_array -2((_dto i 15 i 0)))))
		(_sig(_int timecout_neg 1 0 54(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(10))(_sens(2)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(11)))))
			(line__61(_arch 2 0 61(_assignment(_alias((LED)(outputLatch)))(_trgt(3))(_sens(8)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(9))(_sens(1)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Structural 6 -1)
)
V 000051 55 889           1739142415982 Behavioral
(_unit VHDL(decoder 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1739142415983 2025.02.09 17:06:55)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 121140151545450445400648461510141614171411)
	(_ent
		(_time 1739142415978)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BIN 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(Combinational(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1 0)
		(16843009 65536)
		(256 1)
		(65792 0)
		(16842752 65536)
		(65536 256)
		(0 256)
		(16843009 0)
		(0 0)
		(65536 0)
		(16843009 65793)
	)
	(_model . Behavioral 1 -1)
)
