-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/Pipeline_tb_isim_beh.exe" -prj "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/Pipeline_tb_beh.prj" "work.Pipeline_tb" "work.glbl" 
