#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x197d7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x197d950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19702d0 .functor NOT 1, L_0x19cbbc0, C4<0>, C4<0>, C4<0>;
L_0x19cb9a0 .functor XOR 2, L_0x19cb840, L_0x19cb900, C4<00>, C4<00>;
L_0x19cbab0 .functor XOR 2, L_0x19cb9a0, L_0x19cba10, C4<00>, C4<00>;
v0x19c72d0_0 .net *"_ivl_10", 1 0, L_0x19cba10;  1 drivers
v0x19c73d0_0 .net *"_ivl_12", 1 0, L_0x19cbab0;  1 drivers
v0x19c74b0_0 .net *"_ivl_2", 1 0, L_0x19ca690;  1 drivers
v0x19c7570_0 .net *"_ivl_4", 1 0, L_0x19cb840;  1 drivers
v0x19c7650_0 .net *"_ivl_6", 1 0, L_0x19cb900;  1 drivers
v0x19c7780_0 .net *"_ivl_8", 1 0, L_0x19cb9a0;  1 drivers
v0x19c7860_0 .net "a", 0 0, v0x19c4320_0;  1 drivers
v0x19c7900_0 .net "b", 0 0, v0x19c43c0_0;  1 drivers
v0x19c79a0_0 .net "c", 0 0, v0x19c4460_0;  1 drivers
v0x19c7a40_0 .var "clk", 0 0;
v0x19c7ae0_0 .net "d", 0 0, v0x19c45a0_0;  1 drivers
v0x19c7b80_0 .net "out_pos_dut", 0 0, L_0x19cb5b0;  1 drivers
v0x19c7c20_0 .net "out_pos_ref", 0 0, L_0x19c9150;  1 drivers
v0x19c7cc0_0 .net "out_sop_dut", 0 0, L_0x19ca0b0;  1 drivers
v0x19c7d60_0 .net "out_sop_ref", 0 0, L_0x199ead0;  1 drivers
v0x19c7e00_0 .var/2u "stats1", 223 0;
v0x19c7ea0_0 .var/2u "strobe", 0 0;
v0x19c7f40_0 .net "tb_match", 0 0, L_0x19cbbc0;  1 drivers
v0x19c8010_0 .net "tb_mismatch", 0 0, L_0x19702d0;  1 drivers
v0x19c80b0_0 .net "wavedrom_enable", 0 0, v0x19c4870_0;  1 drivers
v0x19c8180_0 .net "wavedrom_title", 511 0, v0x19c4910_0;  1 drivers
L_0x19ca690 .concat [ 1 1 0 0], L_0x19c9150, L_0x199ead0;
L_0x19cb840 .concat [ 1 1 0 0], L_0x19c9150, L_0x199ead0;
L_0x19cb900 .concat [ 1 1 0 0], L_0x19cb5b0, L_0x19ca0b0;
L_0x19cba10 .concat [ 1 1 0 0], L_0x19c9150, L_0x199ead0;
L_0x19cbbc0 .cmp/eeq 2, L_0x19ca690, L_0x19cbab0;
S_0x197dae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x197d950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19706b0 .functor AND 1, v0x19c4460_0, v0x19c45a0_0, C4<1>, C4<1>;
L_0x1970a90 .functor NOT 1, v0x19c4320_0, C4<0>, C4<0>, C4<0>;
L_0x1970e70 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19710f0 .functor AND 1, L_0x1970a90, L_0x1970e70, C4<1>, C4<1>;
L_0x19883e0 .functor AND 1, L_0x19710f0, v0x19c4460_0, C4<1>, C4<1>;
L_0x199ead0 .functor OR 1, L_0x19706b0, L_0x19883e0, C4<0>, C4<0>;
L_0x19c85d0 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19c8640 .functor OR 1, L_0x19c85d0, v0x19c45a0_0, C4<0>, C4<0>;
L_0x19c8750 .functor AND 1, v0x19c4460_0, L_0x19c8640, C4<1>, C4<1>;
L_0x19c8810 .functor NOT 1, v0x19c4320_0, C4<0>, C4<0>, C4<0>;
L_0x19c88e0 .functor OR 1, L_0x19c8810, v0x19c43c0_0, C4<0>, C4<0>;
L_0x19c8950 .functor AND 1, L_0x19c8750, L_0x19c88e0, C4<1>, C4<1>;
L_0x19c8ad0 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19c8b40 .functor OR 1, L_0x19c8ad0, v0x19c45a0_0, C4<0>, C4<0>;
L_0x19c8a60 .functor AND 1, v0x19c4460_0, L_0x19c8b40, C4<1>, C4<1>;
L_0x19c8cd0 .functor NOT 1, v0x19c4320_0, C4<0>, C4<0>, C4<0>;
L_0x19c8dd0 .functor OR 1, L_0x19c8cd0, v0x19c45a0_0, C4<0>, C4<0>;
L_0x19c8e90 .functor AND 1, L_0x19c8a60, L_0x19c8dd0, C4<1>, C4<1>;
L_0x19c9040 .functor XNOR 1, L_0x19c8950, L_0x19c8e90, C4<0>, C4<0>;
v0x196fc00_0 .net *"_ivl_0", 0 0, L_0x19706b0;  1 drivers
v0x1970000_0 .net *"_ivl_12", 0 0, L_0x19c85d0;  1 drivers
v0x19703e0_0 .net *"_ivl_14", 0 0, L_0x19c8640;  1 drivers
v0x19707c0_0 .net *"_ivl_16", 0 0, L_0x19c8750;  1 drivers
v0x1970ba0_0 .net *"_ivl_18", 0 0, L_0x19c8810;  1 drivers
v0x1970f80_0 .net *"_ivl_2", 0 0, L_0x1970a90;  1 drivers
v0x1971200_0 .net *"_ivl_20", 0 0, L_0x19c88e0;  1 drivers
v0x19c2890_0 .net *"_ivl_24", 0 0, L_0x19c8ad0;  1 drivers
v0x19c2970_0 .net *"_ivl_26", 0 0, L_0x19c8b40;  1 drivers
v0x19c2a50_0 .net *"_ivl_28", 0 0, L_0x19c8a60;  1 drivers
v0x19c2b30_0 .net *"_ivl_30", 0 0, L_0x19c8cd0;  1 drivers
v0x19c2c10_0 .net *"_ivl_32", 0 0, L_0x19c8dd0;  1 drivers
v0x19c2cf0_0 .net *"_ivl_36", 0 0, L_0x19c9040;  1 drivers
L_0x7f4036a80018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19c2db0_0 .net *"_ivl_38", 0 0, L_0x7f4036a80018;  1 drivers
v0x19c2e90_0 .net *"_ivl_4", 0 0, L_0x1970e70;  1 drivers
v0x19c2f70_0 .net *"_ivl_6", 0 0, L_0x19710f0;  1 drivers
v0x19c3050_0 .net *"_ivl_8", 0 0, L_0x19883e0;  1 drivers
v0x19c3130_0 .net "a", 0 0, v0x19c4320_0;  alias, 1 drivers
v0x19c31f0_0 .net "b", 0 0, v0x19c43c0_0;  alias, 1 drivers
v0x19c32b0_0 .net "c", 0 0, v0x19c4460_0;  alias, 1 drivers
v0x19c3370_0 .net "d", 0 0, v0x19c45a0_0;  alias, 1 drivers
v0x19c3430_0 .net "out_pos", 0 0, L_0x19c9150;  alias, 1 drivers
v0x19c34f0_0 .net "out_sop", 0 0, L_0x199ead0;  alias, 1 drivers
v0x19c35b0_0 .net "pos0", 0 0, L_0x19c8950;  1 drivers
v0x19c3670_0 .net "pos1", 0 0, L_0x19c8e90;  1 drivers
L_0x19c9150 .functor MUXZ 1, L_0x7f4036a80018, L_0x19c8950, L_0x19c9040, C4<>;
S_0x19c37f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x197d950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19c4320_0 .var "a", 0 0;
v0x19c43c0_0 .var "b", 0 0;
v0x19c4460_0 .var "c", 0 0;
v0x19c4500_0 .net "clk", 0 0, v0x19c7a40_0;  1 drivers
v0x19c45a0_0 .var "d", 0 0;
v0x19c4690_0 .var/2u "fail", 0 0;
v0x19c4730_0 .var/2u "fail1", 0 0;
v0x19c47d0_0 .net "tb_match", 0 0, L_0x19cbbc0;  alias, 1 drivers
v0x19c4870_0 .var "wavedrom_enable", 0 0;
v0x19c4910_0 .var "wavedrom_title", 511 0;
E_0x197c130/0 .event negedge, v0x19c4500_0;
E_0x197c130/1 .event posedge, v0x19c4500_0;
E_0x197c130 .event/or E_0x197c130/0, E_0x197c130/1;
S_0x19c3b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19c37f0;
 .timescale -12 -12;
v0x19c3d60_0 .var/2s "i", 31 0;
E_0x197bfd0 .event posedge, v0x19c4500_0;
S_0x19c3e60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19c37f0;
 .timescale -12 -12;
v0x19c4060_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19c4140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19c37f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19c4af0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x197d950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19c9300 .functor AND 1, v0x19c4320_0, v0x19c43c0_0, C4<1>, C4<1>;
L_0x19c94a0 .functor NOT 1, v0x19c4460_0, C4<0>, C4<0>, C4<0>;
L_0x19c9640 .functor AND 1, L_0x19c9300, L_0x19c94a0, C4<1>, C4<1>;
L_0x19c9750 .functor NOT 1, v0x19c45a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c9900 .functor AND 1, L_0x19c9640, L_0x19c9750, C4<1>, C4<1>;
L_0x19c9a10 .functor NOT 1, v0x19c4320_0, C4<0>, C4<0>, C4<0>;
L_0x19c9bd0 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19c9c40 .functor AND 1, L_0x19c9a10, L_0x19c9bd0, C4<1>, C4<1>;
L_0x19c9da0 .functor AND 1, L_0x19c9c40, v0x19c4460_0, C4<1>, C4<1>;
L_0x19c9e60 .functor AND 1, L_0x19c9da0, v0x19c45a0_0, C4<1>, C4<1>;
L_0x19c9f80 .functor OR 1, L_0x19c9900, L_0x19c9e60, C4<0>, C4<0>;
L_0x19ca040 .functor AND 1, v0x19c4320_0, v0x19c43c0_0, C4<1>, C4<1>;
L_0x19ca120 .functor AND 1, L_0x19ca040, v0x19c4460_0, C4<1>, C4<1>;
L_0x19ca1e0 .functor AND 1, L_0x19ca120, v0x19c45a0_0, C4<1>, C4<1>;
L_0x19ca0b0 .functor OR 1, L_0x19c9f80, L_0x19ca1e0, C4<0>, C4<0>;
L_0x19ca410 .functor NOT 1, v0x19c4320_0, C4<0>, C4<0>, C4<0>;
L_0x19ca510 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19ca580 .functor OR 1, L_0x19ca410, L_0x19ca510, C4<0>, C4<0>;
L_0x19ca730 .functor OR 1, L_0x19ca580, v0x19c4460_0, C4<0>, C4<0>;
L_0x19ca7f0 .functor OR 1, L_0x19ca730, v0x19c45a0_0, C4<0>, C4<0>;
L_0x19ca960 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19ca9d0 .functor OR 1, v0x19c4320_0, L_0x19ca960, C4<0>, C4<0>;
L_0x19cab50 .functor NOT 1, v0x19c4460_0, C4<0>, C4<0>, C4<0>;
L_0x19cabc0 .functor OR 1, L_0x19ca9d0, L_0x19cab50, C4<0>, C4<0>;
L_0x19cada0 .functor OR 1, L_0x19cabc0, v0x19c45a0_0, C4<0>, C4<0>;
L_0x19cae60 .functor AND 1, L_0x19ca7f0, L_0x19cada0, C4<1>, C4<1>;
L_0x19cb050 .functor NOT 1, v0x19c43c0_0, C4<0>, C4<0>, C4<0>;
L_0x19cb0c0 .functor OR 1, v0x19c4320_0, L_0x19cb050, C4<0>, C4<0>;
L_0x19cb270 .functor OR 1, L_0x19cb0c0, v0x19c4460_0, C4<0>, C4<0>;
L_0x19cb330 .functor NOT 1, v0x19c45a0_0, C4<0>, C4<0>, C4<0>;
L_0x19cb4a0 .functor OR 1, L_0x19cb270, L_0x19cb330, C4<0>, C4<0>;
L_0x19cb5b0 .functor AND 1, L_0x19cae60, L_0x19cb4a0, C4<1>, C4<1>;
v0x19c4cb0_0 .net *"_ivl_0", 0 0, L_0x19c9300;  1 drivers
v0x19c4d90_0 .net *"_ivl_10", 0 0, L_0x19c9a10;  1 drivers
v0x19c4e70_0 .net *"_ivl_12", 0 0, L_0x19c9bd0;  1 drivers
v0x19c4f60_0 .net *"_ivl_14", 0 0, L_0x19c9c40;  1 drivers
v0x19c5040_0 .net *"_ivl_16", 0 0, L_0x19c9da0;  1 drivers
v0x19c5170_0 .net *"_ivl_18", 0 0, L_0x19c9e60;  1 drivers
v0x19c5250_0 .net *"_ivl_2", 0 0, L_0x19c94a0;  1 drivers
v0x19c5330_0 .net *"_ivl_20", 0 0, L_0x19c9f80;  1 drivers
v0x19c5410_0 .net *"_ivl_22", 0 0, L_0x19ca040;  1 drivers
v0x19c5580_0 .net *"_ivl_24", 0 0, L_0x19ca120;  1 drivers
v0x19c5660_0 .net *"_ivl_26", 0 0, L_0x19ca1e0;  1 drivers
v0x19c5740_0 .net *"_ivl_30", 0 0, L_0x19ca410;  1 drivers
v0x19c5820_0 .net *"_ivl_32", 0 0, L_0x19ca510;  1 drivers
v0x19c5900_0 .net *"_ivl_34", 0 0, L_0x19ca580;  1 drivers
v0x19c59e0_0 .net *"_ivl_36", 0 0, L_0x19ca730;  1 drivers
v0x19c5ac0_0 .net *"_ivl_38", 0 0, L_0x19ca7f0;  1 drivers
v0x19c5ba0_0 .net *"_ivl_4", 0 0, L_0x19c9640;  1 drivers
v0x19c5d90_0 .net *"_ivl_40", 0 0, L_0x19ca960;  1 drivers
v0x19c5e70_0 .net *"_ivl_42", 0 0, L_0x19ca9d0;  1 drivers
v0x19c5f50_0 .net *"_ivl_44", 0 0, L_0x19cab50;  1 drivers
v0x19c6030_0 .net *"_ivl_46", 0 0, L_0x19cabc0;  1 drivers
v0x19c6110_0 .net *"_ivl_48", 0 0, L_0x19cada0;  1 drivers
v0x19c61f0_0 .net *"_ivl_50", 0 0, L_0x19cae60;  1 drivers
v0x19c62d0_0 .net *"_ivl_52", 0 0, L_0x19cb050;  1 drivers
v0x19c63b0_0 .net *"_ivl_54", 0 0, L_0x19cb0c0;  1 drivers
v0x19c6490_0 .net *"_ivl_56", 0 0, L_0x19cb270;  1 drivers
v0x19c6570_0 .net *"_ivl_58", 0 0, L_0x19cb330;  1 drivers
v0x19c6650_0 .net *"_ivl_6", 0 0, L_0x19c9750;  1 drivers
v0x19c6730_0 .net *"_ivl_60", 0 0, L_0x19cb4a0;  1 drivers
v0x19c6810_0 .net *"_ivl_8", 0 0, L_0x19c9900;  1 drivers
v0x19c68f0_0 .net "a", 0 0, v0x19c4320_0;  alias, 1 drivers
v0x19c6990_0 .net "b", 0 0, v0x19c43c0_0;  alias, 1 drivers
v0x19c6a80_0 .net "c", 0 0, v0x19c4460_0;  alias, 1 drivers
v0x19c6d80_0 .net "d", 0 0, v0x19c45a0_0;  alias, 1 drivers
v0x19c6e70_0 .net "out_pos", 0 0, L_0x19cb5b0;  alias, 1 drivers
v0x19c6f30_0 .net "out_sop", 0 0, L_0x19ca0b0;  alias, 1 drivers
S_0x19c70b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x197d950;
 .timescale -12 -12;
E_0x19659f0 .event anyedge, v0x19c7ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19c7ea0_0;
    %nor/r;
    %assign/vec4 v0x19c7ea0_0, 0;
    %wait E_0x19659f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19c37f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c4690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c4730_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19c37f0;
T_4 ;
    %wait E_0x197c130;
    %load/vec4 v0x19c47d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19c4690_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19c37f0;
T_5 ;
    %wait E_0x197bfd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %wait E_0x197bfd0;
    %load/vec4 v0x19c4690_0;
    %store/vec4 v0x19c4730_0, 0, 1;
    %fork t_1, S_0x19c3b20;
    %jmp t_0;
    .scope S_0x19c3b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19c3d60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19c3d60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x197bfd0;
    %load/vec4 v0x19c3d60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c3d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19c3d60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19c37f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x197c130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19c45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c4460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c43c0_0, 0;
    %assign/vec4 v0x19c4320_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19c4690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19c4730_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x197d950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c7a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c7ea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x197d950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19c7a40_0;
    %inv;
    %store/vec4 v0x19c7a40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x197d950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19c4500_0, v0x19c8010_0, v0x19c7860_0, v0x19c7900_0, v0x19c79a0_0, v0x19c7ae0_0, v0x19c7d60_0, v0x19c7cc0_0, v0x19c7c20_0, v0x19c7b80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x197d950;
T_9 ;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x197d950;
T_10 ;
    %wait E_0x197c130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c7e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
    %load/vec4 v0x19c7f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c7e00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19c7d60_0;
    %load/vec4 v0x19c7d60_0;
    %load/vec4 v0x19c7cc0_0;
    %xor;
    %load/vec4 v0x19c7d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19c7c20_0;
    %load/vec4 v0x19c7c20_0;
    %load/vec4 v0x19c7b80_0;
    %xor;
    %load/vec4 v0x19c7c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19c7e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c7e00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response47/top_module.sv";
