Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Oct  2 18:45:40 2025
| Host         : laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : hfrisc_soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
HPDR-1     Warning           Port pin direction inconsistency                           1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
TIMING-18  Warning           Missing input or output delay                              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4964)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43649)
5. checking no_input_delay (33)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4964)
---------------------------
 There are 4964 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43649)
----------------------------------------------------
 There are 43649 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  clock_reg/Q
                         net (fo=2, routed)           0.753     6.436    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  clock_i_1/O
                         net (fo=1, routed)           0.000     6.560    clock_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.029    15.221    clock_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clock_reg/Q
                         net (fo=2, routed)           0.285     1.909    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  clock_i_1/O
                         net (fo=1, routed)           0.000     1.954    clock_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         43690 Endpoints
Min Delay         43690 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_18_23/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.400ns  (logic 4.592ns (17.394%)  route 21.808ns (82.606%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          2.096    25.604    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.728 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_1/O
                         net (fo=2, routed)           0.672    26.400    processor/core/register_bank/registers_reg_r1_0_15_18_23/DIA1
    SLICE_X34Y101        RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.400ns  (logic 4.592ns (17.394%)  route 21.808ns (82.606%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.900    25.409    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I3_O)        0.124    25.533 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_6/O
                         net (fo=2, routed)           0.868    26.400    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIC0
    SLICE_X34Y102        RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.397ns  (logic 4.592ns (17.396%)  route 21.805ns (82.604%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.967    25.475    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I3_O)        0.124    25.599 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_5/O
                         net (fo=2, routed)           0.799    26.397    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIC1
    SLICE_X34Y102        RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.395ns  (logic 4.592ns (17.397%)  route 21.803ns (82.603%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.797    25.306    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.430 r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0_i_1/O
                         net (fo=4, routed)           0.966    26.395    processor/core/register_bank/registers_reg_r1_0_15_30_31__0/D
    SLICE_X38Y102        RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.395ns  (logic 4.592ns (17.397%)  route 21.803ns (82.603%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.797    25.306    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.430 r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0_i_1/O
                         net (fo=4, routed)           0.966    26.395    processor/core/register_bank/registers_reg_r1_0_15_30_31__0/D
    SLICE_X38Y102        RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.243ns  (logic 4.592ns (17.498%)  route 21.651ns (82.502%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.900    25.409    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I3_O)        0.124    25.533 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_6/O
                         net (fo=2, routed)           0.710    26.243    processor/core/register_bank/registers_reg_r1_0_15_24_29/DIC0
    SLICE_X34Y103        RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.144ns  (logic 4.592ns (17.564%)  route 21.552ns (82.436%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.683    25.191    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.124    25.315 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_2/O
                         net (fo=2, routed)           0.829    26.144    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIA0
    SLICE_X34Y102        RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_18_23/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.077ns  (logic 4.592ns (17.609%)  route 21.485ns (82.391%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          2.096    25.604    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.728 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_1/O
                         net (fo=2, routed)           0.349    26.077    processor/core/register_bank/registers_reg_r2_0_15_18_23/DIA1
    SLICE_X38Y101        RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.017ns  (logic 4.592ns (17.650%)  route 21.425ns (82.350%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.797    25.306    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.430 r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0_i_1/O
                         net (fo=4, routed)           0.587    26.017    processor/core/register_bank/registers_reg_r2_0_15_30_31__0/D
    SLICE_X38Y102        RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_18_23/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.979ns  (logic 4.592ns (17.676%)  route 21.387ns (82.324%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[1]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[1]/Q
                         net (fo=54, routed)          3.025     3.481    processor/core/register_bank/registers_reg_r2_0_15_6_11/ADDRA1
    SLICE_X30Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.627 f  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA/O
                         net (fo=4, routed)           1.417     5.045    processor/core/register_bank/read_data20[6]
    SLICE_X44Y98         LUT5 (Prop_lut5_I0_O)        0.328     5.373 f  processor/core/register_bank/uart0_divisor[6]_i_1/O
                         net (fo=148, routed)         2.384     7.757    processor/core/register_bank/D[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  processor/core/register_bank/RAMB16_S9_inst0_i_92/O
                         net (fo=4, routed)           0.662     8.543    processor/core/alu/RAMB16_S9_inst0_i_88_1
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  processor/core/alu/RAMB16_S9_inst0_i_153/O
                         net (fo=1, routed)           0.000     8.667    processor/core/register_bank/RAMB16_S9_inst0_i_55_0[2]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  processor/core/register_bank/RAMB16_S9_inst0_i_88/CO[3]
                         net (fo=1, routed)           0.001     9.066    processor/core/register_bank/RAMB16_S9_inst0_i_88_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  processor/core/register_bank/RAMB16_S9_inst0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.180    processor/core/register_bank/RAMB16_S9_inst0_i_67_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.294    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_39_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.408    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_44_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.522    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  processor/core/register_bank/periph_data_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.636    processor/core/alu/CO[0]
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  processor/core/alu/periph_data_reg[31]_i_34/O[1]
                         net (fo=1, routed)           0.815    10.785    processor/core/register_bank/O[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.303    11.088 r  processor/core/register_bank/periph_data[31]_i_12/O
                         net (fo=1, routed)           0.957    12.044    processor/core/register_bank/periph_data[31]_i_12_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.413    13.582    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.152    13.734 f  processor/core/register_bank/RAMB16_S9_inst0_i_14/O
                         net (fo=5, routed)           0.816    14.550    processor/core/register_bank/RAMB16_S9_inst0_i_14_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.326    14.876 f  processor/core/register_bank/inst_reg[31]_i_8/O
                         net (fo=2, routed)           1.004    15.880    processor/core/register_bank/data_read3
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  processor/core/register_bank/inst_reg[31]_i_4/O
                         net (fo=38, routed)          2.616    18.619    bram/inst_reg_reg[23]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.743 r  bram/inst_reg[23]_i_1/O
                         net (fo=4, routed)           1.459    20.203    processor/int_control/inst_reg_reg[23]_0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.149    20.352 r  processor/int_control/registers_reg_r1_0_15_6_11_i_22/O
                         net (fo=2, routed)           0.819    21.170    processor/int_control/data_in_cpu[23]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.360    21.530 r  processor/int_control/registers_reg_r1_0_15_6_11_i_8/O
                         net (fo=11, routed)          1.652    23.182    processor/int_control/periph_data_reg[7]_0
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.326    23.508 r  processor/int_control/registers_reg_r1_0_15_12_17_i_9/O
                         net (fo=17, routed)          1.570    25.078    processor/core/register_bank/registers_reg_r2_0_15_24_29_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I3_O)        0.124    25.202 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.777    25.979    processor/core/register_bank/registers_reg_r1_0_15_18_23/DIC1
    SLICE_X34Y101        RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/int_control/irq_epc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/periph_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE                         0.000     0.000 r  processor/int_control/irq_epc_reg_reg[9]/C
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/irq_epc_reg_reg[9]/Q
                         net (fo=1, routed)           0.053     0.194    processor/core/register_bank/periph_data_reg[7][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.239 r  processor/core/register_bank/periph_data[17]_i_1/O
                         net (fo=1, routed)           0.000     0.239    processor/int_control/D[17]
    SLICE_X37Y93         FDCE                                         r  processor/int_control/periph_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.088%)  route 0.102ns (41.912%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE                         0.000     0.000 r  processor/core/pc_reg[23]/C
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[23]/Q
                         net (fo=5, routed)           0.102     0.243    processor/core/inst_addr_cpu[23]
    SLICE_X44Y100        FDCE                                         r  processor/core/pc_last_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0_data_write_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_write_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDCE                         0.000     0.000 r  peripherals/uart0_data_write_reg[2]/C
    SLICE_X69Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0_data_write_reg[2]/Q
                         net (fo=1, routed)           0.057     0.198    peripherals/uart0/data_write_reg_reg[8]_0[2]
    SLICE_X68Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.243 r  peripherals/uart0/data_write_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    peripherals/uart0/data_write_reg[3]_i_1_n_0
    SLICE_X68Y97         FDCE                                         r  peripherals/uart0/data_write_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/inst_reg_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/imm_s_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE                         0.000     0.000 r  processor/int_control/inst_reg_reg[19]/C
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/inst_reg_reg[19]/Q
                         net (fo=1, routed)           0.058     0.199    processor/core/register_bank/inst_reg[19]
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  processor/core/register_bank/imm_s_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.244    processor/core/rd[4]
    SLICE_X32Y90         FDCE                                         r  processor/core/imm_s_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/inst_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/rs2_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE                         0.000     0.000 r  processor/int_control/inst_reg_reg[12]/C
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/inst_reg_reg[12]/Q
                         net (fo=1, routed)           0.058     0.199    processor/core/register_bank/inst_reg[12]
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  processor/core/register_bank/rs2_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.244    processor/core/rs2[0]
    SLICE_X44Y94         FDCE                                         r  processor/core/rs2_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[7]/C
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0/data_read_reg_reg[7]/Q
                         net (fo=2, routed)           0.121     0.262    peripherals/uart0/data_read_reg_reg_n_0_[7]
    SLICE_X68Y94         FDCE                                         r  peripherals/uart0/data_save_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[6]/C
    SLICE_X33Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    processor/core/pc_last[6]
    SLICE_X33Y96         FDCE                                         r  processor/core/pc_last2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[10]/C
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[10]/Q
                         net (fo=3, routed)           0.124     0.265    processor/core/pc_last[10]
    SLICE_X37Y98         FDCE                                         r  processor/core/pc_last2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_axis_core1/m_axis_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds_axis_core/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.816%)  route 0.126ns (47.184%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDCE                         0.000     0.000 r  if_axis_core1/m_axis_data_reg[1]/C
    SLICE_X28Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  if_axis_core1/m_axis_data_reg[1]/Q
                         net (fo=2, routed)           0.126     0.267    leds_axis_core/D[1]
    SLICE_X28Y88         FDCE                                         r  leds_axis_core/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/irq_epc_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE                         0.000     0.000 r  processor/core/pc_reg[8]/C
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[8]/Q
                         net (fo=37, routed)          0.128     0.269    processor/int_control/irq_epc_reg_reg[31]_1[8]
    SLICE_X36Y93         FDCE                                         r  processor/int_control/irq_epc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 1.486ns (37.599%)  route 2.466ns (62.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.466     3.952    rst_i_IBUF
    SLICE_X52Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.254ns (18.903%)  route 1.088ns (81.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           1.088     1.341    rst_i_IBUF
    SLICE_X52Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C





