1.    Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition.
1.1   VHDL 2008, Settings -> VHDL Input
1.2   SystemVerilog, Settings -> Verilog HDL Input
2.    If windows app is connected then the CYC1000 flash can't be programmed
      because of a driver conflict with the FTDI component.
3.    If Qsys is changed then the BSP must be regenerated.
4.    If the FPGA is rebuilt then the firmware must be rebuilt to avoid the "Mismatch Warning".
5.    7-zip must be installed.
6.    For the OPTO interface use FT_Prog to set SERIAL : O1XXXXXX,
      PORT A H/W : OPTO ISOLATE, DRIVER : D2XX DIRECT.

      Must have latest Arrow-USB Blaster drivers installed to program the flash


Steps for building from clean repository, takes about 20 minutes

1.    Clone from github : git@github.com:alabarge/c10_opto_fpga.git
2.    Open c10_opto_fpga.qpf using Quartus 25.1std.0 Standard Edition.
      This warning will occur : Warning (125092): Tcl Script File c10_fpga/synthesis/c10_fpga.qip not found
      Info (125063): set_global_assignment -name QIP_FILE c10_fpga/synthesis/c10_fpga.qip
3.    From Platform Designer open c10_qsys.qsys (from the PR_R2 variant directory, means place and route hardware version 2)
4.    Generate -> Generate HDL, Select VHDL for synthesis output and uncheck .BSF block symbol

      Platform Designer Log:

####

Info: Saving generation log to D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/c10_fpga_generation.rpt
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\c10_opto_fpga\c10_top\PR_R2\c10_fpga.qsys --synthesis=VHDL --output-directory=D:\c10_opto_fpga\c10_top\PR_R2\c10_fpga\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading PR_R2/c10_fpga.qsys
Progress: Reading input file
Progress: Adding adc [adc 22.1]
Progress: Parameterizing module adc
Progress: Adding clk_12 [clock_source 25.1]
Progress: Parameterizing module clk_12
Progress: Adding cpu [intel_niosv_m 26.0.0]
Progress: Parameterizing module cpu
Progress: Adding epcq [altera_epcq_controller2 25.1]
Progress: Parameterizing module epcq
Progress: Adding gpi [altera_avalon_pio 25.1]
Progress: Parameterizing module gpi
Progress: Adding gpx [altera_avalon_pio 25.1]
Progress: Parameterizing module gpx
Progress: Adding opto [opto 22.1]
Progress: Parameterizing module opto
Progress: Adding pll [altpll 25.1]
Progress: Parameterizing module pll
Progress: Adding sdram [sdram 22.1]
Progress: Parameterizing module sdram
Progress: Adding stamp [stamp 22.1]
Progress: Parameterizing module stamp
Progress: Adding stdout [altera_avalon_uart 25.1]
Progress: Parameterizing module stdout
Progress: Adding update [altera_remote_update 25.1]
Progress: Parameterizing module update
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: c10_fpga.cpu: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: c10_fpga.cpu: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored
Warning: c10_fpga.cpu: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: c10_fpga.cpu: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: c10_fpga: Generating "c10_fpga" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: adc: "c10_fpga" instantiated adc "adc"
Info: cpu: "c10_fpga" instantiated intel_niosv_m "cpu"
Info: epcq: "c10_fpga" instantiated altera_epcq_controller2 "epcq"
Info: gpi: Starting RTL generation for module 'c10_fpga_gpi'
Info: gpi:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/altera/25.1std/quartus/bin64/perl/bin/perl.exe -I C:/altera/25.1std/quartus/bin64/perl/lib -I C:/altera/25.1std/quartus/sopc_builder/bin/europa -I C:/altera/25.1std/quartus/sopc_builder/bin -I C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c10_fpga_gpi --dir=C:/Users/aaron/AppData/Local/Temp/alt0488_16377122411824718.dir/0003_gpi_gen/ --quartus_dir=C:/altera/25.1std/quartus --verilog --config=C:/Users/aaron/AppData/Local/Temp/alt0488_16377122411824718.dir/0003_gpi_gen//c10_fpga_gpi_component_configuration.pl --do_build_sim=0}]
Info: gpi: Done RTL generation for module 'c10_fpga_gpi'
Info: gpi: "c10_fpga" instantiated altera_avalon_pio "gpi"
Info: gpx: Starting RTL generation for module 'c10_fpga_gpx'
Info: gpx:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/altera/25.1std/quartus/bin64/perl/bin/perl.exe -I C:/altera/25.1std/quartus/bin64/perl/lib -I C:/altera/25.1std/quartus/sopc_builder/bin/europa -I C:/altera/25.1std/quartus/sopc_builder/bin -I C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c10_fpga_gpx --dir=C:/Users/aaron/AppData/Local/Temp/alt0488_16377122411824718.dir/0004_gpx_gen/ --quartus_dir=C:/altera/25.1std/quartus --verilog --config=C:/Users/aaron/AppData/Local/Temp/alt0488_16377122411824718.dir/0004_gpx_gen//c10_fpga_gpx_component_configuration.pl --do_build_sim=0}]
Info: gpx: Done RTL generation for module 'c10_fpga_gpx'
Info: gpx: "c10_fpga" instantiated altera_avalon_pio "gpx"
Info: opto: "c10_fpga" instantiated opto "opto"
Info: pll: "c10_fpga" instantiated altpll "pll"
Info: sdram: "c10_fpga" instantiated sdram "sdram"
Info: stamp: "c10_fpga" instantiated stamp "stamp"
Info: stdout: Starting RTL generation for module 'c10_fpga_stdout'
Info: stdout:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/altera/25.1std/quartus/bin64/perl/bin/perl.exe -I C:/altera/25.1std/quartus/bin64/perl/lib -I C:/altera/25.1std/quartus/sopc_builder/bin/europa -I C:/altera/25.1std/quartus/sopc_builder/bin -I C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/25.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=c10_fpga_stdout --dir=C:/Users/aaron/AppData/Local/Temp/alt0488_16377122411824718.dir/0010_stdout_gen/ --quartus_dir=C:/altera/25.1std/quartus --verilog --config=C:/Users/aaron/AppData/Local/Temp/alt0488_16377122411824718.dir/0010_stdout_gen//c10_fpga_stdout_component_configuration.pl --do_build_sim=0}]
Info: stdout: Done RTL generation for module 'c10_fpga_stdout'
Info: stdout: "c10_fpga" instantiated altera_avalon_uart "stdout"
Info: update: "c10_fpga" instantiated altera_remote_update "update"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "c10_fpga" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "c10_fpga" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "c10_fpga" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "c10_fpga" instantiated altera_reset_controller "rst_controller"
Info: niosv_reset_controller: "Generating: niosv_reset_controller"
Info: hart: "cpu" instantiated intel_niosv_m_unit "hart"
Info: timer_module: "cpu" instantiated intel_niosv_timer_msip "timer_module"
Info: dbg_mod: "cpu" instantiated intel_niosv_dbg_mod "dbg_mod"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/niosv_ram.sv
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: asmi2_inst_epcq_ctrl: "epcq" instantiated altera_asmi_parallel2 "asmi2_inst_epcq_ctrl"
Info: addr_adaption_0: "epcq" instantiated altera_qspi_address_adaption "addr_adaption_0"
Info: remote_update_core: Generating top-level entity altera_remote_update_core.
Info: remote_update_core: "update" instantiated altera_remote_update_core "remote_update_core"
Info: remote_update_controller: "update" instantiated altera_avalon_remote_update_controller "remote_update_controller"
Info: cpu_data_manager_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_manager_translator"
Info: epcq_avl_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "epcq_avl_csr_translator"
Info: cpu_data_manager_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_manager_agent"
Info: epcq_avl_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "epcq_avl_csr_agent"
Info: epcq_avl_csr_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "epcq_avl_csr_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cpu_data_manager_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_manager_limiter"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: niosv_reset_controller: "hart" instantiated intel_niosv_m_unit "niosv_reset_controller"
Info: csr_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_csr_controller "csr_controller"
Info: avst_fifo: "Generating: avst_fifo"
Info: xip_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_xip_controller "xip_controller"
Info: merlin_demultiplexer_0: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_demultiplexer "merlin_demultiplexer_0"
Info: multiplexer: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_multiplexer "multiplexer"
Info: Reusing file D:/c10_opto_fpga/c10_top/PR_R2/c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: asmi2_cmd_generator_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_cmd_generator "asmi2_cmd_generator_0"
Info: asmi2_qspi_interface_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_qspi_interface "asmi2_qspi_interface_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: avst_fifo: "xip_controller" instantiated altera_asmi2_xip_controller "avst_fifo"
Info: c10_fpga: Done "c10_fpga" with 65 modules, 139 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis

####

5.    Synthesize design from Processing -> Start Compilation

      Quartus Log:

####

Info: *******************************************************************
Info: Running Quartus Prime Shell
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:25:11 2026
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:25:11 2026
Info: Command: quartus_sh -t script/pre_build.tcl compile c10_fpga c10_fpga
Info: Quartus(args): compile c10_fpga c10_fpga
Info (23030): Evaluation of Tcl script script/pre_build.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
      Info: Peak virtual memory: 4679 megabytes
      Info: Processing ended: Wed Feb  4 14:25:12 2026
      Info: Elapsed time: 00:00:01
      Info: Total CPU time (on all processors): 00:00:00
      Info: Peak virtual memory: 4679 megabytes
      Info: Processing ended: Wed Feb  4 14:25:12 2026
      Info: Elapsed time: 00:00:01
      Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:25:12 2026
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:25:12 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c10_fpga -c c10_fpga
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 0 entities, in source file /c10_opto_fpga/c10_top/packages/lib_pkg.vhd
      Info (12022): Found design unit 1: lib_pkg
      Info (12022): Found design unit 1: lib_pkg
Info (12021): Found 1 design units, including 0 entities, in source file fpga_build.vhd
      Info (12022): Found design unit 1: fpga_ver
      Info (12022): Found design unit 1: fpga_ver
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/c10_fpga.vhd
      Info (12022): Found design unit 1: c10_fpga-rtl
      Info (12023): Found entity 1: c10_fpga
      Info (12022): Found design unit 1: c10_fpga-rtl
      Info (12023): Found entity 1: c10_fpga
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_reset_controller.v
      Info (12023): Found entity 1: altera_reset_controller
      Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_reset_synchronizer.v
      Info (12023): Found entity 1: altera_reset_synchronizer
      Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_irq_clock_crosser.sv
      Info (12023): Found entity 1: altera_irq_clock_crosser
      Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_irq_mapper.sv
      Info (12023): Found entity 1: c10_fpga_irq_mapper
      Info (12023): Found entity 1: c10_fpga_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0.v
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_avalon_st_adapter_005.v
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter_005
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter_005
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_avalon_st_adapter.v
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
      Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
      Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_avalon_st_clock_crosser.v
      Info (12023): Found entity 1: altera_avalon_st_clock_crosser
      Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
      Info (12023): Found entity 1: altera_avalon_st_pipeline_base
      Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_std_synchronizer_nocut.v
      Info (12023): Found entity 1: altera_std_synchronizer_nocut
      Info (12023): Found entity 1: altera_std_synchronizer_nocut
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_width_adapter.sv
      Info (12023): Found entity 1: altera_merlin_width_adapter
      Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
      Info (12023): Found entity 1: altera_merlin_address_alignment
      Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
      Info (12023): Found entity 1: altera_merlin_burst_uncompressor
      Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_mux_002.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_mux_002
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
      Info (12023): Found entity 1: altera_merlin_arbitrator
      Info (12023): Found entity 2: altera_merlin_arb_adder
      Info (12023): Found entity 1: altera_merlin_arbitrator
      Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_mux_001.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_mux_001
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_mux.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_mux
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_demux_005.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_005
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_demux_004.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_004
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_demux_003.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_003
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_demux_002.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_002
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_rsp_demux.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_cmd_mux_005.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_mux_005
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_mux_005
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_cmd_mux_002.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_mux_002
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_cmd_mux.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_mux
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_cmd_demux_002.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_demux_002
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_cmd_demux_001.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_demux_001
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_cmd_demux.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_demux
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv
      Info (12023): Found entity 1: altera_merlin_burst_adapter
      Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
      Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
      Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
      Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
      Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
      Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
      Info (12023): Found entity 4: altera_merlin_burst_adapter_min
      Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
      Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
      Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
      Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
      Info (12023): Found entity 4: altera_merlin_burst_adapter_min
      Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_burst_adapter_new.sv
      Info (12023): Found entity 1: altera_merlin_burst_adapter_new
      Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_incr_burst_converter.sv
      Info (12023): Found entity 1: altera_incr_burst_converter
      Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_wrap_burst_converter.sv
      Info (12023): Found entity 1: altera_wrap_burst_converter
      Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_default_burst_converter.sv
      Info (12023): Found entity 1: altera_default_burst_converter
      Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
      Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
      Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv
      Info (12023): Found entity 1: altera_merlin_traffic_limiter
      Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_reorder_memory.sv
      Info (12023): Found entity 1: altera_merlin_reorder_memory
      Info (12023): Found entity 2: memory_pointer_controller
      Info (12023): Found entity 1: altera_merlin_reorder_memory
      Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
      Info (12023): Found entity 1: altera_avalon_sc_fifo
      Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_router_009.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_009_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_009
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_009_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_009
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_router_006.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_006_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_006
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_006_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_router_004.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_004_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_004
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_004_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_router_002.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_002_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_002
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_002_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_router_001.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_001_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_001
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_001_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_mm_interconnect_0_router.sv
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router
      Info (12023): Found entity 1: c10_fpga_mm_interconnect_0_router_default_decode
      Info (12023): Found entity 2: c10_fpga_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_slave_agent.sv
      Info (12023): Found entity 1: altera_merlin_slave_agent
      Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_master_agent.sv
      Info (12023): Found entity 1: altera_merlin_master_agent
      Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_slave_translator.sv
      Info (12023): Found entity 1: altera_merlin_slave_translator
      Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_merlin_master_translator.sv
      Info (12023): Found entity 1: altera_merlin_master_translator
      Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_update.v
      Info (12023): Found entity 1: c10_fpga_update
      Info (12023): Found entity 1: c10_fpga_update
Info (12021): Found 3 design units, including 3 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_update_remote_update_controller.sv
      Info (12023): Found entity 1: c10_fpga_update_remote_update_controller
      Info (12023): Found entity 2: avl_controller_v_series_arria10
      Info (12023): Found entity 3: avl_controller_cycloneiii_iv
      Info (12023): Found entity 1: c10_fpga_update_remote_update_controller
      Info (12023): Found entity 2: avl_controller_v_series_arria10
      Info (12023): Found entity 3: avl_controller_cycloneiii_iv
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_remote_update_core.v
      Info (12023): Found entity 1: altera_remote_update_core
      Info (12023): Found entity 1: altera_remote_update_core
Info (12021): Found 5 design units, including 5 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_stdout.v
      Info (12023): Found entity 1: c10_fpga_stdout_tx
      Info (12023): Found entity 2: c10_fpga_stdout_rx_stimulus_source
      Info (12023): Found entity 3: c10_fpga_stdout_rx
      Info (12023): Found entity 4: c10_fpga_stdout_regs
      Info (12023): Found entity 5: c10_fpga_stdout
      Info (12023): Found entity 1: c10_fpga_stdout_tx
      Info (12023): Found entity 2: c10_fpga_stdout_rx_stimulus_source
      Info (12023): Found entity 3: c10_fpga_stdout_rx
      Info (12023): Found entity 4: c10_fpga_stdout_regs
      Info (12023): Found entity 5: c10_fpga_stdout
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/stamp_top.vhd
      Info (12022): Found design unit 1: stamp_top-rtl
      Info (12023): Found entity 1: stamp_top
      Info (12022): Found design unit 1: stamp_top-rtl
      Info (12023): Found entity 1: stamp_top
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/stamp_regs.vhd
      Info (12022): Found design unit 1: stamp_regs-rtl
      Info (12023): Found entity 1: stamp_regs
      Info (12022): Found design unit 1: stamp_regs-rtl
      Info (12023): Found entity 1: stamp_regs
Info (12021): Found 2 design units, including 2 entities, in source file c10_fpga/synthesis/submodules/sdram.v
      Info (12023): Found entity 1: sdram_input_efifo_module
      Info (12023): Found entity 2: sdram_top
      Info (12023): Found entity 1: sdram_input_efifo_module
      Info (12023): Found entity 2: sdram_top
Info (12021): Found 4 design units, including 4 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_pll.v
      Info (12023): Found entity 1: c10_fpga_pll_dffpipe_l2c
      Info (12023): Found entity 2: c10_fpga_pll_stdsync_sv6
      Info (12023): Found entity 3: c10_fpga_pll_altpll_0gh2
      Info (12023): Found entity 4: c10_fpga_pll
      Info (12023): Found entity 1: c10_fpga_pll_dffpipe_l2c
      Info (12023): Found entity 2: c10_fpga_pll_stdsync_sv6
      Info (12023): Found entity 3: c10_fpga_pll_altpll_0gh2
      Info (12023): Found entity 4: c10_fpga_pll
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_top.vhd
      Info (12022): Found design unit 1: opto_top-rtl
      Info (12023): Found entity 1: opto_top
      Info (12022): Found design unit 1: opto_top-rtl
      Info (12023): Found entity 1: opto_top
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_regs.vhd
      Info (12022): Found design unit 1: opto_regs-rtl
      Info (12023): Found entity 1: opto_regs
      Info (12022): Found design unit 1: opto_regs-rtl
      Info (12023): Found entity 1: opto_regs
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_ctl.vhd
      Info (12022): Found design unit 1: opto_ctl-rtl
      Info (12023): Found entity 1: opto_ctl
      Info (12022): Found design unit 1: opto_ctl-rtl
      Info (12023): Found entity 1: opto_ctl
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_irq.vhd
      Info (12022): Found design unit 1: opto_irq-rtl
      Info (12023): Found entity 1: opto_irq
      Info (12022): Found design unit 1: opto_irq-rtl
      Info (12023): Found entity 1: opto_irq
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_rtx.vhd
      Info (12022): Found design unit 1: opto_rtx-rtl
      Info (12023): Found entity 1: opto_rtx
      Info (12022): Found design unit 1: opto_rtx-rtl
      Info (12023): Found entity 1: opto_rtx
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_2k.vhd
      Info (12022): Found design unit 1: opto_2k-SYN
      Info (12023): Found entity 1: opto_2k
      Info (12022): Found design unit 1: opto_2k-SYN
      Info (12023): Found entity 1: opto_2k
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_fifo.vhd
      Info (12022): Found design unit 1: opto_fifo-SYN
      Info (12023): Found entity 1: opto_fifo
      Info (12022): Found design unit 1: opto_fifo-SYN
      Info (12023): Found entity 1: opto_fifo
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/opto_burst.vhd
      Info (12022): Found design unit 1: opto_burst-SYN
      Info (12023): Found entity 1: opto_burst
      Info (12022): Found design unit 1: opto_burst-SYN
      Info (12023): Found entity 1: opto_burst
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_gpx.v
      Info (12023): Found entity 1: c10_fpga_gpx
      Info (12023): Found entity 1: c10_fpga_gpx
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_gpi.v
      Info (12023): Found entity 1: c10_fpga_gpi
      Info (12023): Found entity 1: c10_fpga_gpi
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_epcq.v
      Info (12023): Found entity 1: c10_fpga_epcq
      Info (12023): Found entity 1: c10_fpga_epcq
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_qspi_address_adaption.sv
      Info (12023): Found entity 1: altera_qspi_address_adaption
      Info (12023): Found entity 1: altera_qspi_address_adaption
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_qspi_address_adaption_core.sv
      Info (12023): Found entity 1: altera_qspi_address_adaption_core
      Info (12023): Found entity 1: altera_qspi_address_adaption_core
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_epcq_asmi2_inst_epcq_ctrl.v
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv
      Info (12023): Found entity 1: altera_asmi2_qspi_interface_asmiblock
      Info (12023): Found entity 1: altera_asmi2_qspi_interface_asmiblock
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_asmi2_cmd_generator.sv
      Info (12023): Found entity 1: altera_asmi2_cmd_generator
      Info (12023): Found entity 1: altera_asmi2_cmd_generator
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv
      Info (12023): Found entity 1: intel_asmi2_data_adapter_32_8
      Info (12023): Found entity 1: intel_asmi2_data_adapter_32_8
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv
      Info (12023): Found entity 1: intel_asmi2_data_adapter_8_32
      Info (12023): Found entity 1: intel_asmi2_data_adapter_8_32
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_asmi2_xip_controller.sv
      Info (12023): Found entity 1: altera_asmi2_xip_controller
      Info (12023): Found entity 1: altera_asmi2_xip_controller
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/avst_fifo.vhd
      Info (12022): Found design unit 1: avst_fifo-rtl
      Info (12023): Found entity 1: avst_fifo
      Info (12022): Found design unit 1: avst_fifo-rtl
      Info (12023): Found entity 1: avst_fifo
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller
      Info (12023): Found entity 1: c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/c10_fpga_cpu_irq_mapper.sv
      Info (12023): Found entity 1: c10_fpga_cpu_irq_mapper
      Info (12023): Found entity 1: c10_fpga_cpu_irq_mapper
Info (12021): Found 1 design units, including 0 entities, in source file c10_fpga/synthesis/submodules/niosv_dm_def.sv
      Info (12022): Found design unit 1: niosv_dm_def (SystemVerilog) (c10_fpga)
      Info (12022): Found design unit 1: niosv_dm_def (SystemVerilog) (c10_fpga)
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_ram.sv
      Info (12023): Found entity 1: niosv_ram
      Info (12023): Found entity 1: niosv_ram
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_dm_jtag2mm.sv
      Info (12023): Found entity 1: niosv_dm_jtag2mm
      Info (12023): Found entity 1: niosv_dm_jtag2mm
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_dm_top.sv
      Info (12023): Found entity 1: niosv_dm_top
      Info (12023): Found entity 1: niosv_dm_top
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_debug_module.sv
      Info (12023): Found entity 1: niosv_debug_module
      Info (12023): Found entity 1: niosv_debug_module
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_debug_rom.sv
      Info (12023): Found entity 1: niosv_debug_rom
      Info (12023): Found entity 1: niosv_debug_rom
Warning (12090): Entity "altera_std_synchronizer_bundle" obtained from "c10_fpga/synthesis/submodules/altera_std_synchronizer_bundle.v" instead of from Quartus Prime megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_std_synchronizer_bundle.v
      Info (12023): Found entity 1: altera_std_synchronizer_bundle
      Info (12023): Found entity 1: altera_std_synchronizer_bundle
Warning (12090): Entity "altera_std_synchronizer" obtained from "c10_fpga/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/altera_std_synchronizer.v
      Info (12023): Found entity 1: altera_std_synchronizer
      Info (12023): Found entity 1: altera_std_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_timer_msip.sv
      Info (12023): Found entity 1: niosv_timer_msip
      Info (12023): Found entity 1: niosv_timer_msip
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/niosv_reset_controller.vhd
      Info (12022): Found design unit 1: niosv_reset_controller-rtl
      Info (12023): Found entity 1: niosv_reset_controller
      Info (12022): Found design unit 1: niosv_reset_controller-rtl
      Info (12023): Found entity 1: niosv_reset_controller
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/adc_top.vhd
      Info (12022): Found design unit 1: adc_top-rtl
      Info (12023): Found entity 1: adc_top
      Info (12022): Found design unit 1: adc_top-rtl
      Info (12023): Found entity 1: adc_top
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/adc_regs.vhd
      Info (12022): Found design unit 1: adc_regs-rtl
      Info (12023): Found entity 1: adc_regs
      Info (12022): Found design unit 1: adc_regs-rtl
      Info (12023): Found entity 1: adc_regs
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/adc_ctl.vhd
      Info (12022): Found design unit 1: adc_ctl-rtl
      Info (12023): Found entity 1: adc_ctl
      Info (12022): Found design unit 1: adc_ctl-rtl
      Info (12023): Found entity 1: adc_ctl
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/adc_irq.vhd
      Info (12022): Found design unit 1: adc_irq-rtl
      Info (12023): Found entity 1: adc_irq
      Info (12022): Found design unit 1: adc_irq-rtl
      Info (12023): Found entity 1: adc_irq
Info (12021): Found 2 design units, including 1 entities, in source file c10_fpga/synthesis/submodules/adc_4k.vhd
      Info (12022): Found design unit 1: adc_4k-SYN
      Info (12023): Found entity 1: adc_4k
      Info (12022): Found design unit 1: adc_4k-SYN
      Info (12023): Found entity 1: adc_4k
Info (12021): Found 2 design units, including 1 entities, in source file c10_top.vhd
      Info (12022): Found design unit 1: c10_top-rtl
      Info (12023): Found entity 1: c10_top
      Info (12022): Found design unit 1: c10_top-rtl
      Info (12023): Found entity 1: c10_top
Info (12127): Elaborating entity "c10_top" for the top level hierarchy
Info (12128): Elaborating entity "c10_fpga" for hierarchy "c10_fpga:u0"
Info (12128): Elaborating entity "adc_top" for hierarchy "c10_fpga:u0|adc_top:adc"
Info (12128): Elaborating entity "adc_regs" for hierarchy "c10_fpga:u0|adc_top:adc|adc_regs:ADC_REGS_I"
Info (12128): Elaborating entity "adc_ctl" for hierarchy "c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I"
Info (12128): Elaborating entity "adc_4k" for hierarchy "c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I|adc_4k:ADC_4K_I"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I|adc_4k:ADC_4K_I|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I|adc_4k:ADC_4K_I|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I|adc_4k:ADC_4K_I|altsyncram:altsyncram_component" with the following parameter:
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK1"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
      Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
      Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
      Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK1"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "1024"
      Info (12134): Parameter "numwords_b" = "1024"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "10"
      Info (12134): Parameter "widthad_b" = "10"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK1"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
      Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
      Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
      Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK1"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "1024"
      Info (12134): Parameter "numwords_b" = "1024"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "10"
      Info (12134): Parameter "widthad_b" = "10"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a7s3.tdf
      Info (12023): Found entity 1: altsyncram_a7s3
      Info (12023): Found entity 1: altsyncram_a7s3
Info (12128): Elaborating entity "altsyncram_a7s3" for hierarchy "c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I|adc_4k:ADC_4K_I|altsyncram:altsyncram_component|altsyncram_a7s3:auto_generated"
Info (12128): Elaborating entity "adc_irq" for hierarchy "c10_fpga:u0|adc_top:adc|adc_irq:ADC_IRQ_I"
Info (12128): Elaborating entity "c10_fpga_cpu" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu"
Warning (21700): Verilog HDL warning at niosv_reg_file.sv(59): 'assert' statement ignored for synthesis
Warning (21700): Verilog HDL warning at niosv_reg_file.sv(60): 'assert' statement ignored for synthesis
Warning (21700): Verilog HDL warning at niosv_interrupt_handler.sv(72): 'assert' statement ignored for synthesis
Warning (20994): Netlist warning at niosv_c_core.sv(930): input port 'trig_tdata2[31]' remains unconnected for this instance
Info (12128): Elaborating entity "c10_fpga_cpu_hart" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart"
Warning (14284): Synthesized away the following node(s):
      Warning (14285): Synthesized away the following LCELL buffer node(s):
            Warning (14320): Synthesized away node "rvfi_valid"
            Warning (14320): Synthesized away node "rvfi_insn[31]"
            Warning (14320): Synthesized away node "rvfi_insn[30]"
            Warning (14320): Synthesized away node "rvfi_insn[29]"
            Warning (14320): Synthesized away node "rvfi_insn[28]"
            Warning (14320): Synthesized away node "rvfi_insn[27]"
            Warning (14320): Synthesized away node "rvfi_insn[26]"
            Warning (14320): Synthesized away node "rvfi_insn[25]"
            Warning (14320): Synthesized away node "rvfi_insn[24]"
            Warning (14320): Synthesized away node "rvfi_insn[23]"
            Warning (14320): Synthesized away node "rvfi_insn[22]"
            Warning (14320): Synthesized away node "rvfi_insn[21]"
            Warning (14320): Synthesized away node "rvfi_insn[20]"
            Warning (14320): Synthesized away node "rvfi_insn[19]"
            Warning (14320): Synthesized away node "rvfi_insn[18]"
            Warning (14320): Synthesized away node "rvfi_insn[17]"
            Warning (14320): Synthesized away node "rvfi_insn[16]"
            Warning (14320): Synthesized away node "rvfi_insn[15]"
            Warning (14320): Synthesized away node "rvfi_insn[14]"
            Warning (14320): Synthesized away node "rvfi_insn[13]"
            Warning (14320): Synthesized away node "rvfi_insn[12]"
            Warning (14320): Synthesized away node "rvfi_insn[11]"
            Warning (14320): Synthesized away node "rvfi_insn[10]"
            Warning (14320): Synthesized away node "rvfi_insn[9]"
            Warning (14320): Synthesized away node "rvfi_insn[8]"
            Warning (14320): Synthesized away node "rvfi_insn[7]"
            Warning (14320): Synthesized away node "rvfi_insn[6]"
            Warning (14320): Synthesized away node "rvfi_insn[5]"
            Warning (14320): Synthesized away node "rvfi_insn[4]"
            Warning (14320): Synthesized away node "rvfi_insn[3]"
            Warning (14320): Synthesized away node "rvfi_insn[2]"
            Warning (14320): Synthesized away node "rvfi_insn[1]"
            Warning (14320): Synthesized away node "rvfi_insn[0]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[31]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[30]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[29]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[28]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[27]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[26]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[25]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[24]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[23]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[22]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[21]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[20]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[19]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[18]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[17]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[16]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[15]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[14]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[13]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[12]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[11]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[10]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[9]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[8]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[7]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[6]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[5]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[4]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[3]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[2]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[1]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[0]"
      Warning (14285): Synthesized away the following LCELL buffer node(s):
            Warning (14320): Synthesized away node "rvfi_valid"
            Warning (14320): Synthesized away node "rvfi_insn[31]"
            Warning (14320): Synthesized away node "rvfi_insn[30]"
            Warning (14320): Synthesized away node "rvfi_insn[29]"
            Warning (14320): Synthesized away node "rvfi_insn[28]"
            Warning (14320): Synthesized away node "rvfi_insn[27]"
            Warning (14320): Synthesized away node "rvfi_insn[26]"
            Warning (14320): Synthesized away node "rvfi_insn[25]"
            Warning (14320): Synthesized away node "rvfi_insn[24]"
            Warning (14320): Synthesized away node "rvfi_insn[23]"
            Warning (14320): Synthesized away node "rvfi_insn[22]"
            Warning (14320): Synthesized away node "rvfi_insn[21]"
            Warning (14320): Synthesized away node "rvfi_insn[20]"
            Warning (14320): Synthesized away node "rvfi_insn[19]"
            Warning (14320): Synthesized away node "rvfi_insn[18]"
            Warning (14320): Synthesized away node "rvfi_insn[17]"
            Warning (14320): Synthesized away node "rvfi_insn[16]"
            Warning (14320): Synthesized away node "rvfi_insn[15]"
            Warning (14320): Synthesized away node "rvfi_insn[14]"
            Warning (14320): Synthesized away node "rvfi_insn[13]"
            Warning (14320): Synthesized away node "rvfi_insn[12]"
            Warning (14320): Synthesized away node "rvfi_insn[11]"
            Warning (14320): Synthesized away node "rvfi_insn[10]"
            Warning (14320): Synthesized away node "rvfi_insn[9]"
            Warning (14320): Synthesized away node "rvfi_insn[8]"
            Warning (14320): Synthesized away node "rvfi_insn[7]"
            Warning (14320): Synthesized away node "rvfi_insn[6]"
            Warning (14320): Synthesized away node "rvfi_insn[5]"
            Warning (14320): Synthesized away node "rvfi_insn[4]"
            Warning (14320): Synthesized away node "rvfi_insn[3]"
            Warning (14320): Synthesized away node "rvfi_insn[2]"
            Warning (14320): Synthesized away node "rvfi_insn[1]"
            Warning (14320): Synthesized away node "rvfi_insn[0]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[31]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[30]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[29]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[28]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[27]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[26]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[25]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[24]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[23]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[22]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[21]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[20]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[19]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[18]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[17]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[16]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[15]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[14]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[13]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[12]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[11]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[10]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[9]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[8]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[7]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[6]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[5]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[4]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[3]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[2]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[1]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[0]"
            Warning (14320): Synthesized away node "rvfi_valid"
            Warning (14320): Synthesized away node "rvfi_insn[31]"
            Warning (14320): Synthesized away node "rvfi_insn[30]"
            Warning (14320): Synthesized away node "rvfi_insn[29]"
            Warning (14320): Synthesized away node "rvfi_insn[28]"
            Warning (14320): Synthesized away node "rvfi_insn[27]"
            Warning (14320): Synthesized away node "rvfi_insn[26]"
            Warning (14320): Synthesized away node "rvfi_insn[25]"
            Warning (14320): Synthesized away node "rvfi_insn[24]"
            Warning (14320): Synthesized away node "rvfi_insn[23]"
            Warning (14320): Synthesized away node "rvfi_insn[22]"
            Warning (14320): Synthesized away node "rvfi_insn[21]"
            Warning (14320): Synthesized away node "rvfi_insn[20]"
            Warning (14320): Synthesized away node "rvfi_insn[19]"
            Warning (14320): Synthesized away node "rvfi_insn[18]"
            Warning (14320): Synthesized away node "rvfi_insn[17]"
            Warning (14320): Synthesized away node "rvfi_insn[16]"
            Warning (14320): Synthesized away node "rvfi_insn[15]"
            Warning (14320): Synthesized away node "rvfi_insn[14]"
            Warning (14320): Synthesized away node "rvfi_insn[13]"
            Warning (14320): Synthesized away node "rvfi_insn[12]"
            Warning (14320): Synthesized away node "rvfi_insn[11]"
            Warning (14320): Synthesized away node "rvfi_insn[10]"
            Warning (14320): Synthesized away node "rvfi_insn[9]"
            Warning (14320): Synthesized away node "rvfi_insn[8]"
            Warning (14320): Synthesized away node "rvfi_insn[7]"
            Warning (14320): Synthesized away node "rvfi_insn[6]"
            Warning (14320): Synthesized away node "rvfi_insn[5]"
            Warning (14320): Synthesized away node "rvfi_insn[4]"
            Warning (14320): Synthesized away node "rvfi_insn[3]"
            Warning (14320): Synthesized away node "rvfi_insn[2]"
            Warning (14320): Synthesized away node "rvfi_insn[1]"
            Warning (14320): Synthesized away node "rvfi_insn[0]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[31]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[30]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[29]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[28]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[27]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[26]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[25]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[24]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[23]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[22]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[21]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[20]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[19]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[18]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[17]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[16]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[15]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[14]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[13]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[12]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[11]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[10]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[9]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[8]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[7]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[6]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[5]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[4]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[3]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[2]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[1]"
            Warning (14320): Synthesized away node "rvfi_pc_rdata[0]"
Info (12128): Elaborating entity "niosv_avl_to_axi_shim" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_avl_to_axi_shim:shim_inst"
Info (12128): Elaborating entity "niosv_c_core" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst"
Info (12128): Elaborating entity "niosv_c_D_stage" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_D_stage:D_stage_inst"
Info (12128): Elaborating entity "niosv_c_decoder" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_D_stage:D_stage_inst|niosv_c_decoder:instr_decoder_inst"
Info (12128): Elaborating entity "niosv_c_E_stage" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst"
Info (12128): Elaborating entity "niosv_alu" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|niosv_alu:alu_inst"
Info (12128): Elaborating entity "niosv_c_M0_stage" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst"
Info (12128): Elaborating entity "niosv_shift" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst"
Info (12128): Elaborating entity "niosv_bus_req" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd"
Info (12128): Elaborating entity "niosv_reg_file" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst"
Info (12128): Elaborating entity "niosv_ram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram_inst"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram_inst"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram_inst" with the following parameter:
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "32"
      Info (12134): Parameter "numwords_b" = "32"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "M9K"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "5"
      Info (12134): Parameter "widthad_b" = "5"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "32"
      Info (12134): Parameter "numwords_b" = "32"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "M9K"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "5"
      Info (12134): Parameter "widthad_b" = "5"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fbm1.tdf
      Info (12023): Found entity 1: altsyncram_fbm1
      Info (12023): Found entity 1: altsyncram_fbm1
Info (12128): Elaborating entity "altsyncram_fbm1" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram_inst|altsyncram_fbm1:auto_generated"
Warning (287013): Variable or input pin "data_b" is defined but never used.
Warning (287013): Variable or input pin "rden_a" is defined but never used.
Info (12128): Elaborating entity "niosv_ram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram_inst"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram_inst"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram_inst" with the following parameter:
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "32"
      Info (12134): Parameter "numwords_b" = "32"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "M9K"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "5"
      Info (12134): Parameter "widthad_b" = "5"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "32"
      Info (12134): Parameter "numwords_b" = "32"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "M9K"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "5"
      Info (12134): Parameter "widthad_b" = "5"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
Info (12128): Elaborating entity "altsyncram_fbm1" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram_inst|altsyncram_fbm1:auto_generated"
Warning (287013): Variable or input pin "data_b" is defined but never used.
Warning (287013): Variable or input pin "rden_a" is defined but never used.
Info (12128): Elaborating entity "niosv_lsu" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst"
Info (12128): Elaborating entity "niosv_mem_op_state" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd"
Info (12128): Elaborating entity "niosv_mem_op_state" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_data"
Info (12128): Elaborating entity "niosv_mem_op_state" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr"
Info (12128): Elaborating entity "niosv_c_csr" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst"
Info (12128): Elaborating entity "niosv_interrupt_handler" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|niosv_interrupt_handler:irq_inst"
Info (12128): Elaborating entity "niosv_timer_msip" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_timer_msip:timer_module"
Info (12128): Elaborating entity "niosv_dm_top" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod"
Info (12128): Elaborating entity "niosv_dm_jtag2mm" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst" with the following parameter:
      Info (12134): Parameter "sld_ir_width" = "5"
      Info (12134): Parameter "sld_mfg_id" = "110"
      Info (12134): Parameter "sld_type_id" = "19"
      Info (12134): Parameter "sld_version" = "1"
      Info (12134): Parameter "sld_auto_instance_index" = "YES"
      Info (12134): Parameter "sld_ir_width" = "5"
      Info (12134): Parameter "sld_mfg_id" = "110"
      Info (12134): Parameter "sld_type_id" = "19"
      Info (12134): Parameter "sld_version" = "1"
      Info (12134): Parameter "sld_auto_instance_index" = "YES"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "niosv_debug_module" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst"
Info (12128): Elaborating entity "niosv_ram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst"
Warning (272007): Device family Cyclone 10 LP does not have MLAB blocks -- using available memory blocks
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram_inst"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram_inst"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram_inst" with the following parameter:
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "./csr_mlab.mif"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "10"
      Info (12134): Parameter "numwords_b" = "10"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "MLAB"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "4"
      Info (12134): Parameter "widthad_b" = "4"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "./csr_mlab.mif"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "10"
      Info (12134): Parameter "numwords_b" = "10"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "MLAB"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "4"
      Info (12134): Parameter "widthad_b" = "4"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
Warning (287001): Assertion warning: Device family Cyclone 10 LP does not have MLAB blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eqo1.tdf
      Info (12023): Found entity 1: altsyncram_eqo1
      Info (12023): Found entity 1: altsyncram_eqo1
Info (12128): Elaborating entity "altsyncram_eqo1" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram_inst|altsyncram_eqo1:auto_generated"
Warning (287013): Variable or input pin "data_b" is defined but never used.
Warning (287013): Variable or input pin "rden_a" is defined but never used.
Info (12128): Elaborating entity "niosv_debug_rom" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst"
Info (12128): Elaborating entity "niosv_ram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst"
Warning (272007): Device family Cyclone 10 LP does not have MLAB blocks -- using available memory blocks
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst|altsyncram:ram_no_ecc.data_ram_inst"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst|altsyncram:ram_no_ecc.data_ram_inst"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst|altsyncram:ram_no_ecc.data_ram_inst" with the following parameter:
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "./debug_rom.mif"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "42"
      Info (12134): Parameter "numwords_b" = "42"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "MLAB"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "6"
      Info (12134): Parameter "widthad_b" = "6"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "./debug_rom.mif"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "numwords_a" = "42"
      Info (12134): Parameter "numwords_b" = "42"
      Info (12134): Parameter "operation_mode" = "DUAL_PORT"
      Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "MLAB"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
      Info (12134): Parameter "widthad_a" = "6"
      Info (12134): Parameter "widthad_b" = "6"
      Info (12134): Parameter "width_a" = "32"
      Info (12134): Parameter "width_b" = "32"
Warning (287001): Assertion warning: Device family Cyclone 10 LP does not have MLAB blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_duo1.tdf
      Info (12023): Found entity 1: altsyncram_duo1
      Info (12023): Found entity 1: altsyncram_duo1
Info (12128): Elaborating entity "altsyncram_duo1" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst|altsyncram:ram_no_ecc.data_ram_inst|altsyncram_duo1:auto_generated"
Warning (287013): Variable or input pin "data_b" is defined but never used.
Warning (287013): Variable or input pin "rden_a" is defined but never used.
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "c10_fpga_cpu_irq_mapper" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "c10_fpga_cpu_irq_mapper" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_irq_mapper:irq_mapper_001"
Info (12128): Elaborating entity "c10_fpga_cpu_irq_mapper" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_irq_mapper:irq_mapper_002"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_cpu:cpu|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "c10_fpga_epcq" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq"
Info (12128): Elaborating entity "c10_fpga_epcq_asmi2_inst_epcq_ctrl" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl"
Info (12128): Elaborating entity "c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(157): object "write_csr_rd_status" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(160): object "write_csr_isr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(161): object "write_csr_ier" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(164): object "write_csr_com_10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(165): object "write_csr_com_11" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(166): object "write_csr_com_12" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(168): object "write_csr_misc_14" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(169): object "write_csr_misc_15" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(177): object "write_csr_device_id_data_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(178): object "write_csr_device_id_data_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(179): object "write_csr_device_id_data_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(180): object "write_csr_device_id_data_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(181): object "write_csr_device_id_data_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(183): object "read_csr_wr_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(184): object "read_csr_wr_disable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(185): object "read_csr_wr_status" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(187): object "read_csr_sector_erase" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(188): object "read_csr_subsector_erase" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(189): object "read_csr_isr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(190): object "read_csr_ier" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(191): object "read_csr_control" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(193): object "read_csr_com_10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(194): object "read_csr_com_11" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(195): object "read_csr_com_12" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(196): object "read_csr_misc_13" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(199): object "read_csr_misc_16" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(200): object "read_csr_misc_17" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(201): object "read_csr_misc_18" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(202): object "read_csr_4bytes_addr_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(203): object "read_csr_4bytes_addr_ex" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(204): object "read_csr_sector_protect" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(208): object "read_csr_device_id_data_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(209): object "read_csr_device_id_data_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(210): object "read_csr_device_id_data_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(211): object "read_csr_device_id_data_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(212): object "read_csr_device_id_data_4" assigned a value but never read
Warning (10858): Verilog HDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(492): object csr_misc_13_data_reg used but never assigned
Warning (10858): Verilog HDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned
Warning (10858): Verilog HDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned
Warning (10858): Verilog HDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(495): object csr_misc_16_data_reg used but never assigned
Warning (10858): Verilog HDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned
Warning (10036): Verilog HDL or VHDL warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(506): object "csr_rd_device_id_data_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at c10_fpga_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "altera_asmi2_xip_controller" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object "mem_wr_combi_reg" assigned a value but never read
Warning (10858): Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(507): object "is_burst" assigned a value but never read
Info (12128): Elaborating entity "avst_fifo" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo"
Info (12128): Elaborating entity "c10_fpga_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0"
Info (12128): Elaborating entity "c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer:multiplexer"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer:multiplexer|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_multiplexer:multiplexer|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_asmi2_cmd_generator" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object "has_dummy" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object "last_data_word_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object "discard_rsp_pck" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object "in_cmd_eop_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object "has_data_in_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "intel_asmi2_data_adapter_32_8" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(38): object "state_read_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(42): object "state_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(44): object "in_ready_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(63): object "b_startofpacket_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(69): object "mem_readdata0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(74): object "mem_readdata1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(79): object "mem_readdata2" assigned a value but never read
Warning (10858): Verilog HDL warning at intel_asmi2_data_adapter_32_8.sv(86): object state_waitrequest used but never assigned
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(87): object "state_waitrequest_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(90): object "out_channel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(94): object "out_startofpacket" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(95): object "out_endofpacket" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(98): object "out_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(101): object "out_error" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(139): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(267): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(284): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "intel_asmi2_data_adapter_8_32" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(43): object "state_read_addr" assigned a value but never read
Warning (10858): Verilog HDL warning at intel_asmi2_data_adapter_8_32.sv(88): object state_waitrequest used but never assigned
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(89): object "state_waitrequest_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(92): object "out_channel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(98): object "out_error" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(242): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(265): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(291): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(314): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0"
Info (12128): Elaborating entity "altera_asmi2_qspi_interface_asmiblock" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface"
Warning (10034): Output port "atom_ports_datain[0]" at altera_asmi2_qspi_interface_asmiblock.sv(29) has no driver
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_qspi_address_adaption" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|altera_qspi_address_adaption:addr_adaption_0"
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object "temp_mem_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object "temp_mem_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object "temp_mem_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object "temp_mem_wrdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object "temp_mem_byteenable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object "temp_mem_burstcount" assigned a value but never read
Info (12128): Elaborating entity "altera_qspi_address_adaption_core" for hierarchy "c10_fpga:u0|c10_fpga_epcq:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object "write_device_id_0_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object "write_device_id_1_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object "write_device_id_2_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object "write_device_id_3_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object "write_device_id_4_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object "write_sid_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object "read_mem_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object "write_mem_combi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object "reset_trigger_pulse" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item
Info (12128): Elaborating entity "c10_fpga_gpi" for hierarchy "c10_fpga:u0|c10_fpga_gpi:gpi"
Info (12128): Elaborating entity "c10_fpga_gpx" for hierarchy "c10_fpga:u0|c10_fpga_gpx:gpx"
Info (12128): Elaborating entity "opto_top" for hierarchy "c10_fpga:u0|opto_top:opto"
Info (12128): Elaborating entity "opto_regs" for hierarchy "c10_fpga:u0|opto_top:opto|opto_regs:OPTO_REGS_I"
Info (12128): Elaborating entity "opto_ctl" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I"
Info (12128): Elaborating entity "opto_2k" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_II"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_II|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_II|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_II|altsyncram:altsyncram_component" with the following parameter:
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "2048"
      Info (12134): Parameter "numwords_b" = "512"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "8"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "11"
      Info (12134): Parameter "widthad_b" = "9"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "2048"
      Info (12134): Parameter "numwords_b" = "512"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "8"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "11"
      Info (12134): Parameter "widthad_b" = "9"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kgp3.tdf
      Info (12023): Found entity 1: altsyncram_kgp3
      Info (12023): Found entity 1: altsyncram_kgp3
Info (12128): Elaborating entity "altsyncram_kgp3" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_II|altsyncram:altsyncram_component|altsyncram_kgp3:auto_generated"
Info (12128): Elaborating entity "opto_2k" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_I"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_I|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_I|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_I|altsyncram:altsyncram_component" with the following parameter:
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "2048"
      Info (12134): Parameter "numwords_b" = "512"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "8"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "11"
      Info (12134): Parameter "widthad_b" = "9"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "2048"
      Info (12134): Parameter "numwords_b" = "512"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "8"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "11"
      Info (12134): Parameter "widthad_b" = "9"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12128): Elaborating entity "altsyncram_kgp3" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_2k:OPTO_2K_I|altsyncram:altsyncram_component|altsyncram_kgp3:auto_generated"
Info (12128): Elaborating entity "opto_rtx" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I"
Info (12128): Elaborating entity "opto_fifo" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I"
Info (12128): Elaborating entity "scfifo" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component" with the following parameter:
      Info (12134): Parameter "add_ram_output_register" = "OFF"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "lpm_numwords" = "1024"
      Info (12134): Parameter "lpm_showahead" = "OFF"
      Info (12134): Parameter "lpm_type" = "scfifo"
      Info (12134): Parameter "lpm_width" = "8"
      Info (12134): Parameter "lpm_widthu" = "10"
      Info (12134): Parameter "overflow_checking" = "ON"
      Info (12134): Parameter "underflow_checking" = "ON"
      Info (12134): Parameter "use_eab" = "ON"
      Info (12134): Parameter "add_ram_output_register" = "OFF"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "lpm_numwords" = "1024"
      Info (12134): Parameter "lpm_showahead" = "OFF"
      Info (12134): Parameter "lpm_type" = "scfifo"
      Info (12134): Parameter "lpm_width" = "8"
      Info (12134): Parameter "lpm_widthu" = "10"
      Info (12134): Parameter "overflow_checking" = "ON"
      Info (12134): Parameter "underflow_checking" = "ON"
      Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_uk31.tdf
      Info (12023): Found entity 1: scfifo_uk31
      Info (12023): Found entity 1: scfifo_uk31
Info (12128): Elaborating entity "scfifo_uk31" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hc31.tdf
      Info (12023): Found entity 1: a_dpfifo_hc31
      Info (12023): Found entity 1: a_dpfifo_hc31
Info (12128): Elaborating entity "a_dpfifo_hc31" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated|a_dpfifo_hc31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf
      Info (12023): Found entity 1: a_fefifo_kae
      Info (12023): Found entity 1: a_fefifo_kae
Info (12128): Elaborating entity "a_fefifo_kae" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated|a_dpfifo_hc31:dpfifo|a_fefifo_kae:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hp7.tdf
      Info (12023): Found entity 1: cntr_hp7
      Info (12023): Found entity 1: cntr_hp7
Info (12128): Elaborating entity "cntr_hp7" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated|a_dpfifo_hc31:dpfifo|a_fefifo_kae:fifo_state|cntr_hp7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpm1.tdf
      Info (12023): Found entity 1: altsyncram_rpm1
      Info (12023): Found entity 1: altsyncram_rpm1
Info (12128): Elaborating entity "altsyncram_rpm1" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated|a_dpfifo_hc31:dpfifo|altsyncram_rpm1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5pb.tdf
      Info (12023): Found entity 1: cntr_5pb
      Info (12023): Found entity 1: cntr_5pb
Info (12128): Elaborating entity "cntr_5pb" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated|a_dpfifo_hc31:dpfifo|cntr_5pb:rd_ptr_count"
Info (12128): Elaborating entity "cntr_5pb" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_rtx:FTDI_RTX_I|opto_fifo:FTDI_FIFO_I|scfifo:scfifo_component|scfifo_uk31:auto_generated|a_dpfifo_hc31:dpfifo|cntr_5pb:wr_ptr"
Info (12128): Elaborating entity "opto_burst" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_burst:OPTO_BURST_I"
Info (12128): Elaborating entity "altsyncram" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_burst:OPTO_BURST_I|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_burst:OPTO_BURST_I|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_burst:OPTO_BURST_I|altsyncram:altsyncram_component" with the following parameter:
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "1024"
      Info (12134): Parameter "numwords_b" = "256"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "8"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "10"
      Info (12134): Parameter "widthad_b" = "8"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
      Info (12134): Parameter "address_aclr_a" = "UNUSED"
      Info (12134): Parameter "address_aclr_b" = "NONE"
      Info (12134): Parameter "address_reg_b" = "CLOCK0"
      Info (12134): Parameter "byte_size" = "8"
      Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
      Info (12134): Parameter "byteena_aclr_b" = "NONE"
      Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
      Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
      Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
      Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
      Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
      Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
      Info (12134): Parameter "enable_ecc" = "FALSE"
      Info (12134): Parameter "implement_in_les" = "OFF"
      Info (12134): Parameter "indata_aclr_a" = "UNUSED"
      Info (12134): Parameter "indata_aclr_b" = "NONE"
      Info (12134): Parameter "indata_reg_b" = "CLOCK0"
      Info (12134): Parameter "init_file" = "UNUSED"
      Info (12134): Parameter "init_file_layout" = "PORT_A"
      Info (12134): Parameter "maximum_depth" = "0"
      Info (12134): Parameter "numwords_a" = "1024"
      Info (12134): Parameter "numwords_b" = "256"
      Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
      Info (12134): Parameter "outdata_aclr_a" = "NONE"
      Info (12134): Parameter "outdata_aclr_b" = "NONE"
      Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
      Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
      Info (12134): Parameter "power_up_uninitialized" = "FALSE"
      Info (12134): Parameter "ram_block_type" = "AUTO"
      Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
      Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
      Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
      Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
      Info (12134): Parameter "width_a" = "8"
      Info (12134): Parameter "width_b" = "32"
      Info (12134): Parameter "width_byteena_a" = "1"
      Info (12134): Parameter "width_byteena_b" = "1"
      Info (12134): Parameter "width_eccstatus" = "3"
      Info (12134): Parameter "widthad_a" = "10"
      Info (12134): Parameter "widthad_b" = "8"
      Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
      Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
      Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
      Info (12134): Parameter "lpm_hint" = "UNUSED"
      Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eup3.tdf
      Info (12023): Found entity 1: altsyncram_eup3
      Info (12023): Found entity 1: altsyncram_eup3
Info (12128): Elaborating entity "altsyncram_eup3" for hierarchy "c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|opto_burst:OPTO_BURST_I|altsyncram:altsyncram_component|altsyncram_eup3:auto_generated"
Info (12128): Elaborating entity "opto_irq" for hierarchy "c10_fpga:u0|opto_top:opto|opto_irq:OPTO_IRQ_I"
Info (12128): Elaborating entity "c10_fpga_pll" for hierarchy "c10_fpga:u0|c10_fpga_pll:pll"
Info (12128): Elaborating entity "c10_fpga_pll_stdsync_sv6" for hierarchy "c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "c10_fpga_pll_dffpipe_l2c" for hierarchy "c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_stdsync_sv6:stdsync2|c10_fpga_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "c10_fpga_pll_altpll_0gh2" for hierarchy "c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1"
Info (12128): Elaborating entity "sdram_top" for hierarchy "c10_fpga:u0|sdram_top:sdram"
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "c10_fpga:u0|sdram_top:sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info (12128): Elaborating entity "stamp_top" for hierarchy "c10_fpga:u0|stamp_top:stamp"
Info (12128): Elaborating entity "stamp_regs" for hierarchy "c10_fpga:u0|stamp_top:stamp|stamp_regs:STAMP_REGS_I"
Info (12128): Elaborating entity "c10_fpga_stdout" for hierarchy "c10_fpga:u0|c10_fpga_stdout:stdout"
Info (12128): Elaborating entity "c10_fpga_stdout_tx" for hierarchy "c10_fpga:u0|c10_fpga_stdout:stdout|c10_fpga_stdout_tx:the_c10_fpga_stdout_tx"
Info (12128): Elaborating entity "c10_fpga_stdout_rx" for hierarchy "c10_fpga:u0|c10_fpga_stdout:stdout|c10_fpga_stdout_rx:the_c10_fpga_stdout_rx"
Info (12128): Elaborating entity "c10_fpga_stdout_rx_stimulus_source" for hierarchy "c10_fpga:u0|c10_fpga_stdout:stdout|c10_fpga_stdout_rx:the_c10_fpga_stdout_rx|c10_fpga_stdout_rx_stimulus_source:the_c10_fpga_stdout_rx_stimulus_source"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "c10_fpga:u0|c10_fpga_stdout:stdout|c10_fpga_stdout_rx:the_c10_fpga_stdout_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "c10_fpga_stdout_regs" for hierarchy "c10_fpga:u0|c10_fpga_stdout:stdout|c10_fpga_stdout_regs:the_c10_fpga_stdout_regs"
Info (12128): Elaborating entity "c10_fpga_update" for hierarchy "c10_fpga:u0|c10_fpga_update:update"
Info (12128): Elaborating entity "altera_remote_update_core" for hierarchy "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr5"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr5"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr5" with the following parameter:
      Info (12134): Parameter "lpm_direction" = "UP"
      Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
      Info (12134): Parameter "lpm_width" = "6"
      Info (12134): Parameter "lpm_type" = "lpm_counter"
      Info (12134): Parameter "lpm_direction" = "UP"
      Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
      Info (12134): Parameter "lpm_width" = "6"
      Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iaj.tdf
      Info (12023): Found entity 1: cntr_iaj
      Info (12023): Found entity 1: cntr_iaj
Info (12128): Elaborating entity "cntr_iaj" for hierarchy "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr5|cntr_iaj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr6"
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr6"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr6" with the following parameter:
      Info (12134): Parameter "lpm_direction" = "UP"
      Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
      Info (12134): Parameter "lpm_width" = "6"
      Info (12134): Parameter "lpm_type" = "lpm_counter"
      Info (12134): Parameter "lpm_direction" = "UP"
      Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
      Info (12134): Parameter "lpm_width" = "6"
      Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12128): Elaborating entity "cntr_iaj" for hierarchy "c10_fpga:u0|c10_fpga_update:update|altera_remote_update_core:remote_update_core|lpm_counter:cntr6|cntr_iaj:auto_generated"
Info (12128): Elaborating entity "c10_fpga_update_remote_update_controller" for hierarchy "c10_fpga:u0|c10_fpga_update:update|c10_fpga_update_remote_update_controller:remote_update_controller"
Info (12128): Elaborating entity "avl_controller_cycloneiii_iv" for hierarchy "c10_fpga:u0|c10_fpga_update:update|c10_fpga_update_remote_update_controller:remote_update_controller|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_manager_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_manager_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:adc_m1_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:opto_m1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcq_avl_csr_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:update_avl_csr_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcq_avl_mem_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_dm_agent_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stamp_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpx_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stdout_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opto_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_timer_sw_agent_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_manager_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_manager_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:adc_m1_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:opto_m1_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcq_avl_csr_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcq_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_csr_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_csr_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:update_avl_csr_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:update_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:update_avl_csr_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:update_avl_csr_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcq_avl_mem_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcq_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_mem_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_mem_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_dm_agent_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_dm_agent_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_dm_agent_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stamp_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stamp_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpx_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpx_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stdout_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stdout_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stdout_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:opto_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:opto_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opto_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_timer_sw_agent_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_timer_sw_agent_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_timer_sw_agent_agent_rdata_fifo"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router:router|c10_fpga_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_001" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_001_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_001:router_001|c10_fpga_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_002_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_002:router_002|c10_fpga_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_002:router_003"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_002_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_002:router_003|c10_fpga_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_004|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_005"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_005|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_006" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_006_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_006:router_006|c10_fpga_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_006" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_006:router_007"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_006_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_006:router_007|c10_fpga_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_008"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_008|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_009" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_009:router_009"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_009_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_009:router_009|c10_fpga_mm_interconnect_0_router_009_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_010"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_010|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_011"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_011|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_012"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_012|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_013"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_013|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_014"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_014|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_015"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_015|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_016"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_router_004_default_decode" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_router_004:router_016|c10_fpga_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_manager_limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_manager_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 18 to match size of target (9)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_001" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:cmd_demux_003"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_001"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_002:cmd_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_004"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux_005" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_005:cmd_mux_005"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_006"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_007"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_008"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_009"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_010"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_011"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_mux:cmd_mux_012"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_demux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_demux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_demux:rsp_demux_001"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_demux_003" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_demux_003:rsp_demux_003"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_demux_004" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_demux_004:rsp_demux_004"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_demux_005" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_demux_005:rsp_demux_005"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_006"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_007"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_008"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_009"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_010"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_011"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_cmd_demux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_cmd_demux_002:rsp_demux_012"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_mux" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_mux_001" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_mux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_rsp_mux_002" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_rsp_mux_002:rsp_mux_003"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|c10_fpga_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012"
Info (12128): Elaborating entity "c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|c10_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|c10_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "c10_fpga_irq_mapper" for hierarchy "c10_fpga:u0|c10_fpga_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "c10_fpga:u0|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "c10_fpga:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "c10_fpga:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c10_fpga:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.02.04.14:25:29 Progress: Loading sldd887424d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd887424d/alt_sld_fab.v
      Info (12023): Found entity 1: alt_sld_fab
      Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd887424d/submodules/alt_sld_fab_alt_sld_fab.v
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd887424d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd887424d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd887424d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
      Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
      Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd887424d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
      Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (13014): Ignored 673 buffer(s)
      Info (13019): Ignored 673 SOFT buffer(s)
      Info (13019): Ignored 673 SOFT buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
      Info (276004): RAM logic "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
      Info (276004): RAM logic "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 2 megafunctions from design logic
      Info (276029): Inferred altsyncram megafunction from the following design logic: "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|mem_rtl_0"
            Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
            Info (286033): Parameter WIDTH_A set to 1
            Info (286033): Parameter WIDTHAD_A set to 6
            Info (286033): Parameter NUMWORDS_A set to 64
            Info (286033): Parameter WIDTH_B set to 1
            Info (286033): Parameter WIDTHAD_B set to 6
            Info (286033): Parameter NUMWORDS_B set to 64
            Info (286033): Parameter ADDRESS_ACLR_A set to NONE
            Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
            Info (286033): Parameter ADDRESS_ACLR_B set to NONE
            Info (286033): Parameter OUTDATA_ACLR_B set to NONE
            Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
            Info (286033): Parameter INDATA_ACLR_A set to NONE
            Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
            Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
      Info (276029): Inferred altsyncram megafunction from the following design logic: "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_mem_agent_rdata_fifo|mem_rtl_0"
            Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
            Info (286033): Parameter WIDTH_A set to 32
            Info (286033): Parameter WIDTHAD_A set to 7
            Info (286033): Parameter NUMWORDS_A set to 128
            Info (286033): Parameter WIDTH_B set to 32
            Info (286033): Parameter WIDTHAD_B set to 7
            Info (286033): Parameter NUMWORDS_B set to 128
            Info (286033): Parameter ADDRESS_ACLR_A set to NONE
            Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
            Info (286033): Parameter ADDRESS_ACLR_B set to NONE
            Info (286033): Parameter OUTDATA_ACLR_B set to NONE
            Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
            Info (286033): Parameter INDATA_ACLR_A set to NONE
            Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
            Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
      Info (276029): Inferred altsyncram megafunction from the following design logic: "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|mem_rtl_0"
            Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
            Info (286033): Parameter WIDTH_A set to 1
            Info (286033): Parameter WIDTHAD_A set to 6
            Info (286033): Parameter NUMWORDS_A set to 64
            Info (286033): Parameter WIDTH_B set to 1
            Info (286033): Parameter WIDTHAD_B set to 6
            Info (286033): Parameter NUMWORDS_B set to 64
            Info (286033): Parameter ADDRESS_ACLR_A set to NONE
            Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
            Info (286033): Parameter ADDRESS_ACLR_B set to NONE
            Info (286033): Parameter OUTDATA_ACLR_B set to NONE
            Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
            Info (286033): Parameter INDATA_ACLR_A set to NONE
            Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
            Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
            Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
            Info (286033): Parameter WIDTH_A set to 1
            Info (286033): Parameter WIDTHAD_A set to 6
            Info (286033): Parameter NUMWORDS_A set to 64
            Info (286033): Parameter WIDTH_B set to 1
            Info (286033): Parameter WIDTHAD_B set to 6
            Info (286033): Parameter NUMWORDS_B set to 64
            Info (286033): Parameter ADDRESS_ACLR_A set to NONE
            Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
            Info (286033): Parameter ADDRESS_ACLR_B set to NONE
            Info (286033): Parameter OUTDATA_ACLR_B set to NONE
            Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
            Info (286033): Parameter INDATA_ACLR_A set to NONE
            Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
            Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
      Info (276029): Inferred altsyncram megafunction from the following design logic: "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_mem_agent_rdata_fifo|mem_rtl_0"
            Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
            Info (286033): Parameter WIDTH_A set to 32
            Info (286033): Parameter WIDTHAD_A set to 7
            Info (286033): Parameter NUMWORDS_A set to 128
            Info (286033): Parameter WIDTH_B set to 32
            Info (286033): Parameter WIDTHAD_B set to 7
            Info (286033): Parameter NUMWORDS_B set to 128
            Info (286033): Parameter ADDRESS_ACLR_A set to NONE
            Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
            Info (286033): Parameter ADDRESS_ACLR_B set to NONE
            Info (286033): Parameter OUTDATA_ACLR_B set to NONE
            Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
            Info (286033): Parameter INDATA_ACLR_A set to NONE
            Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
            Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
            Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
            Info (286033): Parameter WIDTH_A set to 32
            Info (286033): Parameter WIDTHAD_A set to 7
            Info (286033): Parameter NUMWORDS_A set to 128
            Info (286033): Parameter WIDTH_B set to 32
            Info (286033): Parameter WIDTHAD_B set to 7
            Info (286033): Parameter NUMWORDS_B set to 128
            Info (286033): Parameter ADDRESS_ACLR_A set to NONE
            Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
            Info (286033): Parameter ADDRESS_ACLR_B set to NONE
            Info (286033): Parameter OUTDATA_ACLR_B set to NONE
            Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
            Info (286033): Parameter INDATA_ACLR_A set to NONE
            Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
            Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|altsyncram:mem_rtl_0" with the following parameter:
      Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
      Info (12134): Parameter "WIDTH_A" = "1"
      Info (12134): Parameter "WIDTHAD_A" = "6"
      Info (12134): Parameter "NUMWORDS_A" = "64"
      Info (12134): Parameter "WIDTH_B" = "1"
      Info (12134): Parameter "WIDTHAD_B" = "6"
      Info (12134): Parameter "NUMWORDS_B" = "64"
      Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
      Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
      Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
      Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
      Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
      Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
      Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
      Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
      Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
      Info (12134): Parameter "WIDTH_A" = "1"
      Info (12134): Parameter "WIDTHAD_A" = "6"
      Info (12134): Parameter "NUMWORDS_A" = "64"
      Info (12134): Parameter "WIDTH_B" = "1"
      Info (12134): Parameter "WIDTHAD_B" = "6"
      Info (12134): Parameter "NUMWORDS_B" = "64"
      Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
      Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
      Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
      Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
      Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
      Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
      Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
      Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpg1.tdf
      Info (12023): Found entity 1: altsyncram_bpg1
      Info (12023): Found entity 1: altsyncram_bpg1
Info (12130): Elaborated megafunction instantiation "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "c10_fpga:u0|c10_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcq_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
      Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
      Info (12134): Parameter "WIDTH_A" = "32"
      Info (12134): Parameter "WIDTHAD_A" = "7"
      Info (12134): Parameter "NUMWORDS_A" = "128"
      Info (12134): Parameter "WIDTH_B" = "32"
      Info (12134): Parameter "WIDTHAD_B" = "7"
      Info (12134): Parameter "NUMWORDS_B" = "128"
      Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
      Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
      Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
      Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
      Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
      Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
      Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
      Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
      Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
      Info (12134): Parameter "WIDTH_A" = "32"
      Info (12134): Parameter "WIDTHAD_A" = "7"
      Info (12134): Parameter "NUMWORDS_A" = "128"
      Info (12134): Parameter "WIDTH_B" = "32"
      Info (12134): Parameter "WIDTHAD_B" = "7"
      Info (12134): Parameter "NUMWORDS_B" = "128"
      Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
      Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
      Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
      Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
      Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
      Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
      Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
      Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvg1.tdf
      Info (12023): Found entity 1: altsyncram_nvg1
      Info (12023): Found entity 1: altsyncram_nvg1
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
      Info (17011): WYSIWYG SPI primitive "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|atom_ports_datain[1]" converted to equivalent logic
      Info (17011): WYSIWYG SPI primitive "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|atom_ports_datain[1]" converted to equivalent logic
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
      Warning (13410): Pin "oDRAM_CKE" is stuck at VCC
      Warning (13410): Pin "oLED[2]" is stuck at GND
      Warning (13410): Pin "oLED[3]" is stuck at GND
      Warning (13410): Pin "oTP2" is stuck at GND
      Warning (13410): Pin "oTP3" is stuck at GND
      Warning (13410): Pin "oTP4" is stuck at GND
      Warning (13410): Pin "oDRAM_CKE" is stuck at VCC
      Warning (13410): Pin "oLED[2]" is stuck at GND
      Warning (13410): Pin "oLED[3]" is stuck at GND
      Warning (13410): Pin "oTP2" is stuck at GND
      Warning (13410): Pin "oTP3" is stuck at GND
      Warning (13410): Pin "oTP4" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 544 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 34 assignments for entity "niosv_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/c10_opto_fpga/c10_top/PR_R2/output_files/c10_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
      Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
      Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12461 device resources after synthesis - the final resource count might be different
      Info (21058): Implemented 20 input pins
      Info (21059): Implemented 41 output pins
      Info (21060): Implemented 23 bidirectional pins
      Info (21061): Implemented 12149 logic cells
      Info (21064): Implemented 225 RAM segments
      Info (21065): Implemented 1 PLLs
      Info (21058): Implemented 20 input pins
      Info (21059): Implemented 41 output pins
      Info (21060): Implemented 23 bidirectional pins
      Info (21061): Implemented 12149 logic cells
      Info (21064): Implemented 225 RAM segments
      Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings
      Info: Peak virtual memory: 5351 megabytes
      Info: Processing ended: Wed Feb  4 14:26:08 2026
      Info: Elapsed time: 00:00:56
      Info: Total CPU time (on all processors): 00:01:12
      Info: Peak virtual memory: 5351 megabytes
      Info: Processing ended: Wed Feb  4 14:26:08 2026
      Info: Elapsed time: 00:00:56
      Info: Total CPU time (on all processors): 00:01:12
Info: *******************************************************************
Info: Running Quartus Prime Fitter
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:09 2026
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:09 2026
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off c10_fpga -c c10_fpga
Info: qfit2_default_script.tcl version: #1
Info: Project  = c10_fpga
Info: Revision = c10_fpga
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (119006): Selected device 10CL025YU256C8G for design "c10_fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|pll7" as Cyclone 10 LP PLL type
      Info (15099): Implementing clock multiplication of 25, clock division of 3, and phase shift of 0 degrees (0 ps) for c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[0] port
      Info (15099): Implementing clock multiplication of 25, clock division of 3, and phase shift of -60 degrees (-1667 ps) for c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[1] port
      Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[2] port
      Info (15099): Implementing clock multiplication of 25, clock division of 3, and phase shift of 0 degrees (0 ps) for c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[0] port
      Info (15099): Implementing clock multiplication of 25, clock division of 3, and phase shift of -60 degrees (-1667 ps) for c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[1] port
      Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[2] port
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
      Info (119043): Atom "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst|altsyncram:ram_no_ecc.data_ram_inst|altsyncram_duo1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
      Info (119043): Atom "c10_fpga:u0|c10_fpga_cpu:cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|niosv_ram:gen_mlab_rom.dbg_rom_inst|altsyncram:ram_no_ecc.data_ram_inst|altsyncram_duo1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
      Info (176445): Device 10CL006YU256C8G is compatible
      Info (176445): Device 10CL010YU256C8G is compatible
      Info (176445): Device 10CL016YU256C8G is compatible
      Info (176445): Device 10CL006YU256C8G is compatible
      Info (176445): Device 10CL010YU256C8G is compatible
      Info (176445): Device 10CL016YU256C8G is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
      Info (169125): Pin ~ALTERA_INIT_DONE~ is reserved at location G16
      Info (169125): Pin ~ALTERA_INIT_DONE~ is reserved at location G16
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
      Info (332165): Entity altera_std_synchronizer
            Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
      Info (332165): Entity sld_hub
            Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz
            Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
      Info (332165): Entity altera_std_synchronizer
            Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
            Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
      Info (332165): Entity sld_hub
            Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz
            Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
            Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz
            Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c10_fpga/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c10_fpga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c10_fpga.sdc'
Info (332110): Deriving PLL clocks
      Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name iCLK_12M iCLK_12M
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[0]} {u0|pll|sd1|pll7|clk[0]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -phase -60.00 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[1]} {u0|pll|sd1|pll7|clk[1]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[2]} {u0|pll|sd1|pll7|clk[2]}
      Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name iCLK_12M iCLK_12M
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[0]} {u0|pll|sd1|pll7|clk[0]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -phase -60.00 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[1]} {u0|pll|sd1|pll7|clk[1]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[2]} {u0|pll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
      Info (332111):   Period   Clock Name
      Info (332111): ======== ============
      Info (332111):  100.000 altera_reserved_tck
      Info (332111):   83.333     iCLK_12M
      Info (332111):    9.999 u0|pll|sd1|pll7|clk[0]
      Info (332111):    9.999 u0|pll|sd1|pll7|clk[1]
      Info (332111):   27.777 u0|pll|sd1|pll7|clk[2]
      Info (332111):   Period   Clock Name
      Info (332111): ======== ============
      Info (332111):  100.000 altera_reserved_tck
      Info (332111):   83.333     iCLK_12M
      Info (332111):    9.999 u0|pll|sd1|pll7|clk[0]
      Info (332111):    9.999 u0|pll|sd1|pll7|clk[1]
      Info (332111):   27.777 u0|pll|sd1|pll7|clk[2]
Info (176353): Automatically promoted node c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_1)
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_1)
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_1)
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node iCLK_12M~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node c10_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[21]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[7]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]
            Info (176358): Non-global destination nodes limited to 10 nodes
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[21]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[7]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]
            Info (176358): Non-global destination nodes limited to 10 nodes
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[21]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[7]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_cpu:cpu|c10_fpga_cpu_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]
            Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node c10_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_update:update|c10_fpga_update_remote_update_controller:remote_update_controller|wait_latency_counter[0]
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_update:update|c10_fpga_update_remote_update_controller:remote_update_controller|wait_latency_counter[0]
            Info (176357): Destination node c10_fpga:u0|c10_fpga_update:update|c10_fpga_update_remote_update_controller:remote_update_controller|wait_latency_counter[0]
Info (176353): Automatically promoted node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|last_word_detect
            Info (176357): Destination node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|comb~0
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|last_word_detect
            Info (176357): Destination node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|comb~0
            Info (176357): Destination node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|last_word_detect
            Info (176357): Destination node c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|comb~0
Info (176353): Automatically promoted node c10_fpga:u0|adc_top:adc|adc_ctl:ADC_CTL_I|process_1~0
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node c10_fpga:u0|opto_top:opto|opto_ctl:OPTO_CTL_I|process_1~0
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node c10_fpga:u0|c10_fpga_cpu:cpu|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_rst_n
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node sys_rst_vect[20]
            Info (176357): Destination node sys_rst_vect[19]
            Info (176357): Destination node sys_rst_vect[18]
            Info (176357): Destination node sys_rst_vect[17]
            Info (176357): Destination node sys_rst_vect[16]
            Info (176357): Destination node sys_rst_vect[15]
            Info (176357): Destination node sys_rst_vect[14]
            Info (176357): Destination node sys_rst_vect[13]
            Info (176357): Destination node sys_rst_vect[12]
            Info (176357): Destination node sys_rst_vect[11]
            Info (176358): Non-global destination nodes limited to 10 nodes
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node sys_rst_vect[20]
            Info (176357): Destination node sys_rst_vect[19]
            Info (176357): Destination node sys_rst_vect[18]
            Info (176357): Destination node sys_rst_vect[17]
            Info (176357): Destination node sys_rst_vect[16]
            Info (176357): Destination node sys_rst_vect[15]
            Info (176357): Destination node sys_rst_vect[14]
            Info (176357): Destination node sys_rst_vect[13]
            Info (176357): Destination node sys_rst_vect[12]
            Info (176357): Destination node sys_rst_vect[11]
            Info (176358): Non-global destination nodes limited to 10 nodes
            Info (176357): Destination node sys_rst_vect[20]
            Info (176357): Destination node sys_rst_vect[19]
            Info (176357): Destination node sys_rst_vect[18]
            Info (176357): Destination node sys_rst_vect[17]
            Info (176357): Destination node sys_rst_vect[16]
            Info (176357): Destination node sys_rst_vect[15]
            Info (176357): Destination node sys_rst_vect[14]
            Info (176357): Destination node sys_rst_vect[13]
            Info (176357): Destination node sys_rst_vect[12]
            Info (176357): Destination node sys_rst_vect[11]
            Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node c10_fpga:u0|c10_fpga_pll:pll|prev_reset
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_pll:pll|readdata[0]~1
      Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
      Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
            Info (176357): Destination node c10_fpga:u0|c10_fpga_pll:pll|readdata[0]~1
            Info (176357): Destination node c10_fpga:u0|c10_fpga_pll:pll|readdata[0]~1
Info (176233): Starting register packing
Info (176235): Finished register packing
      Extra Info (176218): Packed 33 registers into blocks of type Block RAM
      Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
      Extra Info (176218): Packed 34 registers into blocks of type I/O Output Buffer
      Extra Info (176220): Created 17 register duplicates
      Extra Info (176218): Packed 33 registers into blocks of type Block RAM
      Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
      Extra Info (176218): Packed 34 registers into blocks of type I/O Output Buffer
      Extra Info (176220): Created 17 register duplicates
Warning (15064): PLL "c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|pll7" output port clk[1] feeds output pin "oDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "c10_fpga:u0|c10_fpga_pll:pll|c10_fpga_pll_altpll_0gh2:sd1|pll7" output port clk[2] feeds output pin "c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
      Info (170196): Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
      Info (170196): Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 5.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169180): Following 4 pins must use external clamping diodes.
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 uses I/O standard 2.5 V at H2
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 uses I/O standard 2.5 V at H2
Warning (169177): 39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
      Info (169178): Pin ioDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at B10
      Info (169178): Pin ioDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at A10
      Info (169178): Pin ioDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at B11
      Info (169178): Pin ioDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at A11
      Info (169178): Pin ioDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at A12
      Info (169178): Pin ioDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at D9
      Info (169178): Pin ioDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at B12
      Info (169178): Pin ioDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at C9
      Info (169178): Pin ioDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at D11
      Info (169178): Pin ioDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at E11
      Info (169178): Pin ioDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at A15
      Info (169178): Pin ioDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at E9
      Info (169178): Pin ioDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at D14
      Info (169178): Pin ioDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at F9
      Info (169178): Pin ioDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at C14
      Info (169178): Pin ioDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at A14
      Info (169178): Pin ioGPX[0] uses I/O standard 3.3-V LVTTL at T2
      Info (169178): Pin ioGPX[1] uses I/O standard 3.3-V LVTTL at R4
      Info (169178): Pin ioGPX[2] uses I/O standard 3.3-V LVTTL at N5
      Info (169178): Pin ioGPX[3] uses I/O standard 3.3-V LVTTL at N3
      Info (169178): Pin ioGPX[4] uses I/O standard 3.3-V LVTTL at G2
      Info (169178): Pin ioGPX[5] uses I/O standard 3.3-V LVTTL at F3
      Info (169178): Pin ioGPX[6] uses I/O standard 3.3-V LVTTL at D1
      Info (169178): Pin iCLK_12M uses I/O standard 3.3-V LVTTL at M2
      Info (169178): Pin iFSCTS uses I/O standard 3.3-V LVTTL at R12
      Info (169178): Pin iRSTn uses I/O standard 3.3-V LVTTL at N15
      Info (169178): Pin iADC_INTBn uses I/O standard 3.3-V LVTTL at D15
      Info (169178): Pin iGPX[0] uses I/O standard 3.3-V LVTTL at P11
      Info (169178): Pin iGPX[1] uses I/O standard 3.3-V LVTTL at N6
      Info (169178): Pin iGPX[2] uses I/O standard 3.3-V LVTTL at T14
      Info (169178): Pin iGPX[3] uses I/O standard 3.3-V LVTTL at P14
      Info (169178): Pin iGPX[4] uses I/O standard 3.3-V LVTTL at R14
      Info (169178): Pin iGPX[5] uses I/O standard 3.3-V LVTTL at T15
      Info (169178): Pin iGPX[6] uses I/O standard 3.3-V LVTTL at B1
      Info (169178): Pin iGPX[7] uses I/O standard 3.3-V LVTTL at C2
      Info (169178): Pin iGPX[8] uses I/O standard 3.3-V LVTTL at G1
      Info (169178): Pin iFSDO uses I/O standard 3.3-V LVTTL at T13
      Info (169178): Pin iADC_MISO uses I/O standard 3.3-V LVTTL at F16
      Info (169178): Pin iSTDOUT_UART_RX uses I/O standard 3.3-V LVTTL at R7
      Info (169178): Pin ioDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at B10
      Info (169178): Pin ioDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at A10
      Info (169178): Pin ioDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at B11
      Info (169178): Pin ioDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at A11
      Info (169178): Pin ioDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at A12
      Info (169178): Pin ioDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at D9
      Info (169178): Pin ioDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at B12
      Info (169178): Pin ioDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at C9
      Info (169178): Pin ioDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at D11
      Info (169178): Pin ioDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at E11
      Info (169178): Pin ioDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at A15
      Info (169178): Pin ioDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at E9
      Info (169178): Pin ioDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at D14
      Info (169178): Pin ioDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at F9
      Info (169178): Pin ioDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at C14
      Info (169178): Pin ioDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at A14
      Info (169178): Pin ioGPX[0] uses I/O standard 3.3-V LVTTL at T2
      Info (169178): Pin ioGPX[1] uses I/O standard 3.3-V LVTTL at R4
      Info (169178): Pin ioGPX[2] uses I/O standard 3.3-V LVTTL at N5
      Info (169178): Pin ioGPX[3] uses I/O standard 3.3-V LVTTL at N3
      Info (169178): Pin ioGPX[4] uses I/O standard 3.3-V LVTTL at G2
      Info (169178): Pin ioGPX[5] uses I/O standard 3.3-V LVTTL at F3
      Info (169178): Pin ioGPX[6] uses I/O standard 3.3-V LVTTL at D1
      Info (169178): Pin iCLK_12M uses I/O standard 3.3-V LVTTL at M2
      Info (169178): Pin iFSCTS uses I/O standard 3.3-V LVTTL at R12
      Info (169178): Pin iRSTn uses I/O standard 3.3-V LVTTL at N15
      Info (169178): Pin iADC_INTBn uses I/O standard 3.3-V LVTTL at D15
      Info (169178): Pin iGPX[0] uses I/O standard 3.3-V LVTTL at P11
      Info (169178): Pin iGPX[1] uses I/O standard 3.3-V LVTTL at N6
      Info (169178): Pin iGPX[2] uses I/O standard 3.3-V LVTTL at T14
      Info (169178): Pin iGPX[3] uses I/O standard 3.3-V LVTTL at P14
      Info (169178): Pin iGPX[4] uses I/O standard 3.3-V LVTTL at R14
      Info (169178): Pin iGPX[5] uses I/O standard 3.3-V LVTTL at T15
      Info (169178): Pin iGPX[6] uses I/O standard 3.3-V LVTTL at B1
      Info (169178): Pin iGPX[7] uses I/O standard 3.3-V LVTTL at C2
      Info (169178): Pin iGPX[8] uses I/O standard 3.3-V LVTTL at G1
      Info (169178): Pin iFSDO uses I/O standard 3.3-V LVTTL at T13
      Info (169178): Pin iADC_MISO uses I/O standard 3.3-V LVTTL at F16
      Info (169178): Pin iSTDOUT_UART_RX uses I/O standard 3.3-V LVTTL at R7
Warning (169203): PCI-clamp diode is not supported in this mode. The following 4 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 uses I/O standard 2.5 V at H2
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1
      Info (169178): Pin c10_fpga:u0|c10_fpga_epcq:epcq|c10_fpga_epcq_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|c10_fpga_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 uses I/O standard 2.5 V at H2
Info (144001): Generated suppressed messages file D:/c10_opto_fpga/c10_top/PR_R2/output_files/c10_fpga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
      Info: Peak virtual memory: 6119 megabytes
      Info: Processing ended: Wed Feb  4 14:26:41 2026
      Info: Elapsed time: 00:00:32
      Info: Total CPU time (on all processors): 00:01:22
      Info: Peak virtual memory: 6119 megabytes
      Info: Processing ended: Wed Feb  4 14:26:41 2026
      Info: Elapsed time: 00:00:32
      Info: Total CPU time (on all processors): 00:01:22
Info: *******************************************************************
Info: Running Quartus Prime Assembler
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:42 2026
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:42 2026
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off c10_fpga -c c10_fpga
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
      Info: Peak virtual memory: 4819 megabytes
      Info: Processing ended: Wed Feb  4 14:26:44 2026
      Info: Elapsed time: 00:00:02
      Info: Total CPU time (on all processors): 00:00:02
      Info: Peak virtual memory: 4819 megabytes
      Info: Processing ended: Wed Feb  4 14:26:44 2026
      Info: Elapsed time: 00:00:02
      Info: Total CPU time (on all processors): 00:00:02
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:45 2026
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:45 2026
Info: Command: quartus_sta c10_fpga -c c10_fpga
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 34 assignments for entity "niosv_reset_controller" -- entity does not exist in design
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
      Info (332165): Entity altera_std_synchronizer
            Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
      Info (332165): Entity sld_hub
            Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz
            Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
      Info (332165): Entity altera_std_synchronizer
            Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
            Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
      Info (332165): Entity sld_hub
            Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz
            Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
            Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz
            Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c10_fpga/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c10_fpga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c10_fpga.sdc'
Info (332110): Deriving PLL clocks
      Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name iCLK_12M iCLK_12M
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[0]} {u0|pll|sd1|pll7|clk[0]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -phase -60.00 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[1]} {u0|pll|sd1|pll7|clk[1]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[2]} {u0|pll|sd1|pll7|clk[2]}
      Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name iCLK_12M iCLK_12M
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[0]} {u0|pll|sd1|pll7|clk[0]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 25 -phase -60.00 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[1]} {u0|pll|sd1|pll7|clk[1]}
      Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[2]} {u0|pll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
      Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
      Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.435
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.435            -123.033 u0|pll|sd1|pll7|clk[0]
      Info (332119):    -1.191              -1.191 iCLK_12M
      Info (332119):     3.452               0.000 n/a
      Info (332119):     3.704               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    16.583               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.435            -123.033 u0|pll|sd1|pll7|clk[0]
      Info (332119):    -1.191              -1.191 iCLK_12M
      Info (332119):     3.452               0.000 n/a
      Info (332119):     3.704               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    16.583               0.000 altera_reserved_tck
Info (332146): Worst-case hold slack is 0.365
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.365               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     0.419               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     0.437               0.000 iCLK_12M
      Info (332119):     0.454               0.000 altera_reserved_tck
      Info (332119):     2.456               0.000 n/a
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.365               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     0.419               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     0.437               0.000 iCLK_12M
      Info (332119):     0.454               0.000 altera_reserved_tck
      Info (332119):     2.456               0.000 n/a
Info (332146): Worst-case recovery slack is -1.210
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.210             -26.620 iCLK_12M
      Info (332119):     2.467               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     8.916               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    96.607               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.210             -26.620 iCLK_12M
      Info (332119):     2.467               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     8.916               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    96.607               0.000 altera_reserved_tck
Info (332146): Worst-case removal slack is 0.908
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.908               0.000 iCLK_12M
      Info (332119):     1.144               0.000 altera_reserved_tck
      Info (332119):     1.692               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     2.425               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.908               0.000 iCLK_12M
      Info (332119):     1.144               0.000 altera_reserved_tck
      Info (332119):     1.692               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     2.425               0.000 u0|pll|sd1|pll7|clk[0]
Info (332146): Worst-case minimum pulse width slack is 2.777
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     2.777               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     4.617               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     4.795               0.000 u0|pll|sd1|pll7|clk[1]
      Info (332119):    41.382               0.000 iCLK_12M
      Info (332119):    49.444               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     2.777               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     4.617               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     4.795               0.000 u0|pll|sd1|pll7|clk[1]
      Info (332119):    41.382               0.000 iCLK_12M
      Info (332119):    49.444               0.000 altera_reserved_tck
Info (332163): Slow 1200mV 85C Model Net Delay Summary
      Info (332163):
      Info (332163):          Name  Slack    Req Actual            From              To Type
      Info (332163): ============= ====== ====== ====== =============== =============== ====
      Info (332163): set_net_delay  4.236  7.999  3.763 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163): set_net_delay  4.899  7.999  3.100 [get_registers *]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163):          Name  Slack    Req Actual            From              To Type
      Info (332163): ============= ====== ====== ====== =============== =============== ====
      Info (332163): set_net_delay  4.236  7.999  3.763 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163): set_net_delay  4.899  7.999  3.100 [get_registers *]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
      Info (332163):                                                                     max
Info (332114): Report Metastability: Found 120 synchronizer chains.
      Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
      Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
      Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
      Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.210
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.210              -1.210 iCLK_12M
      Info (332119):    -0.774             -29.108 u0|pll|sd1|pll7|clk[0]
      Info (332119):     3.842               0.000 n/a
      Info (332119):     4.224               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    17.565               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.210              -1.210 iCLK_12M
      Info (332119):    -0.774             -29.108 u0|pll|sd1|pll7|clk[0]
      Info (332119):     3.842               0.000 n/a
      Info (332119):     4.224               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    17.565               0.000 altera_reserved_tck
Info (332146): Worst-case hold slack is 0.347
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.347               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     0.386               0.000 iCLK_12M
      Info (332119):     0.392               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     0.402               0.000 altera_reserved_tck
      Info (332119):     2.294               0.000 n/a
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.347               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     0.386               0.000 iCLK_12M
      Info (332119):     0.392               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     0.402               0.000 altera_reserved_tck
      Info (332119):     2.294               0.000 n/a
Info (332146): Worst-case recovery slack is -1.205
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.205             -26.455 iCLK_12M
      Info (332119):     3.114               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     9.275               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    96.801               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):    -1.205             -26.455 iCLK_12M
      Info (332119):     3.114               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     9.275               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    96.801               0.000 altera_reserved_tck
Info (332146): Worst-case removal slack is 0.790
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.790               0.000 iCLK_12M
      Info (332119):     1.049               0.000 altera_reserved_tck
      Info (332119):     1.536               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     2.182               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.790               0.000 iCLK_12M
      Info (332119):     1.049               0.000 altera_reserved_tck
      Info (332119):     1.536               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     2.182               0.000 u0|pll|sd1|pll7|clk[0]
Info (332146): Worst-case minimum pulse width slack is 2.777
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     2.777               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     4.591               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     4.767               0.000 u0|pll|sd1|pll7|clk[1]
      Info (332119):    41.398               0.000 iCLK_12M
      Info (332119):    49.319               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     2.777               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     4.591               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     4.767               0.000 u0|pll|sd1|pll7|clk[1]
      Info (332119):    41.398               0.000 iCLK_12M
      Info (332119):    49.319               0.000 altera_reserved_tck
Info (332163): Slow 1200mV 0C Model Net Delay Summary
      Info (332163):
      Info (332163):          Name  Slack    Req Actual            From              To Type
      Info (332163): ============= ====== ====== ====== =============== =============== ====
      Info (332163): set_net_delay  4.367  7.999  3.632 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163): set_net_delay  5.033  7.999  2.966 [get_registers *]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163):          Name  Slack    Req Actual            From              To Type
      Info (332163): ============= ====== ====== ====== =============== =============== ====
      Info (332163): set_net_delay  4.367  7.999  3.632 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163): set_net_delay  5.033  7.999  2.966 [get_registers *]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
      Info (332163):                                                                     max
Info (332114): Report Metastability: Found 120 synchronizer chains.
      Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

      Info (332114): Number of Synchronizer Chains Found: 120
      Info (332114): Shortest Synchronizer Chain: 2 Registers
      Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.792
      Info (332114): Worst Case Available Settling Time: 8.510 ns
      Info (332114):
      Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
      Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
      Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

      Info (332114): Number of Synchronizer Chains Found: 120
      Info (332114): Shortest Synchronizer Chain: 2 Registers
      Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.792
      Info (332114): Worst Case Available Settling Time: 8.510 ns
      Info (332114):
      Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
      Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.228
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     1.228               0.000 iCLK_12M
      Info (332119):     5.035               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     6.987               0.000 n/a
      Info (332119):     9.616               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    23.102               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     1.228               0.000 iCLK_12M
      Info (332119):     5.035               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     6.987               0.000 n/a
      Info (332119):     9.616               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    23.102               0.000 altera_reserved_tck
Info (332146): Worst-case hold slack is 0.115
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.115               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     0.147               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     0.180               0.000 iCLK_12M
      Info (332119):     0.187               0.000 altera_reserved_tck
      Info (332119):     1.212               0.000 n/a
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.115               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     0.147               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     0.180               0.000 iCLK_12M
      Info (332119):     0.187               0.000 altera_reserved_tck
      Info (332119):     1.212               0.000 n/a
Info (332146): Worst-case recovery slack is 1.195
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     1.195               0.000 iCLK_12M
      Info (332119):     6.528               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):    11.613               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    98.427               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     1.195               0.000 iCLK_12M
      Info (332119):     6.528               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):    11.613               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):    98.427               0.000 altera_reserved_tck
Info (332146): Worst-case removal slack is 0.376
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.376               0.000 iCLK_12M
      Info (332119):     0.486               0.000 altera_reserved_tck
      Info (332119):     0.744               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     1.019               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     0.376               0.000 iCLK_12M
      Info (332119):     0.486               0.000 altera_reserved_tck
      Info (332119):     0.744               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     1.019               0.000 u0|pll|sd1|pll7|clk[0]
Info (332146): Worst-case minimum pulse width slack is 2.777
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     2.777               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     4.721               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     4.971               0.000 u0|pll|sd1|pll7|clk[1]
      Info (332119):    40.891               0.000 iCLK_12M
      Info (332119):    49.289               0.000 altera_reserved_tck
      Info (332119):     Slack       End Point TNS Clock
      Info (332119): ========= =================== =====================
      Info (332119):     2.777               0.000 u0|pll|sd1|pll7|clk[2]
      Info (332119):     4.721               0.000 u0|pll|sd1|pll7|clk[0]
      Info (332119):     4.971               0.000 u0|pll|sd1|pll7|clk[1]
      Info (332119):    40.891               0.000 iCLK_12M
      Info (332119):    49.289               0.000 altera_reserved_tck
Info (332163): Fast 1200mV 0C Model Net Delay Summary
      Info (332163):
      Info (332163):          Name  Slack    Req Actual            From              To Type
      Info (332163): ============= ====== ====== ====== =============== =============== ====
      Info (332163): set_net_delay  6.213  7.999  1.786 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163): set_net_delay  6.617  7.999  1.382 [get_registers *]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163):          Name  Slack    Req Actual            From              To Type
      Info (332163): ============= ====== ====== ====== =============== =============== ====
      Info (332163): set_net_delay  6.213  7.999  1.786 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
      Info (332163):                                                                     max
      Info (332163):
      Info (332163): set_net_delay  6.617  7.999  1.382 [get_registers *]
      Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
      Info (332163):                                                                     max
Info (332114): Report Metastability: Found 120 synchronizer chains.
      Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

      Info (332114): Number of Synchronizer Chains Found: 120
      Info (332114): Shortest Synchronizer Chain: 2 Registers
      Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.792
      Info (332114): Worst Case Available Settling Time: 14.605 ns
      Info (332114):
      Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
      Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
      Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

      Info (332114): Number of Synchronizer Chains Found: 120
      Info (332114): Shortest Synchronizer Chain: 2 Registers
      Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.792
      Info (332114): Worst Case Available Settling Time: 14.605 ns
      Info (332114):
      Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
      Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
      Info: Peak virtual memory: 5046 megabytes
      Info: Processing ended: Wed Feb  4 14:26:48 2026
      Info: Elapsed time: 00:00:03
      Info: Total CPU time (on all processors): 00:00:06
      Info: Peak virtual memory: 5046 megabytes
      Info: Processing ended: Wed Feb  4 14:26:48 2026
      Info: Elapsed time: 00:00:03
      Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus Prime Shell
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:49 2026
      Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
      Info: Processing started: Wed Feb  4 14:26:49 2026
Info: Command: quartus_sh -t script/post_build.tcl compile c10_fpga c10_fpga
Info: Quartus(args): compile c10_fpga c10_fpga
Info (23030): Evaluation of Tcl script script/post_build.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
      Info: Peak virtual memory: 4679 megabytes
      Info: Processing ended: Wed Feb  4 14:26:49 2026
      Info: Elapsed time: 00:00:00
      Info: Total CPU time (on all processors): 00:00:00
      Info: Peak virtual memory: 4679 megabytes
      Info: Processing ended: Wed Feb  4 14:26:49 2026
      Info: Elapsed time: 00:00:00
      Info: Total CPU time (on all processors): 00:00:00
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 206 warnings

####

6.    Open Eclipse from Ashling RiscFree IDE Tools, select d:\c10_opto_fpga\nios for workspace directory
7.
8.    File -> Import -> General -> Preferences from c10_opto_fpga\utils\eclipse.epf, restart eclipse
9.    File -> Import -> Nios V CMake project... browse to D:\c10_opto_fpga\nios\c10_bsp
10.   Project -> Clean, select Clean projects selected below and Build only selected projects
11.   Close Eclipse because it has trouble outputing to the Console windows at this point
11.5  Select c10_bsp and clean


Generate BSP Log:

####

14:32:07 Buildscript generation: c10_bsp::Default in D:\c10_opto_fpga\nios\c10_bsp\build\Default
cmake -DCMAKE_EXPORT_COMPILE_COMMANDS:BOOL=ON -G "Unix Makefiles" "D:\\c10_opto_fpga\\nios\\c10_bsp"
-- Defaulting build type to Debug.
-- The C compiler identification is GNU 13.2.0
-- The CXX compiler identification is GNU 13.2.0
-- Detecting C compiler ABI info
-- Detecting C compiler ABI info - done
-- Check for working C compiler: C:/altera/25.1std/riscfree/toolchain/riscv32-unknown-elf/bin/riscv32-unknown-elf-gcc.exe - skipped
-- Detecting C compile features
-- Detecting C compile features - done
-- Detecting CXX compiler ABI info
-- Detecting CXX compiler ABI info - done
-- Check for working CXX compiler: C:/altera/25.1std/riscfree/toolchain/riscv32-unknown-elf/bin/riscv32-unknown-elf-g++.exe - skipped
-- Detecting CXX compile features
-- Detecting CXX compile features - done
-- The ASM compiler identification is GNU
-- Found assembler: C:/altera/25.1std/riscfree/toolchain/riscv32-unknown-elf/bin/riscv32-unknown-elf-gcc.exe
-- Configuring done (8.1s)
-- Generating done (0.0s)
-- Build files have been written to: D:/c10_opto_fpga/nios/c10_bsp/build/Default
14:32:15 Buildscript generation finished (took 8172 ms)

14:33:42 **** Build of configuration Default for project c10_bsp ****
"C:\\altera\\25.1std\\riscfree\\build_tools\\bin\\make.exe" -j all
[  1%] Building ASM object CMakeFiles/hal2_bsp.dir/HAL/src/alt_log_macro.S.obj
[  2%] Building ASM object CMakeFiles/hal2_bsp.dir/HAL/src/alt_ecc_exception_entry.S.obj
[  3%] Building ASM object CMakeFiles/hal2_bsp.dir/HAL/src/alt_mcount.S.obj
[  4%] Building ASM object CMakeFiles/hal2_bsp.dir/HAL/src/crt0.S.obj
[  5%] Building ASM object CMakeFiles/hal2_bsp.dir/HAL/src/alt_vic_vector_table.S.obj
[  6%] Building ASM object CMakeFiles/hal2_bsp.dir/HAL/src/machine_trap.S.obj
[  8%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_busy_sleep.c.obj
[  8%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dcache_flush.c.obj
[ 10%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dcache_flush_all.c.obj
[ 10%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_close.c.obj
[ 11%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dcache_flush_no_writeback.c.obj
[ 12%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dma_rxchan_open.c.obj
[ 13%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dev_llist_insert.c.obj
[ 14%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dev.c.obj
[ 15%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_dma_txchan_open.c.obj
[ 16%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_alarm_start.c.obj
[ 18%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_do_dtors.c.obj
[ 18%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_do_ctors.c.obj
[ 20%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_ecc_error_inject.c.obj
[ 22%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_environ.c.obj
[ 22%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_env_lock.c.obj
[ 23%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_errno.c.obj
[ 24%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_ecc_exception.c.obj
[ 25%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_execve.c.obj
[ 26%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_exit.c.obj
[ 27%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_fcntl.c.obj
[ 28%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_fd_lock.c.obj
[ 29%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_fd_unlock.c.obj
[ 30%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_find_dev.c.obj
[ 31%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_find_file.c.obj
[ 32%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_flash_dev.c.obj
[ 33%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_fork.c.obj
[ 34%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_fs_reg.c.obj
[ 35%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_fstat.c.obj
[ 36%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_get_fd.c.obj
[ 37%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_getchar.c.obj
[ 38%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_getpid.c.obj
[ 40%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_gettod.c.obj
[ 41%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_iic.c.obj
[ 42%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_icache_flush.c.obj
[ 43%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_iic_isr_register.c.obj
[ 44%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_gmon.c.obj
[ 46%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_io_redirect.c.obj
[ 46%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_instruction_exception_register.c.obj
[ 47%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_link.c.obj
[ 48%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_irq_handler.c.obj
[ 49%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_main.c.obj
[ 50%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_ioctl.c.obj
[ 51%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_isatty.c.obj
[ 52%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_kill.c.obj
[ 54%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_lseek.c.obj
[ 54%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_malloc_lock.c.obj
[ 55%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_putchar.c.obj
[ 57%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_open.c.obj
[ 57%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_log_printf.c.obj
[ 58%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_icache_flush_all.c.obj
[ 61%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_printf.c.obj
[ 62%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_read.c.obj
[ 60%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_load.c.obj
[ 63%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_putcharbuf.c.obj
[ 64%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_putstr.c.obj
[ 65%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_stat.c.obj
[ 66%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_uncached_free.c.obj
[ 67%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_unlink.c.obj
[ 68%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_tick.c.obj
[ 69%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_release_fd.c.obj
[ 70%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_tls.c.obj
[ 71%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_settod.c.obj
[ 72%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_rename.c.obj
[ 73%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_sbrk.c.obj
[ 74%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_remap_cached.c.obj
[ 75%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_write.c.obj
[ 76%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_times.c.obj
[ 80%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_vic_isr_wrapper.c.obj
[ 81%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_remap_uncached.c.obj
[ 81%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_uncached_malloc.c.obj
[ 81%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_cmn_inf.c.obj
[ 82%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_usleep.c.obj
[ 83%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_cmn_msg.c.obj
[ 84%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_cmn_dfl.c.obj
[ 85%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/alt_wait.c.obj
[ 86%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_platform_api_niosv.c.obj
[ 87%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/mtimer.c.obj
[ 90%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_init.c.obj
[ 90%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_remote_update.c.obj
[ 90%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/intel_niosv_irq.c.obj
[ 91%] Building C object CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_niosv.c.obj
[ 93%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_fd.c.obj
[ 93%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_epcq_controller2.c.obj
[ 95%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_ioctl.c.obj
[ 95%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_ro_zipfs.c.obj
[ 96%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_write.c.obj
[ 97%] Building C object CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_read.c.obj
[ 98%] Building C object CMakeFiles/hal2_bsp.dir/alt_sys_init.c.obj
[100%] Linking C static library libhal2_bsp.a
[100%] Built target hal2_bsp

14:33:43 Build Finished. 0 errors, 0 warnings. (took 1s.197ms)

15.   File -> Import Nios V Cmake project... browse to D:\c10_opto_fpga\nios\c10_fw
16.   File -> Import -> C/C++ -> C/C++ Project Settings
17.   Select de0_fw project and browse to utils/include_search_path_25.1std.xml
18.   Project -> Clean, select Clean projects selected below and Build only selected projects
19.   Select de0_fw and clean (it might fail the first time through so clean again)

      IDE Log:

####

14:38:12 **** Build of configuration Default for project c10_fw ****
"C:\\altera\\25.1std\\riscfree\\build_tools\\bin\\make.exe" -j all
[  1%] Create Version Header build.h
[  2%] Building ASM object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_ecc_exception_entry.S.obj
[  3%] Building ASM object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_log_macro.S.obj
[  5%] Building ASM object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_vic_vector_table.S.obj
[  5%] Building ASM object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_mcount.S.obj
[  6%] Building ASM object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/crt0.S.obj
[  6%] Building ASM object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/machine_trap.S.obj
[  7%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_alarm_start.c.obj
[  8%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dcache_flush.c.obj
[  9%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_busy_sleep.c.obj
[ 10%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dcache_flush_all.c.obj
[ 11%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_close.c.obj
[ 12%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dev_llist_insert.c.obj
[ 13%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dev.c.obj
[ 14%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dma_rxchan_open.c.obj
[ 14%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dcache_flush_no_writeback.c.obj
[ 15%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_do_dtors.c.obj
[ 17%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_env_lock.c.obj
[ 17%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_dma_txchan_open.c.obj
[ 17%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_ecc_error_inject.c.obj
[ 18%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_errno.c.obj
[ 19%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_environ.c.obj
[ 20%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_do_ctors.c.obj
[ 21%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_ecc_exception.c.obj

D:\c10_opto_fpga\nios\c10_fw>..\..\utils\fw_ver.exe build.inc build.h ..\..\ ..\..\c10_top\PR_R2\c10_fpga.qsf
[ 22%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_exit.c.obj
[ 22%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_execve.c.obj
[ 23%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_fcntl.c.obj
[ 24%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_fd_unlock.c.obj
[ 25%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_fd_lock.c.obj
[ 26%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_find_dev.c.obj
[ 27%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_find_file.c.obj
[ 27%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_fork.c.obj
[ 28%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_flash_dev.c.obj
[ 29%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_fs_reg.c.obj
[ 30%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_fstat.c.obj
[ 31%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_gettod.c.obj
[ 32%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_get_fd.c.obj
[ 33%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_getchar.c.obj
[ 34%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_iic_isr_register.c.obj
[ 35%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_getpid.c.obj
[ 36%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_icache_flush_all.c.obj
[ 36%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_gmon.c.obj
[ 37%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_io_redirect.c.obj
[ 40%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_irq_handler.c.obj
[ 40%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_instruction_exception_register.c.obj
[ 40%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_iic.c.obj
[ 37%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_icache_flush.c.obj
[ 41%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_isatty.c.obj
[ 42%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_kill.c.obj
[ 43%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_ioctl.c.obj
[ 44%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_load.c.obj
[ 46%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_printf.c.obj
[ 46%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_lseek.c.obj
[ 47%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_open.c.obj
[ 49%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_putstr.c.obj
[ 49%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_putcharbuf.c.obj
[ 50%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_putchar.c.obj
[ 50%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_settod.c.obj
[ 50%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_rename.c.obj
[ 51%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_link.c.obj
[ 46%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_log_printf.c.obj
[ 52%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_malloc_lock.c.obj
[ 53%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_main.c.obj
[ 54%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_stat.c.obj
[ 55%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_remap_uncached.c.obj
[ 56%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_remap_cached.c.obj
[ 57%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_release_fd.c.obj
[ 58%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_sbrk.c.obj
[ 60%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_uncached_free.c.obj
[ 59%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_read.c.obj
[ 61%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_uncached_malloc.c.obj
[ 62%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_tls.c.obj
[ 62%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_times.c.obj
[ 64%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_tick.c.obj
[ 64%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_vic_isr_wrapper.c.obj
[ 65%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_unlink.c.obj
[ 66%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_cmn_dfl.c.obj
[ 67%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_usleep.c.obj
[ 67%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/intel_niosv_irq.c.obj
[ 68%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_platform_api_niosv.c.obj
[ 69%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_fd.c.obj
[ 70%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/mtimer.c.obj
[ 71%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_ioctl.c.obj
[ 73%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_init.c.obj
[ 73%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_cmn_msg.c.obj
[ 75%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_write.c.obj
[ 75%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/alt_wait.c.obj
[ 76%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_niosv.c.obj
[ 76%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/HAL/src/intel_fpga_api_cmn_inf.c.obj
[ 77%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_read.c.obj
[ 78%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/alt_sys_init.c.obj
[ 79%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_epcq_controller2.c.obj
[ 79%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_avalon_uart_write.c.obj
[ 80%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_ro_zipfs.c.obj
[ 81%] Building C object c10_bsp/CMakeFiles/hal2_bsp.dir/drivers/src/altera_remote_update.c.obj

Firmware Version Utility 1.12
cmd : ..\..\utils\fw_ver.exe build.inc build.h ..\..\ ..\..\c10_top\PR_R2\c10_fpga.qsf
cwd : D:\c10_opto_fpga\nios\c10_fw
BUILD_HI : 1.3.0 build 3, 14:38 04.FEB.26 [aaron] 43578af...8c40fae* 25.1std.0 Standard Edition


D:\c10_opto_fpga\nios\c10_fw>robocopy . share build.h /NFL /NDL /NJH /NJS /NS /NC /NP


D:\c10_opto_fpga\nios\c10_fw>robocopy cp_srv share cp_msg.h /NFL /NDL /NJH /NJS /NS /NC /NP


D:\c10_opto_fpga\nios\c10_fw>robocopy daq_srv share daq_msg.h /NFL /NDL /NJH /NJS /NS /NC /NP


D:\c10_opto_fpga\nios\c10_fw>robocopy ..\c10_bsp share system.h /NFL /NDL /NJH /NJS /NS /NC /NP


D:\c10_opto_fpga\nios\c10_fw>robocopy ..\c10_bsp share linker.h /NFL /NDL /NJH /NJS /NS /NC /NP

[ 81%] Built target prebuild
[ 82%] Linking C static library libhal2_bsp.a
[ 82%] Built target hal2_bsp
[ 82%] Building C object CMakeFiles/c10_fw.elf.dir/core/main.c.obj
[ 83%] Building C object CMakeFiles/c10_fw.elf.dir/core/lib.c.obj
[ 85%] Building C object CMakeFiles/c10_fw.elf.dir/core/post.c.obj
[ 85%] Building C object CMakeFiles/c10_fw.elf.dir/core/ci.c.obj
[ 85%] Building C object CMakeFiles/c10_fw.elf.dir/core/cli.c.obj
[ 86%] Building C object CMakeFiles/c10_fw.elf.dir/core/cli_lib.c.obj
[ 87%] Building C object CMakeFiles/c10_fw.elf.dir/core/cm.c.obj
[ 88%] Building C object CMakeFiles/c10_fw.elf.dir/driver/gpio.c.obj
[ 89%] Building C object CMakeFiles/c10_fw.elf.dir/driver/xlprint.c.obj
[ 90%] Building C object CMakeFiles/c10_fw.elf.dir/driver/stamp.c.obj
[ 91%] Building C object CMakeFiles/c10_fw.elf.dir/driver/opto.c.obj
[ 92%] Building C object CMakeFiles/c10_fw.elf.dir/driver/adc.c.obj
[ 94%] Building C object CMakeFiles/c10_fw.elf.dir/daq_srv/daq_hal.c.obj
[ 94%] Building C object CMakeFiles/c10_fw.elf.dir/cp_srv/cp_srv.c.obj
[ 94%] Building C object CMakeFiles/c10_fw.elf.dir/cp_srv/cp_hal.c.obj
[ 95%] Building C object CMakeFiles/c10_fw.elf.dir/daq_srv/daq_srv.c.obj
[ 96%] Linking C executable c10_fw.elf
[ 96%] Built target c10_fw.elf
[ 97%] Creating sdram.hex.
[ 97%] Creating c10_fw.elf.objdump.
[ 98%] Reporting memory available for stack + heap in c10_fw.elf.
[ 99%] Creating c10_fw.hex & c10_fw.flash.
[100%] Create ZIP Filesystem zipfs.zip

D:\c10_opto_fpga\nios\c10_fw>..\..\utils\ci_check.exe de0_fw_ci.txt zipfs/c10_fw_ci.txt zipfs/c10_fw_ci.bin

CI Checksum Utility 1.0 [AEL]
cmd : ..\..\utils\ci_check.exe de0_fw_ci.txt zipfs/c10_fw_ci.txt zipfs/c10_fw_ci.bin
cwd : D:\c10_opto_fpga\nios\c10_fw
Fatal Error : CI File de0_fw_ci.txt did not Open for Read

D:\c10_opto_fpga\nios\c10_fw>rm -f zipfs.zip

D:\c10_opto_fpga\nios\c10_fw>cd zipfs

D:\c10_opto_fpga\nios\c10_fw\zipfs>"C:\Program Files\7-Zip\7z.exe" a -tzip -mx0 ..\zipfs.zip

7-Zip 25.01 (x64) : Copyright (c) 1999-2025 Igor Pavlov : 2025-08-03

Scanning the drive:
3 files, 35025 bytes (35 KiB)

Creating archive: ..\zipfs.zip

Add new data to archive: 3 files, 35025 bytes (35 KiB)


Files read from disk: 3
Archive size: 35453 bytes (35 KiB)
Everything is Ok

D:\c10_opto_fpga\nios\c10_fw\zipfs>cd ..

D:\c10_opto_fpga\nios\c10_fw>c:\altera\25.1std\nios2eds\bin\bin2flash.exe --input="zipfs.zip" --output="zipfs.flash" --location=0xF0000 --verbose
c10_fw.elf
 * 368.71 KB - Program size (code + initialized data).
 * 655.28 KB - Free for stack + heap.
[100%] Built target niosv-stack-report
Feb 4, 2026 2:38:14 PM - (FINE) bin2flash: Starting
Feb 4, 2026 2:38:14 PM - (INFO) bin2flash: args = --input=zipfs.zip --output=zipfs.flash --location=0xF0000 --verbose
Feb 4, 2026 2:38:14 PM - (FINE) bin2flash: Done

D:\c10_opto_fpga\nios\c10_fw>riscv32-unknown-elf-objcopy --input-target srec --output-target ihex zipfs.flash zipfs.hex
[100%] Built target create-zipfs
[100%] Built target create-flash
[100%] Built target create-objdump
[100%] Built target create-hex

14:38:16 Build Finished. 0 errors, 0 warnings. (took 3s.546ms)

####


20.   Run utils/c10_nios.bat for terminal window (may have to change com port in c10_nios.ini file).
21.   From Quartus File -> Convert Programming Files...
22.   Open Conversion Setup Data... c10_top/PR_R2/c10_fpga.cof.
23.   Generate file output_files/c10_fpga.jic.
24.   Run Programmer (Quartus Prime 25.1std) from start menu.
25.   Open c10_top/PR_R2/c10_fpga.cof file.
26.   Use Start button to program the CYC1000 board.

      Programmer Log:

####

Info (209060): Started Programmer operation at Wed Feb  4 14:40:19 2026
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x020F30DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (19845): Start Serial Flash Loader programming
Info (209018): Device 1 silicon ID is 0x15
Info (209044): Erasing ASP configuration device(s)
Info (209023): Programming device(s)
Info (209021): Performing CRC verification on device(s)
Info (19845): End Serial Flash Loader programming
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Wed Feb  4 14:40:28 2026

####

27.   Verify terminal log output, reset CYC1000 board.

      Terminal Log:

####

C10-I NIOS, 1.3.0 build 3, 14:38 04.FEB.26 [aaron] 43578af...8c40fae* 25.1std.0 Standard Edition

flash: /dev/epcq_avl_mem
flash.num_regions: 1
flash.regions[0].offset:     0
flash.regions[0].region_size 2097152
flash.regions[0].num_blocks  32
flash.regions[0].block_size  65536
ci database
  ci.rev:          00000000
  ci.check:        00000000
  ci.checksum:     961CF227
  ci.magic:        55AA1234
  ci.debug:        00000000
  ci.trace:        00000A82
  ci.feature:      00000000
  ci.mac_addr_hi:  0002C94E
  ci.mac_addr_lo:  7FC80000
  ci.ip_addr:      C0A80146
  ci.cm_udp_port:  00000ADD

/dev/stamp    base:rev:irq 10010000:00000004:-1
ADXL345 ID: FF
/dev/gpx      base:irq 10030000:-1
/dev/gpi      base:irq 10040000:1
CM Instance, id:devid:handle = 83:00:00
/dev/opto     base:rev:irq 10070000:14:4
/dev/opto     rate:   12.0 Mbps
/dev/opto     port:   2
/dev/adc      base:rev:irq 10060000:2:3
keys:  03
dipsw: 0F
ticks/sec: 100
nios.freq: 100.0 MHz

/dev/sdram    base:irq 00000000:-1
/dev/epcq_avl_csr base:irq 10020000:-1
/dev/epcq_avl_mem base:irq 10200000:-1
/dev/gpx      base:irq 10030000:-1
/dev/gpi      base:irq 10040000:1
/dev/stdout   base:irq 10050000:2

/dev/stamp    base:rev:irq 10010000:00000004:-1
/dev/adc      base:rev:irq 10060000:2:3
/dev/opto     base:rev:irq 10070000:14:4

hw/sw stamp.id: 18 18
hw/sw stamp.epoch: 1770243912 1770243912
hw stamp.time:  00142512
hw stamp.date:  20260204
hw stamp.magic: 012355AA
fpga_ver: 0.0.4 build 1
Quartus Build : Wed Feb  4 22:25:12 2026

C10-I NIOS, 1.3.0 build 3, 14:38 04.FEB.26 [aaron] 43578af...8c40fae* 25.1std.0 Standard Edition



sdram partial ...

00000000 130101FC23201100 2322510023246100 ; ....# .. #"Q.#$a.
00000010 232671002328A100 232AB100232CC100 ; #&q.#(.. #*..#,..
00000020 232ED1002320E102 2322F10223240103 ; #...# .. #"..#$..
00000030 232611032328C103 232AD103232CE103 ; #&..#(.. #*..#,..


sdram_fifo partial ...

00100000 8415000000010000 000000001C330200 ; ........ .....3..
00100010 0000000000000000 00000000AA553412 ; ........ .....U4.
00100020 9B009A009A009D00 9D00AF009D008C00 ; ........ ........
00100030 A0009E009E00A000 9E00A300A0009000 ; ........ ........


epcq boot partial ...

10200000 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200010 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200020 56EFEFEFAFEFEFCF DFDF8FDF5F0F9F9F ; V....... ...._...
10200030 BF1F1F9FDFDFBF9F 7FFF7F5FBFBF9FBF ; ........ ._....
10200040 3F3F3F1F7F1F3F5F 5F6B82FFFFFFFFFF ; ???..?_ _k......
10200050 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200060 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200070 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200080 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200090 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
102000A0 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
102000B0 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
102000C0 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
102000D0 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
102000E0 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
102000F0 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200100 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200110 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200120 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200130 FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF ; ........ ........
10200140 FFFFFFFFFFFFFFFF FFFF000000000101 ; ........ ........
10200150 0101000000000101 0101000000000000 ; ........ ........
10200160 0000000000000000 0000000000000000 ; ........ ........
10200170 0000000000000000 0000000000000000 ; ........ ........
10200180 0000000000000000 0000000000000000 ; ........ ........
10200190 0000000000000000 0000000000000000 ; ........ ........
102001A0 0000000000000000 0000000000000000 ; ........ ........
102001B0 0000000000000000 0000000000000000 ; ........ ........
102001C0 0000000000000000 0000000000000000 ; ........ ........
102001D0 0000000000000000 0000000000000000 ; ........ ........
102001E0 0000000000000000 0000000000000000 ; ........ ........
102001F0 0000000000000000 0000000000000000 ; ........ ........
10200200 0000000000000000 0000000000000000 ; ........ ........
10200210 0000000000000000 0000000000000000 ; ........ ........
10200220 0000000000000000 0000000000000000 ; ........ ........
10200230 0000000000000000 0000000000000000 ; ........ ........
10200240 0000000000000000 0000000000000000 ; ........ ........
10200250 0000000000000000 0000000000000000 ; ........ ........
10200260 0000000000000000 0000000000000000 ; ........ ........
10200270 0000000000000000 0000000000000000 ; ........ ........
10200280 0000000000000000 0000000000000000 ; ........ ........
10200290 0000000000000000 0000202020202020 ; ........ ..
102002A0 2020000000002020 2020000000000000 ;   ....     ......
102002B0 0000000000000000 0000000000000000 ; ........ ........
102002C0 0000000000000000 0000000000000000 ; ........ ........
102002D0 0000000000000000 0000000000000000 ; ........ ........
102002E0 0000000000000000 0000000000000000 ; ........ ........
102002F0 0000000000001010 1010000000001010 ; ........ ........
10200300 1010000000000000 0000000000000000 ; ........ ........
10200310 0000000000000000 0000000000000000 ; ........ ........
10200320 0000202020202020 2020000000000000 ; ..         ......
10200330 0000020202022222 2222202020202020 ; ......"" ""
10200340 2020202020202222 2222222222222222 ;       "" """"""""
10200350 2222222222222222 2222222222222222 ; """""""" """"""""
10200360 2222222222222222 2222222222222222 ; """""""" """"""""
10200370 2222222222222222 2222020202020202 ; """""""" ""......
10200380 0202020202020202 0202000000000000 ; ........ ........
10200390 0000000000000000 0000000000000000 ; ........ ........
102003A0 0000000000000000 0000202020202020 ; ........ ..
102003B0 2020000000000000 0000020202022222 ;   ...... ......""
102003C0 2222202020202020 2020202020202222 ; ""             ""
102003D0 2222222222222222 2222222222222222 ; """""""" """"""""
102003E0 2222222222222222 2222222222222222 ; """""""" """"""""
102003F0 2222222222222222 2222222222222222 ; """""""" """"""""

postDDR()  00040000 : 06 MiB
post    :  00000000
trace   :  00000A82
feature :  00000000
status  :  00000001
error   :  00000000
/dev/cp       srvid:handle 01:01
/dev/daq      srvid:handle 03:02

####


28.   Use the standard out USB serial port (not FTDI part, something like Prolific)
      to monitor serial traffic from the design

      NOTE: In order to build a windows app release version several files/folders need to be
      added to the Install directory. This is necessary in order not to store large
      binary files on github. They are described in the file install_x64.nsi. Also,
      nsis-3.06.1 or higher must be installed in order to build a release setup file.

29.   THE IPP LIBRARY IS CURRENTLY NOT REQUIRED
30.   From win\jack directory launch VS2022 using jack.sln
31.   Select Debug -> x64 project
32.   Rebuild solution using Build -> Rebuild Solution
33.   F5 to run the application
34.   From the win\c10_cmd directory launch VS2022 using c10_cmd.sln
35.   Select Debug -> x64 project
36.   Rebuild solution using Build -> Rebuild Solution
37.   Right click c10_cmd -> Properties
38.   In the Debugging Pane, add -f cmd_file.txt to the Command Arguments field (if Debugging)
39.   F5 to run the application
40.   This application can also be run from the command line


VS2022 jack.sln Rebuild Solution Debug Log:

####

Rebuild started at 8:37 AM...
1>------ Rebuild All started: Project: libserialport, Configuration: Debug x64 ------
2>------ Rebuild All started: Project: cmapi, Configuration: Debug x64 ------
2>Build Version
1>serialport.c
2>
2>Version Utility 1.8 [AEL]
2>Build String:  1.0.2 build 3, 08:37 04.FEB.26 [aaron]
2>
2>stdafx.cpp
1>timing.c
2>dllmain.cpp
1>windows.c
2>cmapi.cpp
1>Generating Code...
1>   Creating library Debug\libserialport.lib and object Debug\libserialport.exp
1>libserialport.vcxproj -> D:\c10_opto_fpga\win\jack\libserialport\Debug\libserialport.dll
2>trace.cpp
1>Copy DLLs and LIBs
1>D:\c10_opto_fpga\win\jack\libserialport\Debug\libserialport.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\libserialport.dll
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\Debug\libserialport.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\libserialport.lib
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\Debug\libserialport.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\libserialport.exp
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\Debug\libserialport.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\libserialport.pdb
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\libserialport.h -> D:\c10_opto_fpga\win\jack\inc\libserialport.h
1>1 File(s) copied
2>Generating Code...
2>   Creating library Debug\cmapi.lib and object Debug\cmapi.exp
2>cmapi.vcxproj -> D:\c10_opto_fpga\win\jack\cmapi\Debug\cmapi.dll
2>Copy DLLs and LIBs
2>D:\c10_opto_fpga\win\jack\cmapi\Debug\cmapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\cmapi.dll
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\Debug\cmapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\cmapi.lib
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\Debug\cmapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\cmapi.exp
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\Debug\cmapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\cmapi.pdb
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\cmapi.h -> D:\c10_opto_fpga\win\jack\inc\cmapi.h
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\msg_str.h -> D:\c10_opto_fpga\win\jack\inc\msg_str.h
2>1 File(s) copied
3>------ Rebuild All started: Project: libspapi, Configuration: Debug x64 ------
4>------ Rebuild All started: Project: uartapi, Configuration: Debug x64 ------
5>------ Rebuild All started: Project: udpapi, Configuration: Debug x64 ------
6>------ Rebuild All started: Project: optoapi, Configuration: Debug x64 ------
7>------ Rebuild All started: Project: fifoapi, Configuration: Debug x64 ------
8>------ Rebuild All started: Project: lanapi, Configuration: Debug x64 ------
9>------ Rebuild All started: Project: comapi, Configuration: Debug x64 ------
3>Build Version
3>
3>Version Utility 1.8 [AEL]
3>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
3>
3>stdafx.cpp
4>Build Version
4>
4>Version Utility 1.8 [AEL]
4>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
4>
4>stdafx.cpp
5>Build Version
5>
5>Version Utility 1.8 [AEL]
5>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
5>
5>stdafx.cpp
6>Build Version
6>
6>Version Utility 1.8 [AEL]
6>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
6>
7>Build Version
7>
7>Version Utility 1.8 [AEL]
7>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
7>
9>Build Version
7>stdafx.cpp
6>stdafx.cpp
9>
9>Version Utility 1.8 [AEL]
9>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
9>
9>stdafx.cpp
8>Build Version
4>dllmain.cpp
8>
8>Version Utility 1.8 [AEL]
8>Build String:  1.0.3 build 3, 08:37 04.FEB.26 [aaron]
8>
5>dllmain.cpp
6>dllmain.cpp
7>dllmain.cpp
8>stdafx.cpp
6>opto.cpp
5>udp.cpp
4>uart.cpp
7>fifo.cpp
8>dllmain.cpp
3>dllmain.cpp
9>dllmain.cpp
4>trace.cpp
6>trace.cpp
8>lan.cpp
5>trace.cpp
4>Generating Code...
6>Generating Code...
5>Generating Code...
7>trace.cpp
4>   Creating library Debug\uartapi.lib and object Debug\uartapi.exp
6>   Creating library Debug\optoapi.lib and object Debug\optoapi.exp
7>Generating Code...
5>   Creating library Debug\udpapi.lib and object Debug\udpapi.exp
4>uartapi.vcxproj -> D:\c10_opto_fpga\win\jack\uartapi\Debug\uartapi.dll
4>Copy DLLs and LIBs
6>optoapi.vcxproj -> D:\c10_opto_fpga\win\jack\optoapi\Debug\optoapi.dll
6>Copy DLLs and LIBs
7>   Creating library Debug\fifoapi.lib and object Debug\fifoapi.exp
5>udpapi.vcxproj -> D:\c10_opto_fpga\win\jack\udpapi\Debug\udpapi.dll
6>D:\c10_opto_fpga\win\jack\optoapi\Debug\optoapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\optoapi.dll
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\Debug\optoapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\optoapi.lib
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\Debug\optoapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\optoapi.exp
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\Debug\optoapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\optoapi.pdb
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\optoapi.h -> D:\c10_opto_fpga\win\jack\inc\optoapi.h
6>1 File(s) copied
5>Copy DLLs and LIBs
5>D:\c10_opto_fpga\win\jack\udpapi\Debug\udpapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\udpapi.dll
5>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\Debug\udpapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\udpapi.lib
5>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\Debug\udpapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\udpapi.exp
5>1 File(s) copied
7>fifoapi.vcxproj -> D:\c10_opto_fpga\win\jack\fifoapi\Debug\fifoapi.dll
7>Copy DLLs and LIBs
4>D:\c10_opto_fpga\win\jack\uartapi\Debug\uartapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\uartapi.dll
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Debug\uartapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\uartapi.lib
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Debug\uartapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\uartapi.exp
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Debug\uartapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\uartapi.pdb
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\uartapi.h -> D:\c10_opto_fpga\win\jack\inc\uartapi.h
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\x64\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\ftd2xx64.dll
4>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\Debug\udpapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\udpapi.pdb
5>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\udpapi.h -> D:\c10_opto_fpga\win\jack\inc\udpapi.h
5>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Debug\fifoapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\fifoapi.dll
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Debug\fifoapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\fifoapi.lib
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Debug\fifoapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\fifoapi.exp
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Debug\fifoapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\fifoapi.pdb
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\fifoapi.h -> D:\c10_opto_fpga\win\jack\inc\fifoapi.h
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\x64\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\ftd2xx64.dll
6>D:\c10_opto_fpga\win\jack\optoapi\x64\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\ftd2xx64.dll
7>1 File(s) copied
6>1 File(s) copied
8>trace.cpp
3>libsp.cpp
8>Generating Code...
3>trace.cpp
3>Generating Code...
8>   Creating library Debug\lanapi.lib and object Debug\lanapi.exp
3>   Creating library Debug\libspapi.lib and object Debug\libspapi.exp
9>com.cpp
8>lanapi.vcxproj -> D:\c10_opto_fpga\win\jack\lanapi\Debug\lanapi.dll
3>libspapi.vcxproj -> D:\c10_opto_fpga\win\jack\libspapi\Debug\libspapi.dll
3>Copy DLLs and LIBs
9>trace.cpp
9>Generating Code...
8>Copy DLLs and LIBs
8>D:\c10_opto_fpga\win\jack\lanapi\Debug\lanapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\lanapi.dll
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\Debug\lanapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\lanapi.lib
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\Debug\lanapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\lanapi.exp
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\Debug\lanapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\lanapi.pdb
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\lanapi.h -> D:\c10_opto_fpga\win\jack\inc\lanapi.h
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\x64\wpcap.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\wpcap.dll
8>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Debug\libspapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\libspapi.dll
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Debug\libspapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\libspapi.lib
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Debug\libspapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\libspapi.exp
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Debug\libspapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\libspapi.pdb
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\libspapi.h -> D:\c10_opto_fpga\win\jack\inc\libspapi.h
3>1 File(s) copied
9>   Creating library Debug\comapi.lib and object Debug\comapi.exp
9>comapi.vcxproj -> D:\c10_opto_fpga\win\jack\comapi\Debug\comapi.dll
9>Copy DLLs and LIBs
9>D:\c10_opto_fpga\win\jack\comapi\Debug\comapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Debug\comapi.dll
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\Debug\comapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\comapi.lib
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\Debug\comapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\comapi.exp
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\Debug\comapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Debug\comapi.pdb
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\comapi.h -> D:\c10_opto_fpga\win\jack\inc\comapi.h
9>1 File(s) copied
10>------ Rebuild All started: Project: app, Configuration: Debug x64 ------
10>Build Version
10>
10>Firmware Version Utility 1.12
10>cmd : D:\c10_opto_fpga\win\jack\..\..\utils\fw_ver.exe D:\c10_opto_fpga\win\jack\app\build.inc D:\c10_opto_fpga\win\jack\app\build.h D:\c10_opto_fpga\win\jack\..\..\.git D:\c10_opto_fpga\win\jack\..\..\c10_top\PR_R2\c10_fpga.qsf
10>cwd : D:\c10_opto_fpga\win\jack\app
10>BUILD_HI : 1.4.1 build 1, 08:37 04.FEB.26 [aaron] 49a6f5e...c6ebac7* 22.1std.2 Standard Edition
10>
10>stdafx.cpp
10>CMQue.cpp
10>CMSock.cpp
10>DNLSock.cpp
10>MsgQue.cpp
10>MsgSock.cpp
10>2DImage.cpp
10>About.cpp
10>boxmuller.cpp
10>BufferDC.cpp
10>chkBox.cpp
10>CliView.cpp
10>ColorBox.cpp
10>ConView.cpp
10>CpMemView.cpp
10>CpView.cpp
10>DAQView.cpp
10>EditEx.cpp
10>GraphSet.cpp
10>GraphWnd.cpp
10>HyperLink.cpp
10>Generating Code...
10>Compiling...
10>ImageSet.cpp
10>ImageWnd.cpp
10>MFCEditEx.cpp
10>ParmsWnd.cpp
10>Path.cpp
10>ProjectSet.cpp
10>ProjectWnd.cpp
10>app.cpp
10>appDoc.cpp
10>MainFrm.cpp
10>OutputWnd.cpp
10>LogEdit.cpp
10>RichEx.cpp
10>SrvView.cpp
10>trace.cpp
10>TreeViewEx.cpp
10>ViewEx.cpp
10>WndResizer.cpp
10>Generating Code...
10>app.vcxproj -> D:\c10_opto_fpga\win\jack\Debug\de0.exe
10>Build Version
10>Could Not Find D:\c10_opto_fpga\win\jack\Debug\*.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\cmapi.dll -> D:\c10_opto_fpga\win\jack\Debug\cmapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\comapi.dll -> D:\c10_opto_fpga\win\jack\Debug\comapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\fifoapi.dll -> D:\c10_opto_fpga\win\jack\Debug\fifoapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\Debug\ftd2xx64.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\lanapi.dll -> D:\c10_opto_fpga\win\jack\Debug\lanapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\libserialport.dll -> D:\c10_opto_fpga\win\jack\Debug\libserialport.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\libspapi.dll -> D:\c10_opto_fpga\win\jack\Debug\libspapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\optoapi.dll -> D:\c10_opto_fpga\win\jack\Debug\optoapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\PEGRP64F.DLL -> D:\c10_opto_fpga\win\jack\Debug\PEGRP64F.DLL
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\uartapi.dll -> D:\c10_opto_fpga\win\jack\Debug\uartapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\udpapi.dll -> D:\c10_opto_fpga\win\jack\Debug\udpapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Debug\wpcap.dll -> D:\c10_opto_fpga\win\jack\Debug\wpcap.dll
10>12 File(s) copied
10>0 File(s) copied
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\cmapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\cmapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\comapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\comapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\fifoapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\fifoapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\lanapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\lanapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\libserialport.pdb -> D:\c10_opto_fpga\win\jack\Debug\libserialport.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\libspapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\libspapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\optoapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\optoapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\uartapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\uartapi.pdb
10>D:\c10_opto_fpga\win\jack\lib\x64\Debug\udpapi.pdb -> D:\c10_opto_fpga\win\jack\Debug\udpapi.pdb
10>9 File(s) copied
========== Rebuild All: 10 succeeded, 0 failed, 0 skipped ==========
========== Rebuild completed at 8:37 AM and took 06.557 seconds ==========

####

VS2022 jack.sln Rebuild Solution Release Log:

####

Rebuild started at 8:37 AM...
1>------ Rebuild All started: Project: libserialport, Configuration: Release x64 ------
2>------ Rebuild All started: Project: cmapi, Configuration: Release x64 ------
2>Build Version
1>serialport.c
2>
2>Version Utility 1.8 [AEL]
2>Build String:  1.0.2 build 4, 08:37 04.FEB.26 [aaron]
2>
2>stdafx.cpp
1>timing.c
2>dllmain.cpp
1>windows.c
2>cmapi.cpp
1>   Creating library Release\libserialport.lib and object Release\libserialport.exp
1>Generating code
1>Previous IPDB not found, fall back to full compilation.
2>trace.cpp
1>All 114 functions were compiled because no usable IPDB/IOBJ from previous compilation was found.
1>Finished generating code
2>Generating Code...
1>libserialport.vcxproj -> D:\c10_opto_fpga\win\jack\libserialport\Release\libserialport.dll
1>Copy DLLs and LIBs
1>D:\c10_opto_fpga\win\jack\libserialport\Release\libserialport.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\libserialport.dll
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\Release\libserialport.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\libserialport.lib
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\Release\libserialport.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\libserialport.exp
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\Release\libserialport.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\libserialport.pdb
1>1 File(s) copied
1>D:\c10_opto_fpga\win\jack\libserialport\libserialport.h -> D:\c10_opto_fpga\win\jack\inc\libserialport.h
1>1 File(s) copied
2>   Creating library Release\cmapi.lib and object Release\cmapi.exp
2>cmapi.vcxproj -> D:\c10_opto_fpga\win\jack\cmapi\Release\cmapi.dll
2>Copy DLLs and LIBs
2>D:\c10_opto_fpga\win\jack\cmapi\Release\cmapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\cmapi.dll
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\Release\cmapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\cmapi.lib
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\Release\cmapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\cmapi.exp
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\Release\cmapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\cmapi.pdb
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\cmapi.h -> D:\c10_opto_fpga\win\jack\inc\cmapi.h
2>1 File(s) copied
2>D:\c10_opto_fpga\win\jack\cmapi\msg_str.h -> D:\c10_opto_fpga\win\jack\inc\msg_str.h
2>1 File(s) copied
3>------ Rebuild All started: Project: libspapi, Configuration: Release x64 ------
4>------ Rebuild All started: Project: uartapi, Configuration: Release x64 ------
5>------ Rebuild All started: Project: udpapi, Configuration: Release x64 ------
6>------ Rebuild All started: Project: optoapi, Configuration: Release x64 ------
7>------ Rebuild All started: Project: fifoapi, Configuration: Release x64 ------
8>------ Rebuild All started: Project: lanapi, Configuration: Release x64 ------
9>------ Rebuild All started: Project: comapi, Configuration: Release x64 ------
5>Build Version
6>Build Version
3>Build Version
4>Build Version
4>
4>Version Utility 1.8 [AEL]
4>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
4>
7>Build Version
8>Build Version
4>stdafx.cpp
5>
5>Version Utility 1.8 [AEL]
5>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
5>
3>
3>Version Utility 1.8 [AEL]
3>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
3>
3>stdafx.cpp
7>
7>Version Utility 1.8 [AEL]
7>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
7>
6>
6>Version Utility 1.8 [AEL]
6>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
6>
8>
8>Version Utility 1.8 [AEL]
8>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
8>
6>stdafx.cpp
5>stdafx.cpp
7>stdafx.cpp
8>stdafx.cpp
9>Build Version
4>dllmain.cpp
6>dllmain.cpp
5>dllmain.cpp
9>
9>Version Utility 1.8 [AEL]
9>Build String:  1.0.3 build 4, 08:37 04.FEB.26 [aaron]
9>
8>dllmain.cpp
7>dllmain.cpp
9>stdafx.cpp
6>opto.cpp
5>udp.cpp
4>uart.cpp
8>lan.cpp
7>fifo.cpp
3>dllmain.cpp
7>trace.cpp
4>trace.cpp
6>trace.cpp
8>trace.cpp
6>Generating Code...
4>Generating Code...
7>Generating Code...
5>trace.cpp
8>Generating Code...
5>Generating Code...
4>   Creating library Release\uartapi.lib and object Release\uartapi.exp
7>   Creating library Release\fifoapi.lib and object Release\fifoapi.exp
6>   Creating library Release\optoapi.lib and object Release\optoapi.exp
8>   Creating library Release\lanapi.lib and object Release\lanapi.exp
5>   Creating library Release\udpapi.lib and object Release\udpapi.exp
4>uartapi.vcxproj -> D:\c10_opto_fpga\win\jack\uartapi\Release\uartapi.dll
4>Copy DLLs and LIBs
6>optoapi.vcxproj -> D:\c10_opto_fpga\win\jack\optoapi\Release\optoapi.dll
7>fifoapi.vcxproj -> D:\c10_opto_fpga\win\jack\fifoapi\Release\fifoapi.dll
9>dllmain.cpp
8>lanapi.vcxproj -> D:\c10_opto_fpga\win\jack\lanapi\Release\lanapi.dll
5>udpapi.vcxproj -> D:\c10_opto_fpga\win\jack\udpapi\Release\udpapi.dll
6>Copy DLLs and LIBs
6>D:\c10_opto_fpga\win\jack\optoapi\Release\optoapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\optoapi.dll
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\Release\optoapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\optoapi.lib
6>1 File(s) copied
7>Copy DLLs and LIBs
7>D:\c10_opto_fpga\win\jack\fifoapi\Release\fifoapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\fifoapi.dll
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Release\fifoapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\fifoapi.lib
7>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Release\uartapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\uartapi.dll
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Release\uartapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\uartapi.lib
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Release\uartapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\uartapi.exp
4>1 File(s) copied
8>Copy DLLs and LIBs
8>D:\c10_opto_fpga\win\jack\lanapi\Release\lanapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\lanapi.dll
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\Release\lanapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\lanapi.lib
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\Release\lanapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\lanapi.exp
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\Release\lanapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\lanapi.pdb
5>Copy DLLs and LIBs
5>D:\c10_opto_fpga\win\jack\udpapi\Release\udpapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\udpapi.dll
5>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\Release\udpapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\udpapi.lib
5>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\Release\udpapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\udpapi.exp
5>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\Release\uartapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\uartapi.pdb
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\uartapi.h -> D:\c10_opto_fpga\win\jack\inc\uartapi.h
4>1 File(s) copied
4>D:\c10_opto_fpga\win\jack\uartapi\x64\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\ftd2xx64.dll
4>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\Release\optoapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\optoapi.exp
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\Release\optoapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\optoapi.pdb
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\optoapi.h -> D:\c10_opto_fpga\win\jack\inc\optoapi.h
6>1 File(s) copied
6>D:\c10_opto_fpga\win\jack\optoapi\x64\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\ftd2xx64.dll
6>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Release\fifoapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\fifoapi.exp
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\Release\fifoapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\fifoapi.pdb
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\fifoapi.h -> D:\c10_opto_fpga\win\jack\inc\fifoapi.h
7>1 File(s) copied
7>D:\c10_opto_fpga\win\jack\fifoapi\x64\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\ftd2xx64.dll
7>1 File(s) copied
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\lanapi.h -> D:\c10_opto_fpga\win\jack\inc\lanapi.h
8>1 File(s) copied
8>D:\c10_opto_fpga\win\jack\lanapi\x64\wpcap.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\wpcap.dll
8>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\Release\udpapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\udpapi.pdb
5>1 File(s) copied
5>D:\c10_opto_fpga\win\jack\udpapi\udpapi.h -> D:\c10_opto_fpga\win\jack\inc\udpapi.h
5>1 File(s) copied
3>libsp.cpp
3>trace.cpp
3>Generating Code...
3>   Creating library Release\libspapi.lib and object Release\libspapi.exp
3>libspapi.vcxproj -> D:\c10_opto_fpga\win\jack\libspapi\Release\libspapi.dll
3>Copy DLLs and LIBs
3>D:\c10_opto_fpga\win\jack\libspapi\Release\libspapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\libspapi.dll
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Release\libspapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\libspapi.lib
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Release\libspapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\libspapi.exp
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\Release\libspapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\libspapi.pdb
3>1 File(s) copied
3>D:\c10_opto_fpga\win\jack\libspapi\libspapi.h -> D:\c10_opto_fpga\win\jack\inc\libspapi.h
3>1 File(s) copied
9>com.cpp
9>trace.cpp
9>Generating Code...
9>   Creating library Release\comapi.lib and object Release\comapi.exp
9>comapi.vcxproj -> D:\c10_opto_fpga\win\jack\comapi\Release\comapi.dll
9>Copy DLLs and LIBs
9>D:\c10_opto_fpga\win\jack\comapi\Release\comapi.dll -> D:\c10_opto_fpga\win\jack\dll\x64\Release\comapi.dll
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\Release\comapi.lib -> D:\c10_opto_fpga\win\jack\lib\x64\Release\comapi.lib
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\Release\comapi.exp -> D:\c10_opto_fpga\win\jack\lib\x64\Release\comapi.exp
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\Release\comapi.pdb -> D:\c10_opto_fpga\win\jack\lib\x64\Release\comapi.pdb
9>1 File(s) copied
9>D:\c10_opto_fpga\win\jack\comapi\comapi.h -> D:\c10_opto_fpga\win\jack\inc\comapi.h
9>1 File(s) copied
10>------ Rebuild All started: Project: app, Configuration: Release x64 ------
10>Build Version
10>
10>Firmware Version Utility 1.12
10>cmd : D:\c10_opto_fpga\win\jack\..\..\utils\fw_ver.exe D:\c10_opto_fpga\win\jack\app\build.inc D:\c10_opto_fpga\win\jack\app\build.h D:\c10_opto_fpga\win\jack\..\..\.git D:\c10_opto_fpga\win\jack\..\..\c10_top\PR_R2\c10_fpga.qsf
10>cwd : D:\c10_opto_fpga\win\jack\app
10>BUILD_HI : 1.4.1 build 3, 08:38 04.FEB.26 [aaron] 49a6f5e...c6ebac7* 22.1std.2 Standard Edition
10>
10>stdafx.cpp
10>CMQue.cpp
10>CMSock.cpp
10>DNLSock.cpp
10>MsgQue.cpp
10>MsgSock.cpp
10>2DImage.cpp
10>About.cpp
10>boxmuller.cpp
10>BufferDC.cpp
10>chkBox.cpp
10>CliView.cpp
10>ColorBox.cpp
10>ConView.cpp
10>CpMemView.cpp
10>CpView.cpp
10>DAQView.cpp
10>EditEx.cpp
10>GraphSet.cpp
10>GraphWnd.cpp
10>HyperLink.cpp
10>Generating Code...
10>Compiling...
10>ImageSet.cpp
10>ImageWnd.cpp
10>MFCEditEx.cpp
10>ParmsWnd.cpp
10>Path.cpp
10>ProjectSet.cpp
10>ProjectWnd.cpp
10>app.cpp
10>appDoc.cpp
10>MainFrm.cpp
10>OutputWnd.cpp
10>LogEdit.cpp
10>RichEx.cpp
10>SrvView.cpp
10>trace.cpp
10>TreeViewEx.cpp
10>ViewEx.cpp
10>Generating Code...
10>WndResizer.cpp
10>app.vcxproj -> D:\c10_opto_fpga\win\jack\Release\de0.exe
10>Build Version
10>Could Not Find D:\c10_opto_fpga\win\jack\Release\*.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\cmapi.dll -> D:\c10_opto_fpga\win\jack\Release\cmapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\comapi.dll -> D:\c10_opto_fpga\win\jack\Release\comapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\fifoapi.dll -> D:\c10_opto_fpga\win\jack\Release\fifoapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\ftd2xx64.dll -> D:\c10_opto_fpga\win\jack\Release\ftd2xx64.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\lanapi.dll -> D:\c10_opto_fpga\win\jack\Release\lanapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\libserialport.dll -> D:\c10_opto_fpga\win\jack\Release\libserialport.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\libspapi.dll -> D:\c10_opto_fpga\win\jack\Release\libspapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\optoapi.dll -> D:\c10_opto_fpga\win\jack\Release\optoapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\PEGRP64F.DLL -> D:\c10_opto_fpga\win\jack\Release\PEGRP64F.DLL
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\uartapi.dll -> D:\c10_opto_fpga\win\jack\Release\uartapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\udpapi.dll -> D:\c10_opto_fpga\win\jack\Release\udpapi.dll
10>D:\c10_opto_fpga\win\jack\dll\x64\Release\wpcap.dll -> D:\c10_opto_fpga\win\jack\Release\wpcap.dll
10>12 File(s) copied
10>0 File(s) copied
10>File not found - *.dll
10>0 File(s) copied
10>Processing config: C:\Program Files\NSIS\nsisconf.nsh
10>Processing script file: "install_x64.nsi" (ACP)
10>
10>Processed 1 file, writing output (x86-unicode):
10>
10>Output: "D:\c10_opto_fpga\win\jack\Install\DE0-1.4.1-x64-setup.exe"
10>Install: 3 pages (192 bytes), 13 sections (2 required) (26936 bytes), 196 instructions (5488 bytes), 195 strings (6610 bytes), 1 language table (302 bytes).
10>Uninstall: 2 pages (192 bytes), 1 section (2072 bytes), 89 instructions (2492 bytes), 112 strings (3488 bytes), 1 language table (254 bytes).
10>
10>Using lzma (compress whole) compression.
10>
10>EXE header size:              824320 / 38912 bytes
10>Install code:                          (39992 bytes)
10>Install data:                          (40085316 bytes)
10>Uninstall code+data:                   (830125 bytes)
10>Compressed data:            28782606 / 40955433 bytes
10>CRC (0x85C8FB8B):                  4 / 4 bytes
10>
10>Total size:                 29606930 / 40994349 bytes (72.2%)
========== Rebuild All: 10 succeeded, 0 failed, 0 skipped ==========
========== Rebuild completed at 8:38 AM and took 18.712 seconds ==========

####
