{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764877854178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764877854178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 16:50:54 2025 " "Processing started: Thu Dec 04 16:50:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764877854178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877854178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector_sequencia_top -c detector_sequencia_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector_sequencia_top -c detector_sequencia_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877854178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764877854585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764877854585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_sequencia_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_sequencia_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_sequencia_top-arch " "Found design unit 1: detector_sequencia_top-arch" {  } { { "detector_sequencia_top.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_sequencia_top " "Found entity 1: detector_sequencia_top" {  } { { "detector_sequencia_top.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877865961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_seq_100010.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_seq_100010.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_seq_100010-detetor " "Found design unit 1: det_seq_100010-detetor" {  } { { "det_seq_100010.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/det_seq_100010.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_seq_100010 " "Found entity 1: det_seq_100010" {  } { { "det_seq_100010.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/det_seq_100010.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877865961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arch " "Found design unit 1: dec_7seg-arch" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877865961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877865961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chained_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chained_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chained_divider-behavioral " "Found design unit 1: chained_divider-behavioral" {  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""} { "Info" "ISGN_ENTITY_NAME" "1 chained_divider " "Found entity 1: chained_divider" {  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764877865961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877865961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detector_sequencia_top " "Elaborating entity \"detector_sequencia_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764877865992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chained_divider chained_divider:U1_DIV " "Elaborating entity \"chained_divider\" for hierarchy \"chained_divider:U1_DIV\"" {  } { { "detector_sequencia_top.vhd" "U1_DIV" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764877866008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U2_DEB_RST " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U2_DEB_RST\"" {  } { { "detector_sequencia_top.vhd" "U2_DEB_RST" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764877866008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det_seq_100010 det_seq_100010:U3_DETECTOR " "Elaborating entity \"det_seq_100010\" for hierarchy \"det_seq_100010:U3_DETECTOR\"" {  } { { "detector_sequencia_top.vhd" "U3_DETECTOR" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764877866008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:U4_DEC_ESTADO " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:U4_DEC_ESTADO\"" {  } { { "detector_sequencia_top.vhd" "U4_DEC_ESTADO" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764877866008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_RESULT\[1\] VCC " "Pin \"DISPLAY_RESULT\[1\]\" is stuck at VCC" {  } { { "detector_sequencia_top.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764877866339 "|detector_sequencia_top|DISPLAY_RESULT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_RESULT\[2\] VCC " "Pin \"DISPLAY_RESULT\[2\]\" is stuck at VCC" {  } { { "detector_sequencia_top.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764877866339 "|detector_sequencia_top|DISPLAY_RESULT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_RESULT\[6\] GND " "Pin \"DISPLAY_RESULT\[6\]\" is stuck at GND" {  } { { "detector_sequencia_top.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764877866339 "|detector_sequencia_top|DISPLAY_RESULT[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764877866339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764877866357 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764877866357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764877866357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764877866357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764877866463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 16:51:06 2025 " "Processing ended: Thu Dec 04 16:51:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764877866463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764877866463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764877866463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764877866463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764877867898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764877867898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 16:51:07 2025 " "Processing started: Thu Dec 04 16:51:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764877867898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764877867898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off detector_sequencia_top -c detector_sequencia_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off detector_sequencia_top -c detector_sequencia_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764877867898 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764877868038 ""}
{ "Info" "0" "" "Project  = detector_sequencia_top" {  } {  } 0 0 "Project  = detector_sequencia_top" 0 0 "Fitter" 0 0 1764877868038 ""}
{ "Info" "0" "" "Revision = detector_sequencia_top" {  } {  } 0 0 "Revision = detector_sequencia_top" 0 0 "Fitter" 0 0 1764877868038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764877868104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764877868104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "detector_sequencia_top EPM240T100C5 " "Selected device EPM240T100C5 for design \"detector_sequencia_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764877868117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764877868173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764877868173 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764877868216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764877868230 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764877868361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764877868361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764877868361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764877868361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764877868361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764877868361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "detector_sequencia_top.sdc " "Synopsys Design Constraints File file not found: 'detector_sequencia_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764877868387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764877868387 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1764877868402 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764877868402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764877868402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 chained_divider:U1_DIV\|s_clk_1ms " "   1.000 chained_divider:U1_DIV\|s_clk_1ms" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764877868402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 chained_divider:U1_DIV\|s_clk_1s " "   1.000 chained_divider:U1_DIV\|s_clk_1s" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764877868402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 chained_divider:U1_DIV\|s_clk_10ms " "   1.000 chained_divider:U1_DIV\|s_clk_10ms" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764877868402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    CLK_50MHz " "   1.000    CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764877868402 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764877868402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_50MHz Global clock in PIN 12 " "Automatically promoted signal \"CLK_50MHz\" to use Global clock in PIN 12" {  } { { "detector_sequencia_top.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "chained_divider:U1_DIV\|s_clk_10ms Global clock " "Automatically promoted some destinations of signal \"chained_divider:U1_DIV\|s_clk_10ms\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "chained_divider:U1_DIV\|s_clk_10ms " "Destination \"chained_divider:U1_DIV\|s_clk_10ms\" may be non-global or may not use global clock" {  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 53 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1764877868402 ""}  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 53 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "chained_divider:U1_DIV\|s_clk_1ms Global clock " "Automatically promoted some destinations of signal \"chained_divider:U1_DIV\|s_clk_1ms\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "chained_divider:U1_DIV\|s_clk_1ms " "Destination \"chained_divider:U1_DIV\|s_clk_1ms\" may be non-global or may not use global clock" {  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 27 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1764877868402 ""}  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 27 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "chained_divider:U1_DIV\|s_clk_1s Global clock " "Automatically promoted some destinations of signal \"chained_divider:U1_DIV\|s_clk_1s\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "chained_divider:U1_DIV\|s_clk_1s " "Destination \"chained_divider:U1_DIV\|s_clk_1s\" may be non-global or may not use global clock" {  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1764877868402 ""}  } { { "chained_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/chained_divider.vhd" 68 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1764877868402 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1764877868418 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1764877868434 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1764877868434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1764877868434 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764877868434 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764877868434 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764877868450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764877868562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764877868625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764877868625 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764877868854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764877868854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764877868872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764877868957 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764877868957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764877869070 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764877869070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764877869074 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764877869083 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764877869097 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1764877869109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/output_files/detector_sequencia_top.fit.smsg " "Generated suppressed messages file C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Lab_07/Quartus/output_files/detector_sequencia_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764877869157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764877869193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 16:51:09 2025 " "Processing ended: Thu Dec 04 16:51:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764877869193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764877869193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764877869193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764877869193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764877870437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764877870437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 16:51:10 2025 " "Processing started: Thu Dec 04 16:51:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764877870437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764877870437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off detector_sequencia_top -c detector_sequencia_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off detector_sequencia_top -c detector_sequencia_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764877870437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764877870761 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764877870787 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764877870795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764877870986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 16:51:10 2025 " "Processing ended: Thu Dec 04 16:51:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764877870986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764877870986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764877870986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764877870986 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764877871693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764877872421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764877872421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 16:51:12 2025 " "Processing started: Thu Dec 04 16:51:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764877872421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764877872421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta detector_sequencia_top -c detector_sequencia_top " "Command: quartus_sta detector_sequencia_top -c detector_sequencia_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764877872421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764877872563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764877872726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764877872726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877872774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877872774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764877872847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764877872910 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "detector_sequencia_top.sdc " "Synopsys Design Constraints File file not found: 'detector_sequencia_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764877872966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877872966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chained_divider:U1_DIV\|s_clk_1s chained_divider:U1_DIV\|s_clk_1s " "create_clock -period 1.000 -name chained_divider:U1_DIV\|s_clk_1s chained_divider:U1_DIV\|s_clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764877872968 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chained_divider:U1_DIV\|s_clk_10ms chained_divider:U1_DIV\|s_clk_10ms " "create_clock -period 1.000 -name chained_divider:U1_DIV\|s_clk_10ms chained_divider:U1_DIV\|s_clk_10ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764877872968 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chained_divider:U1_DIV\|s_clk_1ms chained_divider:U1_DIV\|s_clk_1ms " "create_clock -period 1.000 -name chained_divider:U1_DIV\|s_clk_1ms chained_divider:U1_DIV\|s_clk_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764877872968 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz " "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764877872968 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764877872968 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764877872972 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1764877872991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764877872993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.269 " "Worst-case setup slack is -6.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877872997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877872997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.269             -80.791 CLK_50MHz  " "   -6.269             -80.791 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877872997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948             -39.615 chained_divider:U1_DIV\|s_clk_10ms  " "   -4.948             -39.615 chained_divider:U1_DIV\|s_clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877872997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806              -5.258 chained_divider:U1_DIV\|s_clk_1s  " "   -1.806              -5.258 chained_divider:U1_DIV\|s_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877872997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726              -6.693 chained_divider:U1_DIV\|s_clk_1ms  " "   -1.726              -6.693 chained_divider:U1_DIV\|s_clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877872997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877872997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.836 " "Worst-case hold slack is -1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -1.836 chained_divider:U1_DIV\|s_clk_10ms  " "   -1.836              -1.836 chained_divider:U1_DIV\|s_clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767              -1.767 chained_divider:U1_DIV\|s_clk_1ms  " "   -1.767              -1.767 chained_divider:U1_DIV\|s_clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040              -1.040 CLK_50MHz  " "   -1.040              -1.040 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 chained_divider:U1_DIV\|s_clk_1s  " "    1.681               0.000 chained_divider:U1_DIV\|s_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877873013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.574 " "Worst-case recovery slack is -2.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.574              -7.722 chained_divider:U1_DIV\|s_clk_1s  " "   -2.574              -7.722 chained_divider:U1_DIV\|s_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877873017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.020 " "Worst-case removal slack is 3.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.020               0.000 chained_divider:U1_DIV\|s_clk_1s  " "    3.020               0.000 chained_divider:U1_DIV\|s_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877873023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK_50MHz  " "   -2.289              -2.289 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 chained_divider:U1_DIV\|s_clk_10ms  " "    0.234               0.000 chained_divider:U1_DIV\|s_clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 chained_divider:U1_DIV\|s_clk_1ms  " "    0.234               0.000 chained_divider:U1_DIV\|s_clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 chained_divider:U1_DIV\|s_clk_1s  " "    0.234               0.000 chained_divider:U1_DIV\|s_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764877873027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764877873027 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1764877873137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764877873159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764877873161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764877873256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 16:51:13 2025 " "Processing ended: Thu Dec 04 16:51:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764877873256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764877873256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764877873256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764877873256 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764877873993 ""}
