#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct  6 09:06:49 2023
# Process ID: 19384
# Current directory: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx
# Command line: vivado.exe -mode tcl -source vivado_batch.tcl
# Log file: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/vivado.log
# Journal file: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx\vivado.jou
# Running On: EDGARRINCON, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 6, Host memory: 33942 MB
#-----------------------------------------------------------
source vivado_batch.tcl
# set_param general.maxThreads 6  
# set outputDir ./output
# file mkdir $outputDir
# set_part xc7a200t-fbg676-2
INFO: [Coretcl 2-1500] The part has been set to 'xc7a200t-fbg676-2' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1485.680 ; gain = 183.930
# read_vhdl ../daphne2_package.vhd
# read_vhdl ../front_end/febit.vhd
# read_vhdl ../front_end/auto_fsm.vhd
# read_vhdl ../front_end/auto_afe.vhd
# read_vhdl ../front_end/front_end.vhd
# read_vhdl ../spy/spy.vhd
# read_vhdl ../spi/spi.vhd
# read_vhdl ../core/core.vhd
# read_vhdl ../core/inmux.vhd
# read_vhdl ../core/stream/dstr4.vhd
# read_vhdl ../core/crc20_update.vhd
# read_vhdl ../core/trig/st40_top.vhd
# read_vhdl ../core/trig/stc.vhd
# read_vhdl ../core/trig/baseline256.vhd
# read_vhdl ../core/trig/Self-trigger_VHDL.vhd
# read_vhdl ../core/trig/highPass_FirstOrder.vhd
# read_vhdl ../core/trig/dsp_slice.vhd
# read_vhdl ../core/core_mgt4.vhd
# read_vhdl ../oei/hdl/burst_traffic_controller.vhd
# read_vhdl ../oei/hdl/ethernet_interface.vhd
# read_vhdl ../oei/hdl/params_package.vhd
# read_vhdl ../oei/data_manager/burst_controller_sm.vhd
# read_vhdl ../oei/data_manager/data_manager.vhd
# read_vhdl ../oei/data_manager/ram_comm_dec.vhd
# read_vhdl ../oei/data_manager/rx_ctl.vhd
# read_vhdl ../oei/data_manager/tx_seq_ctl.vhd
# read_vhdl ../oei/ethernet_controller/address_container.vhd
# read_vhdl ../oei/ethernet_controller/crc_splice.vhd
# read_vhdl ../oei/ethernet_controller/ethernet_controller.vhd
# read_vhdl ../oei/ethernet_controller/icmp_ping_checksum_calc.vhd
# read_vhdl ../oei/ethernet_controller/reset_mgr.vhd
# read_vhdl ../oei/ethernet_controller/arp_reply.vhd
# read_vhdl ../oei/ethernet_controller/create_packet.vhd
# read_vhdl ../oei/ethernet_controller/ethernet_controller_wrapper.vhd
# read_vhdl ../oei/ethernet_controller/icmp_ping_shift_reg.vhd
# read_vhdl ../oei/ethernet_controller/udp_data_splicer.vhd
# read_verilog ../oei/ethernet_controller/crc_chk.v
# read_vhdl ../oei/ethernet_controller/dataout_mux.vhd
# read_vhdl ../oei/ethernet_controller/fifo.vhd
# read_vhdl ../oei/ethernet_controller/ip_checksum_calc.vhd
# read_vhdl ../oei/ethernet_controller/user_addrs_mux.vhd
# read_verilog ../oei/ethernet_controller/crc_gen.v
# read_vhdl ../oei/ethernet_controller/decipherer.vhd
# read_vhdl ../oei/ethernet_controller/filter_data_out.vhd
# read_vhdl ../oei/ethernet_controller/or33.vhd
# read_vhdl ../oei/ethernet_controller/xmii_handler.vhd
# read_vhdl ../timing/ep_src/pdts_defs.vhd
# read_vhdl ../timing/ep_src/pdts_ep_defs.vhd
# read_vhdl ../timing/ep_src/pdts_clock_defs.vhd
# read_vhdl ../timing/ep_src/pdts_code8b10bpkg.vhd
# read_vhdl ../timing/ep_src/pdts_endpoint.vhd
# read_vhdl ../timing/ep_src/pdts_ep_cdr.vhd
# read_vhdl ../timing/ep_src/pdts_cdr_sampler.vhd
# read_vhdl ../timing/ep_src/pdts_ep_core.vhd
# read_vhdl ../timing/ep_src/pdts_ep_sm.vhd
# read_vhdl ../timing/ep_src/pdts_synchro.vhd
# read_vhdl ../timing/ep_src/pdts_synchro_pulse.vhd
# read_vhdl ../timing/ep_src/pdts_rx.vhd
# read_vhdl ../timing/ep_src/pdts_rx_phy.vhd
# read_vhdl ../timing/ep_src/pdts_del.vhd
# read_vhdl ../timing/ep_src/pdts_dec8b10b.vhd
# read_vhdl ../timing/ep_src/pdts_rx_pkt.vhd
# read_vhdl ../timing/ep_src/pdts_cksum.vhd
# read_vhdl ../timing/ep_src/outputlogic_crc16.vhd
# read_vhdl ../timing/ep_src/pdts_ep_ctrl.vhd
# read_vhdl ../timing/ep_src/pdts_ep_transactor.vhd
# read_vhdl ../timing/ep_src/pdts_pktbuf.vhd
# read_vhdl ../timing/ep_src/pdts_lutram.vhd
# read_vhdl ../timing/ep_src/pdts_ep_ctrlmux.vhd
# read_vhdl ../timing/ep_src/pdts_ep_regfile.vhd
# read_vhdl ../timing/ep_src/pdts_tx.vhd
# read_vhdl ../timing/ep_src/pdts_idle_gen.vhd
# read_vhdl ../timing/ep_src/pdts_acmd_arb.vhd
# read_vhdl ../timing/ep_src/pdts_tx_phy.vhd
# read_vhdl ../timing/ep_src/pdts_enc8b10b.vhd
# read_vhdl ../timing/ep_src/pdts_tx_pkt.vhd
# read_vhdl ../timing/ep_src/pdts_ep_tstamp.vhd
# read_vhdl ../timing/ep_src/pdts_mod.vhd
# read_vhdl ../timing/pdts_endpoint_wrapper.vhd
# read_vhdl ../timing/endpoint.vhd
# read_vhdl ../timing/resets.vhd
# read_vhdl ../daphne2.vhd
# read_ip ../ip/gig_ethernet_pcs_pma_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0.xcix' has been moved from its original location, as a result the outputs for this IP will now be generated in ''. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ../ip/daphne2_daq_txonly.xcix
WARNING: [Vivado 12-13650] The IP file 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly.xcix' has been moved from its original location, as a result the outputs for this IP will now be generated in ''. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_xdc -verbose ./constraints.xdc
# set git_sha [exec git rev-parse --short=7 HEAD]
# set v_git_sha "28'h$git_sha"
# puts "INFO: passing git commit number $v_git_sha to top level generic"
INFO: passing git commit number 28'h4413fe9 to top level generic
# synth_design -top daphne2 -generic version=$v_git_sha
Command: synth_design -top daphne2 -generic version=28'h4413fe9
Starting synth_design
Using part: xc7a200tfbg676-2
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci
C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci

WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_0' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.2)' for IP 'gig_ethernet_pcs_pma_0' (customized with software release 2022.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'daphne2_daq_txonly' is locked:
* IP definition '7 Series FPGAs Transceivers Wizard (3.6)' for IP 'daphne2_daq_txonly' (customized with software release 2022.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2349.840 ; gain = 411.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAPHNE2' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:111]
	Parameter version bound to: 28'b0100010000010011111111101001 
INFO: [Synth 8-3491] module 'resets' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/resets.vhd:15' bound to instance 'reset_inst' of component 'resets' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:396]
INFO: [Synth 8-638] synthesizing module 'resets' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/resets.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'resets' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/resets.vhd:33]
INFO: [Synth 8-3491] module 'endpoint' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:21' bound to instance 'endpoint_inst' of component 'endpoint' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:436]
INFO: [Synth 8-638] synthesizing module 'endpoint' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:62]
INFO: [Synth 8-113] binding component instance 'sysclk_ibufds_inst' to cell 'IBUFGDS' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:103]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm0_inst' to cell 'MMCME2_ADV' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:105]
INFO: [Synth 8-113] binding component instance 'mmcm0_clkfb_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:165]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk0_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:167]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk1_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:169]
INFO: [Synth 8-113] binding component instance 'mmcm_clk2_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:171]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'cdr_data_inst' to cell 'IBUFDS' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:177]
INFO: [Synth 8-3491] module 'pdts_endpoint_wrapper' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/pdts_endpoint_wrapper.vhd:15' bound to instance 'pdts_endpoint_inst' of component 'pdts_endpoint_wrapper' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:185]
INFO: [Synth 8-638] synthesizing module 'pdts_endpoint_wrapper' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/pdts_endpoint_wrapper.vhd:32]
	Parameter SCLK_FREQ bound to: 100.000000 - type: double 
	Parameter USE_EXT_PLL bound to: 0 - type: bool 
	Parameter FORCE_TX bound to: 0 - type: bool 
	Parameter SKIP_FREQ bound to: 0 - type: bool 
	Parameter EXT_ADDR bound to: 1 - type: bool 
	Parameter SKIP_DESKEW bound to: 0 - type: bool 
	Parameter SKIP_TSTAMP bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'pdts_endpoint' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_endpoint.vhd:15' bound to instance 'pdts_endpoint_inst' of component 'pdts_endpoint' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/pdts_endpoint_wrapper.vhd:73]
INFO: [Synth 8-638] synthesizing module 'pdts_endpoint' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_endpoint.vhd:53]
	Parameter SCLK_FREQ bound to: 100.000000 - type: double 
	Parameter USE_EXT_PLL bound to: 0 - type: bool 
	Parameter EXT_PLL_DIV bound to: 2 - type: integer 
	Parameter FORCE_TX bound to: 0 - type: bool 
	Parameter SKIP_FREQ bound to: 0 - type: bool 
	Parameter EXT_ADDR bound to: 1 - type: bool 
	Parameter SKIP_DESKEW bound to: 0 - type: bool 
	Parameter SKIP_TSTAMP bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'pdts_ep_cdr' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:42]
	Parameter USE_EXT_PLL bound to: 0 - type: bool 
	Parameter EXT_PLL_DIV bound to: 2 - type: integer 
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
INFO: [Synth 8-113] binding component instance 'bufr0' to cell 'BUFR' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:60]
INFO: [Synth 8-113] binding component instance 'bufgb' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:73]
INFO: [Synth 8-113] binding component instance 'oddr_rclko' to cell 'ODDR' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:79]
	Parameter CLKFBOUT_MULT_F bound to: 32.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 32.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 1 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_USE_FINE_PS bound to: 1 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_USE_FINE_PS bound to: 1 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_ADV' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:95]
INFO: [Synth 8-113] binding component instance 'bufg0' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:129]
INFO: [Synth 8-113] binding component instance 'bufg4x' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:137]
INFO: [Synth 8-113] binding component instance 'bufg2x' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:145]
INFO: [Synth 8-638] synthesizing module 'pdts_cdr_sampler' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_cdr_sampler.vhd:29]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'iff' to cell 'IDDR' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_cdr_sampler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pdts_cdr_sampler' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_cdr_sampler.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_cdr' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pdts_ep_core' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:48]
	Parameter SCLK_FREQ bound to: 100.000000 - type: double 
	Parameter FORCE_TX bound to: 0 - type: bool 
	Parameter SKIP_FREQ bound to: 0 - type: bool 
	Parameter EXT_ADDR bound to: 1 - type: bool 
	Parameter SKIP_DESKEW bound to: 0 - type: bool 
	Parameter SKIP_TSTAMP bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'pdts_ep_sm' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_sm.vhd:43]
	Parameter SCLK_FREQ bound to: 100.000000 - type: double 
	Parameter SKIP_FREQ bound to: 0 - type: bool 
	Parameter SKIP_TSTAMP bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'pdts_synchro' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_synchro' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
INFO: [Synth 8-638] synthesizing module 'pdts_synchro_pulse' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro_pulse.vhd:26]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pdts_synchro__parameterized0' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_synchro__parameterized0' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pdts_synchro_pulse' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro_pulse.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pdts_synchro__parameterized1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_synchro__parameterized1' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
INFO: [Synth 8-638] synthesizing module 'pdts_synchro__parameterized2' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_synchro__parameterized2' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_synchro.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_sm' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_sm.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pdts_rx' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_rx.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pdts_rx_phy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_rx_phy.vhd:28]
INFO: [Synth 8-638] synthesizing module 'pdts_del' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_del.vhd:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEL_RADIX bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_del' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_del.vhd:28]
INFO: [Synth 8-638] synthesizing module 'pdts_dec8b10b' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_dec8b10b.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pdts_dec8b10b' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_dec8b10b.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pdts_rx_phy' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_rx_phy.vhd:28]
INFO: [Synth 8-638] synthesizing module 'pdts_rx_pkt' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_rx_pkt.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pdts_cksum' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_cksum.vhd:22]
INFO: [Synth 8-638] synthesizing module 'outputlogic_crc16' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/outputlogic_crc16.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'outputlogic_crc16' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/outputlogic_crc16.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pdts_cksum' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_cksum.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pdts_rx_pkt' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_rx_pkt.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pdts_rx' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_rx.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pdts_ep_ctrl' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_ctrl.vhd:29]
INFO: [Synth 8-638] synthesizing module 'pdts_pktbuf' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_pktbuf.vhd:30]
	Parameter BUF_RADIX bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pdts_lutram' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_lutram.vhd:27]
	Parameter BUF_RADIX bound to: 5 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_lutram' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_lutram.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pdts_pktbuf' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_pktbuf.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pdts_ep_transactor' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_transactor.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_transactor' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_transactor.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_ctrl' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_ctrl.vhd:29]
INFO: [Synth 8-638] synthesizing module 'pdts_ep_ctrlmux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_ctrlmux.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_ctrlmux' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_ctrlmux.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pdts_ep_regfile' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:43]
	Parameter FORCE_TX bound to: 0 - type: bool 
	Parameter EXT_ADDR bound to: 1 - type: bool 
	Parameter SKIP_DESKEW bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_regfile' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pdts_tx' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_tx.vhd:29]
INFO: [Synth 8-638] synthesizing module 'pdts_idle_gen' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_idle_gen.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pdts_idle_gen' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_idle_gen.vhd:24]
INFO: [Synth 8-638] synthesizing module 'pdts_acmd_arb' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_acmd_arb.vhd:37]
	Parameter N_SRC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdts_acmd_arb' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_acmd_arb.vhd:37]
INFO: [Synth 8-638] synthesizing module 'pdts_tx_pkt' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_tx_pkt.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pdts_tx_pkt' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_tx_pkt.vhd:31]
INFO: [Synth 8-638] synthesizing module 'pdts_tx_phy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_tx_phy.vhd:27]
INFO: [Synth 8-638] synthesizing module 'pdts_enc8b10b' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_enc8b10b.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pdts_enc8b10b' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_enc8b10b.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pdts_tx_phy' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_tx_phy.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pdts_tx' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_tx.vhd:29]
INFO: [Synth 8-638] synthesizing module 'pdts_ep_tstamp' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_tstamp.vhd:31]
	Parameter SKIP_TSTAMP bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_tstamp' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_tstamp.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pdts_ep_core' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:48]
INFO: [Synth 8-638] synthesizing module 'pdts_mod' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_mod.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pdts_mod' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_mod.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pdts_endpoint' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_endpoint.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'pdts_endpoint_wrapper' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/pdts_endpoint_wrapper.vhd:32]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:203]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm1_inst' to cell 'MMCME2_ADV' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:211]
INFO: [Synth 8-113] binding component instance 'mmcm1_clkfb_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:271]
INFO: [Synth 8-113] binding component instance 'mmcm1_clk0_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:273]
INFO: [Synth 8-113] binding component instance 'mmcm1_clk1_inst' to cell 'BUFG' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'endpoint' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/endpoint.vhd:62]
INFO: [Synth 8-3491] module 'front_end' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:15' bound to instance 'fe_inst' of component 'front_end' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:501]
INFO: [Synth 8-638] synthesizing module 'front_end' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:40]
INFO: [Synth 8-113] binding component instance 'IDELAYCTRL_inst' to cell 'IDELAYCTRL' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:62]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:70]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:81]
INFO: [Synth 8-3491] module 'auto_afe' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:20' bound to instance 'afe_inst' of component 'auto_afe' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:91]
INFO: [Synth 8-638] synthesizing module 'auto_afe' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:36]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'ffebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:72]
INFO: [Synth 8-638] synthesizing module 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:28]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:38]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:52]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-113] binding component instance 'iserdese2_master_inst' to cell 'ISERDESE2' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:82]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
INFO: [Synth 8-113] binding component instance 'iserdese2_slave_inst' to cell 'ISERDESE2' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'febit' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:28]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/febit.vhd:15' bound to instance 'dfebit_inst' of component 'febit' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:86]
INFO: [Synth 8-3491] module 'auto_fsm' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_fsm.vhd:19' bound to instance 'auto_fsm_inst' of component 'auto_fsm' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:100]
INFO: [Synth 8-638] synthesizing module 'auto_fsm' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_fsm.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'auto_fsm' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_fsm.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'auto_afe' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:36]
INFO: [Synth 8-3491] module 'auto_afe' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:20' bound to instance 'afe_inst' of component 'auto_afe' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:91]
INFO: [Synth 8-3491] module 'auto_afe' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:20' bound to instance 'afe_inst' of component 'auto_afe' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:91]
INFO: [Synth 8-3491] module 'auto_afe' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:20' bound to instance 'afe_inst' of component 'auto_afe' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:91]
INFO: [Synth 8-3491] module 'auto_afe' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/auto_afe.vhd:20' bound to instance 'afe_inst' of component 'auto_afe' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'front_end' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/front_end/front_end.vhd:40]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-638] synthesizing module 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:37]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:53]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:63]
INFO: [Synth 8-226] default block is never used [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:91]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramb_inst' of component 'BRAM_TDP_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_TDP_MACRO' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:224]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram18_bl' to cell 'RAMB18E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:2140]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_TDP_MACRO' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:224]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramb_inst' of component 'BRAM_TDP_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:132]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramb_inst' of component 'BRAM_TDP_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:132]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramb_inst' of component 'BRAM_TDP_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'spy' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:37]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:531]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'ts_spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:549]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'ts_spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:549]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'ts_spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:549]
INFO: [Synth 8-3491] module 'spy' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spy/spy.vhd:22' bound to instance 'ts_spy_inst' of component 'spy' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:549]
INFO: [Synth 8-113] binding component instance 'gbe_refclk_p_ibuf_inst' to cell 'IBUF' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:570]
INFO: [Synth 8-113] binding component instance 'gbe_refclk_n_ibuf_inst' to cell 'IBUF' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:571]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/realtime/gig_ethernet_pcs_pma_0_stub.v:5' bound to instance 'phy_inst' of component 'gig_ethernet_pcs_pma_0' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'gig_ethernet_pcs_pma_0' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/realtime/gig_ethernet_pcs_pma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gig_ethernet_pcs_pma_0' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/realtime/gig_ethernet_pcs_pma_0_stub.v:5]
	Parameter SIM_EFUSE_VALUE bound to: 32'b11011110101011011011111011101111 
INFO: [Synth 8-113] binding component instance 'EFUSE_USR_inst' to cell 'EFUSE_USR' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:625]
INFO: [Synth 8-3491] module 'ethernet_interface' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/hdl/ethernet_interface.vhd:25' bound to instance 'eth_int_inst' of component 'ethernet_interface' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:631]
INFO: [Synth 8-638] synthesizing module 'ethernet_interface' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/hdl/ethernet_interface.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ethernet_controller_wrapper' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ethernet_controller' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:68]
INFO: [Synth 8-3491] module 'address_container' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/address_container.vhd:21' bound to instance 'AddressContainer' of component 'address_container' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:330]
INFO: [Synth 8-638] synthesizing module 'address_container' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/address_container.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'address_container' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/address_container.vhd:35]
INFO: [Synth 8-3491] module 'arp_reply' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/arp_reply.vhd:26' bound to instance 'ArpReplyBlock' of component 'arp_reply' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:340]
INFO: [Synth 8-638] synthesizing module 'arp_reply' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/arp_reply.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'arp_reply' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/arp_reply.vhd:47]
INFO: [Synth 8-3491] module 'or33' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/or33.vhd:8' bound to instance 'CRC_OR' of component 'or33' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:361]
INFO: [Synth 8-638] synthesizing module 'or33' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/or33.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'or33' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/or33.vhd:27]
INFO: [Synth 8-3491] module 'ip_checksum_calc' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ip_checksum_calc.vhd:36' bound to instance 'ChecksumCalcBlock' of component 'ip_checksum_calc' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:374]
INFO: [Synth 8-638] synthesizing module 'ip_checksum_calc' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ip_checksum_calc.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ip_checksum_calc' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ip_checksum_calc.vhd:53]
INFO: [Synth 8-3491] module 'create_packet' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/create_packet.vhd:27' bound to instance 'CreatePacketBlock' of component 'create_packet' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:386]
INFO: [Synth 8-638] synthesizing module 'create_packet' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/create_packet.vhd:62]
WARNING: [Synth 8-614] signal 'clken' is read in the process but is not in the sensitivity list [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/create_packet.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'create_packet' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/create_packet.vhd:62]
INFO: [Synth 8-3491] module 'dataout_mux' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/dataout_mux.vhd:8' bound to instance 'DataoutMux' of component 'dataout_mux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:421]
INFO: [Synth 8-638] synthesizing module 'dataout_mux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/dataout_mux.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dataout_mux' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/dataout_mux.vhd:27]
INFO: [Synth 8-3491] module 'decipherer' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/decipherer.vhd:26' bound to instance 'DecipherBlock' of component 'decipherer' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:435]
INFO: [Synth 8-638] synthesizing module 'decipherer' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/decipherer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'decipherer' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/decipherer.vhd:60]
INFO: [Synth 8-3491] module 'filter_data_out' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/filter_data_out.vhd:9' bound to instance 'FilterDataOutBlock' of component 'filter_data_out' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:465]
INFO: [Synth 8-638] synthesizing module 'filter_data_out' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/filter_data_out.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'filter_data_out' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/filter_data_out.vhd:24]
INFO: [Synth 8-3491] module 'icmp_ping_checksum_calc' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/icmp_ping_checksum_calc.vhd:25' bound to instance 'ICMPPingChecksumCalcBlock' of component 'icmp_ping_checksum_calc' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:475]
INFO: [Synth 8-638] synthesizing module 'icmp_ping_checksum_calc' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/icmp_ping_checksum_calc.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'icmp_ping_checksum_calc' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/icmp_ping_checksum_calc.vhd:34]
INFO: [Synth 8-3491] module 'icmp_ping_shift_reg' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/icmp_ping_shift_reg.vhd:6' bound to instance 'ICMPPingShiftRegBlock' of component 'icmp_ping_shift_reg' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:484]
INFO: [Synth 8-638] synthesizing module 'icmp_ping_shift_reg' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/icmp_ping_shift_reg.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'icmp_ping_shift_reg' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/icmp_ping_shift_reg.vhd:18]
INFO: [Synth 8-3491] module 'udp_data_splicer' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/udp_data_splicer.vhd:8' bound to instance 'UDPDataSplicer' of component 'udp_data_splicer' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:499]
INFO: [Synth 8-638] synthesizing module 'udp_data_splicer' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/udp_data_splicer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'udp_data_splicer' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/udp_data_splicer.vhd:21]
INFO: [Synth 8-3491] module 'user_addrs_mux' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/user_addrs_mux.vhd:8' bound to instance 'UdpLengthMux' of component 'user_addrs_mux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:508]
INFO: [Synth 8-638] synthesizing module 'user_addrs_mux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/user_addrs_mux.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'user_addrs_mux' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/user_addrs_mux.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ethernet_controller' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller.vhd:68]
INFO: [Synth 8-638] synthesizing module 'MII_100_1000_handler' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/xmii_handler.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'MII_100_1000_handler' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/xmii_handler.vhd:52]
INFO: [Synth 8-3491] module 'crc_chk' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_chk.v:54' bound to instance 'crcChk' of component 'crc_chk' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller_wrapper.vhd:201]
INFO: [Synth 8-6157] synthesizing module 'crc_chk' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_chk.v:54]
INFO: [Synth 8-6155] done synthesizing module 'crc_chk' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_chk.v:54]
INFO: [Synth 8-3491] module 'crc_gen' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_gen.v:54' bound to instance 'crcGen' of component 'crc_gen' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller_wrapper.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'crc_gen' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_gen.v:54]
INFO: [Synth 8-6155] done synthesizing module 'crc_gen' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_gen.v:54]
INFO: [Synth 8-3491] module 'crc_gen' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_gen.v:54' bound to instance 'crcGenDebug' of component 'crc_gen' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller_wrapper.vhd:243]
INFO: [Synth 8-638] synthesizing module 'crc_splice' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_splice.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'crc_splice' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/crc_splice.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ethernet_controller_wrapper' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/ethernet_controller_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'data_manager' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/data_manager.vhd:57]
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:30]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter RDCOUNT_SIZE bound to: 9 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_SYNC_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_SYNC_MACRO' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: 1 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl_1' to cell 'FIFO36E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_SYNC_MACRO' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo__parameterized0' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:30]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter RDCOUNT_SIZE bound to: 10 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_SYNC_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized0' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: 1 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_18_bl' to cell 'FIFO18E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:771]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized0' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo__parameterized0' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo__parameterized1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:30]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter RDCOUNT_SIZE bound to: 9 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_SYNC_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: 1 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl_1' to cell 'FIFO36E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized1' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo__parameterized1' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/fifo.vhd:30]
INFO: [Synth 8-638] synthesizing module 'burst_controller_sm' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/burst_controller_sm.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'burst_controller_sm' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/burst_controller_sm.vhd:38]
INFO: [Synth 8-638] synthesizing module 'rx_ctl' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/rx_ctl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rx_ctl' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/rx_ctl.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ram_comm_dec' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/ram_comm_dec.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ram_comm_dec' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/ram_comm_dec.vhd:53]
INFO: [Synth 8-638] synthesizing module 'tx_seq_ctl' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/tx_seq_ctl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'tx_seq_ctl' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/tx_seq_ctl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'data_manager' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/data_manager.vhd:57]
INFO: [Synth 8-638] synthesizing module 'burst_traffic_controller' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/hdl/burst_traffic_controller.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'burst_traffic_controller' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/hdl/burst_traffic_controller.vhd:24]
INFO: [Synth 8-638] synthesizing module 'reset_mgr' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/reset_mgr.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'reset_mgr' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/ethernet_controller/reset_mgr.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ethernet_interface' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/hdl/ethernet_interface.vhd:71]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_SINGLE_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:38' bound to instance 'BRAM0_inst' of component 'BRAM_SINGLE_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:775]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_SINGLE_MACRO' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:211]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram36_bl' to cell 'RAMB36E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:2530]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_SINGLE_MACRO' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:211]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_inst' of component 'FIFO_SYNC_MACRO' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:803]
INFO: [Synth 8-3491] module 'core' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core.vhd:29' bound to instance 'core_inst' of component 'core' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:932]
INFO: [Synth 8-638] synthesizing module 'core' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core.vhd:62]
INFO: [Synth 8-3491] module 'inmux' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/inmux.vhd:16' bound to instance 'input_inst' of component 'inmux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core.vhd:172]
INFO: [Synth 8-638] synthesizing module 'inmux' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/inmux.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'inmux' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/inmux.vhd:31]
	Parameter link_id bound to: 6'b000011 
INFO: [Synth 8-3491] module 'dstr4' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:25' bound to instance 'stream_sender_inst' of component 'dstr4' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core.vhd:190]
INFO: [Synth 8-638] synthesizing module 'dstr4' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000011 
INFO: [Synth 8-226] default block is never used [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:93]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'ts_fifo_inst' to cell 'FIFO36E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:168]
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
INFO: [Synth 8-3491] module 'CRC_OL' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/crc20_update.vhd:22' bound to instance 'crc_inst' of component 'CRC_OL' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:312]
INFO: [Synth 8-638] synthesizing module 'CRC_OL' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/crc20_update.vhd:37]
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'CRC_OL' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/crc20_update.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'dstr4' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000010 
INFO: [Synth 8-3491] module 'dstr4' declared at 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:25' bound to instance 'stream_sender_inst' of component 'dstr4' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core.vhd:190]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'dstr4__parameterized1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000010 
INFO: [Synth 8-226] default block is never used [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:93]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'ts_fifo_inst' to cell 'FIFO36E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:168]
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'dstr4__parameterized1' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000001 
INFO: [Synth 8-638] synthesizing module 'dstr4__parameterized3' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000001 
INFO: [Synth 8-226] default block is never used [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:93]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'ts_fifo_inst' to cell 'FIFO36E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:168]
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'dstr4__parameterized3' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000000 
INFO: [Synth 8-638] synthesizing module 'dstr4__parameterized5' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000000 
INFO: [Synth 8-226] default block is never used [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:93]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo18e1_inst' to cell 'FIFO18E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:138]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'ts_fifo_inst' to cell 'FIFO36E1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:168]
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'dstr4__parameterized5' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/stream/dstr4.vhd:46]
	Parameter link_id bound to: 6'b000000 
INFO: [Synth 8-638] synthesizing module 'st40_top' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/st40_top.vhd:38]
	Parameter link_id bound to: 6'b000000 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011011 
INFO: [Synth 8-638] synthesizing module 'stc' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011011 
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:124]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'baseline256' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/baseline256.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'baseline256' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/baseline256.vhd:20]
INFO: [Synth 8-638] synthesizing module 'self_trigger' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:62]
	Parameter g_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter g_SUM_WIDTH bound to: 14 - type: integer 
	Parameter g_MULT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'highPass_FirstOrder' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/highPass_FirstOrder.vhd:51]
	Parameter Data_Size bound to: 14 - type: integer 
	Parameter Coefficient_Resolution bound to: 17 - type: integer 
	Parameter Use_Dport bound to: 1 - type: bool 
	Parameter BReg bound to: 0 - type: integer 
	Parameter DReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dsp_slice' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/dsp_slice.vhd:84]
	Parameter A_Input bound to: DIRECT - type: string 
	Parameter B_Input bound to: DIRECT - type: string 
	Parameter Use_Dport bound to: 1 - type: bool 
	Parameter Use_Mult bound to: MULTIPLY - type: string 
	Parameter Use_SIMD bound to: ONE48 - type: string 
	Parameter AutoRst_PatDet bound to: NO_RESET - type: string 
	Parameter Mask bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter Pattern bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter Sel_Mask bound to: MASK - type: string 
	Parameter Sel_Pattern bound to: PATTERN - type: string 
	Parameter Use_Pattern_Det bound to: NO_PATDET - type: string 
	Parameter AReg bound to: 1 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter CReg bound to: 1 - type: integer 
	Parameter DReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 1 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 1 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dsp_slice' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/dsp_slice.vhd:84]
	Parameter AReg bound to: 0 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dsp_slice__parameterized1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/dsp_slice.vhd:84]
	Parameter A_Input bound to: DIRECT - type: string 
	Parameter B_Input bound to: DIRECT - type: string 
	Parameter Use_Dport bound to: 0 - type: bool 
	Parameter Use_Mult bound to: MULTIPLY - type: string 
	Parameter Use_SIMD bound to: ONE48 - type: string 
	Parameter AutoRst_PatDet bound to: NO_RESET - type: string 
	Parameter Mask bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter Pattern bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter Sel_Mask bound to: MASK - type: string 
	Parameter Sel_Pattern bound to: PATTERN - type: string 
	Parameter Use_Pattern_Det bound to: NO_PATDET - type: string 
	Parameter AReg bound to: 0 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter CReg bound to: 1 - type: integer 
	Parameter DReg bound to: 1 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dsp_slice__parameterized1' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/dsp_slice.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'highPass_FirstOrder' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/highPass_FirstOrder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'self_trigger' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:62]
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011010 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized1' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011010 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized1' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011001 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized3' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011001 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized3' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011000 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized5' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b011000 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized5' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010111 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized7' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010111 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized7' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010110 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized9' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010110 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized9' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010101 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized11' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010101 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized11' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010100 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized13' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010100 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized13' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010110 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010101 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010100 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010011 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized15' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010011 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized15' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010010 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized17' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010010 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized17' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010001 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized19' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010001 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized19' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010000 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized21' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010000 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized21' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001111 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized23' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001111 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized23' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010001 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b010000 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001111 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001110 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized25' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001110 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized25' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001101 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized27' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001101 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized27' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001100 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized29' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001100 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized29' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001011 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized31' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001011 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized31' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001010 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized33' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001010 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized33' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001100 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001011 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001010 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001001 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized35' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001001 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized35' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001000 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized37' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b001000 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized37' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000111 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized39' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000111 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized39' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000110 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized41' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000110 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized41' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000101 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized43' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000101 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized43' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000111 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000110 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000101 
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000100 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized45' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000100 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized45' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000011 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized47' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000011 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized47' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000010 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized49' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000010 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized49' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000001 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized51' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000001 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized51' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000000 
INFO: [Synth 8-638] synthesizing module 'stc__parameterized53' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
	Parameter link_id bound to: 6'b000000 
	Parameter ch_id bound to: 6'b000000 
	Parameter Nbits bound to: 32 - type: integer 
	Parameter CRC_Width bound to: 20 - type: integer 
	Parameter G_Poly bound to: 20'b10000011010110011111 
	Parameter G_InitVal bound to: 20'b11111111111111111111 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000110000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'stc__parameterized53' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/stc.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/st40_top.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'st40_top' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/st40_top.vhd:38]
INFO: [Synth 8-638] synthesizing module 'core_mgt4' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core_mgt4.vhd:38]
INFO: [Synth 8-6157] synthesizing module 'daphne2_daq_txonly' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/realtime/daphne2_daq_txonly_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'daphne2_daq_txonly' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/realtime/daphne2_daq_txonly_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'core_mgt4' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core_mgt4.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'core' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/core.vhd:62]
INFO: [Synth 8-638] synthesizing module 'spi' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spi/spi.vhd:46]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO__parameterized0' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO__parameterized0' (0#1840) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'spi' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/spi/spi.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'DAPHNE2' (0#1840) [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne2.vhd:111]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sm'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_cdr.vhd:195]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rxcdr'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_endpoint.vhd:63]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sync_clk'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_sm.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[15] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[14] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[13] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[12] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[11] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[10] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[9] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[8] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[7] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[6] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[1] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element reg_w_reg[0] was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element adone_reg was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element addri_reg was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:89]
WARNING: [Synth 8-3848] Net reg_r[15] in module/entity pdts_ep_regfile does not have driver. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:47]
WARNING: [Synth 8-3848] Net reg_r[14] in module/entity pdts_ep_regfile does not have driver. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:47]
WARNING: [Synth 8-3848] Net reg_r[13] in module/entity pdts_ep_regfile does not have driver. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:47]
WARNING: [Synth 8-3848] Net reg_r[12] in module/entity pdts_ep_regfile does not have driver. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_regfile.vhd:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ctrlmux'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ep'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_endpoint.vhd:92]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sm'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'regfile'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:150]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ts'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ctrl'. This will prevent further optimization [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/timing/ep_src/pdts_ep_core.vhd:121]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_SYNC_MACRO does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:589]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_SYNC_MACRO__parameterized0 does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:589]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_SYNC_MACRO__parameterized1 does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:589]
WARNING: [Synth 8-6014] Unused sequential element reset_packet_size_reg was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/oei/data_manager/burst_controller_sm.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element r_hpf_data_15_reg was removed.  [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:397]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_DUALCLOCK_MACRO does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:590]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_DUALCLOCK_MACRO__parameterized0 does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:590]
WARNING: [Synth 8-3917] design DAPHNE2 has port daq0_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port daq1_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port daq2_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port daq3_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port gbe_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-7129] Port enable[39] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[38] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[37] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[36] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[35] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[34] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[33] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[32] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[31] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[30] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[29] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable[28] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][13] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][12] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][11] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][10] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][9] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][8] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][7] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][6] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][5] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][4] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][3] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][2] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][1] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][0] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][13] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][12] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][11] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][10] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][9] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][8] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][7] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][6] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][5] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][4] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][3] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][2] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][1] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][0] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][13] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][12] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][11] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][10] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][9] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][8] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][7] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][6] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][5] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][4] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][3] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][2] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][1] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[2][8][0] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][13] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][12] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][11] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][10] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][9] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][8] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][7] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][6] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][5] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][4] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][3] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][2] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][1] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[1][8][0] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][13] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][12] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][11] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][10] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][9] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][8] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][7] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][6] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][5] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][4] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][3] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][2] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][1] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[0][8][0] in module st40_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][13] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][12] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][11] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][10] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][9] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][8] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][7] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][6] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][5] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][4] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][3] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][2] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][1] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[4][8][0] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][13] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][12] in module inmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_dat[3][8][11] in module inmux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2677.117 ; gain = 738.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.020 ; gain = 756.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.020 ; gain = 756.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'phy_inst'
Finished Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'phy_inst'
Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/daphne2_daq_txonly/daphne2_daq_txonly/daphne2_daq_txonly_in_context.xdc] for cell 'core_inst/core_mgt4_inst/daq_quad_inst'
Finished Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/daphne2_daq_txonly/daphne2_daq_txonly/daphne2_daq_txonly_in_context.xdc] for cell 'core_inst/core_mgt4_inst/daq_quad_inst'
Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:11]
WARNING: [Vivado 12-508] No pins matched 'phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:22]
WARNING: [Vivado 12-508] No pins matched 'phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:23]
WARNING: [Vivado 12-508] No pins matched 'core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:25]
WARNING: [Vivado 12-508] No pins matched 'core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:27]
WARNING: [Vivado 12-646] clock 'oeiclk' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-646] clock 'oeihclk' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-646] clock 'oei_clkfbout' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-646] clock 'daqclk0' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-646] clock 'daqclk1' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-646] clock 'daq_clkfbout' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-646] clock 'ep_clk4x' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {oeiclk oeihclk oei_clkfbout}'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {daqclk0 daqclk1 daq_clkfbout}'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_p'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_n'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_?'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_?'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:95]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Frame' specified for 'objects'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:139]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Frame' specified for 'objects'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:140]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:243]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:254]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:255]
Finished Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAPHNE2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAPHNE2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAPHNE2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2961.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.639 . Memory (MB): peak = 2961.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2961.234 ; gain = 1022.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2961.234 ; gain = 1022.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for phy_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for core_inst/core_mgt4_inst/daq_quad_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:00:58 . Memory (MB): peak = 2961.234 ; gain = 1022.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pdts_ep_sm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pdts_rx_pkt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pdts_ep_transactor'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pdts_tx_pkt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'auto_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spy'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'arp_reply'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'create_packet'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'decipherer'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'icmp_ping_checksum_calc'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'burst_controller_sm'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'ram_comm_dec'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'tx_seq_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dstr4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dstr4__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dstr4__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dstr4__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stc__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'st40_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'pdts_ep_sm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                st_reset |                             0000 |                             0000
                st_w_clk |                             0001 |                             0001
               st_w_freq |                             0010 |                             0010
                st_w_cdr |                             0011 |                             0011
                 st_w_rx |                             0100 |                             0100
               st_w_addr |                             0101 |                             0101
                 st_w_ts |                             0111 |                             0111
                st_ready |                             1000 |                             1000
                st_err_t |                             1011 |                             1011
                st_err_x |                             1100 |                             1100
             st_w_deskew |                             0110 |                             0110
                st_err_p |                             1001 |                             1001
                st_err_r |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             1000 |                               00
                   async |                             0100 |                               01
                    sync |                             0001 |                               10
                    errs |                             0010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pdts_rx_pkt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                     000001000000 |                             0000
              st_raddr_l |                     000010000000 |                             0001
              st_raddr_h |                     000000010000 |                             0010
              st_waddr_l |                     000000000001 |                             0011
              st_waddr_h |                     000000000100 |                             0100
                  st_hdr |                     000000001000 |                             0101
                 st_addr |                     100000000000 |                             0110
                  st_len |                     000100000000 |                             0111
                   st_rd |                     001000000000 |                             1000
                   st_wr |                     010000000000 |                             1001
                  st_err |                     000000000010 |                             1011
                st_wrfin |                     000000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pdts_ep_transactor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              101 |                              000
                    st_k |                              001 |                              001
                    st_a |                              100 |                              010
                    st_d |                              010 |                              011
                    st_e |                              011 |                              101
                    st_c |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pdts_tx_pkt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                    0000000000001 |                             0000
      load_cntvalue_init |                    0000000000010 |                             0001
      wait_cntvalue_init |                    0000000000100 |                             0010
             sample_init |                    0000000001000 |                             0011
           load_cntvalue |                    0000000010000 |                             0100
           wait_cntvalue |                    0000000100000 |                             0101
              edge_check |                    0000001000000 |                             0110
     load_cntvalue_final |                    0000010000000 |                             0111
     wait_cntvalue_final |                    0000100000000 |                             1000
               chk_frame |                    0001000000000 |                             1001
                 aligned |                    0010000000000 |                             1100
                  slipit |                    0100000000000 |                             1010
               wait_slip |                    1000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'auto_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                               00 |                               00
               wait4trig |                               01 |                               01
                   store |                               10 |                               10
               wait4done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spy'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 000000000000000000000000000000000000000000000000000000000000000001 |                          0000000
            precheckbusy | 000000000000000000000000000000000000000000000000000000000000000010 |                          0110101
               checkbusy | 000000000000000000000000000000000000000000000000000000000000000100 |                          0101101
                   delay | 000000000000000000000000000000000000000000000000000000000000001000 |                          0000001
arpresponse_preamble_s57 | 000000000000000000000000000000000000000000000000000000000000010000 |                          0101110
arpresponse_preamble_s58 | 000000000000000000000000000000000000000000000000000000000000100000 |                          0101111
    arpresponse_dest_s22 | 000000000000000000000000000000000000000000000000000000000001000000 |                          0011010
    arpresponse_dest_s11 | 000000000000000000000000000000000000000000000000000000000010000000 |                          0011011
    arpresponse_dest_s12 | 000000000000000000000000000000000000000000000000000000000100000000 |                          0011100
    arpresponse_dest_s13 | 000000000000000000000000000000000000000000000000000000001000000000 |                          0011101
    arpresponse_dest_s14 | 000000000000000000000000000000000000000000000000000000010000000000 |                          0011110
    arpresponse_dest_s15 | 000000000000000000000000000000000000000000000000000000100000000000 |                          0011111
     arpresponse_src_s51 | 000000000000000000000000000000000000000000000000000001000000000000 |                          0100101
     arpresponse_src_s50 | 000000000000000000000000000000000000000000000000000010000000000000 |                          0100100
     arpresponse_src_s55 | 000000000000000000000000000000000000000000000000000100000000000000 |                          0101010
     arpresponse_src_s54 | 000000000000000000000000000000000000000000000000001000000000000000 |                          0101000
     arpresponse_src_s53 | 000000000000000000000000000000000000000000000000010000000000000000 |                          0100111
     arpresponse_src_s52 | 000000000000000000000000000000000000000000000000100000000000000000 |                          0100110
    arpresponse_type_s48 | 000000000000000000000000000000000000000000000001000000000000000000 |                          0011001
     arpresponse_type_s1 | 000000000000000000000000000000000000000000000010000000000000000000 |                          0011000
arpresponse_arp_payload_htype1 | 000000000000000000000000000000000000000000000100000000000000000000 |                          0100000
arpresponse_arp_payload_htype2 | 000000000000000000000000000000000000000000001000000000000000000000 |                          0100010
arpresponse_arp_payload_ptype1 | 000000000000000000000000000000000000000000010000000000000000000000 |                          0100011
arpresponse_arp_payload_ptype2 | 000000000000000000000000000000000000000000100000000000000000000000 |                          0000010
arpresponse_arp_payload_hlen | 000000000000000000000000000000000000000001000000000000000000000000 |                          0000011
arpresponse_arp_payload_plen | 000000000000000000000000000000000000000010000000000000000000000000 |                          0000100
arpresponse_arp_payload_op3 | 000000000000000000000000000000000000000100000000000000000000000000 |                          0110110
arpresponse_arp_payload_op4 | 000000000000000000000000000000000000001000000000000000000000000000 |                          0110111
arpresponse_arp_payload_op1 | 000000000000000000000000000000000000010000000000000000000000000000 |                          0101001
arpresponse_arp_payload_op2 | 000000000000000000000000000000000000100000000000000000000000000000 |                          0101011
arpresponse_arp_payload_smac1 | 000000000000000000000000000000000001000000000000000000000000000000 |                          0000101
arpresponse_arp_payload_smac2 | 000000000000000000000000000000000010000000000000000000000000000000 |                          0000110
arpresponse_arp_payload_smac3 | 000000000000000000000000000000000100000000000000000000000000000000 |                          0000111
arpresponse_arp_payload_smac4 | 000000000000000000000000000000001000000000000000000000000000000000 |                          0001000
arpresponse_arp_payload_smac5 | 000000000000000000000000000000010000000000000000000000000000000000 |                          0001001
arpresponse_arp_payload_smac6 | 000000000000000000000000000000100000000000000000000000000000000000 |                          0001010
arpresponse_arp_payload_sip1 | 000000000000000000000000000001000000000000000000000000000000000000 |                          0001011
arpresponse_arp_payload_sip2 | 000000000000000000000000000010000000000000000000000000000000000000 |                          0001100
arpresponse_arp_payload_sip3 | 000000000000000000000000000100000000000000000000000000000000000000 |                          0001101
arpresponse_arp_payload_sip4 | 000000000000000000000000001000000000000000000000000000000000000000 |                          0001110
arpresponse_arp_payload_tmac7 | 000000000000000000000000010000000000000000000000000000000000000000 |                          0111000
arpresponse_arp_payload_tmac8 | 000000000000000000000000100000000000000000000000000000000000000000 |                          0111001
arpresponse_arp_payload_tmac9 | 000000000000000000000001000000000000000000000000000000000000000000 |                          0111010
arpresponse_arp_payload_tmac10 | 000000000000000000000010000000000000000000000000000000000000000000 |                          0111011
arpresponse_arp_payload_tmac11 | 000000000000000000000100000000000000000000000000000000000000000000 |                          0111100
arpresponse_arp_payload_tmac12 | 000000000000000000001000000000000000000000000000000000000000000000 |                          0111101
arpresponse_arp_payload_tip5 | 000000000000000000010000000000000000000000000000000000000000000000 |                          0111110
arpresponse_arp_payload_tip6 | 000000000000000000100000000000000000000000000000000000000000000000 |                          0111111
arpresponse_arp_payload_tip7 | 000000000000000001000000000000000000000000000000000000000000000000 |                          1000000
arpresponse_arp_payload_tip8 | 000000000000000010000000000000000000000000000000000000000000000000 |                          1000001
arpresponse_arp_payload_tmac1 | 000000000000000100000000000000000000000000000000000000000000000000 |                          0001111
arpresponse_arp_payload_tmac2 | 000000000000001000000000000000000000000000000000000000000000000000 |                          0010000
arpresponse_arp_payload_tmac3 | 000000000000010000000000000000000000000000000000000000000000000000 |                          0010001
arpresponse_arp_payload_tmac4 | 000000000000100000000000000000000000000000000000000000000000000000 |                          0010010
arpresponse_arp_payload_tmac5 | 000000000001000000000000000000000000000000000000000000000000000000 |                          0010011
arpresponse_arp_payload_tmac6 | 000000000010000000000000000000000000000000000000000000000000000000 |                          0010100
arpresponse_arp_payload_tip1 | 000000000100000000000000000000000000000000000000000000000000000000 |                          0010101
arpresponse_arp_payload_tip2 | 000000001000000000000000000000000000000000000000000000000000000000 |                          0010110
arpresponse_arp_payload_tip3 | 000000010000000000000000000000000000000000000000000000000000000000 |                          0010111
arpresponse_arp_payload_tip4 | 000000100000000000000000000000000000000000000000000000000000000000 |                          0100001
     arpresponse_crc_s59 | 000001000000000000000000000000000000000000000000000000000000000000 |                          0110100
    arpresponse_crc_crc1 | 000010000000000000000000000000000000000000000000000000000000000000 |                          0110000
    arpresponse_crc_crc2 | 000100000000000000000000000000000000000000000000000000000000000000 |                          0110001
    arpresponse_crc_crc3 | 001000000000000000000000000000000000000000000000000000000000000000 |                          0110010
    arpresponse_crc_crc4 | 010000000000000000000000000000000000000000000000000000000000000000 |                          0110011
                  delay1 | 100000000000000000000000000000000000000000000000000000000000000000 |                          0101100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'arp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000000 |                          0101110
               checkbusy |                          0000001 |                          0110000
 sendpacket_preamble_s57 |                          0000010 |                          0110010
 sendpacket_preamble_s58 |                          0000011 |                          0110001
     sendpacket_dest_s65 |                          0000100 |                          1000111
     sendpacket_dest_s60 |                          0000101 |                          1000010
     sendpacket_dest_s61 |                          0000110 |                          1000011
     sendpacket_dest_s62 |                          0000111 |                          1000100
     sendpacket_dest_s63 |                          0001000 |                          1000101
     sendpacket_dest_s64 |                          0001001 |                          1000110
     sendpacket_dest_s22 |                          0001010 |                          0001110
     sendpacket_dest_s11 |                          0001011 |                          0000000
     sendpacket_dest_s12 |                          0001100 |                          0000001
     sendpacket_dest_s13 |                          0001101 |                          0000010
     sendpacket_dest_s14 |                          0001110 |                          0000011
     sendpacket_dest_s15 |                          0001111 |                          0000100
      sendpacket_src_s16 |                          0010000 |                          0000101
      sendpacket_src_s18 |                          0010001 |                          0000110
      sendpacket_src_s17 |                          0010010 |                          0001011
      sendpacket_src_s21 |                          0010011 |                          0001010
      sendpacket_src_s20 |                          0010100 |                          0001001
      sendpacket_src_s19 |                          0010101 |                          0001000
     sendpacket_type_s26 |                          0010110 |                          0001100
     sendpacket_type_s29 |                          0010111 |                          0001101
sendpacket_payload_ip_versionandheader |                          0011000 |                          0010000
sendpacket_payload_ip_tos1 |                          0011001 |                          0010010
sendpacket_payload_ip_icmptotlength1 |                          0011010 |                          0011000
sendpacket_payload_ip_icmptotlength2 |                          0011011 |                          0011110
sendpacket_payload_ip_totlength1 |                          0011100 |                          0010001
sendpacket_payload_ip_totlength2 |                          0011101 |                          0001111
sendpacket_payload_ip_id1 |                          0011110 |                          0100001
sendpacket_payload_ip_id2 |                          0011111 |                          0010101
sendpacket_payload_ip_flagsandfrag |                          0100000 |                          0010110
sendpacket_payload_ip_fragmentoffset |                          0100001 |                          0010111
sendpacket_payload_ip_ttl |                          0100010 |                          0011001
sendpacket_payload_ip_icmpprotocol |                          0100011 |                          0000111
sendpacket_payload_ip_protocol |                          0100100 |                          0011010
sendpacket_payload_ip_checksum1 |                          0100101 |                          0011011
sendpacket_payload_ip_checksum2 |                          0100110 |                          0011100
sendpacket_payload_ip_sourceaddr1 |                          0100111 |                          0011101
sendpacket_payload_ip_sourceaddr2 |                          0101000 |                          0011111
sendpacket_payload_ip_sourceaddr3 |                          0101001 |                          0100000
sendpacket_payload_ip_sourceaddr4 |                          0101010 |                          0100010
sendpacket_payload_ip_destaddr6 |                          0101011 |                          1001000
sendpacket_payload_ip_destaddr5 |                          0101100 |                          1001001
sendpacket_payload_ip_destaddr8 |                          0101101 |                          1001010
sendpacket_payload_ip_destaddr7 |                          0101110 |                          1001011
sendpacket_payload_ip_destaddr1 |                          0101111 |                          0100011
sendpacket_payload_ip_destaddr2 |                          0110000 |                          0100100
sendpacket_payload_ip_destaddr3 |                          0110001 |                          0100101
sendpacket_payload_ip_destaddr4 |                          0110010 |                          0100110
sendpacket_payload_icmp_type |                          0110011 |                          0111001
sendpacket_payload_icmp_code |                          0110100 |                          0111010
sendpacket_payload_icmp_checksum1 |                          0110101 |                          0111011
sendpacket_payload_icmp_checksum2 |                          0110110 |                          0111101
sendpacket_payload_icmp_id1 |                          0110111 |                          0111100
sendpacket_payload_icmp_id2 |                          0111000 |                          0111110
sendpacket_payload_icmp_seqnum1 |                          0111001 |                          0111111
sendpacket_payload_icmp_seqnum2 |                          0111010 |                          1000000
sendpacket_payload_icmp_dataloop |                          0111011 |                          1000001
sendpacket_payload_udp_sourceport1 |                          0111100 |                          0010011
sendpacket_payload_udp_sourceport2 |                          0111101 |                          0101001
sendpacket_payload_udp_destport1 |                          0111110 |                          0010100
sendpacket_payload_udp_destport2 |                          0111111 |                          0101000
sendpacket_payload_udp_length1 |                          1000000 |                          0100111
sendpacket_payload_udp_length2 |                          1000001 |                          0101010
sendpacket_payload_udp_checksum1 |                          1000010 |                          0101011
sendpacket_payload_udp_checksum2 |                          1000011 |                          0101100
sendpacket_payload_udp_dataloop |                          1000100 |                          0101101
       sendpacket_crc_s1 |                          1000101 |                          0111000
      sendpacket_crc_s59 |                          1000110 |                          0110110
     sendpacket_crc_crc1 |                          1000111 |                          0110111
     sendpacket_crc_crc2 |                          1001000 |                          0110101
     sendpacket_crc_crc3 |                          1001001 |                          0110100
     sendpacket_crc_crc4 |                          1001010 |                          0110011
                   sleep |                          1001011 |                          0101111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'sequential' in module 'create_packet'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 |                          0000000
                   ready | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 |                          1011111
 recvpacket_preamble_s50 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 |                          1001101
 recvpacket_preamble_s57 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 |                          1011110
 recvpacket_preamble_s54 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 |                          1010111
     recvpacket_dest_s22 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 |                          0000110
     recvpacket_dest_s11 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 |                          0001001
     recvpacket_dest_s12 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 |                          0010000
     recvpacket_dest_s13 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 |                          0010001
     recvpacket_dest_s14 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 |                          0010010
     recvpacket_dest_s15 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 |                          0010011
      recvpacket_src_s42 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 |                          0100110
      recvpacket_src_s44 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 |                          0100111
      recvpacket_src_s43 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 |                          0101011
      recvpacket_src_s47 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 |                          0101010
      recvpacket_src_s46 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 |                          0101001
      recvpacket_src_s45 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 |                          0101000
     recvpacket_type_s26 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 |                          0011111
     recvpacket_type_s29 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 |                          0000010
     recvpacket_type_s49 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 |                          0101110
     recvpacket_type_s48 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 |                          0101101
      recvpacket_type_s1 | 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 |                          0101100
recvpacket_arp_payload_htype1 | 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 |                          0110000
recvpacket_arp_payload_htype2 | 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 |                          0101111
recvpacket_arp_payload_ptype1 | 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 |                          0110001
recvpacket_arp_payload_ptype2 | 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 |                          0110010
recvpacket_arp_payload_hlen | 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 |                          0110011
recvpacket_arp_payload_plen | 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 |                          0110100
recvpacket_arp_payload_op1 | 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 |                          0110101
recvpacket_arp_payload_op2 | 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 |                          1001011
recvpacket_arp_payload_smac1 | 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 |                          0110110
recvpacket_arp_payload_smac2 | 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 |                          0110111
recvpacket_arp_payload_smac3 | 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 |                          0111000
recvpacket_arp_payload_smac4 | 0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 |                          0111001
recvpacket_arp_payload_smac5 | 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |                          0111010
recvpacket_arp_payload_smac6 | 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 |                          0111011
recvpacket_arp_payload_sip1 | 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 |                          0111100
recvpacket_arp_payload_sip2 | 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 |                          0111101
recvpacket_arp_payload_sip3 | 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 |                          0111110
recvpacket_arp_payload_sip4 | 0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 |                          0111111
recvpacket_arp_payload_tmac1 | 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 |                          1000000
recvpacket_arp_payload_tmac2 | 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 |                          1000001
recvpacket_arp_payload_tmac3 | 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 |                          1000010
recvpacket_arp_payload_tmac4 | 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 |                          1000011
recvpacket_arp_payload_tmac5 | 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 |                          1000100
recvpacket_arp_payload_tmac6 | 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 |                          1000101
recvpacket_arp_payload_tip1 | 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 |                          1000110
recvpacket_arp_payload_tip2 | 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 |                          1000111
recvpacket_arp_payload_tip3 | 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 |                          1001000
recvpacket_arp_payload_tip4 | 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 |                          1001001
  recvpacket_crc_arp_s52 | 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 |                          1001110
  recvpacket_crc_arp_s53 | 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 |                          1010000
 recvpacket_crc_arp_crc1 | 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 |                          1010001
 recvpacket_crc_arp_crc2 | 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 |                          1010011
 recvpacket_crc_arp_crc3 | 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 |                          1010100
 recvpacket_crc_arp_crc4 | 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 |                          1010101
recvpacket_ip_payload_ip_versionandheader | 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 |                          0000101
recvpacket_ip_payload_ip_tos | 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 |                          0001000
recvpacket_ip_payload_ip_totlength1 | 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 |                          0000111
recvpacket_ip_payload_ip_totlength2 | 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 |                          0000011
recvpacket_ip_payload_ip_id1 | 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 |                          0001111
recvpacket_ip_payload_ip_id2 | 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 |                          0001110
recvpacket_ip_payload_ip_flagsandfrag | 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 |                          0001101
recvpacket_ip_payload_ip_fragmentoffset | 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 |                          0001100
recvpacket_ip_payload_ip_ttl | 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 |                          0001011
recvpacket_ip_payload_ip_protocol | 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 |                          0010111
recvpacket_ip_payload_ip_checksum1 | 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 |                          0010110
recvpacket_ip_payload_ip_checksum2 | 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 |                          0010101
recvpacket_ip_payload_ip_sourceaddr1 | 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 |                          0010100
recvpacket_ip_payload_ip_sourceaddr2 | 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 |                          0011001
recvpacket_ip_payload_ip_sourceaddr3 | 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 |                          0011000
recvpacket_ip_payload_ip_sourceaddr4 | 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 |                          0011100
recvpacket_ip_payload_ip_destaddr1 | 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011011
recvpacket_ip_payload_ip_destaddr2 | 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011010
recvpacket_ip_payload_ip_destaddr3 | 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011110
recvpacket_ip_payload_ip_destaddr4 | 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011101
recvpacket_ip_payload_icmp_type | 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100000
recvpacket_ip_payload_icmp_code | 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100001
recvpacket_ip_payload_icmp_checksum1 | 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100010
recvpacket_ip_payload_icmp_checksum2 | 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100011
recvpacket_ip_payload_icmp_id1 | 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001010
recvpacket_ip_payload_icmp_id2 | 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001100
recvpacket_ip_payload_icmp_seqnum1 | 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001111
recvpacket_ip_payload_icmp_seqnum2 | 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1010010
recvpacket_ip_payload_icmp_dataloop | 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1010110
recvpacket_ip_payload_udp_sourceport1 | 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0000100
recvpacket_ip_payload_udp_sourceport2 | 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100101
recvpacket_ip_payload_udp_destport1 | 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0001010
recvpacket_ip_payload_udp_destport2 | 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100000
recvpacket_ip_payload_udp_length1 | 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100001
recvpacket_ip_payload_udp_length2 | 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100100
recvpacket_ip_payload_udp_checksum1 | 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100011
recvpacket_ip_payload_udp_checksum2 | 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100010
recvpacket_ip_payload_udp_recvdataloop | 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0000001
   recvpacket_crc_ip_s55 | 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011000
   recvpacket_crc_ip_s56 | 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011101
  recvpacket_crc_ip_crc9 | 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011100
  recvpacket_crc_ip_crc8 | 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011011
  recvpacket_crc_ip_crc7 | 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011010
  recvpacket_crc_ip_crc6 | 1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'decipherer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'sequential' in module 'icmp_ping_checksum_calc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               10
            wait_for_end |                              010 |                               00
              reset_size |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'burst_controller_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
                     s13 |                     000000000010 |                             0011
                   s3_s4 |                     000000000100 |                             0100
                   s3_s5 |                     000000001000 |                             1001
                   s3_s6 |                     000000010000 |                             1000
                   s3_s7 |                     000000100000 |                             0111
                   s3_s8 |                     000001000000 |                             0110
                   s3_s9 |                     000010000000 |                             0101
                  s3_s10 |                     000100000000 |                             1011
                  s3_s11 |                     001000000000 |                             1010
              insert_crc |                     010000000000 |                             0001
                 rcvdone |                     100000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             1011
                get_comm |                  000000000000010 |                             1101
                pro_comm |                  000000000000100 |                             1001
                 err_dec |                  000000000001000 |                             1110
                dec_comm |                  000000000010000 |                             1010
             read_com_s1 |                  000000000100000 |                             0100
            read_com_s14 |                  000000001000000 |                             0010
            read_com_s18 |                  000000010000000 |                             0101
            read_com_s13 |                  000000100000000 |                             0001
            read_com_s15 |                  000001000000000 |                             0011
            write_com_s8 |                  000010000000000 |                             0000
           write_com_s40 |                  000100000000000 |                             0111
            write_com_s9 |                  001000000000000 |                             1000
           write_com_s42 |                  010000000000000 |                             0110
               return_st |                  100000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'ram_comm_dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                       0000000001 |                             0101
              read_ififo |                       0000000010 |                             0011
               savecount |                       0000000100 |                             0010
                      s1 |                       0000001000 |                             0001
                      s2 |                       0000010000 |                             0100
                chk_busy |                       0000100000 |                             0111
                   trgrd |                       0001000000 |                             1001
                      s5 |                       0010000000 |                             1000
                      s7 |                       0100000000 |                             0000
                txmtdone |                       1000000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'tx_seq_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
                    idle |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                 trailer |                            01111 |                            01111
                     eof |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dstr4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
                    idle |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                 trailer |                            01111 |                            01111
                     eof |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dstr4__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
                    idle |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                 trailer |                            01111 |                            01111
                     eof |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dstr4__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
                    idle |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                 trailer |                            01111 |                            01111
                     eof |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dstr4__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                            00000 |                            00000
               wait4trig |                            00001 |                            00001
                     sof |                            00010 |                            00010
                    hdr0 |                            00011 |                            00011
                    hdr1 |                            00100 |                            00100
                    hdr2 |                            00101 |                            00101
                    hdr3 |                            00110 |                            00110
                    hdr4 |                            00111 |                            00111
                    dat0 |                            01000 |                            01000
                    dat1 |                            01001 |                            01001
                    dat2 |                            01010 |                            01010
                    dat3 |                            01011 |                            01011
                    dat4 |                            01100 |                            01100
                    dat5 |                            01101 |                            01101
                    dat6 |                            01110 |                            01110
                    dat7 |                            01111 |                            01111
                    dat8 |                            10000 |                            10000
                    dat9 |                            10001 |                            10001
                   dat10 |                            10010 |                            10010
                   dat11 |                            10011 |                            10011
                   dat12 |                            10100 |                            10100
                   dat13 |                            10101 |                            10101
                   dat14 |                            10110 |                            10110
                   dat15 |                            10111 |                            10111
                 trailer |                            11000 |                            11000
                     eof |                            11001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stc__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |       00000000000000000000000001 |                            00000
               wait4trig |       00000000000000000000000010 |                            00001
                     sof |       00000000000000000000000100 |                            00010
                    hdr0 |       00000000000000000000001000 |                            00011
                    hdr1 |       00000000000000000000010000 |                            00100
                    hdr2 |       00000000000000000000100000 |                            00101
                    hdr3 |       00000000000000000001000000 |                            00110
                    hdr4 |       00000000000000000010000000 |                            00111
                    dat0 |       00000000000000000100000000 |                            01000
                    dat1 |       00000000000000001000000000 |                            01001
                    dat2 |       00000000000000010000000000 |                            01010
                    dat3 |       00000000000000100000000000 |                            01011
                    dat4 |       00000000000001000000000000 |                            01100
                    dat5 |       00000000000010000000000000 |                            01101
                    dat6 |       00000000000100000000000000 |                            01110
                    dat7 |       00000000001000000000000000 |                            01111
                    dat8 |       00000000010000000000000000 |                            10000
                    dat9 |       00000000100000000000000000 |                            10001
                   dat10 |       00000001000000000000000000 |                            10010
                   dat11 |       00000010000000000000000000 |                            10011
                   dat12 |       00000100000000000000000000 |                            10100
                   dat13 |       00001000000000000000000000 |                            10101
                   dat14 |       00010000000000000000000000 |                            10110
                   dat15 |       00100000000000000000000000 |                            10111
                 trailer |       01000000000000000000000000 |                            11000
                     eof |       10000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stc__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |       00000000000000000000000001 |                            00000
               wait4trig |       00000000000000000000000010 |                            00001
                     sof |       00000000000000000000000100 |                            00010
                    hdr0 |       00000000000000000000001000 |                            00011
                    hdr1 |       00000000000000000000010000 |                            00100
                    hdr2 |       00000000000000000000100000 |                            00101
                    hdr3 |       00000000000000000001000000 |                            00110
                    hdr4 |       00000000000000000010000000 |                            00111
                    dat0 |       00000000000000000100000000 |                            01000
                    dat1 |       00000000000000001000000000 |                            01001
                    dat2 |       00000000000000010000000000 |                            01010
                    dat3 |       00000000000000100000000000 |                            01011
                    dat4 |       00000000000001000000000000 |                            01100
                    dat5 |       00000000000010000000000000 |                            01101
                    dat6 |       00000000000100000000000000 |                            01110
                    dat7 |       00000000001000000000000000 |                            01111
                    dat8 |       00000000010000000000000000 |                            10000
                    dat9 |       00000000100000000000000000 |                            10001
                   dat10 |       00000001000000000000000000 |                            10010
                   dat11 |       00000010000000000000000000 |                            10011
                   dat12 |       00000100000000000000000000 |                            10100
                   dat13 |       00001000000000000000000000 |                            10101
                   dat14 |       00010000000000000000000000 |                            10110
                   dat15 |       00100000000000000000000000 |                            10111
                 trailer |       01000000000000000000000000 |                            11000
                     eof |       10000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stc__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |       00000000000000000000000001 |                            00000
               wait4trig |       00000000000000000000000010 |                            00001
                     sof |       00000000000000000000000100 |                            00010
                    hdr0 |       00000000000000000000001000 |                            00011
                    hdr1 |       00000000000000000000010000 |                            00100
                    hdr2 |       00000000000000000000100000 |                            00101
                    hdr3 |       00000000000000000001000000 |                            00110
                    hdr4 |       00000000000000000010000000 |                            00111
                    dat0 |       00000000000000000100000000 |                            01000
                    dat1 |       00000000000000001000000000 |                            01001
                    dat2 |       00000000000000010000000000 |                            01010
                    dat3 |       00000000000000100000000000 |                            01011
                    dat4 |       00000000000001000000000000 |                            01100
                    dat5 |       00000000000010000000000000 |                            01101
                    dat6 |       00000000000100000000000000 |                            01110
                    dat7 |       00000000001000000000000000 |                            01111
                    dat8 |       00000000010000000000000000 |                            10000
                    dat9 |       00000000100000000000000000 |                            10001
                   dat10 |       00000001000000000000000000 |                            10010
                   dat11 |       00000010000000000000000000 |                            10011
                   dat12 |       00000100000000000000000000 |                            10100
                   dat13 |       00001000000000000000000000 |                            10101
                   dat14 |       00010000000000000000000000 |                            10110
                   dat15 |       00100000000000000000000000 |                            10111
                 trailer |       01000000000000000000000000 |                            11000
                     eof |       10000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stc__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |       00000000000000000000000001 |                            00000
               wait4trig |       00000000000000000000000010 |                            00001
                     sof |       00000000000000000000000100 |                            00010
                    hdr0 |       00000000000000000000001000 |                            00011
                    hdr1 |       00000000000000000000010000 |                            00100
                    hdr2 |       00000000000000000000100000 |                            00101
                    hdr3 |       00000000000000000001000000 |                            00110
                    hdr4 |       00000000000000000010000000 |                            00111
                    dat0 |       00000000000000000100000000 |                            01000
                    dat1 |       00000000000000001000000000 |                            01001
                    dat2 |       00000000000000010000000000 |                            01010
                    dat3 |       00000000000000100000000000 |                            01011
                    dat4 |       00000000000001000000000000 |                            01100
                    dat5 |       00000000000010000000000000 |                            01101
                    dat6 |       00000000000100000000000000 |                            01110
                    dat7 |       00000000001000000000000000 |                            01111
                    dat8 |       00000000010000000000000000 |                            10000
                    dat9 |       00000000100000000000000000 |                            10001
                   dat10 |       00000001000000000000000000 |                            10010
                   dat11 |       00000010000000000000000000 |                            10011
                   dat12 |       00000100000000000000000000 |                            10100
                   dat13 |       00001000000000000000000000 |                            10101
                   dat14 |       00010000000000000000000000 |                            10110
                   dat15 |       00100000000000000000000000 |                            10111
                 trailer |       01000000000000000000000000 |                            11000
                     eof |       10000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stc__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                               11 |                               00
                    scan |                               01 |                               01
                    dump |                               10 |                               10
                    idle |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'st40_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                          0000001 |                              000
              wait4start |                          0000010 |                              001
                  rdfifo |                          0000100 |                              010
                    clkr |                          0001000 |                              100
                    clkf |                          0010000 |                              101
                  wrfifo |                          0100000 |                              110
                wait4end |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 2961.234 ; gain = 1022.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 41    
	   2 Input   22 Bit       Adders := 40    
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 52    
	   2 Input   11 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 61    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 44    
	   2 Input    5 Bit       Adders := 24    
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 1139  
	   5 Input      1 Bit         XORs := 114   
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 83    
	   3 Input      1 Bit         XORs := 367   
	   6 Input      1 Bit         XORs := 52    
	   7 Input      1 Bit         XORs := 55    
	  15 Input      1 Bit         XORs := 132   
	  17 Input      1 Bit         XORs := 88    
	  16 Input      1 Bit         XORs := 220   
	  10 Input      1 Bit         XORs := 44    
	   9 Input      1 Bit         XORs := 44    
	  19 Input      1 Bit         XORs := 88    
	  14 Input      1 Bit         XORs := 44    
	  20 Input      1 Bit         XORs := 44    
	  11 Input      1 Bit         XORs := 44    
	  13 Input      1 Bit         XORs := 88    
	  24 Input      1 Bit         XORs := 44    
	  22 Input      1 Bit         XORs := 44    
+---Registers : 
	               64 Bit    Registers := 53    
	               48 Bit    Registers := 5     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 40    
	               20 Bit    Registers := 44    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 69    
	               14 Bit    Registers := 795   
	               12 Bit    Registers := 52    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 133   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 62    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 323   
+---Muxes : 
	 100 Input  100 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 15    
	  66 Input   66 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 8     
	  15 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	 100 Input   48 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 7     
	   2 Input   40 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 44    
	   2 Input   32 Bit        Muxes := 22    
	 100 Input   32 Bit        Muxes := 5     
	  26 Input   26 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 8     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   22 Bit        Muxes := 40    
	   2 Input   22 Bit        Muxes := 40    
	   2 Input   20 Bit        Muxes := 44    
	   2 Input   17 Bit        Muxes := 3     
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 24    
	  66 Input   16 Bit        Muxes := 1     
	  76 Input   16 Bit        Muxes := 2     
	 100 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 2     
	  15 Input   16 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	  13 Input   13 Bit        Muxes := 5     
	   2 Input   13 Bit        Muxes := 30    
	  12 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 16    
	   4 Input   12 Bit        Muxes := 51    
	   2 Input   11 Bit        Muxes := 4     
	  76 Input   11 Bit        Muxes := 1     
	  10 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 39    
	   4 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 5     
	  66 Input    8 Bit        Muxes := 1     
	  76 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 15    
	  76 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	  26 Input    6 Bit        Muxes := 40    
	   2 Input    5 Bit        Muxes := 90    
	  13 Input    5 Bit        Muxes := 5     
	  26 Input    5 Bit        Muxes := 36    
	  17 Input    5 Bit        Muxes := 4     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 40    
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 168   
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 52    
	   2 Input    1 Bit        Muxes := 436   
	   4 Input    1 Bit        Muxes := 181   
	  12 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 5     
	  13 Input    1 Bit        Muxes := 20    
	  26 Input    1 Bit        Muxes := 80    
	  14 Input    1 Bit        Muxes := 44    
	  15 Input    1 Bit        Muxes := 59    
	  40 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 12    
	  66 Input    1 Bit        Muxes := 7     
	  76 Input    1 Bit        Muxes := 20    
	 100 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design DAPHNE2 has port daq0_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port daq1_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port daq2_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port daq3_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design DAPHNE2 has port gbe_sfp_tx_dis driven by constant 0
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_1_reg[13:0]' into 'trig_inst/r_hpf_data_1_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:383]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_2_reg[13:0]' into 'trig_inst/r_hpf_data_2_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:384]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_3_reg[13:0]' into 'trig_inst/r_hpf_data_3_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:385]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_4_reg[13:0]' into 'trig_inst/r_hpf_data_4_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:386]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_5_reg[13:0]' into 'trig_inst/r_hpf_data_5_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:387]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_6_reg[13:0]' into 'trig_inst/r_hpf_data_6_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:388]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_7_reg[13:0]' into 'trig_inst/r_hpf_data_7_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:389]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_8_reg[13:0]' into 'trig_inst/r_hpf_data_8_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:390]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_9_reg[13:0]' into 'trig_inst/r_hpf_data_9_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:391]
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Synth 8-4471] merging register 'trig_inst/r_hpf_data_0_reg[13:0]' into 'trig_inst/r_hpf_data_0_reg[13:0]' [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/core/trig/Self-trigger_VHDL.vhd:382]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[27]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[26]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[25]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[24]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[23]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[22]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[21]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[20]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[19]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[18]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[0]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[1]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[2]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[3]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[4]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[5]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[6]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[7]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[8]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[9]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[10]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[11]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[12]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[13]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[14]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[15]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[16]' (FD) to 'gen_stc_a[3].gen_stc_c[6].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[6].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[27]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[26]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[25]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[24]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[23]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[22]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[21]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[20]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[19]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[18]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[0]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[1]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[2]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[3]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[4]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[5]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[6]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[7]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[8]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[9]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[10]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[11]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[12]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[13]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[14]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[15]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[16]' (FD) to 'gen_stc_a[3].gen_stc_c[2].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[2].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[27]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[26]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[25]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[24]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[23]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[22]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[21]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[20]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[19]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[18]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[0]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[1]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[2]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[3]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[4]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[5]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[6]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[7]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[8]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[9]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[10]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[11]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[12]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[13]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[14]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[15]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[16]' (FD) to 'gen_stc_a[3].gen_stc_c[1].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[1].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[27]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[26]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[25]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[24]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[23]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[22]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[21]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[20]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[19]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[18]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[0]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[1]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[2]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[3]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[4]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[5]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[6]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[7]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[8]' (FD) to 'gen_stc_a[3].gen_stc_c[0].stc_inst/trig_inst/r_multdata_15_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[0].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[1].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[6].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[2].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[7].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[4].gen_stc_c[3].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[4].gen_stc_c[4].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[7].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[6].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[5].stc_inst /\trig_inst/r_multdata_15_reg[17] )
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[7].stc_inst/trig_inst/r_multdata_15_reg[17] )
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[4].gen_stc_c[0].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[3].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[4].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[5].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[5].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[4].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[0].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[3].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[4].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[2].gen_stc_c[3].stc_inst /\trig_inst/r_multdata_15_reg[17] )
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: Generating DSP trig_inst/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_hpf_data_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: register trig_inst/r_multdata_14_reg is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: operator trig_inst/r_multdata_140 is absorbed into DSP trig_inst/r_multdata_14_reg.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_8_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_80 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_13_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_130 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register trig_inst/r_hpf_data_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_12_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_120 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register trig_inst/r_multdata_11_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_110 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register trig_inst/r_hpf_data_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_hpf_data_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: register trig_inst/r_multdata_10_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_100 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_sumamult20, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register trig_inst/r_multdata_9_reg is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_multdata_90 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: operator trig_inst/r_sumamult20 is absorbed into DSP trig_inst/r_sumamult20.
DSP Report: Generating DSP trig_inst/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_hpf_data_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: register trig_inst/r_multdata_7_reg is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: operator trig_inst/r_multdata_70 is absorbed into DSP trig_inst/r_multdata_7_reg.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_0_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_00 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_6_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_60 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register trig_inst/r_hpf_data_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_5_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_50 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register trig_inst/r_multdata_4_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_40 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register trig_inst/r_hpf_data_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_hpf_data_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: register trig_inst/r_multdata_3_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_30 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register trig_inst/r_multdata_2_reg is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_multdata_20 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult10.
DSP Report: Generating DSP trig_inst/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register trig_inst/r_hpf_data_0_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_hpf_data_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_sumamult1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: register trig_inst/r_multdata_1_reg is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_sumamult10 is absorbed into DSP trig_inst/r_sumamult1_reg.
DSP Report: operator trig_inst/r_multdata_10 is absorbed into DSP trig_inst/r_sumamult1_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[4].gen_stc_c[2].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[4].gen_stc_c[1].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[0].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[1].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[2].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[3].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[4].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[5].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[0].gen_stc_c[6].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[3].gen_stc_c[7].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[0].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stc_a[1].gen_stc_c[1].stc_inst /\trig_inst/r_multdata_15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stream_sender[3].stream_sender_inst/kout_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stream_sender[2].stream_sender_inst/kout_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stream_sender[1].stream_sender_inst/kout_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_stream_sender[0].stream_sender_inst/kout_reg_reg[3] )
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/plusOp_inferred /\burst_traffic_controller_blk/writes_in_curr_burst_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/force_packet_old_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/just_reset_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/b_packet_qw_size_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\ec_wrapper/ethernet_controller /ChecksumCalcBlock/\add_sig_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\ec_wrapper/ethernet_controller /CreatePacketBlock/\test_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\ec_wrapper/ethernet_controller /CreatePacketBlock/\IP_length_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\ec_wrapper/ethernet_controller /CreatePacketBlock/tx_er_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\ec_wrapper/ethernet_controller /ArpReplyBlock/tx_er_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\burst_traffic_controller_blk/BURST_END_PACKET_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/tx_info_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_int_inst/\ec_wrapper/crcSplice/tx_er_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/first_packet_sig_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (eth_int_inst/\data_manager_blk/burst_controller_sm/tx_info_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[6]) is unused and will be removed from module spi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:03:10 . Memory (MB): peak = 2961.234 ; gain = 1022.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------+-------------------+-----------+----------------------+---------------+
|Module Name                                                      | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------+-------------------+-----------+----------------------+---------------+
|endpoint_insti_1/\pdts_endpoint_inst/pdts_endpoint_inst/ep /ctrl | rxbuf/ram/ram_reg | Implied   | 32 x 9               | RAM32X1S x 9  | 
|endpoint_insti_1/\pdts_endpoint_inst/pdts_endpoint_inst/ep /ctrl | txbuf/ram/ram_reg | Implied   | 32 x 9               | RAM32X1S x 9  | 
+-----------------------------------------------------------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc          | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:03:27 . Memory (MB): peak = 2961.234 ; gain = 1022.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:04:18 . Memory (MB): peak = 3050.105 ; gain = 1111.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------+-------------------+-----------+----------------------+---------------+
|Module Name                                                      | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------+-------------------+-----------+----------------------+---------------+
|endpoint_insti_1/\pdts_endpoint_inst/pdts_endpoint_inst/ep /ctrl | rxbuf/ram/ram_reg | Implied   | 32 x 9               | RAM32X1S x 9  | 
|endpoint_insti_1/\pdts_endpoint_inst/pdts_endpoint_inst/ep /ctrl | txbuf/ram/ram_reg | Implied   | 32 x 9               | RAM32X1S x 9  | 
+-----------------------------------------------------------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:34 ; elapsed = 00:05:09 . Memory (MB): peak = 3061.258 ; gain = 1122.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:05:23 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:05:24 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:18 ; elapsed = 00:05:53 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:18 ; elapsed = 00:05:54 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:20 ; elapsed = 00:05:55 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:20 ; elapsed = 00:05:56 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pdts_rx     | pkt/adc_reg[7]                                                                     | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|DAPHNE2     | eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[43][7] | 44     | 8     | NO           | NO                 | YES               | 0      | 16      | 
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_561 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_562                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_555 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_556                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_549 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_550                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_543 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_544                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_537 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_538                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_531 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_532                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_525 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_526                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_519 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_520                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_513 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_514                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_507 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_508                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_501 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_502                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_495 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_496                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_489 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_490                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_483 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_484                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_477 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_478                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_471 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_472                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_465 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_466                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_459 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_460                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_453 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_454                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_447 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_448                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_441 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_442                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_435 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_436                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_429 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_430                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_423 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_424                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_417 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_418                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_411 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_412                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_405 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_406                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_399 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_400                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_393 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_394                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_387 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_388                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_381 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_382                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_375 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_376                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_369 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_370                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_363 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_364                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_357 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_358                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_351 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_352                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_345 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_346                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_339 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_340                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1_333 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice_334                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger                  | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger                  | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|stc                           | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger                  | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|dsp_slice__parameterized1     | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice                     | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |gig_ethernet_pcs_pma_0 |         1|
|2     |daphne2_daq_txonly     |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |daphne2_daq_txonly   |     1|
|2     |gig_ethernet_pcs_pma |     1|
|3     |BUFG                 |    11|
|4     |BUFR                 |     1|
|5     |CARRY4               |  1607|
|6     |DSP48E1              |   680|
|16    |EFUSE_USR            |     1|
|17    |FIFO18E1             |    33|
|21    |FIFO36E1             |   172|
|24    |IDDR                 |     1|
|25    |IDELAYCTRL           |     1|
|26    |IDELAYE2             |    45|
|27    |ISERDESE2            |    90|
|29    |LUT1                 |  2591|
|30    |LUT2                 |  3422|
|31    |LUT3                 |  1750|
|32    |LUT4                 |  2148|
|33    |LUT5                 |  4189|
|34    |LUT6                 | 16058|
|35    |MMCME2_ADV           |     3|
|36    |MUXF7                |   737|
|37    |MUXF8                |    17|
|38    |ODDR                 |     2|
|39    |RAM32X1S             |    18|
|40    |RAMB18E1             |   204|
|41    |RAMB36E1             |     1|
|42    |SRL16E               |     8|
|43    |SRLC32E              |  3888|
|44    |FDPE                 |    64|
|45    |FDRE                 | 20889|
|46    |FDSE                 |  1551|
|47    |IBUF                 |    25|
|48    |IBUFDS               |    46|
|49    |IBUFGDS              |     1|
|50    |OBUF                 |    24|
|51    |OBUFDS               |     2|
|52    |OBUFT                |    10|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:21 ; elapsed = 00:05:56 . Memory (MB): peak = 3105.195 ; gain = 1166.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:28 ; elapsed = 00:05:36 . Memory (MB): peak = 3105.195 ; gain = 900.527
Synthesis Optimization Complete : Time (s): cpu = 00:04:21 ; elapsed = 00:05:58 . Memory (MB): peak = 3105.195 ; gain = 1166.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp' for cell 'phy_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/.Xil/Vivado-19384-EDGARRINCON/daphne2_daq_txonly/daphne2_daq_txonly.dcp' for cell 'core_inst/core_mgt4_inst/daq_quad_inst'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3749 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Parsing XDC File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Parsing XDC File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/core_mgt4_inst/daq_quad_inst/U0'
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:73]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:81]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:89]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:97]
Finished Parsing XDC File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/core_mgt4_inst/daq_quad_inst/U0'
Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:11]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:11]
create_generated_clock: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3840.230 ; gain = 685.617
WARNING: [Vivado 12-646] clock 'ep_clk4x' not found. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_p'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_n'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_?'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_?'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-161] Invalid option value '#Frame' specified for 'objects'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:139]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Frame' specified for 'objects'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:140]
WARNING: [Vivado 12-180] No cells matched 'core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:243]
WARNING: [Vivado 12-180] No cells matched 'core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i'. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:254]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc:255]
Finished Parsing XDC File [C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/xilinx/constraints.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 90 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3840.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 18 instances

Synth Design complete | Checksum: ad199582
INFO: [Common 17-83] Releasing license: Synthesis
860 Infos, 170 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:10 ; elapsed = 00:06:37 . Memory (MB): peak = 3840.230 ; gain = 2342.023
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_clocks -file $outputDir/clocks.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary: Time (s): cpu = 00:00:55 ; elapsed = 00:00:13 . Memory (MB): peak = 4074.613 ; gain = 234.383
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file ./output/post_synth_power.rpt
INFO: [Power 33-23] Power model is not available for EFUSE_USR_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 4152.980 ; gain = 78.367
# report_utilization -file $outputDir/post_synth_util.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Parsing TCL File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/tcl/v7ht.tcl] from IP C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci
Sourcing Tcl File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7a200t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [c:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/ip/daphne2_daq_txonly/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4152.980 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fffe74c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4152.980 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 31 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 198 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20f456381

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4232.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Retarget, 17 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c94c6a58

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4232.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 368 cells
INFO: [Opt 31-1021] In phase Constant propagation, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a506ea0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4232.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Sweep, 129 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a506ea0e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 4232.574 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 164f45300

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4232.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 164f45300

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4232.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              35  |                                             17  |
|  Constant propagation         |              46  |             368  |                                             14  |
|  Sweep                        |               0  |              27  |                                            129  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 4232.574 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 164f45300

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4232.574 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for EFUSE_USR_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 204 BRAM(s) out of a total of 205 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 200 Total Ports: 410
Ending PowerOpt Patch Enables Task | Checksum: 15f1b1e2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4319.930 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15f1b1e2d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4319.930 ; gain = 87.355

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f1b1e2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4319.930 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 4319.930 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14f620567

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 4319.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 4319.930 ; gain = 166.949
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design -directive WLDrivenBlockPlacement
Command: place_design -directive WLDrivenBlockPlacement
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTPE2_CHANNEL cell core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTPE2_CHANNEL cell core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTPE2_CHANNEL cell core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTPE2_CHANNEL cell core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTPE2_CHANNEL cell phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block IBUFDS_GTE2 cell phy_inst/U0/core_clocking_i/ibufds_gtrefclk is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'WLDrivenBlockPlacement' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4319.930 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a1603220

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4319.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4319.930 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus afe_n[0] are not locked:  'afe_n[0][8]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_1 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_2 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_3 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
ERROR: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
	< set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets endpoint_inst/sysclk_ibuf] >

	endpoint_inst/sysclk_ibufds_inst (IBUFDS.O) is locked to IOB_X1Y74
	endpoint_inst/mmcm0_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X1Y2

	The above error could possibly be related to other connected instances. Following is a list of 
	all the related clock rules and their respective instances.

	Clock Rule: rule_mmcm_bufg
	Status: PASS 
	Rule Description: An MMCM driving a BUFG must be placed on the same half side (top/bottom) of the device
	endpoint_inst/mmcm0_inst (MMCME2_ADV.CLKFBOUT) is provisionally placed by clockplacer on MMCME2_ADV_X1Y2
	endpoint_inst/mmcm0_clkfb_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2

Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c2e1070

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 4319.930 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11c2e1070

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 4319.930 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: afaaa081

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 4319.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 6 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 09:26:28 2023...
