{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1495091924178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "realclock EP2C8T144C8 " "Selected device EP2C8T144C8 for design \"realclock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495091924194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495091924220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495091924220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495091924569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Device EP2C5T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495091924864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495091924864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495091924864 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495091924864 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495091924877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495091924877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495091924877 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495091924877 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1495091925069 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "realclock.sdc " "Synopsys Design Constraints File file not found: 'realclock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495091925071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495091925072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495091925079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50m (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk50m (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[5\] " "Destination node scanKey:inst\|key\[5\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[7\] " "Destination node scanKey:inst\|key\[7\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[6\] " "Destination node scanKey:inst\|key\[6\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[4\] " "Destination node scanKey:inst\|key\[4\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[10\] " "Destination node scanKey:inst\|key\[10\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[9\] " "Destination node scanKey:inst\|key\[9\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[8\] " "Destination node scanKey:inst\|key\[8\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[11\] " "Destination node scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[2\] " "Destination node scanKey:inst\|key\[2\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[1\] " "Destination node scanKey:inst\|key\[1\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495091925108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495091925108 ""}  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk50m } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kmash/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50m" } } } } { "realclock.bdf" "" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { -80 -40 -24 96 "clk50m" "" } } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "basicclock:inst3\|ptflag  " "Automatically promoted node basicclock:inst3\|ptflag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|segout~0 " "Destination node digitleds:inst5\|segout~0" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 11 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|segout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|always1~1 " "Destination node digitleds:inst5\|always1~1" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|always1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "basicclock:inst3\|ptflag~0 " "Destination node basicclock:inst3\|ptflag~0" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 10 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { basicclock:inst3|ptflag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 10 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { basicclock:inst3|ptflag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digitleds:inst5\|led_clk  " "Automatically promoted node digitleds:inst5\|led_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|led_clk_x~0 " "Destination node digitleds:inst5\|led_clk_x~0" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 14 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|led_clk_x~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|led_clk~0 " "Destination node digitleds:inst5\|led_clk~0" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 20 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|led_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 20 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|led_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeset:inst2\|WideNor0~6  " "Automatically promoted node timeset:inst2\|WideNor0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925111 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 15 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { timeset:inst2|WideNor0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeset:inst2\|Selector3~1  " "Automatically promoted node timeset:inst2\|Selector3~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925111 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 15 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { timeset:inst2|Selector3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495091925212 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495091925213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495091925213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495091925215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495091925216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495091925217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495091925217 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495091925218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495091925254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495091925255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495091925255 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091925271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495091925686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091925957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495091925969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495091926824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091926825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495091926924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y9 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } { { "loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} 11 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495091928069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495091928069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091928926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495091928928 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495091928928 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495091928944 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495091928950 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_rst 0 " "Pin \"led_rst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout 0 " "Pin \"segout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_clk_x 0 " "Pin \"led_clk_x\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[3\] 0 " "Pin \"digout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[2\] 0 " "Pin \"digout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[1\] 0 " "Pin \"digout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[0\] 0 " "Pin \"digout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[3\] 0 " "Pin \"row\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[2\] 0 " "Pin \"row\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[1\] 0 " "Pin \"row\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[0\] 0 " "Pin \"row\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495091928967 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495091929128 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495091929158 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495091929321 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091929493 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495091929521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kmash/altera/projects/week7/realclock/output_files/realclock.fit.smsg " "Generated suppressed messages file /home/kmash/altera/projects/week7/realclock/output_files/realclock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495091929618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495091929772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:49 2017 " "Processing ended: Thu May 18 15:18:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495091929772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495091929772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495091929772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495091929772 ""}
