TimeQuest Timing Analyzer report for checkmem
Sun Mar 25 15:35:26 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; checkmem                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk    ; mypll|altpll_component|auto_generated|pll1|inclk[0] ; { mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 312.11 MHz ; 270.78 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 96.796 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.600 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; 9.894  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.708 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
; 96.796 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.049      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.600 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 2.934      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]                 ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]                 ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]                 ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]             ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]             ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                     ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                    ;
; 49.743 ; 49.978       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                     ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                     ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                     ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                     ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                    ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ;
; 49.746 ; 49.981       ; 0.235          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; 14.208 ; 14.675 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; 10.222 ; 10.937 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; 10.524 ; 11.153 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; 12.468 ; 13.085 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; 11.243 ; 11.940 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; 11.027 ; 11.756 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; 9.533  ; 10.182 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; 11.017 ; 11.835 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; 10.327 ; 10.882 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; 11.900 ; 12.637 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; 11.204 ; 11.916 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; 12.775 ; 13.585 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; 10.328 ; 11.014 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; 10.031 ; 10.712 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; 13.947 ; 14.593 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; 13.736 ; 14.083 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; 14.028 ; 14.394 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; 14.029 ; 14.675 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; 14.208 ; 14.671 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; 13.272 ; 13.743 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; 12.758 ; 13.202 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; -3.439 ; -3.806 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; -3.557 ; -3.944 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; -3.670 ; -4.068 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; -3.484 ; -3.836 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; -3.486 ; -3.857 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; -3.545 ; -3.919 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; -3.439 ; -3.806 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; -3.526 ; -3.904 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; -3.921 ; -4.215 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; -4.003 ; -4.450 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; -3.868 ; -4.245 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; -3.817 ; -4.219 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; -3.539 ; -3.924 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; -3.448 ; -3.815 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; -5.189 ; -5.603 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; -4.867 ; -5.308 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; -5.527 ; -6.039 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; -6.682 ; -7.309 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; -6.844 ; -7.395 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; -3.126 ; -3.465 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; -5.432 ; -5.932 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 17.089 ; 16.872 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 13.557 ; 13.575 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 17.089 ; 16.872 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 16.057 ; 16.057 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 15.591 ; 15.597 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 16.766 ; 16.502 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 13.515 ; 13.381 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 16.335 ; 16.224 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 15.234 ; 14.997 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 7.618  ; 7.597  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 7.871  ; 7.946  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 9.459  ; 9.242  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 9.012  ; 9.096  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 7.618  ; 7.597  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 10.836 ; 10.561 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 8.540  ; 8.336  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 9.649  ; 9.472  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 8.558  ; 8.469  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[16]   ; dout[0]     ; 12.349 ; 12.381 ; 12.908 ; 12.978 ;
; addr[16]   ; dout[1]     ; 14.037 ; 13.827 ; 14.568 ; 14.396 ;
; addr[16]   ; dout[2]     ; 13.336 ; 13.381 ; 13.933 ; 13.969 ;
; addr[16]   ; dout[3]     ; 11.252 ; 11.179 ; 11.740 ; 11.704 ;
; addr[16]   ; dout[4]     ; 14.178 ; 13.960 ; 14.745 ; 14.565 ;
; addr[16]   ; dout[5]     ; 12.460 ; 12.429 ; 13.035 ; 12.812 ;
; addr[16]   ; dout[6]     ; 13.678 ; 13.488 ; 14.255 ; 14.056 ;
; addr[16]   ; dout[7]     ; 12.042 ; 11.914 ; 12.549 ; 12.447 ;
; addr[17]   ; dout[0]     ; 13.966 ; 14.053 ; 14.489 ; 14.573 ;
; addr[17]   ; dout[1]     ; 17.746 ; 17.497 ; 18.350 ; 18.133 ;
; addr[17]   ; dout[2]     ; 16.787 ; 16.818 ; 17.326 ; 17.357 ;
; addr[17]   ; dout[3]     ; 17.538 ; 17.544 ; 18.120 ; 18.126 ;
; addr[17]   ; dout[4]     ; 17.975 ; 17.762 ; 18.567 ; 18.345 ;
; addr[17]   ; dout[5]     ; 15.194 ; 15.043 ; 15.697 ; 15.548 ;
; addr[17]   ; dout[6]     ; 17.242 ; 17.076 ; 17.726 ; 17.560 ;
; addr[17]   ; dout[7]     ; 17.355 ; 17.127 ; 18.021 ; 17.784 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[16]   ; dout[0]     ; 11.903 ; 11.932 ; 12.440 ; 12.505 ;
; addr[16]   ; dout[1]     ; 13.523 ; 13.320 ; 14.035 ; 13.868 ;
; addr[16]   ; dout[2]     ; 12.853 ; 12.893 ; 13.427 ; 13.459 ;
; addr[16]   ; dout[3]     ; 10.851 ; 10.779 ; 11.321 ; 11.285 ;
; addr[16]   ; dout[4]     ; 13.661 ; 13.450 ; 14.206 ; 14.031 ;
; addr[16]   ; dout[5]     ; 12.010 ; 11.972 ; 12.547 ; 12.342 ;
; addr[16]   ; dout[6]     ; 13.179 ; 12.995 ; 13.733 ; 13.541 ;
; addr[16]   ; dout[7]     ; 11.553 ; 11.441 ; 12.058 ; 11.933 ;
; addr[17]   ; dout[0]     ; 12.665 ; 12.682 ; 13.117 ; 13.205 ;
; addr[17]   ; dout[1]     ; 13.756 ; 13.541 ; 14.267 ; 14.044 ;
; addr[17]   ; dout[2]     ; 13.865 ; 13.919 ; 14.347 ; 14.436 ;
; addr[17]   ; dout[3]     ; 11.733 ; 11.679 ; 12.224 ; 12.162 ;
; addr[17]   ; dout[4]     ; 15.969 ; 15.662 ; 16.495 ; 16.223 ;
; addr[17]   ; dout[5]     ; 12.994 ; 12.833 ; 13.497 ; 13.328 ;
; addr[17]   ; dout[6]     ; 14.689 ; 14.519 ; 15.159 ; 14.981 ;
; addr[17]   ; dout[7]     ; 12.343 ; 12.243 ; 12.835 ; 12.727 ;
+------------+-------------+--------+--------+--------+--------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+-----------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-----------+-----------------+---------------------------------------------------+------------------------------------------------+
; 344.0 MHz ; 274.05 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+-----------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 97.093 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.549 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; 9.890  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.704 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
; 97.093 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.763      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.549 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 2.657      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.065 ; 10.065       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ;
; 49.755 ; 49.988       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 49.755 ; 49.988       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.756 ; 49.989       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.757 ; 49.990       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.758 ; 49.991       ; 0.233          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; 12.820 ; 13.181 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; 9.285  ; 9.657  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; 9.565  ; 9.866  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; 11.427 ; 11.552 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; 10.237 ; 10.579 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; 10.037 ; 10.405 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; 8.648  ; 8.972  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; 10.042 ; 10.470 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; 9.408  ; 9.601  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; 10.845 ; 11.198 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; 10.198 ; 10.543 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; 11.659 ; 12.044 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; 9.368  ; 9.731  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; 9.096  ; 9.457  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; 12.741 ; 12.916 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; 12.271 ; 12.721 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; 12.534 ; 13.009 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; 12.773 ; 13.036 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; 12.820 ; 13.181 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; 11.906 ; 12.391 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; 11.479 ; 11.848 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; -2.986 ; -3.232 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; -3.090 ; -3.361 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; -3.197 ; -3.473 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; -3.027 ; -3.259 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; -3.029 ; -3.280 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; -3.086 ; -3.342 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; -2.986 ; -3.232 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; -3.059 ; -3.319 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; -3.454 ; -3.601 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; -3.502 ; -3.811 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; -3.366 ; -3.628 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; -3.336 ; -3.601 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; -3.068 ; -3.340 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; -2.991 ; -3.237 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; -4.596 ; -4.839 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; -4.290 ; -4.561 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; -4.896 ; -5.227 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; -5.973 ; -6.354 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; -6.125 ; -6.461 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; -2.683 ; -2.923 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; -4.827 ; -5.130 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 15.896 ; 15.447 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 12.455 ; 12.373 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 15.896 ; 15.447 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 14.997 ; 14.768 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 14.331 ; 14.206 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 15.652 ; 15.178 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 12.520 ; 12.224 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 15.193 ; 14.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 14.104 ; 13.758 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 7.026  ; 6.869 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 7.264  ; 7.173 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 8.758  ; 8.362 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 8.330  ; 8.219 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 7.026  ; 6.869 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 10.026 ; 9.552 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 7.926  ; 7.542 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 8.921  ; 8.578 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 7.917  ; 7.674 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[16]   ; dout[0]     ; 11.211 ; 11.143 ; 11.537 ; 11.503 ;
; addr[16]   ; dout[1]     ; 12.786 ; 12.450 ; 13.102 ; 12.800 ;
; addr[16]   ; dout[2]     ; 12.144 ; 12.053 ; 12.491 ; 12.395 ;
; addr[16]   ; dout[3]     ; 10.190 ; 10.044 ; 10.490 ; 10.378 ;
; addr[16]   ; dout[4]     ; 12.920 ; 12.597 ; 13.250 ; 12.961 ;
; addr[16]   ; dout[5]     ; 11.321 ; 11.198 ; 11.675 ; 11.385 ;
; addr[16]   ; dout[6]     ; 12.470 ; 12.164 ; 12.804 ; 12.493 ;
; addr[16]   ; dout[7]     ; 10.931 ; 10.722 ; 11.242 ; 11.050 ;
; addr[17]   ; dout[0]     ; 12.685 ; 12.669 ; 12.984 ; 12.950 ;
; addr[17]   ; dout[1]     ; 16.235 ; 15.761 ; 16.561 ; 16.128 ;
; addr[17]   ; dout[2]     ; 15.284 ; 15.110 ; 15.624 ; 15.445 ;
; addr[17]   ; dout[3]     ; 16.039 ; 15.914 ; 16.325 ; 16.200 ;
; addr[17]   ; dout[4]     ; 16.452 ; 16.030 ; 16.780 ; 16.353 ;
; addr[17]   ; dout[5]     ; 13.866 ; 13.570 ; 14.176 ; 13.880 ;
; addr[17]   ; dout[6]     ; 15.717 ; 15.461 ; 16.018 ; 15.762 ;
; addr[17]   ; dout[7]     ; 15.900 ; 15.485 ; 16.281 ; 15.861 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[16]   ; dout[0]     ; 10.790 ; 10.726 ; 11.102 ; 11.069 ;
; addr[16]   ; dout[1]     ; 12.303 ; 11.981 ; 12.605 ; 12.314 ;
; addr[16]   ; dout[2]     ; 11.689 ; 11.600 ; 12.020 ; 11.926 ;
; addr[16]   ; dout[3]     ; 9.811  ; 9.671  ; 10.100 ; 9.991  ;
; addr[16]   ; dout[4]     ; 12.432 ; 12.122 ; 12.748 ; 12.469 ;
; addr[16]   ; dout[5]     ; 10.895 ; 10.777 ; 11.223 ; 10.954 ;
; addr[16]   ; dout[6]     ; 12.000 ; 11.705 ; 12.319 ; 12.019 ;
; addr[16]   ; dout[7]     ; 10.472 ; 10.281 ; 10.783 ; 10.575 ;
; addr[17]   ; dout[0]     ; 11.494 ; 11.415 ; 11.729 ; 11.712 ;
; addr[17]   ; dout[1]     ; 12.518 ; 12.164 ; 12.837 ; 12.478 ;
; addr[17]   ; dout[2]     ; 12.615 ; 12.531 ; 12.879 ; 12.826 ;
; addr[17]   ; dout[3]     ; 10.622 ; 10.476 ; 10.922 ; 10.771 ;
; addr[17]   ; dout[4]     ; 14.596 ; 14.113 ; 14.872 ; 14.419 ;
; addr[17]   ; dout[5]     ; 11.828 ; 11.555 ; 12.111 ; 11.833 ;
; addr[17]   ; dout[6]     ; 13.392 ; 13.102 ; 13.630 ; 13.335 ;
; addr[17]   ; dout[7]     ; 11.201 ; 10.992 ; 11.502 ; 11.288 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 98.676 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.263 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; 9.577  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.755 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
; 98.676 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 1.232      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.263 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]           ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                    ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                     ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                     ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; 7.686 ; 8.439 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; 5.388 ; 6.537 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; 5.544 ; 6.698 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; 6.411 ; 7.679 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; 5.916 ; 7.156 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; 5.818 ; 7.058 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; 4.999 ; 6.077 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; 5.834 ; 7.060 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; 5.372 ; 6.490 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; 6.228 ; 7.490 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; 5.884 ; 7.094 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; 6.697 ; 8.067 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; 5.425 ; 6.581 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; 5.262 ; 6.389 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; 7.176 ; 8.439 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; 7.520 ; 7.706 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; 7.686 ; 7.890 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; 7.276 ; 8.321 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; 7.531 ; 8.218 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; 7.323 ; 7.568 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; 6.793 ; 7.349 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; -1.843 ; -2.460 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; -1.910 ; -2.543 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; -1.996 ; -2.645 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; -1.869 ; -2.485 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; -1.874 ; -2.502 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; -1.931 ; -2.560 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; -1.843 ; -2.460 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; -1.905 ; -2.533 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; -2.064 ; -2.687 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; -2.143 ; -2.831 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; -2.053 ; -2.705 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; -2.032 ; -2.695 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; -1.898 ; -2.526 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; -1.845 ; -2.463 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; -2.707 ; -3.401 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; -2.524 ; -3.207 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; -2.889 ; -3.641 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; -3.454 ; -4.315 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; -3.541 ; -4.409 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; -1.652 ; -2.240 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; -2.815 ; -3.555 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 8.663 ; 9.088 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 7.081 ; 7.301 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 8.663 ; 9.088 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 8.189 ; 8.579 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 8.226 ; 8.437 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 8.461 ; 8.911 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 6.975 ; 7.212 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 8.489 ; 8.782 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 7.798 ; 8.137 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 3.799 ; 4.066 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 3.924 ; 4.238 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 4.660 ; 5.021 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 4.521 ; 4.891 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 3.799 ; 4.066 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 5.329 ; 5.679 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 4.235 ; 4.507 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 4.783 ; 5.071 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 4.255 ; 4.570 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+-------------+-------+-------+-------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF     ;
+------------+-------------+-------+-------+-------+--------+
; addr[16]   ; dout[0]     ; 6.382 ; 6.592 ; 7.187 ; 7.416  ;
; addr[16]   ; dout[1]     ; 7.177 ; 7.475 ; 7.955 ; 8.272  ;
; addr[16]   ; dout[2]     ; 6.914 ; 7.184 ; 7.763 ; 8.026  ;
; addr[16]   ; dout[3]     ; 5.844 ; 6.001 ; 6.569 ; 6.744  ;
; addr[16]   ; dout[4]     ; 7.272 ; 7.528 ; 8.082 ; 8.357  ;
; addr[16]   ; dout[5]     ; 6.451 ; 6.683 ; 7.263 ; 7.392  ;
; addr[16]   ; dout[6]     ; 7.030 ; 7.267 ; 7.838 ; 8.068  ;
; addr[16]   ; dout[7]     ; 6.225 ; 6.403 ; 6.968 ; 7.164  ;
; addr[17]   ; dout[0]     ; 7.164 ; 7.408 ; 8.004 ; 8.248  ;
; addr[17]   ; dout[1]     ; 8.896 ; 9.321 ; 9.782 ; 10.207 ;
; addr[17]   ; dout[2]     ; 8.550 ; 8.940 ; 9.337 ; 9.727  ;
; addr[17]   ; dout[3]     ; 9.080 ; 9.291 ; 9.950 ; 10.161 ;
; addr[17]   ; dout[4]     ; 9.107 ; 9.533 ; 9.980 ; 10.406 ;
; addr[17]   ; dout[5]     ; 7.792 ; 8.043 ; 8.533 ; 8.784  ;
; addr[17]   ; dout[6]     ; 8.873 ; 9.118 ; 9.618 ; 9.863  ;
; addr[17]   ; dout[7]     ; 8.868 ; 9.207 ; 9.796 ; 10.135 ;
+------------+-------------+-------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; addr[16]   ; dout[0]     ; 6.152 ; 6.353 ; 6.941 ; 7.161 ;
; addr[16]   ; dout[1]     ; 6.916 ; 7.202 ; 7.679 ; 7.984 ;
; addr[16]   ; dout[2]     ; 6.665 ; 6.925 ; 7.497 ; 7.750 ;
; addr[16]   ; dout[3]     ; 5.638 ; 5.787 ; 6.349 ; 6.518 ;
; addr[16]   ; dout[4]     ; 7.008 ; 7.253 ; 7.802 ; 8.066 ;
; addr[16]   ; dout[5]     ; 6.220 ; 6.438 ; 7.009 ; 7.139 ;
; addr[16]   ; dout[6]     ; 6.774 ; 7.003 ; 7.567 ; 7.789 ;
; addr[16]   ; dout[7]     ; 5.975 ; 6.155 ; 6.711 ; 6.891 ;
; addr[17]   ; dout[0]     ; 6.512 ; 6.716 ; 7.317 ; 7.559 ;
; addr[17]   ; dout[1]     ; 6.995 ; 7.311 ; 7.755 ; 8.064 ;
; addr[17]   ; dout[2]     ; 7.139 ; 7.417 ; 7.981 ; 8.278 ;
; addr[17]   ; dout[3]     ; 6.032 ; 6.227 ; 6.779 ; 6.967 ;
; addr[17]   ; dout[4]     ; 8.044 ; 8.367 ; 8.879 ; 9.221 ;
; addr[17]   ; dout[5]     ; 6.652 ; 6.869 ; 7.443 ; 7.653 ;
; addr[17]   ; dout[6]     ; 7.519 ; 7.771 ; 8.367 ; 8.612 ;
; addr[17]   ; dout[7]     ; 6.322 ; 6.551 ; 7.069 ; 7.291 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 96.796 ; 0.263 ; N/A      ; N/A     ; 9.577               ;
;  clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.577               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 96.796 ; 0.263 ; N/A      ; N/A     ; 49.704              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; 14.208 ; 14.675 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; 10.222 ; 10.937 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; 10.524 ; 11.153 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; 12.468 ; 13.085 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; 11.243 ; 11.940 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; 11.027 ; 11.756 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; 9.533  ; 10.182 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; 11.017 ; 11.835 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; 10.327 ; 10.882 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; 11.900 ; 12.637 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; 11.204 ; 11.916 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; 12.775 ; 13.585 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; 10.328 ; 11.014 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; 10.031 ; 10.712 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; 13.947 ; 14.593 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; 13.736 ; 14.083 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; 14.028 ; 14.394 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; 14.029 ; 14.675 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; 14.208 ; 14.671 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; 13.272 ; 13.743 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; 12.758 ; 13.202 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; addr[*]   ; clk        ; -1.843 ; -2.460 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[0]  ; clk        ; -1.910 ; -2.543 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[1]  ; clk        ; -1.996 ; -2.645 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[2]  ; clk        ; -1.869 ; -2.485 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[3]  ; clk        ; -1.874 ; -2.502 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[4]  ; clk        ; -1.931 ; -2.560 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[5]  ; clk        ; -1.843 ; -2.460 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[6]  ; clk        ; -1.905 ; -2.533 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[7]  ; clk        ; -2.064 ; -2.687 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[8]  ; clk        ; -2.143 ; -2.831 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[9]  ; clk        ; -2.053 ; -2.705 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[10] ; clk        ; -2.032 ; -2.695 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[11] ; clk        ; -1.898 ; -2.526 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[12] ; clk        ; -1.845 ; -2.463 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[13] ; clk        ; -2.707 ; -3.401 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[14] ; clk        ; -2.524 ; -3.207 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[15] ; clk        ; -2.889 ; -3.641 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[16] ; clk        ; -3.454 ; -4.315 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  addr[17] ; clk        ; -3.541 ; -4.409 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; d         ; clk        ; -1.652 ; -2.240 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; wen       ; clk        ; -2.815 ; -3.555 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 17.089 ; 16.872 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 13.557 ; 13.575 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 17.089 ; 16.872 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 16.057 ; 16.057 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 15.591 ; 15.597 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 16.766 ; 16.502 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 13.515 ; 13.381 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 16.335 ; 16.224 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 15.234 ; 14.997 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; dout[*]   ; clk        ; 3.799 ; 4.066 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[0]  ; clk        ; 3.924 ; 4.238 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[1]  ; clk        ; 4.660 ; 5.021 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[2]  ; clk        ; 4.521 ; 4.891 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[3]  ; clk        ; 3.799 ; 4.066 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[4]  ; clk        ; 5.329 ; 5.679 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[5]  ; clk        ; 4.235 ; 4.507 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[6]  ; clk        ; 4.783 ; 5.071 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dout[7]  ; clk        ; 4.255 ; 4.570 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[16]   ; dout[0]     ; 12.349 ; 12.381 ; 12.908 ; 12.978 ;
; addr[16]   ; dout[1]     ; 14.037 ; 13.827 ; 14.568 ; 14.396 ;
; addr[16]   ; dout[2]     ; 13.336 ; 13.381 ; 13.933 ; 13.969 ;
; addr[16]   ; dout[3]     ; 11.252 ; 11.179 ; 11.740 ; 11.704 ;
; addr[16]   ; dout[4]     ; 14.178 ; 13.960 ; 14.745 ; 14.565 ;
; addr[16]   ; dout[5]     ; 12.460 ; 12.429 ; 13.035 ; 12.812 ;
; addr[16]   ; dout[6]     ; 13.678 ; 13.488 ; 14.255 ; 14.056 ;
; addr[16]   ; dout[7]     ; 12.042 ; 11.914 ; 12.549 ; 12.447 ;
; addr[17]   ; dout[0]     ; 13.966 ; 14.053 ; 14.489 ; 14.573 ;
; addr[17]   ; dout[1]     ; 17.746 ; 17.497 ; 18.350 ; 18.133 ;
; addr[17]   ; dout[2]     ; 16.787 ; 16.818 ; 17.326 ; 17.357 ;
; addr[17]   ; dout[3]     ; 17.538 ; 17.544 ; 18.120 ; 18.126 ;
; addr[17]   ; dout[4]     ; 17.975 ; 17.762 ; 18.567 ; 18.345 ;
; addr[17]   ; dout[5]     ; 15.194 ; 15.043 ; 15.697 ; 15.548 ;
; addr[17]   ; dout[6]     ; 17.242 ; 17.076 ; 17.726 ; 17.560 ;
; addr[17]   ; dout[7]     ; 17.355 ; 17.127 ; 18.021 ; 17.784 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; addr[16]   ; dout[0]     ; 6.152 ; 6.353 ; 6.941 ; 7.161 ;
; addr[16]   ; dout[1]     ; 6.916 ; 7.202 ; 7.679 ; 7.984 ;
; addr[16]   ; dout[2]     ; 6.665 ; 6.925 ; 7.497 ; 7.750 ;
; addr[16]   ; dout[3]     ; 5.638 ; 5.787 ; 6.349 ; 6.518 ;
; addr[16]   ; dout[4]     ; 7.008 ; 7.253 ; 7.802 ; 8.066 ;
; addr[16]   ; dout[5]     ; 6.220 ; 6.438 ; 7.009 ; 7.139 ;
; addr[16]   ; dout[6]     ; 6.774 ; 7.003 ; 7.567 ; 7.789 ;
; addr[16]   ; dout[7]     ; 5.975 ; 6.155 ; 6.711 ; 6.891 ;
; addr[17]   ; dout[0]     ; 6.512 ; 6.716 ; 7.317 ; 7.559 ;
; addr[17]   ; dout[1]     ; 6.995 ; 7.311 ; 7.755 ; 8.064 ;
; addr[17]   ; dout[2]     ; 7.139 ; 7.417 ; 7.981 ; 8.278 ;
; addr[17]   ; dout[3]     ; 6.032 ; 6.227 ; 6.779 ; 6.967 ;
; addr[17]   ; dout[4]     ; 8.044 ; 8.367 ; 8.879 ; 9.221 ;
; addr[17]   ; dout[5]     ; 6.652 ; 6.869 ; 7.443 ; 7.653 ;
; addr[17]   ; dout[6]     ; 7.519 ; 7.771 ; 8.367 ; 8.612 ;
; addr[17]   ; dout[7]     ; 6.322 ; 6.551 ; 7.069 ; 7.291 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dout[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; addr[17]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[16]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wen                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 259      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 259      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 6259  ; 6259 ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 296   ; 296  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Mar 25 15:35:20 2018
Info: Command: quartus_sta checkmem -c checkmem
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'checkmem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[0]} {mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 96.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.796               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.600               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.894               0.000 clk 
    Info (332119):    49.708               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 97.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.093               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.549               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.890               0.000 clk 
    Info (332119):    49.704               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 98.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.676               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.263               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.577               0.000 clk 
    Info (332119):    49.755               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 850 megabytes
    Info: Processing ended: Sun Mar 25 15:35:26 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


