DirLabel =/home/jacobw/digRf 
Target Library =coolPllDsp
Reference Libraries =CORE65LPHVT basic
Verilog Design Files =coolPllDsp/pnr/Dspblock_postPAR.v
-y Options = 
Library Extn. = 
-v Options = 
-f Options = 
Ignore Modules File = 
Import Modules File = 
Log File =./verilogIn.log 
Work Area =/tmp 
Power Net =VDD! 
Ground Net =GND! 
Global Signals =gnd gnds vdd vdds 
Net Expression Property Name for Power Net =vdd 
Net Expression Property Name for Ground Net =gnd 
Create Net Expression =true
Connect By Name Nets = 
Import Modules That Match Existing Target Library Cells =true
Verilog Cell Modules =Import As Functional
Verilog Structural Modules View =schematic and functional
Functional View Name =functional 
Netlist View Name =netlist 
Schematic View Name =schematic 
Symbol View Name =symbol 
Name Map Table = ./verilogIn.map.table 
Overwrite Symbol Views =Created By VerilogIn
Sheet Size =none
Pin Placement Flag =Left and Right Sides
Pin Placement File = 
Label Size =0.062500 
Maximum Number Of Rows =1024 
Maximum Number of Columns =1024 
Line-Line Spacing =   0.20000 
Line-Component Spacing =   0.50000 
Density Level =0 
Full Place and Route =false
Fast labels =false
Minimize Cross Over =false
Generate Square Schematics =true
Extract Schematics =true
Ignore Extra Pins =true
No Dummy Nets In Netlist View =false
Verbose =false
Generate Snap Space Properties =true
Through CellView Library =basic 
Through CellView Cell =cds_thru 
Through CellView View =symbol 
Continuous Assignment CellView Library =basic 
Continuous Assignment CellView Cell =patch 
Continuous Assignment CellView View =symbol 
Pre Compiled Library = 
Destination IR Lib = 
ViewName for IR Library =hdl 
Only Compile a Verilog Library =false
Text to Symbol Generator Files = 
