{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729124299276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729124299672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:18:15 2024 " "Processing started: Wed Oct 16 20:18:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729124299672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729124299672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729124299672 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729124376271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behaviour " "Found design unit 1: mux4to1-behaviour" {  } { { "mux4to1.vhd" "" { Text "Y:/CEG3155/Lab 2/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124395037 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "Y:/CEG3155/Lab 2/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124395037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124395037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/multiplier4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier4bit " "Found entity 1: multiplier4bit" {  } { { "Multiplier/multiplier4bit.bdf" "" { Schematic "Y:/CEG3155/Lab 2/Multiplier/multiplier4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124400116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124400116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/xor2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/xor2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2bit-basic " "Found design unit 1: xor2bit-basic" {  } { { "Multiplier/xor2bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/xor2bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124404892 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2bit " "Found entity 1: xor2bit" {  } { { "Multiplier/xor2bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/xor2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124404892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124404892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "Multiplier/threebitcomparator.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124409509 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "Multiplier/threebitcomparator.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124409509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124409509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/shiftreg8bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file multiplier/shiftreg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg8bit-structural " "Found design unit 1: shiftReg8bit-structural" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124413681 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shiftReg8bit-dataflow " "Found design unit 2: shiftReg8bit-dataflow" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124413681 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg8bit " "Found entity 1: shiftReg8bit" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124413681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124413681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/register4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/register4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4bit-structural " "Found design unit 1: register4bit-structural" {  } { { "Multiplier/register4bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/register4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124417727 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4bit " "Found entity 1: register4bit" {  } { { "Multiplier/register4bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/register4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124417727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124417727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/or2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/or2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2bit-basic " "Found design unit 1: or2bit-basic" {  } { { "Multiplier/or2bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/or2bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124421724 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2bit " "Found entity 1: or2bit" {  } { { "Multiplier/or2bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/or2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124421724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124421724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Multiplier/onebitcomparator.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124425765 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Multiplier/onebitcomparator.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124425765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124425765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "Multiplier/fullAdder.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124430214 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "Multiplier/fullAdder.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124430214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124430214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Multiplier/enardFF_2.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124434510 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Multiplier/enardFF_2.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124434510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124434510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/countdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/countdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countDown4-rtl " "Found design unit 1: countDown4-rtl" {  } { { "Multiplier/countDown4.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/countDown4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124439158 ""} { "Info" "ISGN_ENTITY_NAME" "1 countDown4 " "Found entity 1: countDown4" {  } { { "Multiplier/countDown4.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/countDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124439158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124439158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/and2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier/and2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2bit-basic " "Found design unit 1: and2bit-basic" {  } { { "Multiplier/and2bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/and2bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124444008 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2bit " "Found entity 1: and2bit" {  } { { "Multiplier/and2bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/and2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124444008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124444008 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplier/addSub4bit.vhd " "Can't analyze file -- file Multiplier/addSub4bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1729124446215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/2mux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file multiplier/2mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-structural " "Found design unit 1: MUX2_1bit-structural" {  } { { "Multiplier/2MUX.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/2MUX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124450485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX2_1bit-dataflow " "Found design unit 2: MUX2_1bit-dataflow" {  } { { "Multiplier/2MUX.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/2MUX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124450485 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "Multiplier/2MUX.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/2MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124450485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124450485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier/Multiplier.bdf" "" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124454233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124454233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/controllogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/controllogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controllogic " "Found entity 1: controllogic" {  } { { "Multiplier/controllogic.bdf" "" { Schematic "Y:/CEG3155/Lab 2/Multiplier/controllogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124458298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124458298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/2mux_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/2mux_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2MUX_8bit " "Found entity 1: 2MUX_8bit" {  } { { "Multiplier/2MUX_8bit.bdf" "" { Schematic "Y:/CEG3155/Lab 2/Multiplier/2MUX_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124461909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124461909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub4bit-rtl " "Found design unit 1: addSub4bit-rtl" {  } { { "addSub4bit.vhd" "" { Text "Y:/CEG3155/Lab 2/addSub4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124465919 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub4bit " "Found entity 1: addSub4bit" {  } { { "addSub4bit.vhd" "" { Text "Y:/CEG3155/Lab 2/addSub4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124465919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124465919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "Y:/CEG3155/Lab 2/oneBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124469983 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "Y:/CEG3155/Lab 2/oneBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124469983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124469983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124473832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124473832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testblock " "Found entity 1: testblock" {  } { { "testblock.bdf" "" { Schematic "Y:/CEG3155/Lab 2/testblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729124477429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729124477429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729124503089 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GReset " "Pin \"GReset\" not connected" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 392 288 456 408 "GReset" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1729124503520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:inst9 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:inst9\"" {  } { { "lab2.bdf" "inst9" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 288 1056 1240 432 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124509970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub4bit addSub4bit:inst " "Elaborating entity \"addSub4bit\" for hierarchy \"addSub4bit:inst\"" {  } { { "lab2.bdf" "inst" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 96 752 936 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124517105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd addSub4bit.vhd(15) " "Verilog HDL or VHDL warning at addSub4bit.vhd(15): object \"gnd\" assigned a value but never read" {  } { { "addSub4bit.vhd" "" { Text "Y:/CEG3155/Lab 2/addSub4bit.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729124517105 "|lab2|addSub4bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder addSub4bit:inst\|oneBitAdder:\\loop1:3:add " "Elaborating entity \"oneBitAdder\" for hierarchy \"addSub4bit:inst\|oneBitAdder:\\loop1:3:add\"" {  } { { "addSub4bit.vhd" "\\loop1:3:add" { Text "Y:/CEG3155/Lab 2/addSub4bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124523781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier4bit multiplier4bit:inst5 " "Elaborating entity \"multiplier4bit\" for hierarchy \"multiplier4bit:inst5\"" {  } { { "lab2.bdf" "inst5" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 280 752 936 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124534858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier multiplier4bit:inst5\|Multiplier:inst2 " "Elaborating entity \"Multiplier\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\"" {  } { { "Multiplier/multiplier4bit.bdf" "inst2" { Schematic "Y:/CEG3155/Lab 2/Multiplier/multiplier4bit.bdf" { { 272 504 656 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124541687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 multiplier4bit:inst5\|Multiplier:inst2\|enARdFF_2:registerZ " "Elaborating entity \"enARdFF_2\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|enARdFF_2:registerZ\"" {  } { { "Multiplier/Multiplier.bdf" "registerZ" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 352 560 736 464 "registerZ" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124548812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1bit multiplier4bit:inst5\|Multiplier:inst2\|MUX2_1bit:inst11 " "Elaborating entity \"MUX2_1bit\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|MUX2_1bit:inst11\"" {  } { { "Multiplier/Multiplier.bdf" "inst11" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 496 1016 1136 608 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124555204 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s 2MUX.vhd(40) " "VHDL Process Statement warning at 2MUX.vhd(40): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/2MUX.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/2MUX.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124555270 "|lab2|multiplier4bit:inst5|Multiplier:inst2|MUX2_1bit:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 2MUX.vhd(45) " "VHDL Process Statement warning at 2MUX.vhd(45): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/2MUX.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/2MUX.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124555270 "|lab2|multiplier4bit:inst5|Multiplier:inst2|MUX2_1bit:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 2MUX.vhd(45) " "VHDL Process Statement warning at 2MUX.vhd(45): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/2MUX.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/2MUX.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124555270 "|lab2|multiplier4bit:inst5|Multiplier:inst2|MUX2_1bit:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg8bit multiplier4bit:inst5\|Multiplier:inst2\|shiftReg8bit:inst2 " "Elaborating entity \"shiftReg8bit\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|shiftReg8bit:inst2\"" {  } { { "Multiplier/Multiplier.bdf" "inst2" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 352 328 496 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124561732 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "iniVal1 shiftReg8bit.vhd(100) " "VHDL Signal Declaration warning at shiftReg8bit.vhd(100): used explicit default value for signal \"iniVal1\" because signal was never assigned a value" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1729124561735 "|lab2|multiplier4bit:inst5|Multiplier:inst2|shiftReg8bit:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iniVal1 shiftReg8bit.vhd(107) " "VHDL Process Statement warning at shiftReg8bit.vhd(107): signal \"iniVal1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124561735 "|lab2|multiplier4bit:inst5|Multiplier:inst2|shiftReg8bit:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataValueNext shiftReg8bit.vhd(122) " "VHDL Process Statement warning at shiftReg8bit.vhd(122): signal \"dataValueNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124561735 "|lab2|multiplier4bit:inst5|Multiplier:inst2|shiftReg8bit:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataValueCurr shiftReg8bit.vhd(123) " "VHDL Process Statement warning at shiftReg8bit.vhd(123): signal \"dataValueCurr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/shiftReg8bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/shiftReg8bit.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124561810 "|lab2|multiplier4bit:inst5|Multiplier:inst2|shiftReg8bit:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2MUX_8bit multiplier4bit:inst5\|Multiplier:inst2\|2MUX_8bit:inst5 " "Elaborating entity \"2MUX_8bit\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|2MUX_8bit:inst5\"" {  } { { "Multiplier/Multiplier.bdf" "inst5" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 184 1008 1136 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124568228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4bit multiplier4bit:inst5\|Multiplier:inst2\|register4bit:fourBitM " "Elaborating entity \"register4bit\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|register4bit:fourBitM\"" {  } { { "Multiplier/Multiplier.bdf" "fourBitM" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 184 288 456 296 "fourBitM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124587540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue register4bit.vhd(12) " "Verilog HDL or VHDL warning at register4bit.vhd(12): object \"int_notValue\" assigned a value but never read" {  } { { "Multiplier/register4bit.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/register4bit.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729124587543 "|lab2|multiplier4bit:inst5|Multiplier:inst2|register4bit:fourBitM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitComparator multiplier4bit:inst5\|Multiplier:inst2\|threeBitComparator:inst " "Elaborating entity \"threeBitComparator\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|threeBitComparator:inst\"" {  } { { "Multiplier/Multiplier.bdf" "inst" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 552 560 720 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124600594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator multiplier4bit:inst5\|Multiplier:inst2\|threeBitComparator:inst\|oneBitComparator:comp2 " "Elaborating entity \"oneBitComparator\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|threeBitComparator:inst\|oneBitComparator:comp2\"" {  } { { "Multiplier/threebitcomparator.vhd" "comp2" { Text "Y:/CEG3155/Lab 2/Multiplier/threebitcomparator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124608443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDown4 multiplier4bit:inst5\|Multiplier:inst2\|countDown4:counter " "Elaborating entity \"countDown4\" for hierarchy \"multiplier4bit:inst5\|Multiplier:inst2\|countDown4:counter\"" {  } { { "Multiplier/Multiplier.bdf" "counter" { Schematic "Y:/CEG3155/Lab 2/Multiplier/Multiplier.bdf" { { 552 320 472 664 "counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124617092 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count countDown4.vhd(24) " "VHDL Process Statement warning at countDown4.vhd(24): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier/countDown4.vhd" "" { Text "Y:/CEG3155/Lab 2/Multiplier/countDown4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729124617092 "|lab2|multiplier4bit:inst5|Multiplier:inst2|countDown4:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllogic multiplier4bit:inst5\|controllogic:inst3 " "Elaborating entity \"controllogic\" for hierarchy \"multiplier4bit:inst5\|controllogic:inst3\"" {  } { { "Multiplier/multiplier4bit.bdf" "inst3" { Schematic "Y:/CEG3155/Lab 2/Multiplier/multiplier4bit.bdf" { { 296 208 344 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729124623476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GOutput\[7\] GND " "Pin \"GOutput\[7\]\" is stuck at GND" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 312 1288 1464 328 "GOutput\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729124677447 "|lab2|GOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GOutput\[6\] GND " "Pin \"GOutput\[6\]\" is stuck at GND" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 312 1288 1464 328 "GOutput\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729124677447 "|lab2|GOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GOutput\[5\] GND " "Pin \"GOutput\[5\]\" is stuck at GND" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 312 1288 1464 328 "GOutput\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729124677447 "|lab2|GOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GOutput\[4\] GND " "Pin \"GOutput\[4\]\" is stuck at GND" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 312 1288 1464 328 "GOutput\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729124677447 "|lab2|GOutput[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729124677447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729124677999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1729124681791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729124796338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729124796338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GClock " "No output dependent on input pin \"GClock\"" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 360 288 456 376 "GClock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729124821757 "|lab2|GClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "lab2.bdf" "" { Schematic "Y:/CEG3155/Lab 2/lab2.bdf" { { 392 288 456 408 "GReset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729124821757 "|lab2|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729124821757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729124822274 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729124822274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729124822274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729124822274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729124833631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:27:12 2024 " "Processing ended: Wed Oct 16 20:27:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729124833631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:57 " "Elapsed time: 00:08:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729124833631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729124833631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729124833631 ""}
