`timescale 1ps/1ps

module MUX(input[15:0] a,b,input Selx,Selr,output[15:0] w);

	assign w=Selx?a:Selr?b;
	
endmodule