{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 23:28:46 2020 " "Info: Processing started: Tue Sep 08 23:28:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C_V_R_M -c C_V_R_M " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off C_V_R_M -c C_V_R_M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "C_V_R_M EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"C_V_R_M\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "Warning: No exact pin location assignment(s) for 68 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[0\] " "Info: Pin v\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[0] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[1\] " "Info: Pin v\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[2\] " "Info: Pin v\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[3\] " "Info: Pin v\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[4\] " "Info: Pin v\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[5\] " "Info: Pin v\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[6\] " "Info: Pin v\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[7\] " "Info: Pin v\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[8\] " "Info: Pin v\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[8] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[9\] " "Info: Pin v\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[9] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[10\] " "Info: Pin v\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[10] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[11\] " "Info: Pin v\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[11] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[12\] " "Info: Pin v\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[12] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[13\] " "Info: Pin v\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[13] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[14\] " "Info: Pin v\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[14] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[15\] " "Info: Pin v\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[15] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[16\] " "Info: Pin v\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[16] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[17\] " "Info: Pin v\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[17] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[18\] " "Info: Pin v\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[18] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[19\] " "Info: Pin v\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[19] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v\[20\] " "Info: Pin v\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { v[20] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { v[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ack " "Info: Pin ack not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ack } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 44 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ack } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[7\] " "Info: Pin seg_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[6\] " "Info: Pin seg_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[5\] " "Info: Pin seg_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[4\] " "Info: Pin seg_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[3\] " "Info: Pin seg_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[2\] " "Info: Pin seg_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_1\[1\] " "Info: Pin seg_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_1[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[7\] " "Info: Pin seg_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[6\] " "Info: Pin seg_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[5\] " "Info: Pin seg_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[4\] " "Info: Pin seg_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[3\] " "Info: Pin seg_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[2\] " "Info: Pin seg_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_2\[1\] " "Info: Pin seg_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_2[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[7\] " "Info: Pin seg_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[6\] " "Info: Pin seg_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[5\] " "Info: Pin seg_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[4\] " "Info: Pin seg_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[3\] " "Info: Pin seg_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[2\] " "Info: Pin seg_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_3\[1\] " "Info: Pin seg_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_3[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[7\] " "Info: Pin seg_4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[6\] " "Info: Pin seg_4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[5\] " "Info: Pin seg_4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[4\] " "Info: Pin seg_4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[3\] " "Info: Pin seg_4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[2\] " "Info: Pin seg_4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_4\[1\] " "Info: Pin seg_4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_4[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 50 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[7\] " "Info: Pin seg_5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[6\] " "Info: Pin seg_5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[5\] " "Info: Pin seg_5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[4\] " "Info: Pin seg_5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[3\] " "Info: Pin seg_5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[2\] " "Info: Pin seg_5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_5\[1\] " "Info: Pin seg_5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_5[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[7\] " "Info: Pin seg_6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[7] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[6\] " "Info: Pin seg_6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[6] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[5\] " "Info: Pin seg_6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[5] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[4\] " "Info: Pin seg_6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[4] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[3\] " "Info: Pin seg_6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[3] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[2\] " "Info: Pin seg_6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[2] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_6\[1\] " "Info: Pin seg_6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_6[1] } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 52 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rq " "Info: Pin rq not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rq } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 39 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rq } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_in " "Info: Pin i_in not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { i_in } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q " "Info: Destination node P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q" {  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q  " "Info: Automatically promoted node P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Info: Destination node P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\] " "Info: Destination node P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] " "Info: Destination node P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|A_7_S:A7S1\|Equal0~0  " "Info: Automatically promoted node P_O:po1\|A_7_S:A7S1\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[3\]~22 " "Info: Destination node P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[3\]~22" {  } { { "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[3]~22 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[1\]~25 " "Info: Destination node P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[1\]~25" {  } { { "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[1]~25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[2\]~32 " "Info: Destination node P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[2\]~32" {  } { { "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|Equal0~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|A_7_S:A7S1\|Equal0~1  " "Info: Automatically promoted node P_O:po1\|A_7_S:A7S1\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|Equal0~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|A_7_S:A7S1\|Equal0~2  " "Info: Automatically promoted node P_O:po1\|A_7_S:A7S1\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|Equal0~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|A_7_S:A7S1\|Equal0~3  " "Info: Automatically promoted node P_O:po1\|A_7_S:A7S1\|Equal0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|Equal0~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|A_7_S:A7S1\|Equal0~4  " "Info: Automatically promoted node P_O:po1\|A_7_S:A7S1\|Equal0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|Equal0~4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P_O:po1\|A_7_S:A7S1\|Equal0~5  " "Info: Automatically promoted node P_O:po1\|A_7_S:A7S1\|Equal0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|Equal0~5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node rst (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 3.3V 2 64 0 " "Info: Number of I/O pins in group: 66 (unused VREF, 3.3V VCCIO, 2 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] register P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] -2.016 ns " "Info: Slack time is -2.016 ns between source register \"P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]\" and destination register \"P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.438 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.787 ns) 1.921 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG Unassigned 4 " "Info: 2: + IC(0.374 ns) + CELL(0.787 ns) = 1.921 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.000 ns) 2.650 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB Unassigned 70 " "Info: 3: + IC(0.729 ns) + CELL(0.000 ns) = 2.650 ns; Loc. = Unassigned; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 4.438 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 4 REG Unassigned 2 " "Info: 4: + IC(1.251 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 46.96 % ) " "Info: Total cell delay = 2.084 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.354 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.438 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.787 ns) 1.921 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG Unassigned 4 " "Info: 2: + IC(0.374 ns) + CELL(0.787 ns) = 1.921 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.000 ns) 2.650 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB Unassigned 70 " "Info: 3: + IC(0.729 ns) + CELL(0.000 ns) = 2.650 ns; Loc. = Unassigned; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 4.438 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 4 REG Unassigned 2 " "Info: 4: + IC(1.251 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 46.96 % ) " "Info: Total cell delay = 2.084 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.354 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.438 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.787 ns) 1.921 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG Unassigned 4 " "Info: 2: + IC(0.374 ns) + CELL(0.787 ns) = 1.921 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.000 ns) 2.650 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB Unassigned 70 " "Info: 3: + IC(0.729 ns) + CELL(0.000 ns) = 2.650 ns; Loc. = Unassigned; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 4.438 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(1.251 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 46.96 % ) " "Info: Total cell delay = 2.084 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.354 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.438 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.787 ns) 1.921 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG Unassigned 4 " "Info: 2: + IC(0.374 ns) + CELL(0.787 ns) = 1.921 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.000 ns) 2.650 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB Unassigned 70 " "Info: 3: + IC(0.729 ns) + CELL(0.000 ns) = 2.650 ns; Loc. = Unassigned; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 4.438 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(1.251 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 46.96 % ) " "Info: Total cell delay = 2.084 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.354 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.802 ns - Longest register register " "Info: - Longest register to register delay is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~22 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]~24 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]~26 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[3\]~28 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[3\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[4\]~30 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[4\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[5\]~32 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[5\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[6\]~34 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[6\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[7\]~36 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[7\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[8\]~38 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[8\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[9\]~40 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[9\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.669 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[10\]~42 12 COMB Unassigned 2 " "Info: 12: + IC(0.090 ns) + CELL(0.071 ns) = 1.669 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[10\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.740 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[11\]~44 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.740 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[11\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.811 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[12\]~46 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[12\]~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[13\]~48 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[13\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[14\]~50 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[14\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[15\]~52 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[15\]~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[16\]~54 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[16\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[17\]~56 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[17\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[18\]~58 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[18\]~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[19\]~60 21 COMB Unassigned 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[19\]~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.718 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]~61 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 2.718 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.802 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 23 REG Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 2.802 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 80.55 % ) " "Info: Total cell delay = 2.257 ns ( 80.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.545 ns ( 19.45 % ) " "Info: Total interconnect delay = 0.545 ns ( 19.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.802 ns register register " "Info: Estimated most critical path is register to register delay of 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 1 REG LAB_X52_Y33 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X52_Y33; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~22 2 COMB LAB_X52_Y33 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]~24 3 COMB LAB_X52_Y33 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]~26 4 COMB LAB_X52_Y33 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[3\]~28 5 COMB LAB_X52_Y33 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[3\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[4\]~30 6 COMB LAB_X52_Y33 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[4\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[5\]~32 7 COMB LAB_X52_Y33 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[5\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[6\]~34 8 COMB LAB_X52_Y33 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[6\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[7\]~36 9 COMB LAB_X52_Y33 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[7\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[8\]~38 10 COMB LAB_X52_Y33 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[8\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[9\]~40 11 COMB LAB_X52_Y33 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X52_Y33; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[9\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.669 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[10\]~42 12 COMB LAB_X52_Y32 2 " "Info: 12: + IC(0.090 ns) + CELL(0.071 ns) = 1.669 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[10\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.740 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[11\]~44 13 COMB LAB_X52_Y32 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.740 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[11\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.811 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[12\]~46 14 COMB LAB_X52_Y32 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[12\]~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[13\]~48 15 COMB LAB_X52_Y32 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[13\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[14\]~50 16 COMB LAB_X52_Y32 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[14\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[15\]~52 17 COMB LAB_X52_Y32 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[15\]~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[16\]~54 18 COMB LAB_X52_Y32 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[16\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[17\]~56 19 COMB LAB_X52_Y32 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[17\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[18\]~58 20 COMB LAB_X52_Y32 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[18\]~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[19\]~60 21 COMB LAB_X52_Y32 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X52_Y32; Fanout = 1; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[19\]~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.718 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]~61 22 COMB LAB_X52_Y32 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 2.718 ns; Loc. = LAB_X52_Y32; Fanout = 1; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.802 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 23 REG LAB_X52_Y32 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 2.802 ns; Loc. = LAB_X52_Y32; Fanout = 2; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 80.55 % ) " "Info: Total cell delay = 2.257 ns ( 80.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.545 ns ( 19.45 % ) " "Info: Total interconnect delay = 0.545 ns ( 19.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y39 X59_Y51 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[0\] 0 " "Info: Pin \"v\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[1\] 0 " "Info: Pin \"v\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[2\] 0 " "Info: Pin \"v\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[3\] 0 " "Info: Pin \"v\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[4\] 0 " "Info: Pin \"v\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[5\] 0 " "Info: Pin \"v\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[6\] 0 " "Info: Pin \"v\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[7\] 0 " "Info: Pin \"v\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[8\] 0 " "Info: Pin \"v\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[9\] 0 " "Info: Pin \"v\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[10\] 0 " "Info: Pin \"v\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[11\] 0 " "Info: Pin \"v\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[12\] 0 " "Info: Pin \"v\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[13\] 0 " "Info: Pin \"v\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[14\] 0 " "Info: Pin \"v\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[15\] 0 " "Info: Pin \"v\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[16\] 0 " "Info: Pin \"v\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[17\] 0 " "Info: Pin \"v\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[18\] 0 " "Info: Pin \"v\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[19\] 0 " "Info: Pin \"v\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v\[20\] 0 " "Info: Pin \"v\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ack 0 " "Info: Pin \"ack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[7\] 0 " "Info: Pin \"seg_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[6\] 0 " "Info: Pin \"seg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[5\] 0 " "Info: Pin \"seg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[4\] 0 " "Info: Pin \"seg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[3\] 0 " "Info: Pin \"seg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[2\] 0 " "Info: Pin \"seg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[1\] 0 " "Info: Pin \"seg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[7\] 0 " "Info: Pin \"seg_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[6\] 0 " "Info: Pin \"seg_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[5\] 0 " "Info: Pin \"seg_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[4\] 0 " "Info: Pin \"seg_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[3\] 0 " "Info: Pin \"seg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[2\] 0 " "Info: Pin \"seg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[1\] 0 " "Info: Pin \"seg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[7\] 0 " "Info: Pin \"seg_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[6\] 0 " "Info: Pin \"seg_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[5\] 0 " "Info: Pin \"seg_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[4\] 0 " "Info: Pin \"seg_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[3\] 0 " "Info: Pin \"seg_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[2\] 0 " "Info: Pin \"seg_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[1\] 0 " "Info: Pin \"seg_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[7\] 0 " "Info: Pin \"seg_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[6\] 0 " "Info: Pin \"seg_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[5\] 0 " "Info: Pin \"seg_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[4\] 0 " "Info: Pin \"seg_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[3\] 0 " "Info: Pin \"seg_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[2\] 0 " "Info: Pin \"seg_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[1\] 0 " "Info: Pin \"seg_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[7\] 0 " "Info: Pin \"seg_5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[6\] 0 " "Info: Pin \"seg_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[5\] 0 " "Info: Pin \"seg_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[4\] 0 " "Info: Pin \"seg_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[3\] 0 " "Info: Pin \"seg_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[2\] 0 " "Info: Pin \"seg_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[1\] 0 " "Info: Pin \"seg_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[7\] 0 " "Info: Pin \"seg_6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[6\] 0 " "Info: Pin \"seg_6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[5\] 0 " "Info: Pin \"seg_6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[4\] 0 " "Info: Pin \"seg_6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[3\] 0 " "Info: Pin \"seg_6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[2\] 0 " "Info: Pin \"seg_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[1\] 0 " "Info: Pin \"seg_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MIKOU_Badr/architecture_TOP/Quartus/C_V_R_M.fit.smsg " "Info: Generated suppressed messages file D:/MIKOU_Badr/architecture_TOP/Quartus/C_V_R_M.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Info: Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 23:28:55 2020 " "Info: Processing ended: Tue Sep 08 23:28:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
