SOURCE: Libraries_Manual_guide/node02C9.html
TITLE: 21 Exec Tasks / Processor and Cache Control

21 Exec Tasks / Processor and Cache Control ]" border=0> Exec provides a number of to control the processor mode and, if available, the caches. All these functions work independently of the specific M68000 family processor type. This enables you to write code which correctly controls the state of both the MC68000 and the MC68040. Along with processor mode and cache control, functions are provided to obtain information about the condition code register (CCR) and status register (SR). No functions are provided to control a paged memory management unit (PMMU) or floating point unit (FPU). Table 21-2: Processor and Cache Control Functions __________________________________________________________________ | | | Function Description | |==================================================================| | GetCC() Get processor condition codes. | | SetSR() Get/set processor status register. | | SuperState() Set supervisor mode with user stack. | | Supervisor() Execute a short supervisor mode function. | | UserState() Return to user mode with user stack. | |------------------------------------------------------------------| | CacheClearE() Flush CPU instruction and/or data caches (V37). | | CacheClearU() Flush CPU instruction and data caches (V37). | | CacheControl() Global cache control (V37). | | CachePostDMA() Perform actions prior to hardware DMA (V37). | | CachePreDMA() Perform actions after hardware DMA (V37). | |__________________________________________________________________| Supervisor Mode Condition Code Register DMA Cache Functions Status Register Cache Functions The 68040 and CPU Caches [Back to Amiga Developer Docs ]
