strict digraph "" {
	node [label="\N"];
	"60:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e115d0>",
		fillcolor=springgreen,
		label="60:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"61:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e11b50>",
		fillcolor=turquoise,
		label="61:BL
sync2 <= sync2 + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11b90>]",
		style=filled,
		typ=Block];
	"60:IF" -> "61:BL"	 [cond="['sync2']",
		label="(|sync2)",
		lineno=60];
	"66:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11650>",
		fillcolor=springgreen,
		label="66:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"60:IF" -> "66:IF"	 [cond="['sync2']",
		label="!((|sync2))",
		lineno=60];
	"59:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e11fd0>",
		fillcolor=turquoise,
		label="59:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"59:BL" -> "60:IF"	 [cond="[]",
		lineno=None];
	"63:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11d50>",
		fillcolor=springgreen,
		label="63:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"61:BL" -> "63:IF"	 [cond="[]",
		lineno=None];
	"57:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e17050>",
		fillcolor=firebrick,
		label="57:NS
sync2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e17050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_54:AL"	 [def_var="['RcvStart', 'sync2']",
		label="Leaf_54:AL"];
	"57:NS" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"58:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e171d0>",
		fillcolor=springgreen,
		label="58:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"58:IF" -> "59:BL"	 [cond="['new_bit_available']",
		label=new_bit_available,
		lineno=58];
	"54:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e173d0>",
		fillcolor=turquoise,
		label="54:BL
RcvStart <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e17290>]",
		style=filled,
		typ=Block];
	"56:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e17410>",
		fillcolor=springgreen,
		label="56:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"54:BL" -> "56:IF"	 [cond="[]",
		lineno=None];
	"67:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e116d0>",
		fillcolor=turquoise,
		label="67:BL
RcvStart <= 1;
sync2 <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11710>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4415e11890>]",
		style=filled,
		typ=Block];
	"66:IF" -> "67:BL"	 [cond="['sync1', 'RcvData']",
		label="(&sync1 && (RcvData == 8'hD5))",
		lineno=66];
	"67:BL" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"64:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11d90>",
		fillcolor=firebrick,
		label="64:NS
sync2 <= 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"64:NS" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"54:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4415e174d0>",
		clk_sens=True,
		fillcolor=gold,
		label="54:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['new_bit_available', 'sync2', 'end_of_Ethernet_frame', 'RcvData', 'sync1']"];
	"54:AL" -> "54:BL"	 [cond="[]",
		lineno=None];
	"56:IF" -> "57:NS"	 [cond="['end_of_Ethernet_frame']",
		label=end_of_Ethernet_frame,
		lineno=56];
	"56:IF" -> "58:IF"	 [cond="['end_of_Ethernet_frame']",
		label="!(end_of_Ethernet_frame)",
		lineno=56];
	"63:IF" -> "64:NS"	 [cond="['sync2']",
		label="(&sync2)",
		lineno=63];
}
