
*** Running vivado
    with args -log vlg_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vlg_design.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source vlg_design.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.332 ; gain = 116.805
Command: read_checkpoint -auto_incremental -incremental D:/Laboratory/verilog_learn/sim_130/vivado_prj_130/at7/at7.srcs/utils_1/imports/synth_1/vlg_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Laboratory/verilog_learn/sim_130/vivado_prj_130/at7/at7.srcs/utils_1/imports/synth_1/vlg_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vlg_design -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27672
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1815.891 ; gain = 408.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vlg_design' [D:/Laboratory/verilog_learn/sim_130/design/vlg_design.v:4]
INFO: [Synth 8-6157] synthesizing module 'm_bps' [D:/Laboratory/verilog_learn/sim_130/design/m_bps.v:4]
	Parameter UART_BPS_RATE bound to: 115200 - type: integer 
	Parameter CLK_PERIORD bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm_bps' (0#1) [D:/Laboratory/verilog_learn/sim_130/design/m_bps.v:4]
INFO: [Synth 8-6157] synthesizing module 'm_s2p' [D:/Laboratory/verilog_learn/sim_130/design/m_s2p.v:4]
INFO: [Synth 8-6155] done synthesizing module 'm_s2p' (0#1) [D:/Laboratory/verilog_learn/sim_130/design/m_s2p.v:4]
INFO: [Synth 8-6157] synthesizing module 'm_decoder' [D:/Laboratory/verilog_learn/sim_130/design/m_decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'm_decoder' (0#1) [D:/Laboratory/verilog_learn/sim_130/design/m_decoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'm_beep' [D:/Laboratory/verilog_learn/sim_130/design/m_beep.v:4]
INFO: [Synth 8-6155] done synthesizing module 'm_beep' (0#1) [D:/Laboratory/verilog_learn/sim_130/design/m_beep.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vlg_design' (0#1) [D:/Laboratory/verilog_learn/sim_130/design/vlg_design.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1907.707 ; gain = 500.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1907.707 ; gain = 500.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1907.707 ; gain = 500.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1907.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Laboratory/verilog_learn/sim_130/vivado_prj_130/at7/at7.srcs/constrs_1/new/at7_pin_constrains.xdc]
Finished Parsing XDC File [D:/Laboratory/verilog_learn/sim_130/vivado_prj_130/at7/at7.srcs/constrs_1/new/at7_pin_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Laboratory/verilog_learn/sim_130/vivado_prj_130/at7/at7.srcs/constrs_1/new/at7_pin_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vlg_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vlg_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1996.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1996.266 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_cstate_reg' in module 'm_decoder'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_r_nstate_reg' [D:/Laboratory/verilog_learn/sim_130/design/m_decoder.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_r_nstate_reg' [D:/Laboratory/verilog_learn/sim_130/design/m_decoder.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0000
                    SOF1 |                       0000000010 |                             0001
                    SOF2 |                       0000000100 |                             0010
                    SOF3 |                       0000001000 |                             0011
                    RXDB |                       0000010000 |                             0100
                    EOF1 |                       0000100000 |                             0101
                    EOF2 |                       0001000000 |                             0110
                    EOF3 |                       0010000000 |                             0111
                    EOF4 |                       0100000000 |                             1000
                    DONE |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_cstate_reg' using encoding 'one-hot' in module 'm_decoder'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_r_nstate_reg' [D:/Laboratory/verilog_learn/sim_130/design/m_decoder.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  12 Input   32 Bit        Muxes := 2     
	  12 Input   16 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 17    
	  10 Input    8 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |    54|
|4     |LUT2   |     9|
|5     |LUT3   |     5|
|6     |LUT4   |    90|
|7     |LUT5   |    22|
|8     |LUT6   |    37|
|9     |FDRE   |   180|
|10    |FDSE   |     1|
|11    |LD     |    10|
|12    |IBUF   |     3|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.266 ; gain = 588.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1996.266 ; gain = 500.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.266 ; gain = 588.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1996.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

Synth Design complete, checksum: 85fa61ba
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.266 ; gain = 968.801
INFO: [Common 17-1381] The checkpoint 'D:/Laboratory/verilog_learn/sim_130/vivado_prj_130/at7/at7.runs/synth_1/vlg_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vlg_design_utilization_synth.rpt -pb vlg_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 28 21:49:46 2023...
