;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 21, @32
	SUB 11, @32
	JMP <121, 103
	SLT -203, <-20
	SUB @123, 101
	SUB 100, 9
	SUB 100, 9
	SUB 12, @10
	CMP -1, <-30
	SUB #0, -3
	MOV -7, <-22
	JMN 0, -0
	DJN -1, @-20
	SUB -203, <-20
	CMP #32, @200
	SUB #12, @200
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @0
	SUB #12, @200
	SUB #12, @200
	SUB @127, 106
	SPL <0, -3
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	SPL <0, -3
	SPL <0, -3
	SPL <0, -3
	SPL 0
	SUB #12, @200
	ADD 100, 9
	SUB 100, 9
	SUB 0, @0
	SUB 0, @0
	ADD <-30, 9
	ADD <-30, 9
	SUB 100, 9
	SUB 100, 9
	SUB 100, 9
	MOV -7, <-20
	SPL 0, <332
	MOV -7, <-20
	SLT @127, 106
	MOV -7, <-20
	SLT -203, <-20
	SUB 100, 9
	SUB @123, 101
	ADD 0, @20
