{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674809419104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674809419111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 14:20:18 2023 " "Processing started: Fri Jan 27 14:20:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674809419111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674809419111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner " "Command: quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674809419111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674809419841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674809419841 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist path_planner.v(52) " "Verilog HDL Declaration warning at path_planner.v(52): \"dist\" is SystemVerilog-2005 keyword" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 52 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1674809430200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "path_planner.v(145) " "Verilog HDL information at path_planner.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674809430202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_planner " "Found entity 1: path_planner" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674809430205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674809430205 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(49) " "Verilog HDL Parameter Declaration warning at path_planner.v(49): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674809430205 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(54) " "Verilog HDL Parameter Declaration warning at path_planner.v(54): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674809430206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "path_planner " "Elaborating entity \"path_planner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674809430243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readflag path_planner.v(141) " "Verilog HDL or VHDL warning at path_planner.v(141): object \"readflag\" assigned a value but never read" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674809430250 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(63) " "Verilog HDL assignment warning at path_planner.v(63): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430250 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(71) " "Verilog HDL assignment warning at path_planner.v(71): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430253 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(72) " "Verilog HDL assignment warning at path_planner.v(72): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430254 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(73) " "Verilog HDL assignment warning at path_planner.v(73): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430255 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(74) " "Verilog HDL assignment warning at path_planner.v(74): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430256 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(75) " "Verilog HDL assignment warning at path_planner.v(75): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430257 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(76) " "Verilog HDL assignment warning at path_planner.v(76): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430258 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(77) " "Verilog HDL assignment warning at path_planner.v(77): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430259 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(78) " "Verilog HDL assignment warning at path_planner.v(78): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430260 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(79) " "Verilog HDL assignment warning at path_planner.v(79): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430260 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(80) " "Verilog HDL assignment warning at path_planner.v(80): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430261 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(81) " "Verilog HDL assignment warning at path_planner.v(81): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430262 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(82) " "Verilog HDL assignment warning at path_planner.v(82): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430263 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(83) " "Verilog HDL assignment warning at path_planner.v(83): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430264 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(84) " "Verilog HDL assignment warning at path_planner.v(84): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430265 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(85) " "Verilog HDL assignment warning at path_planner.v(85): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430266 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(86) " "Verilog HDL assignment warning at path_planner.v(86): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430267 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(87) " "Verilog HDL assignment warning at path_planner.v(87): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430268 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(88) " "Verilog HDL assignment warning at path_planner.v(88): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430269 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(89) " "Verilog HDL assignment warning at path_planner.v(89): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430270 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(90) " "Verilog HDL assignment warning at path_planner.v(90): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430271 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(91) " "Verilog HDL assignment warning at path_planner.v(91): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430272 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(92) " "Verilog HDL assignment warning at path_planner.v(92): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430273 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(93) " "Verilog HDL assignment warning at path_planner.v(93): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430274 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(94) " "Verilog HDL assignment warning at path_planner.v(94): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430274 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(95) " "Verilog HDL assignment warning at path_planner.v(95): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430275 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(96) " "Verilog HDL assignment warning at path_planner.v(96): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430276 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(97) " "Verilog HDL assignment warning at path_planner.v(97): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430277 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(98) " "Verilog HDL assignment warning at path_planner.v(98): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430278 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(99) " "Verilog HDL assignment warning at path_planner.v(99): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430279 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(100) " "Verilog HDL assignment warning at path_planner.v(100): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430280 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(101) " "Verilog HDL assignment warning at path_planner.v(101): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430281 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(102) " "Verilog HDL assignment warning at path_planner.v(102): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430282 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(103) " "Verilog HDL assignment warning at path_planner.v(103): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430283 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(104) " "Verilog HDL assignment warning at path_planner.v(104): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430284 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(105) " "Verilog HDL assignment warning at path_planner.v(105): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430285 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(106) " "Verilog HDL assignment warning at path_planner.v(106): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430286 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(107) " "Verilog HDL assignment warning at path_planner.v(107): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430286 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(108) " "Verilog HDL assignment warning at path_planner.v(108): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430287 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(109) " "Verilog HDL assignment warning at path_planner.v(109): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430288 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(110) " "Verilog HDL assignment warning at path_planner.v(110): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430289 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(111) " "Verilog HDL assignment warning at path_planner.v(111): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430290 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(112) " "Verilog HDL assignment warning at path_planner.v(112): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430291 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(113) " "Verilog HDL assignment warning at path_planner.v(113): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430292 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(114) " "Verilog HDL assignment warning at path_planner.v(114): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430293 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(115) " "Verilog HDL assignment warning at path_planner.v(115): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430294 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(116) " "Verilog HDL assignment warning at path_planner.v(116): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430294 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(117) " "Verilog HDL assignment warning at path_planner.v(117): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430295 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(118) " "Verilog HDL assignment warning at path_planner.v(118): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430296 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(119) " "Verilog HDL assignment warning at path_planner.v(119): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430297 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(120) " "Verilog HDL assignment warning at path_planner.v(120): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430298 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(121) " "Verilog HDL assignment warning at path_planner.v(121): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430298 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(122) " "Verilog HDL assignment warning at path_planner.v(122): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430299 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(123) " "Verilog HDL assignment warning at path_planner.v(123): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430300 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 path_planner.v(124) " "Verilog HDL assignment warning at path_planner.v(124): truncated value with size 3 to match size of target (2)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430301 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(126) " "Verilog HDL assignment warning at path_planner.v(126): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430303 "|path_planner"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dist path_planner.v(61) " "Verilog HDL warning at path_planner.v(61): initial value for variable dist should be constant" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 61 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1674809430336 "|path_planner"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dist_h path_planner.v(61) " "Verilog HDL warning at path_planner.v(61): initial value for variable dist_h should be constant" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 61 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1674809430336 "|path_planner"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cost_matrix path_planner.v(61) " "Verilog HDL warning at path_planner.v(61): initial value for variable cost_matrix should be constant" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 61 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1674809430337 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(181) " "Verilog HDL assignment warning at path_planner.v(181): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430340 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(186) " "Verilog HDL assignment warning at path_planner.v(186): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430341 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(205) " "Verilog HDL assignment warning at path_planner.v(205): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430351 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 path_planner.v(217) " "Verilog HDL assignment warning at path_planner.v(217): truncated value with size 32 to match size of target (4)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430354 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(226) " "Verilog HDL warning at path_planner.v(226): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 226 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1674809430363 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(227) " "Verilog HDL warning at path_planner.v(227): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 227 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1674809430363 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 path_planner.v(228) " "Verilog HDL assignment warning at path_planner.v(228): truncated value with size 32 to match size of target (6)" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674809430364 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(228) " "Verilog HDL warning at path_planner.v(228): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 228 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1674809430364 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix 0 path_planner.v(50) " "Net \"cost_matrix\" at path_planner.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674809430375 "|path_planner"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cost_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cost_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674809430583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[0\] GND " "Pin \"direction\[0\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[1\] GND " "Pin \"direction\[1\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[2\] GND " "Pin \"direction\[2\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[3\] GND " "Pin \"direction\[3\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[4\] GND " "Pin \"direction\[4\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[5\] GND " "Pin \"direction\[5\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[6\] GND " "Pin \"direction\[6\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[7\] GND " "Pin \"direction\[7\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[8\] GND " "Pin \"direction\[8\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[9\] GND " "Pin \"direction\[9\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[10\] GND " "Pin \"direction\[10\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[11\] GND " "Pin \"direction\[11\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[12\] GND " "Pin \"direction\[12\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[13\] GND " "Pin \"direction\[13\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[14\] GND " "Pin \"direction\[14\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[15\] GND " "Pin \"direction\[15\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[16\] GND " "Pin \"direction\[16\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[17\] GND " "Pin \"direction\[17\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[18\] GND " "Pin \"direction\[18\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[19\] GND " "Pin \"direction\[19\]\" is stuck at GND" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[0\] VCC " "Pin \"direction_index\[0\]\" is stuck at VCC" {  } { { "path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674809434759 "|path_planner|direction_index[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674809434759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674809434871 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674809436987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/output_files/path_planner.map.smsg " "Generated suppressed messages file F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/output_files/path_planner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674809437063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674809437283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674809437283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1245 " "Implemented 1245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674809437450 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674809437450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1156 " "Implemented 1156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674809437450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674809437450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674809437489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 14:20:37 2023 " "Processing ended: Fri Jan 27 14:20:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674809437489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674809437489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674809437489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674809437489 ""}
