; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_red_fused_add_mul_sub_sum_32(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, i32 %11, i32 %12) local_unnamed_addr !dbg !7 {
  %14 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %15 = icmp slt i32 %14, 32, !dbg !11
  %16 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %17 = shl i32 %16, 2, !dbg !12
  %18 = and i32 %17, 2044, !dbg !12
  %19 = shl i32 %14, 13, !dbg !13
  %20 = or disjoint i32 %19, %18
  %21 = sext i32 %20 to i64, !dbg !14
  %22 = insertelement <8 x i1> poison, i1 %15, i64 0, !dbg !15
  %23 = shufflevector <8 x i1> %22, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !15
  br label %24, !dbg !14

24:                                               ; preds = %13, %24
  %indvars.iv = phi i64 [ 0, %13 ], [ %indvars.iv.next, %24 ]
  %25 = phi float [ 0.000000e+00, %13 ], [ %133, %24 ]
  %26 = phi float [ 0.000000e+00, %13 ], [ %134, %24 ]
  %27 = phi float [ 0.000000e+00, %13 ], [ %135, %24 ]
  %28 = phi float [ 0.000000e+00, %13 ], [ %136, %24 ]
  %29 = phi <8 x float> [ zeroinitializer, %13 ], [ %139, %24 ]
  %30 = add nuw nsw i64 %indvars.iv, %21, !dbg !16
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !17
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %31, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !18
  %33 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !18
  %34 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !18
  %35 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !18
  %36 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !18
  %37 = getelementptr float, ptr addrspace(1) %1, i64 %30, !dbg !19
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %37, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !20
  %39 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !20
  %40 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !20
  %41 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !20
  %42 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !20
  %43 = getelementptr float, ptr addrspace(1) %2, i64 %30, !dbg !21
  %44 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %43, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !22
  %45 = extractvalue { i32, i32, i32, i32 } %44, 0, !dbg !22
  %46 = extractvalue { i32, i32, i32, i32 } %44, 1, !dbg !22
  %47 = extractvalue { i32, i32, i32, i32 } %44, 2, !dbg !22
  %48 = extractvalue { i32, i32, i32, i32 } %44, 3, !dbg !22
  %49 = getelementptr float, ptr addrspace(1) %3, i64 %30, !dbg !23
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %49, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !24
  %51 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !24
  %52 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !24
  %53 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !24
  %54 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !24
  %55 = getelementptr float, ptr addrspace(1) %4, i64 %30, !dbg !25
  %56 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %55, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !26
  %57 = extractvalue { i32, i32, i32, i32 } %56, 0, !dbg !26
  %58 = extractvalue { i32, i32, i32, i32 } %56, 1, !dbg !26
  %59 = extractvalue { i32, i32, i32, i32 } %56, 2, !dbg !26
  %60 = extractvalue { i32, i32, i32, i32 } %56, 3, !dbg !26
  %61 = getelementptr float, ptr addrspace(1) %5, i64 %30, !dbg !27
  %62 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %61, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !28
  %63 = extractvalue { i32, i32, i32, i32 } %62, 0, !dbg !28
  %64 = extractvalue { i32, i32, i32, i32 } %62, 1, !dbg !28
  %65 = extractvalue { i32, i32, i32, i32 } %62, 2, !dbg !28
  %66 = extractvalue { i32, i32, i32, i32 } %62, 3, !dbg !28
  %67 = getelementptr float, ptr addrspace(1) %6, i64 %30, !dbg !29
  %68 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %67, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !30
  %69 = extractvalue { i32, i32, i32, i32 } %68, 0, !dbg !30
  %70 = extractvalue { i32, i32, i32, i32 } %68, 1, !dbg !30
  %71 = extractvalue { i32, i32, i32, i32 } %68, 2, !dbg !30
  %72 = extractvalue { i32, i32, i32, i32 } %68, 3, !dbg !30
  %73 = getelementptr float, ptr addrspace(1) %7, i64 %30, !dbg !31
  %74 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %73, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !32
  %75 = extractvalue { i32, i32, i32, i32 } %74, 0, !dbg !32
  %76 = extractvalue { i32, i32, i32, i32 } %74, 1, !dbg !32
  %77 = extractvalue { i32, i32, i32, i32 } %74, 2, !dbg !32
  %78 = extractvalue { i32, i32, i32, i32 } %74, 3, !dbg !32
  %79 = insertelement <8 x i32> poison, i32 %57, i64 0, !dbg !26
  %80 = insertelement <8 x i32> %79, i32 %58, i64 1, !dbg !26
  %81 = insertelement <8 x i32> %80, i32 %59, i64 2, !dbg !26
  %82 = insertelement <8 x i32> %81, i32 %60, i64 3, !dbg !26
  %83 = insertelement <8 x i32> %82, i32 %33, i64 4, !dbg !26
  %84 = insertelement <8 x i32> %83, i32 %34, i64 5, !dbg !26
  %85 = insertelement <8 x i32> %84, i32 %35, i64 6, !dbg !26
  %86 = insertelement <8 x i32> %85, i32 %36, i64 7, !dbg !26
  %87 = bitcast <8 x i32> %86 to <8 x float>, !dbg !26
  %88 = insertelement <8 x i32> poison, i32 %63, i64 0, !dbg !28
  %89 = insertelement <8 x i32> %88, i32 %64, i64 1, !dbg !28
  %90 = insertelement <8 x i32> %89, i32 %65, i64 2, !dbg !28
  %91 = insertelement <8 x i32> %90, i32 %66, i64 3, !dbg !28
  %92 = insertelement <8 x i32> %91, i32 %39, i64 4, !dbg !28
  %93 = insertelement <8 x i32> %92, i32 %40, i64 5, !dbg !28
  %94 = insertelement <8 x i32> %93, i32 %41, i64 6, !dbg !28
  %95 = insertelement <8 x i32> %94, i32 %42, i64 7, !dbg !28
  %96 = bitcast <8 x i32> %95 to <8 x float>, !dbg !28
  %97 = insertelement <8 x i32> poison, i32 %69, i64 0, !dbg !30
  %98 = insertelement <8 x i32> %97, i32 %70, i64 1, !dbg !30
  %99 = insertelement <8 x i32> %98, i32 %71, i64 2, !dbg !30
  %100 = insertelement <8 x i32> %99, i32 %72, i64 3, !dbg !30
  %101 = insertelement <8 x i32> %100, i32 %45, i64 4, !dbg !30
  %102 = insertelement <8 x i32> %101, i32 %46, i64 5, !dbg !30
  %103 = insertelement <8 x i32> %102, i32 %47, i64 6, !dbg !30
  %104 = insertelement <8 x i32> %103, i32 %48, i64 7, !dbg !30
  %105 = bitcast <8 x i32> %104 to <8 x float>, !dbg !30
  %106 = insertelement <8 x i32> poison, i32 %75, i64 0, !dbg !32
  %107 = insertelement <8 x i32> %106, i32 %76, i64 1, !dbg !32
  %108 = insertelement <8 x i32> %107, i32 %77, i64 2, !dbg !32
  %109 = insertelement <8 x i32> %108, i32 %78, i64 3, !dbg !32
  %110 = insertelement <8 x i32> %109, i32 %51, i64 4, !dbg !32
  %111 = insertelement <8 x i32> %110, i32 %52, i64 5, !dbg !32
  %112 = insertelement <8 x i32> %111, i32 %53, i64 6, !dbg !32
  %113 = insertelement <8 x i32> %112, i32 %54, i64 7, !dbg !32
  %114 = bitcast <8 x i32> %113 to <8 x float>, !dbg !32
  %115 = fmul <8 x float> %96, splat (float 3.906250e-03), !dbg !33
  %116 = fsub <8 x float> %87, %115, !dbg !34
  %117 = fmul <8 x float> %105, splat (float 3.906250e-03), !dbg !35
  %118 = fsub <8 x float> %116, %117, !dbg !36
  %119 = fmul <8 x float> %114, splat (float 0x3EF0000000000000), !dbg !37
  %120 = fadd <8 x float> %118, %119, !dbg !38
  %shift = shufflevector <8 x float> %120, <8 x float> poison, <8 x i32> <i32 4, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !39
  %121 = fmul <8 x float> %shift, %120, !dbg !39
  %122 = extractelement <8 x float> %121, i64 0, !dbg !39
  %shift36 = shufflevector <8 x float> %120, <8 x float> poison, <8 x i32> <i32 poison, i32 5, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !39
  %123 = fmul <8 x float> %shift36, %120, !dbg !39
  %124 = extractelement <8 x float> %123, i64 1, !dbg !39
  %shift37 = shufflevector <8 x float> %120, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 6, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !39
  %125 = fmul <8 x float> %shift37, %120, !dbg !39
  %126 = extractelement <8 x float> %125, i64 2, !dbg !39
  %shift38 = shufflevector <8 x float> %120, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 7, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !39
  %127 = fmul <8 x float> %shift38, %120, !dbg !39
  %128 = extractelement <8 x float> %127, i64 3, !dbg !39
  %129 = fadd float %25, %122, !dbg !40
  %130 = fadd float %26, %124, !dbg !40
  %131 = fadd float %27, %126, !dbg !40
  %132 = fadd float %28, %128, !dbg !40
  %133 = select i1 %15, float %129, float %25, !dbg !41
  %134 = select i1 %15, float %130, float %26, !dbg !41
  %135 = select i1 %15, float %131, float %27, !dbg !41
  %136 = select i1 %15, float %132, float %28, !dbg !41
  %137 = fmul <8 x float> %120, %120, !dbg !42
  %138 = fadd <8 x float> %29, %137, !dbg !43
  %139 = select <8 x i1> %23, <8 x float> %138, <8 x float> %29, !dbg !15
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 2048, !dbg !14
  %140 = icmp samesign ult i64 %indvars.iv, 6144, !dbg !14
  br i1 %140, label %24, label %141, !dbg !14

141:                                              ; preds = %24
  %142 = lshr i32 %16, 5, !dbg !12
  %143 = and i32 %16, 31, !dbg !12
  %144 = fadd float %133, %134, !dbg !44
  %145 = fadd float %135, %144, !dbg !44
  %146 = fadd float %136, %145, !dbg !44
  %147 = bitcast float %146 to i32, !dbg !49
  %148 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %147, i32 16, i32 31), !dbg !49
  %149 = bitcast i32 %148 to float, !dbg !49
  %150 = fadd float %146, %149, !dbg !44
  %151 = bitcast float %150 to i32, !dbg !49
  %152 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %151, i32 8, i32 31), !dbg !49
  %153 = bitcast i32 %152 to float, !dbg !49
  %154 = fadd float %150, %153, !dbg !44
  %155 = bitcast float %154 to i32, !dbg !49
  %156 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %155, i32 4, i32 31), !dbg !49
  %157 = bitcast i32 %156 to float, !dbg !49
  %158 = fadd float %154, %157, !dbg !44
  %159 = bitcast float %158 to i32, !dbg !49
  %160 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %159, i32 2, i32 31), !dbg !49
  %161 = bitcast i32 %160 to float, !dbg !49
  %162 = fadd float %158, %161, !dbg !44
  %163 = bitcast float %162 to i32, !dbg !49
  %164 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %163, i32 1, i32 31), !dbg !49
  %165 = bitcast i32 %164 to float, !dbg !49
  %166 = fadd float %162, %165, !dbg !44
  %167 = icmp eq i32 %143, 0, !dbg !49
  %168 = and i32 %142, 15, !dbg !49
  %169 = zext nneg i32 %168 to i64, !dbg !49
  %170 = getelementptr float, ptr addrspace(3) @global_smem, i64 %169, !dbg !49
  %171 = bitcast float %166 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %170, <1 x i32> %171, i1 %167) #3, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %172 = icmp slt i32 %16, 16, !dbg !49
  %173 = sext i32 %16 to i64, !dbg !49
  %174 = getelementptr float, ptr addrspace(3) @global_smem, i64 %173, !dbg !49
  %175 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %174, i1 %172) #3, !dbg !49
  %176 = bitcast i32 %175 to float, !dbg !49
  %177 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %175, i32 8, i32 31), !dbg !49
  %178 = bitcast i32 %177 to float, !dbg !49
  %179 = fadd float %176, %178, !dbg !44
  %180 = bitcast float %179 to i32, !dbg !49
  %181 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %180, i32 4, i32 31), !dbg !49
  %182 = bitcast i32 %181 to float, !dbg !49
  %183 = fadd float %179, %182, !dbg !44
  %184 = bitcast float %183 to i32, !dbg !49
  %185 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %184, i32 2, i32 31), !dbg !49
  %186 = bitcast i32 %185 to float, !dbg !49
  %187 = fadd float %183, %186, !dbg !44
  %188 = bitcast float %187 to i32, !dbg !49
  %189 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %188, i32 1, i32 31), !dbg !49
  %190 = bitcast i32 %189 to float, !dbg !49
  %191 = fadd float %187, %190, !dbg !44
  %192 = and i32 %16, 15, !dbg !49
  %193 = icmp eq i32 %192, 0, !dbg !49
  %194 = and i1 %172, %193, !dbg !49
  %195 = bitcast float %191 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %174, <1 x i32> %195, i1 %194) #3, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %196 = load i32, ptr addrspace(3) @global_smem, align 16, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %shift39 = shufflevector <8 x float> %139, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 5, i32 poison, i32 poison, i32 poison>, !dbg !52
  %197 = fadd <8 x float> %139, %shift39, !dbg !52
  %shift40 = shufflevector <8 x float> %139, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 6, i32 poison, i32 poison, i32 poison>, !dbg !52
  %198 = fadd <8 x float> %shift40, %197, !dbg !52
  %shift41 = shufflevector <8 x float> %139, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 7, i32 poison, i32 poison, i32 poison>, !dbg !52
  %199 = fadd <8 x float> %shift41, %198, !dbg !52
  %200 = extractelement <8 x float> %199, i64 4, !dbg !52
  %201 = bitcast float %200 to i32, !dbg !50
  %202 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %201, i32 16, i32 31), !dbg !50
  %203 = bitcast i32 %202 to float, !dbg !50
  %204 = fadd float %200, %203, !dbg !52
  %205 = bitcast float %204 to i32, !dbg !50
  %206 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %205, i32 8, i32 31), !dbg !50
  %207 = bitcast i32 %206 to float, !dbg !50
  %208 = fadd float %204, %207, !dbg !52
  %209 = bitcast float %208 to i32, !dbg !50
  %210 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %209, i32 4, i32 31), !dbg !50
  %211 = bitcast i32 %210 to float, !dbg !50
  %212 = fadd float %208, %211, !dbg !52
  %213 = bitcast float %212 to i32, !dbg !50
  %214 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %213, i32 2, i32 31), !dbg !50
  %215 = bitcast i32 %214 to float, !dbg !50
  %216 = fadd float %212, %215, !dbg !52
  %217 = bitcast float %216 to i32, !dbg !50
  %218 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %217, i32 1, i32 31), !dbg !50
  %219 = bitcast i32 %218 to float, !dbg !50
  %220 = fadd float %216, %219, !dbg !52
  %221 = bitcast float %220 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %170, <1 x i32> %221, i1 %167) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %222 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %174, i1 %172) #3, !dbg !50
  %223 = bitcast i32 %222 to float, !dbg !50
  %224 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %222, i32 8, i32 31), !dbg !50
  %225 = bitcast i32 %224 to float, !dbg !50
  %226 = fadd float %223, %225, !dbg !52
  %227 = bitcast float %226 to i32, !dbg !50
  %228 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %227, i32 4, i32 31), !dbg !50
  %229 = bitcast i32 %228 to float, !dbg !50
  %230 = fadd float %226, %229, !dbg !52
  %231 = bitcast float %230 to i32, !dbg !50
  %232 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %231, i32 2, i32 31), !dbg !50
  %233 = bitcast i32 %232 to float, !dbg !50
  %234 = fadd float %230, %233, !dbg !52
  %235 = bitcast float %234 to i32, !dbg !50
  %236 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %235, i32 1, i32 31), !dbg !50
  %237 = bitcast i32 %236 to float, !dbg !50
  %238 = fadd float %234, %237, !dbg !52
  %239 = bitcast float %238 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %174, <1 x i32> %239, i1 %194) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %240 = load i32, ptr addrspace(3) @global_smem, align 16, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %shift42 = shufflevector <8 x float> %139, <8 x float> poison, <8 x i32> <i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !55
  %241 = fadd <8 x float> %139, %shift42, !dbg !55
  %shift43 = shufflevector <8 x float> %139, <8 x float> poison, <8 x i32> <i32 2, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !55
  %242 = fadd <8 x float> %shift43, %241, !dbg !55
  %shift44 = shufflevector <8 x float> %139, <8 x float> poison, <8 x i32> <i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !55
  %243 = fadd <8 x float> %shift44, %242, !dbg !55
  %244 = extractelement <8 x float> %243, i64 0, !dbg !55
  %245 = bitcast float %244 to i32, !dbg !53
  %246 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %245, i32 16, i32 31), !dbg !53
  %247 = bitcast i32 %246 to float, !dbg !53
  %248 = fadd float %244, %247, !dbg !55
  %249 = bitcast float %248 to i32, !dbg !53
  %250 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %249, i32 8, i32 31), !dbg !53
  %251 = bitcast i32 %250 to float, !dbg !53
  %252 = fadd float %248, %251, !dbg !55
  %253 = bitcast float %252 to i32, !dbg !53
  %254 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %253, i32 4, i32 31), !dbg !53
  %255 = bitcast i32 %254 to float, !dbg !53
  %256 = fadd float %252, %255, !dbg !55
  %257 = bitcast float %256 to i32, !dbg !53
  %258 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %257, i32 2, i32 31), !dbg !53
  %259 = bitcast i32 %258 to float, !dbg !53
  %260 = fadd float %256, %259, !dbg !55
  %261 = bitcast float %260 to i32, !dbg !53
  %262 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %261, i32 1, i32 31), !dbg !53
  %263 = bitcast i32 %262 to float, !dbg !53
  %264 = fadd float %260, %263, !dbg !55
  %265 = bitcast float %264 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %170, <1 x i32> %265, i1 %167) #3, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %266 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %174, i1 %172) #3, !dbg !53
  %267 = bitcast i32 %266 to float, !dbg !53
  %268 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %266, i32 8, i32 31), !dbg !53
  %269 = bitcast i32 %268 to float, !dbg !53
  %270 = fadd float %267, %269, !dbg !55
  %271 = bitcast float %270 to i32, !dbg !53
  %272 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %271, i32 4, i32 31), !dbg !53
  %273 = bitcast i32 %272 to float, !dbg !53
  %274 = fadd float %270, %273, !dbg !55
  %275 = bitcast float %274 to i32, !dbg !53
  %276 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %275, i32 2, i32 31), !dbg !53
  %277 = bitcast i32 %276 to float, !dbg !53
  %278 = fadd float %274, %277, !dbg !55
  %279 = bitcast float %278 to i32, !dbg !53
  %280 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %279, i32 1, i32 31), !dbg !53
  %281 = bitcast i32 %280 to float, !dbg !53
  %282 = fadd float %278, %281, !dbg !55
  %283 = bitcast float %282 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %174, <1 x i32> %283, i1 %194) #3, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %284 = load i32, ptr addrspace(3) @global_smem, align 16, !dbg !53
  %285 = sext i32 %14 to i64, !dbg !56
  %286 = getelementptr float, ptr addrspace(1) %8, i64 %285, !dbg !56
  %urem = and i32 %16, 511, !dbg !57
  %287 = icmp eq i32 %urem, 0, !dbg !57
  %288 = and i1 %287, %15, !dbg !57
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %196, ptr addrspace(1) %286, i1 %288) #3, !dbg !57
  %289 = getelementptr float, ptr addrspace(1) %9, i64 %285, !dbg !58
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %240, ptr addrspace(1) %289, i1 %288) #3, !dbg !59
  %290 = getelementptr float, ptr addrspace(1) %10, i64 %285, !dbg !60
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %284, ptr addrspace(1) %290, i1 %288) #3, !dbg !61
  ret void, !dbg !62
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cezmhvk5s7xoyhie6dxetwtwoe7cjgjsxcwb2w6er46rg6nvod7x.py", directory: "inductor_cache/ez")
!4 = !{ptr @triton_red_fused_add_mul_sub_sum_32, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused_add_mul_sub_sum_32, !"reqntidx", i32 512}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused_add_mul_sub_sum_32", linkageName: "triton_red_fused_add_mul_sub_sum_32", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 24, column: 21, scope: !7)
!12 = !DILocation(line: 25, column: 33, scope: !7)
!13 = !DILocation(line: 34, column: 44, scope: !7)
!14 = !DILocation(line: 30, column: 36, scope: !7)
!15 = !DILocation(line: 67, column: 48, scope: !7)
!16 = !DILocation(line: 34, column: 39, scope: !7)
!17 = !DILocation(line: 34, column: 34, scope: !7)
!18 = !DILocation(line: 34, column: 49, scope: !7)
!19 = !DILocation(line: 35, column: 34, scope: !7)
!20 = !DILocation(line: 35, column: 49, scope: !7)
!21 = !DILocation(line: 36, column: 34, scope: !7)
!22 = !DILocation(line: 36, column: 49, scope: !7)
!23 = !DILocation(line: 37, column: 34, scope: !7)
!24 = !DILocation(line: 37, column: 49, scope: !7)
!25 = !DILocation(line: 38, column: 35, scope: !7)
!26 = !DILocation(line: 38, column: 50, scope: !7)
!27 = !DILocation(line: 39, column: 35, scope: !7)
!28 = !DILocation(line: 39, column: 50, scope: !7)
!29 = !DILocation(line: 40, column: 35, scope: !7)
!30 = !DILocation(line: 40, column: 50, scope: !7)
!31 = !DILocation(line: 41, column: 35, scope: !7)
!32 = !DILocation(line: 41, column: 50, scope: !7)
!33 = !DILocation(line: 50, column: 24, scope: !7)
!34 = !DILocation(line: 51, column: 24, scope: !7)
!35 = !DILocation(line: 52, column: 24, scope: !7)
!36 = !DILocation(line: 53, column: 24, scope: !7)
!37 = !DILocation(line: 54, column: 24, scope: !7)
!38 = !DILocation(line: 55, column: 24, scope: !7)
!39 = !DILocation(line: 56, column: 24, scope: !7)
!40 = !DILocation(line: 58, column: 25, scope: !7)
!41 = !DILocation(line: 59, column: 48, scope: !7)
!42 = !DILocation(line: 64, column: 24, scope: !7)
!43 = !DILocation(line: 66, column: 25, scope: !7)
!44 = !DILocation(line: 256, column: 15, scope: !45, inlinedAt: !48)
!45 = distinct !DILexicalBlockFile(scope: !47, file: !46, discriminator: 0)
!46 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!47 = distinct !DILexicalBlockFile(scope: !7, file: !46, discriminator: 0)
!48 = !DILocation(line: 68, column: 27, scope: !7)
!49 = !DILocation(line: 267, column: 36, scope: !47, inlinedAt: !48)
!50 = !DILocation(line: 267, column: 36, scope: !47, inlinedAt: !51)
!51 = !DILocation(line: 69, column: 27, scope: !7)
!52 = !DILocation(line: 256, column: 15, scope: !45, inlinedAt: !51)
!53 = !DILocation(line: 267, column: 36, scope: !47, inlinedAt: !54)
!54 = !DILocation(line: 70, column: 27, scope: !7)
!55 = !DILocation(line: 256, column: 15, scope: !45, inlinedAt: !54)
!56 = !DILocation(line: 71, column: 25, scope: !7)
!57 = !DILocation(line: 71, column: 37, scope: !7)
!58 = !DILocation(line: 72, column: 25, scope: !7)
!59 = !DILocation(line: 72, column: 37, scope: !7)
!60 = !DILocation(line: 73, column: 25, scope: !7)
!61 = !DILocation(line: 73, column: 37, scope: !7)
!62 = !DILocation(line: 73, column: 4, scope: !7)
