var g_data = {"name":"rtl/common/single_port_memory.sv","src":"//-----------------------------\n// Single Port Memory Module\n//\n// Description: This module implements a single-port memory with\n// configurable data width and depth. It supports synchronous write\n// operations and combinational read operations.\n//\n// Parameters:\n// - DataWidth: Width of the data bus (default: 8 bits)\n// - DataDepth: Depth of the memory (default: 4096 entries)\n// - AddrWidth: Width of the address bus (calculated based on DataDepth)\n//\n// Ports:\n// - clk_i: Clock input\n// - rst_ni: Active low reset input\n// - mem_addr_i: Memory address input\n// - mem_we_i: Memory write enable input\n// - mem_wr_data_i: Memory write data input\n// - mem_rd_data_o: Memory read data output\n//-----------------------------\n\n//-----------------------------\n// DESIGN NOTE:\n// You are allowed to modify the Datadepth and\n// DataWidth parameters to suit your design requirements.\n//-----------------------------\nmodule single_port_memory #(\n    parameter int unsigned DataWidth = 8,\n    parameter int unsigned DataDepth = 4096,\n    parameter int unsigned AddrWidth = (DataDepth <= 1) ? 1 : $clog2(DataDepth)\n) (\n    input  logic                        clk_i,\n    input  logic                        rst_ni,\n    input  logic        [AddrWidth-1:0] mem_addr_i,\n    input  logic                        mem_we_i,\n    input  logic signed [DataWidth-1:0] mem_wr_data_i,\n    output logic signed [DataWidth-1:0] mem_rd_data_o\n);\n\n  // Memory array\n  logic signed [DataWidth-1:0] memory[DataDepth];\n\n  // Memory read access\n  always_comb begin\n    mem_rd_data_o = memory[mem_addr_i];\n  end\n\n  // Memory write access\n  always_ff @(posedge clk_i) begin\n    // Write when write enable is asserted\n    if (mem_we_i) begin\n      memory[mem_addr_i] <= mem_wr_data_i;\n    end\n  end\nendmodule\n","lang":"verilog"};
processSrcData(g_data);