module MUX_3_1 (Out,In1,In2,In3,Sel);
	input In1,In2,In3;
	input [1:0]Sel;
	output reg Out;	  
	
	always@(In1 or In2 or In3 or Sel)
		begin
			if (Sel==2'b00)
				Out=In1;
			else if (Sel==2'b01)
				Out=In2;
			else 
				Out=In3;
		end
				
endmod
