{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 17:24:38 2020 " "Info: Processing started: Thu Jun 04 17:24:38 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu0 EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"cpu0\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "18 26 " "Info: No exact pin location assignment(s) for 18 pins of 26 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[7\] " "Info: Pin reg_data1\[7\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[7\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[7] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[6\] " "Info: Pin reg_data1\[6\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[6\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[6] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[5\] " "Info: Pin reg_data1\[5\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[5\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[5] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[4\] " "Info: Pin reg_data1\[4\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[4\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[4] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[3\] " "Info: Pin reg_data1\[3\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[3\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[3] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[2\] " "Info: Pin reg_data1\[2\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[2\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[2] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[1\] " "Info: Pin reg_data1\[1\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[1\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[1] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data1\[0\] " "Info: Pin reg_data1\[0\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[0\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[0] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[7\] " "Info: Pin reg_data2\[7\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[7\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[7] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[6\] " "Info: Pin reg_data2\[6\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[6\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[6] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[5\] " "Info: Pin reg_data2\[5\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[5\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[5] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[4\] " "Info: Pin reg_data2\[4\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[4\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[4] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[3\] " "Info: Pin reg_data2\[3\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[3\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[3] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[2\] " "Info: Pin reg_data2\[2\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[2\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[2] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[1\] " "Info: Pin reg_data2\[1\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[1\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[1] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reg_data2\[0\] " "Info: Pin reg_data2\[0\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 184 2144 2320 200 "reg_data2\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data2\[0\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data2[0] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data2[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res_sel\[1\] " "Info: Pin res_sel\[1\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 952 576 592 1134 "res_sel\[1..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "res_sel\[1\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { res_sel[1] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { res_sel[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res_sel\[0\] " "Info: Pin res_sel\[0\] not assigned to an exact location on the device" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 952 576 592 1134 "res_sel\[1..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "res_sel\[0\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { res_sel[0] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { res_sel[0] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources." {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -688 40 56 -520 "clk" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controller:inst6\|Mux~4958 Global clock " "Info: Automatically promoted signal \"controller:inst6\|Mux~4958\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "controller:inst6\|Mux~4958" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { controller:inst6|Mux~4958 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { controller:inst6|Mux~4958 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "controller:inst6\|wr Global clock " "Info: Automatically promoted some destinations of signal \"controller:inst6\|wr\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "controller:inst6\|wr " "Info: Destination \"controller:inst6\|wr\" may be non-global or may not use global clock" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~900 " "Info: Destination \"dram1:inst17\|process0~900\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~901 " "Info: Destination \"dram1:inst17\|process0~901\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~902 " "Info: Destination \"dram1:inst17\|process0~902\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~903 " "Info: Destination \"dram1:inst17\|process0~903\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~904 " "Info: Destination \"dram1:inst17\|process0~904\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~905 " "Info: Destination \"dram1:inst17\|process0~905\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~906 " "Info: Destination \"dram1:inst17\|process0~906\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~907 " "Info: Destination \"dram1:inst17\|process0~907\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst17\|process0~908 " "Info: Destination \"dram1:inst17\|process0~908\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst17\|process0~901 Global clock " "Info: Automatically promoted signal \"dram1:inst17\|process0~901\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst17\|process0~901" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst17|process0~901 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst17|process0~901 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst17\|process0~903 Global clock " "Info: Automatically promoted signal \"dram1:inst17\|process0~903\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst17\|process0~903" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst17|process0~903 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst17|process0~903 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst17\|process0~905 Global clock " "Info: Automatically promoted signal \"dram1:inst17\|process0~905\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst17\|process0~905" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst17|process0~905 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst17|process0~905 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst17\|process0~907 Global clock " "Info: Automatically promoted signal \"dram1:inst17\|process0~907\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst17\|process0~907" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst17|process0~907 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst17|process0~907 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst17\|process0~909 Global clock " "Info: Automatically promoted signal \"dram1:inst17\|process0~909\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst17\|process0~909" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst17|process0~909 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst17|process0~909 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.30 2 16 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.30 VCCIO, 2 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 5 39 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 5 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 1 41 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 45 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 4 38 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 4 total pin(s) used --  38 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[0\] " "Warning: Node \"address_bus\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[0\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[10\] " "Warning: Node \"address_bus\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[10\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[11\] " "Warning: Node \"address_bus\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[11\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[12\] " "Warning: Node \"address_bus\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[12\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[13\] " "Warning: Node \"address_bus\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[13\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[14\] " "Warning: Node \"address_bus\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[14\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[15\] " "Warning: Node \"address_bus\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[15\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[1\] " "Warning: Node \"address_bus\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[1\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[2\] " "Warning: Node \"address_bus\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[3\] " "Warning: Node \"address_bus\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[4\] " "Warning: Node \"address_bus\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[4\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[5\] " "Warning: Node \"address_bus\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[5\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[6\] " "Warning: Node \"address_bus\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[6\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[7\] " "Warning: Node \"address_bus\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[7\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[8\] " "Warning: Node \"address_bus\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[8\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[9\] " "Warning: Node \"address_bus\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[9\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[0\] " "Warning: Node \"data_bus\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[10\] " "Warning: Node \"data_bus\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[10\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[11\] " "Warning: Node \"data_bus\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[11\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[12\] " "Warning: Node \"data_bus\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[12\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[13\] " "Warning: Node \"data_bus\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[13\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[14\] " "Warning: Node \"data_bus\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[14\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[15\] " "Warning: Node \"data_bus\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[15\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[1\] " "Warning: Node \"data_bus\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[1\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[2\] " "Warning: Node \"data_bus\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[3\] " "Warning: Node \"data_bus\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[4\] " "Warning: Node \"data_bus\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[4\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[5\] " "Warning: Node \"data_bus\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[5\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[6\] " "Warning: Node \"data_bus\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[7\] " "Warning: Node \"data_bus\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[8\] " "Warning: Node \"data_bus\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[9\] " "Warning: Node \"data_bus\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[9\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[0\] " "Warning: Node \"reg_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[0\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[10\] " "Warning: Node \"reg_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[10\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[11\] " "Warning: Node \"reg_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[11\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[12\] " "Warning: Node \"reg_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[12\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[13\] " "Warning: Node \"reg_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[13\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[14\] " "Warning: Node \"reg_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[14\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[15\] " "Warning: Node \"reg_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[15\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[1\] " "Warning: Node \"reg_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[1\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[2\] " "Warning: Node \"reg_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[3\] " "Warning: Node \"reg_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[4\] " "Warning: Node \"reg_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[4\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[5\] " "Warning: Node \"reg_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[5\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[6\] " "Warning: Node \"reg_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[6\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[7\] " "Warning: Node \"reg_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[7\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[8\] " "Warning: Node \"reg_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[8\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[9\] " "Warning: Node \"reg_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[9\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_sel\[0\] " "Warning: Node \"reg_sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_sel\[0\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_sel\[1\] " "Warning: Node \"reg_sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_sel\[1\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_sel\[2\] " "Warning: Node \"reg_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_sel\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_sel\[3\] " "Warning: Node \"reg_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_sel\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wr " "Warning: Node \"wr\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.724 ns register register " "Info: Estimated most critical path is register to register delay of 25.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst8\|state.s4 1 REG LAB_X8_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y12; Fanout = 4; REG Node = 'timer:inst8\|state.s4'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { timer:inst8|state.s4 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.590 ns) 1.800 ns timer:inst8\|output\[2\] 2 COMB LAB_X12_Y14 20 " "Info: 2: + IC(1.210 ns) + CELL(0.590 ns) = 1.800 ns; Loc. = LAB_X12_Y14; Fanout = 20; COMB Node = 'timer:inst8\|output\[2\]'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.800 ns" { timer:inst8|state.s4 timer:inst8|output[2] } "NODE_NAME" } "" } } { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.114 ns) 3.166 ns controller:inst6\|Mux~4980 3 COMB LAB_X12_Y15 2 " "Info: 3: + IC(1.252 ns) + CELL(0.114 ns) = 3.166 ns; Loc. = LAB_X12_Y15; Fanout = 2; COMB Node = 'controller:inst6\|Mux~4980'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.366 ns" { timer:inst8|output[2] controller:inst6|Mux~4980 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.442 ns) 4.532 ns controller:inst6\|wr 4 COMB LAB_X13_Y14 41 " "Info: 4: + IC(0.924 ns) + CELL(0.442 ns) = 4.532 ns; Loc. = LAB_X13_Y14; Fanout = 41; COMB Node = 'controller:inst6\|wr'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.366 ns" { controller:inst6|Mux~4980 controller:inst6|wr } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.760 ns) + CELL(0.114 ns) 12.406 ns dram1:inst17\|data\[3\]\$latch 5 COMB LAB_X12_Y16 15 " "Info: 5: + IC(7.760 ns) + CELL(0.114 ns) = 12.406 ns; Loc. = LAB_X12_Y16; Fanout = 15; COMB Node = 'dram1:inst17\|data\[3\]\$latch'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "7.874 ns" { controller:inst6|wr dram1:inst17|data[3]$latch } "NODE_NAME" } "" } } { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.292 ns) 13.701 ns bus_mux:inst5\|alu_dr\[3\]~1135 6 COMB LAB_X14_Y16 14 " "Info: 6: + IC(1.003 ns) + CELL(0.292 ns) = 13.701 ns; Loc. = LAB_X14_Y16; Fanout = 14; COMB Node = 'bus_mux:inst5\|alu_dr\[3\]~1135'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.295 ns" { dram1:inst17|data[3]$latch bus_mux:inst5|alu_dr[3]~1135 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_mux.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.423 ns) 15.407 ns alu:inst13\|add~1888 7 COMB LAB_X13_Y12 2 " "Info: 7: + IC(1.283 ns) + CELL(0.423 ns) = 15.407 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'alu:inst13\|add~1888'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.706 ns" { bus_mux:inst5|alu_dr[3]~1135 alu:inst13|add~1888 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 15.678 ns alu:inst13\|add~1881 8 COMB LAB_X13_Y12 3 " "Info: 8: + IC(0.000 ns) + CELL(0.271 ns) = 15.678 ns; Loc. = LAB_X13_Y12; Fanout = 3; COMB Node = 'alu:inst13\|add~1881'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.271 ns" { alu:inst13|add~1888 alu:inst13|add~1881 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 16.357 ns alu:inst13\|add~1872 9 COMB LAB_X13_Y12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.679 ns) = 16.357 ns; Loc. = LAB_X13_Y12; Fanout = 1; COMB Node = 'alu:inst13\|add~1872'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.679 ns" { alu:inst13|add~1881 alu:inst13|add~1872 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.590 ns) 17.723 ns alu:inst13\|add~1877 10 COMB LAB_X12_Y13 3 " "Info: 10: + IC(0.776 ns) + CELL(0.590 ns) = 17.723 ns; Loc. = LAB_X12_Y13; Fanout = 3; COMB Node = 'alu:inst13\|add~1877'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.366 ns" { alu:inst13|add~1872 alu:inst13|add~1877 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.432 ns) 19.419 ns alu:inst13\|add~1826COUT1_1968 11 COMB LAB_X13_Y11 2 " "Info: 11: + IC(1.264 ns) + CELL(0.432 ns) = 19.419 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'alu:inst13\|add~1826COUT1_1968'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.696 ns" { alu:inst13|add~1877 alu:inst13|add~1826COUT1_1968 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.499 ns alu:inst13\|add~1821COUT1_1969 12 COMB LAB_X13_Y11 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 19.499 ns; Loc. = LAB_X13_Y11; Fanout = 1; COMB Node = 'alu:inst13\|add~1821COUT1_1969'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.080 ns" { alu:inst13|add~1826COUT1_1968 alu:inst13|add~1821COUT1_1969 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 20.107 ns alu:inst13\|add~1814 13 COMB LAB_X13_Y11 1 " "Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 20.107 ns; Loc. = LAB_X13_Y11; Fanout = 1; COMB Node = 'alu:inst13\|add~1814'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.608 ns" { alu:inst13|add~1821COUT1_1969 alu:inst13|add~1814 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.590 ns) 21.402 ns alu:inst13\|alu_out\[7\]~4991 14 COMB LAB_X15_Y11 1 " "Info: 14: + IC(0.705 ns) + CELL(0.590 ns) = 21.402 ns; Loc. = LAB_X15_Y11; Fanout = 1; COMB Node = 'alu:inst13\|alu_out\[7\]~4991'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.295 ns" { alu:inst13|add~1814 alu:inst13|alu_out[7]~4991 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.074 ns) + CELL(0.590 ns) 22.066 ns alu:inst13\|alu_out\[7\]~4992 15 COMB LAB_X15_Y11 2 " "Info: 15: + IC(0.074 ns) + CELL(0.590 ns) = 22.066 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'alu:inst13\|alu_out\[7\]~4992'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.664 ns" { alu:inst13|alu_out[7]~4991 alu:inst13|alu_out[7]~4992 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.442 ns) 22.730 ns alu:inst13\|alu_out\[7\]~4994 16 COMB LAB_X15_Y11 8 " "Info: 16: + IC(0.222 ns) + CELL(0.442 ns) = 22.730 ns; Loc. = LAB_X15_Y11; Fanout = 8; COMB Node = 'alu:inst13\|alu_out\[7\]~4994'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.664 ns" { alu:inst13|alu_out[7]~4992 alu:inst13|alu_out[7]~4994 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.590 ns) 24.134 ns alu:inst13\|reduce_nor~67 17 COMB LAB_X15_Y15 1 " "Info: 17: + IC(0.814 ns) + CELL(0.590 ns) = 24.134 ns; Loc. = LAB_X15_Y15; Fanout = 1; COMB Node = 'alu:inst13\|reduce_nor~67'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.404 ns" { alu:inst13|alu_out[7]~4994 alu:inst13|reduce_nor~67 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.478 ns) 25.724 ns flag_reg:inst14\|flag_z 18 REG LAB_X15_Y11 2 " "Info: 18: + IC(1.112 ns) + CELL(0.478 ns) = 25.724 ns; Loc. = LAB_X15_Y11; Fanout = 2; REG Node = 'flag_reg:inst14\|flag_z'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.590 ns" { alu:inst13|reduce_nor~67 flag_reg:inst14|flag_z } "NODE_NAME" } "" } } { "flag_reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/flag_reg.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.325 ns 28.48 % " "Info: Total cell delay = 7.325 ns ( 28.48 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.399 ns 71.52 % " "Info: Total interconnect delay = 18.399 ns ( 71.52 % )" {  } {  } 0}  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "25.724 ns" { timer:inst8|state.s4 timer:inst8|output[2] controller:inst6|Mux~4980 controller:inst6|wr dram1:inst17|data[3]$latch bus_mux:inst5|alu_dr[3]~1135 alu:inst13|add~1888 alu:inst13|add~1881 alu:inst13|add~1872 alu:inst13|add~1877 alu:inst13|add~1826COUT1_1968 alu:inst13|add~1821COUT1_1969 alu:inst13|add~1814 alu:inst13|alu_out[7]~4991 alu:inst13|alu_out[7]~4992 alu:inst13|alu_out[7]~4994 alu:inst13|reduce_nor~67 flag_reg:inst14|flag_z } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 9 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 9%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: The following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_data1\[7\] GND " "Info: Pin reg_data1\[7\] has GND driving its datain port" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[7\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[7] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_data1\[3\] GND " "Info: Pin reg_data1\[3\] has GND driving its datain port" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } } { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data1\[3\]" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { reg_data1[3] } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { reg_data1[3] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 55 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 17:24:42 2020 " "Info: Processing ended: Thu Jun 04 17:24:42 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0}
