digraph "0_linux_05692d7005a364add85c6e25a6c4447ce08f913a@pointer" {
"1001346" [label="(Call,pci_try_reset_slot(vdev->pdev->slot))"];
"1001144" [label="(Call,pci_probe_reset_slot(vdev->pdev->slot))"];
"1001342" [label="(Call,ret = slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001375" [label="(Return,return ret;)"];
"1001344" [label="(Call,slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001145" [label="(Call,vdev->pdev->slot)"];
"1001340" [label="(Call,!ret)"];
"1001376" [label="(Identifier,ret)"];
"1001345" [label="(Identifier,slot)"];
"1001346" [label="(Call,pci_try_reset_slot(vdev->pdev->slot))"];
"1001380" [label="(MethodReturn,static long)"];
"1001143" [label="(Call,!pci_probe_reset_slot(vdev->pdev->slot))"];
"1001358" [label="(JumpTarget,hot_reset_release:)"];
"1001352" [label="(Call,pci_try_reset_bus(vdev->pdev->bus))"];
"1001344" [label="(Call,slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001375" [label="(Return,return ret;)"];
"1001164" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot))"];
"1001339" [label="(ControlStructure,if (!ret))"];
"1001100" [label="(Block,)"];
"1001342" [label="(Call,ret = slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001347" [label="(Call,vdev->pdev->slot)"];
"1001292" [label="(Call,ret = PTR_ERR(group))"];
"1001275" [label="(Call,ret = -EBADF)"];
"1001144" [label="(Call,pci_probe_reset_slot(vdev->pdev->slot))"];
"1001343" [label="(Identifier,ret)"];
"1001346" -> "1001344"  [label="AST: "];
"1001346" -> "1001347"  [label="CFG: "];
"1001347" -> "1001346"  [label="AST: "];
"1001344" -> "1001346"  [label="CFG: "];
"1001346" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1001346" -> "1001342"  [label="DDG: vdev->pdev->slot"];
"1001346" -> "1001344"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001346"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001143"  [label="AST: "];
"1001144" -> "1001145"  [label="CFG: "];
"1001145" -> "1001144"  [label="AST: "];
"1001143" -> "1001144"  [label="CFG: "];
"1001144" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001143"  [label="DDG: vdev->pdev->slot"];
"1001342" -> "1001339"  [label="AST: "];
"1001342" -> "1001344"  [label="CFG: "];
"1001343" -> "1001342"  [label="AST: "];
"1001344" -> "1001342"  [label="AST: "];
"1001358" -> "1001342"  [label="CFG: "];
"1001342" -> "1001380"  [label="DDG: ret"];
"1001342" -> "1001380"  [label="DDG: slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus)"];
"1001352" -> "1001342"  [label="DDG: vdev->pdev->bus"];
"1001342" -> "1001375"  [label="DDG: ret"];
"1001375" -> "1001100"  [label="AST: "];
"1001375" -> "1001376"  [label="CFG: "];
"1001376" -> "1001375"  [label="AST: "];
"1001380" -> "1001375"  [label="CFG: "];
"1001375" -> "1001380"  [label="DDG: <RET>"];
"1001376" -> "1001375"  [label="DDG: ret"];
"1001164" -> "1001375"  [label="DDG: ret"];
"1001340" -> "1001375"  [label="DDG: ret"];
"1001275" -> "1001375"  [label="DDG: ret"];
"1001292" -> "1001375"  [label="DDG: ret"];
"1001344" -> "1001352"  [label="CFG: "];
"1001345" -> "1001344"  [label="AST: "];
"1001352" -> "1001344"  [label="AST: "];
"1001344" -> "1001380"  [label="DDG: pci_try_reset_bus(vdev->pdev->bus)"];
"1001344" -> "1001380"  [label="DDG: pci_try_reset_slot(vdev->pdev->slot)"];
"1001344" -> "1001380"  [label="DDG: slot"];
"1001352" -> "1001344"  [label="DDG: vdev->pdev->bus"];
}
