#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May  5 18:02:30 2020
# Process ID: 14341
# Current directory: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1
# Command line: vivado -log mandelbrot_pinout.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandelbrot_pinout.tcl
# Log file: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.vds
# Journal file: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mandelbrot_pinout.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/LPSC_project/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/xilinx/LPSC_project/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mandelbrot_pinout -part xc7a200tsbg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_1024x600' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_1024x600' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_1024x768' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_1024x768' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_640x480' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_640x480' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_800x600' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_800x600' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14391 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.551 ; gain = 201.684 ; free physical = 2635 ; free virtual = 13444
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mandelbrot_pinout' [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_GPIO_SIZE bound to: 8 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hdmi' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_RESOLUTION bound to: 1024x600 - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkVgaHdmixI' to cell 'BUFG' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:282]
INFO: [Synth 8-3491] module 'clk_vga_hdmi_1024x600' declared at '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-14341-xilinx-vm/realtime/clk_vga_hdmi_1024x600_stub.vhdl:5' bound to instance 'ClkVgaHdmi1024x600xI' of component 'clk_vga_hdmi_1024x600' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:299]
INFO: [Synth 8-638] synthesizing module 'clk_vga_hdmi_1024x600' [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-14341-xilinx-vm/realtime/clk_vga_hdmi_1024x600_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd:49]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_stripes' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_stripes' (1#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
INFO: [Synth 8-638] synthesizing module 'vga_controler' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_controler' (2#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vga_to_hdmi' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
	Parameter C_TMDS_DATA_SIZE bound to: 8 - type: integer 
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (4#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'MasterOSERDESE2xI' to cell 'OSERDESE2' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:65]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SlaveOSERDESE2xI' to cell 'OSERDESE2' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (5#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh0xI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:214]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh1xI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:223]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh2xI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxClkxI' to cell 'OBUFDS' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'vga_to_hdmi' (6#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (7#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
INFO: [Synth 8-638] synthesizing module 'image_generator' [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/image_generator/src/hdl/image_generator.vhd:48]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'image_generator' (8#1) [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/image_generator/src/hdl/image_generator.vhd:48]
WARNING: [Synth 8-3848] Net LedxDO in module/entity mandelbrot_pinout does not have driver. [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_pinout' (9#1) [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
WARNING: [Synth 8-3331] design vga_to_hdmi has unconnected port HdmiSourcexDIO[HdmiSourceInxS][HdmiTxHpdxS]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[1]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2022.305 ; gain = 266.438 ; free physical = 2667 ; free virtual = 13478
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2022.305 ; gain = 266.438 ; free physical = 2660 ; free virtual = 13471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2022.305 ; gain = 266.438 ; free physical = 2660 ; free virtual = 13471
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2025.270 ; gain = 0.000 ; free physical = 2651 ; free virtual = 13463
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mandelbrot_pinout_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mandelbrot_pinout_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2153.070 ; gain = 0.000 ; free physical = 2495 ; free virtual = 13307
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2153.070 ; gain = 0.000 ; free physical = 2498 ; free virtual = 13310
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2640 ; free virtual = 13452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2640 ; free virtual = 13452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \VgaHdmiCDxB.HdmixI /\ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2640 ; free virtual = 13452
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:212]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/LPSC_project/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:213]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2631 ; free virtual = 13443
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_stripes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module vga_controler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module image_generator 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design hdmi has unconnected port HdmiTxHpdxSI
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[1]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[0]
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[7]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[6]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[6]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[5]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[4]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[2]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[5]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[3]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[3]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[1]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[2]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[0]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[0]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[8]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[1]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[15]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[15]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[14]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[14]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[12]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[12]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[13]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[13]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[11]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[11]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[10]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[10]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[9]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[8]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[9]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[22]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[22]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[20]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[20]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[19]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[18]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[19]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]'
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[18]' (FDC) to 'FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[7]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[6]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[4]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[4]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[0]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[7]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[2]'
INFO: [Synth 8-3886] merging instance 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]' (FD) to 'VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2606 ; free virtual = 13422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2489 ; free virtual = 13305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:18 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2486 ; free virtual = 13301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:18 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_vga_hdmi_1024x600 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_vga_hdmi_1024x600_bbox_0 |     1|
|2     |BUFG                         |     1|
|3     |CARRY4                       |    36|
|4     |LUT1                         |     5|
|5     |LUT2                         |    99|
|6     |LUT3                         |   128|
|7     |LUT4                         |    14|
|8     |LUT5                         |    13|
|9     |LUT6                         |    32|
|10    |OSERDESE2                    |     4|
|11    |OSERDESE2_1                  |     4|
|12    |FDCE                         |    37|
|13    |FDRE                         |    28|
|14    |IBUF                         |     2|
|15    |OBUF                         |     1|
|16    |OBUFDS                       |     4|
|17    |OBUFT                        |     8|
+------+-----------------------------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------+------+
|      |Instance                          |Module               |Cells |
+------+----------------------------------+---------------------+------+
|1     |top                               |                     |   419|
|2     |  \FpgaUserCDxB.ImageGeneratorxI  |image_generator      |    16|
|3     |  \VgaHdmiCDxB.HdmixI             |hdmi                 |   392|
|4     |    VgaToHdmixI                   |vga_to_hdmi          |    73|
|5     |      SerializerChannel0xI        |serializer_10_to_1   |     2|
|6     |      SerializerChannel1xI        |serializer_10_to_1_0 |     2|
|7     |      SerializerChannel2xI        |serializer_10_to_1_1 |     2|
|8     |      SerializerChannel3xI        |serializer_10_to_1_2 |     2|
|9     |      TmdsEncoderC0xI             |tmds_encoder         |    24|
|10    |      TmdsEncoderC1xI             |tmds_encoder_3       |    16|
|11    |      TmdsEncoderC2xI             |tmds_encoder_4       |    21|
|12    |    VgaxI                         |vga                  |   314|
|13    |      VgaControlerxI              |vga_controler        |   314|
+------+----------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2485 ; free virtual = 13301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 2153.070 ; gain = 266.438 ; free physical = 2538 ; free virtual = 13354
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2153.070 ; gain = 397.203 ; free physical = 2538 ; free virtual = 13354
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2153.070 ; gain = 0.000 ; free physical = 2612 ; free virtual = 13427
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.070 ; gain = 0.000 ; free physical = 2553 ; free virtual = 13369
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 2153.070 ; gain = 614.246 ; free physical = 2685 ; free virtual = 13501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.070 ; gain = 0.000 ; free physical = 2685 ; free virtual = 13501
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_pinout_utilization_synth.rpt -pb mandelbrot_pinout_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  5 18:04:31 2020...
