 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:30:00 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db)
    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)

Number of ports:                          199
Number of nets:                           982
Number of cells:                          719
Number of combinational cells:            520
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         60
Number of references:                      21

Combinational area:               1472.002042
Buf/Inv area:                       79.292929
Noncombinational area:            1291.559850
Macro/Black Box area:                0.000000
Net Interconnect area:             694.145606

Total cell area:                  2763.561892
Total area:                       3457.707498
1
