// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ldpcDec_ldpcDec,hls_ip_2021_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2L-e,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.880750,HLS_SYN_LAT=6021022,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=26545,HLS_SYN_LUT=41320,HLS_VERSION=2021_2_1}" *)

module ldpcDec (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        llr_ch_address0,
        llr_ch_ce0,
        llr_ch_q0,
        llr_src_address0,
        llr_src_ce0,
        llr_src_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] llr_ch_address0;
output   llr_ch_ce0;
input  [5:0] llr_ch_q0;
output  [12:0] llr_src_address0;
output   llr_src_ce0;
input  [5:0] llr_src_q0;
output  [11:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [0:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] llr_ch_address0;
reg llr_ch_ce0;
reg llr_src_ce0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] sel_src_V_address0;
reg    sel_src_V_ce0;
wire   [7:0] sel_src_V_q0;
wire   [5:0] sel_src_V_address1;
reg    sel_src_V_ce1;
wire   [7:0] sel_src_V_q1;
wire   [5:0] sel_ch_V_address0;
reg    sel_ch_V_ce0;
wire   [6:0] sel_ch_V_q0;
wire   [5:0] sel_ch_V_address1;
reg    sel_ch_V_ce1;
wire   [6:0] sel_ch_V_q1;
wire   [7:0] select_ln6_fu_472_p3;
reg   [7:0] select_ln6_reg_865;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln6_fu_451_p2;
wire   [5:0] select_ln6_1_fu_480_p3;
reg   [5:0] select_ln6_1_reg_871;
reg   [7:0] sel_src_V_load_reg_913;
wire    ap_CS_fsm_state3;
reg   [7:0] sel_src_V_load_1_reg_918;
reg   [5:0] llr_src_load_reg_923;
wire   [7:0] select_ln26_fu_672_p3;
reg   [7:0] select_ln26_reg_931;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln26_fu_651_p2;
wire   [5:0] select_ln26_1_fu_680_p3;
reg   [5:0] select_ln26_1_reg_937;
reg   [6:0] sel_ch_V_load_reg_965;
wire    ap_CS_fsm_state7;
reg   [6:0] sel_ch_V_load_1_reg_970;
reg   [5:0] llr_ch_load_reg_975;
reg   [18:0] minfo_src_V_address0;
reg    minfo_src_V_ce0;
reg    minfo_src_V_we0;
reg   [5:0] minfo_src_V_d0;
wire   [5:0] minfo_src_V_q0;
reg    minfo_src_V_ce1;
reg    minfo_src_V_we1;
wire   [5:0] minfo_src_V_q1;
reg   [16:0] minfo_ch_V_address0;
reg    minfo_ch_V_ce0;
reg    minfo_ch_V_we0;
reg   [5:0] minfo_ch_V_d0;
wire   [5:0] minfo_ch_V_q0;
reg    minfo_ch_V_ce1;
reg    minfo_ch_V_we1;
wire   [5:0] minfo_ch_V_q1;
reg   [15:0] blockllr_src_V_address0;
reg    blockllr_src_V_ce0;
reg    blockllr_src_V_we0;
wire   [5:0] blockllr_src_V_q0;
reg   [15:0] blockllr_ch_V_address0;
reg    blockllr_ch_V_ce0;
reg    blockllr_ch_V_we0;
wire   [5:0] blockllr_ch_V_q0;
reg   [11:0] llr_ch_2_src_V_address0;
reg    llr_ch_2_src_V_ce0;
reg    llr_ch_2_src_V_we0;
reg   [5:0] llr_ch_2_src_V_d0;
wire   [5:0] llr_ch_2_src_V_q0;
reg   [11:0] llr_src_2_ch_V_address0;
reg    llr_src_2_ch_V_ce0;
reg    llr_src_2_ch_V_we0;
reg   [5:0] llr_src_2_ch_V_d0;
wire   [5:0] llr_src_2_ch_V_q0;
reg   [15:0] blockdout_src_address0;
reg    blockdout_src_ce0;
reg    blockdout_src_we0;
wire   [0:0] blockdout_src_q0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_idle;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_ready;
wire   [11:0] grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0;
wire   [5:0] grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_idle;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_ready;
wire   [18:0] grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0;
wire   [5:0] grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_idle;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_ready;
wire   [12:0] grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0;
wire   [11:0] grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0;
wire   [5:0] grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_idle;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_ready;
wire   [16:0] grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0;
wire   [5:0] grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0;
wire    grp_updateChMinfo_fu_346_ap_start;
wire    grp_updateChMinfo_fu_346_ap_done;
wire    grp_updateChMinfo_fu_346_ap_idle;
wire    grp_updateChMinfo_fu_346_ap_ready;
wire   [16:0] grp_updateChMinfo_fu_346_minfo_ch_address0;
wire    grp_updateChMinfo_fu_346_minfo_ch_ce0;
wire    grp_updateChMinfo_fu_346_minfo_ch_we0;
wire   [5:0] grp_updateChMinfo_fu_346_minfo_ch_d0;
wire   [16:0] grp_updateChMinfo_fu_346_minfo_ch_address1;
wire    grp_updateChMinfo_fu_346_minfo_ch_ce1;
wire    grp_updateChMinfo_fu_346_minfo_ch_we1;
wire   [5:0] grp_updateChMinfo_fu_346_minfo_ch_d1;
wire   [15:0] grp_updateChMinfo_fu_346_blockllr_ch_address0;
wire    grp_updateChMinfo_fu_346_blockllr_ch_ce0;
wire   [11:0] grp_updateChMinfo_fu_346_llr_src_2_ch_address0;
wire    grp_updateChMinfo_fu_346_llr_src_2_ch_ce0;
wire   [11:0] grp_updateChMinfo_fu_346_llr_ch_2_src_address0;
wire    grp_updateChMinfo_fu_346_llr_ch_2_src_ce0;
wire    grp_updateChMinfo_fu_346_llr_ch_2_src_we0;
wire   [5:0] grp_updateChMinfo_fu_346_llr_ch_2_src_d0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_idle;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_ready;
wire   [15:0] grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0;
wire   [11:0] grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_address0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_ce0;
wire    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_we0;
wire   [0:0] grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_d0;
wire    grp_updateSrcMinfo_fu_375_ap_start;
wire    grp_updateSrcMinfo_fu_375_ap_done;
wire    grp_updateSrcMinfo_fu_375_ap_idle;
wire    grp_updateSrcMinfo_fu_375_ap_ready;
wire   [18:0] grp_updateSrcMinfo_fu_375_minfo_src_address0;
wire    grp_updateSrcMinfo_fu_375_minfo_src_ce0;
wire    grp_updateSrcMinfo_fu_375_minfo_src_we0;
wire   [5:0] grp_updateSrcMinfo_fu_375_minfo_src_d0;
wire   [18:0] grp_updateSrcMinfo_fu_375_minfo_src_address1;
wire    grp_updateSrcMinfo_fu_375_minfo_src_ce1;
wire    grp_updateSrcMinfo_fu_375_minfo_src_we1;
wire   [5:0] grp_updateSrcMinfo_fu_375_minfo_src_d1;
wire   [15:0] grp_updateSrcMinfo_fu_375_blockllr_src_address0;
wire    grp_updateSrcMinfo_fu_375_blockllr_src_ce0;
wire   [11:0] grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0;
wire    grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0;
wire    grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0;
wire   [5:0] grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0;
wire   [11:0] grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0;
wire    grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0;
wire   [15:0] grp_updateSrcMinfo_fu_375_blockdout_src_address0;
wire    grp_updateSrcMinfo_fu_375_blockdout_src_ce0;
wire    grp_updateSrcMinfo_fu_375_blockdout_src_we0;
wire   [0:0] grp_updateSrcMinfo_fu_375_blockdout_src_d0;
reg    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_updateChMinfo_fu_346_ap_start_reg;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln316_fu_824_p2;
wire    ap_CS_fsm_state11;
reg    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_updateSrcMinfo_fu_375_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [63:0] select_ln6_2_fu_514_p3;
wire   [63:0] select_ln6_3_fu_523_p3;
wire   [63:0] zext_ln14_fu_552_p1;
wire   [63:0] zext_ln10_2_fu_626_p1;
wire   [63:0] select_ln26_2_fu_714_p3;
wire   [63:0] select_ln26_3_fu_723_p3;
wire   [63:0] zext_ln34_fu_752_p1;
wire   [63:0] zext_ln30_2_fu_816_p1;
reg   [7:0] j_fu_152;
wire   [7:0] add_ln7_fu_557_p2;
reg   [5:0] i_fu_156;
reg   [12:0] indvar_flatten_fu_160;
wire   [12:0] add_ln6_fu_457_p2;
reg   [7:0] j_1_fu_192;
wire   [7:0] add_ln27_fu_757_p2;
reg   [5:0] i_5_fu_196;
reg   [12:0] indvar_flatten11_fu_200;
wire   [12:0] add_ln26_fu_657_p2;
reg   [3:0] iter_num_fu_204;
wire   [3:0] iter_num_2_fu_830_p2;
wire   [5:0] indvars_iv_next137_fu_441_p2;
wire   [0:0] icmp_ln7_fu_466_p2;
wire   [5:0] indvars_iv_next137_mid1_fu_504_p2;
wire   [63:0] indvars_iv_next137_cast_fu_447_p1;
wire   [63:0] zext_ln6_fu_437_p1;
wire   [63:0] indvars_iv_next137_cast_mid1_fu_510_p1;
wire   [10:0] p_shl1_mid2_fu_496_p3;
wire   [10:0] zext_ln7_fu_532_p1;
wire   [10:0] add_ln9_1_fu_536_p2;
wire   [12:0] zext_ln9_fu_542_p1;
wire   [12:0] p_shl_mid2_fu_488_p3;
wire   [12:0] add_ln9_fu_546_p2;
wire   [11:0] tmp_fu_600_p3;
wire   [15:0] p_shl_cast_fu_593_p3;
wire   [15:0] zext_ln10_fu_607_p1;
wire   [15:0] sub_ln10_fu_611_p2;
wire   [15:0] zext_ln10_1_fu_617_p1;
wire   [15:0] add_ln10_fu_620_p2;
wire   [5:0] indvars_iv_next123_fu_641_p2;
wire   [0:0] icmp_ln27_fu_666_p2;
wire   [5:0] indvars_iv_next123_mid1_fu_704_p2;
wire   [63:0] indvars_iv_next123_cast_fu_647_p1;
wire   [63:0] zext_ln26_fu_637_p1;
wire   [63:0] indvars_iv_next123_cast_mid1_fu_710_p1;
wire   [10:0] p_shl3_mid2_fu_696_p3;
wire   [10:0] zext_ln27_fu_732_p1;
wire   [10:0] add_ln29_1_fu_736_p2;
wire   [12:0] zext_ln29_fu_742_p1;
wire   [12:0] p_shl2_mid2_fu_688_p3;
wire   [12:0] add_ln29_fu_746_p2;
wire   [11:0] tmp_29_fu_790_p3;
wire   [15:0] p_shl2_cast_fu_783_p3;
wire   [15:0] zext_ln30_fu_797_p1;
wire   [15:0] sub_ln30_fu_801_p2;
wire   [15:0] zext_ln30_1_fu_807_p1;
wire   [15:0] add_ln30_fu_810_p2;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg = 1'b0;
#0 grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg = 1'b0;
#0 grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg = 1'b0;
#0 grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg = 1'b0;
#0 grp_updateChMinfo_fu_346_ap_start_reg = 1'b0;
#0 grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg = 1'b0;
#0 grp_updateSrcMinfo_fu_375_ap_start_reg = 1'b0;
end

ldpcDec_sel_src_V_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
sel_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sel_src_V_address0),
    .ce0(sel_src_V_ce0),
    .q0(sel_src_V_q0),
    .address1(sel_src_V_address1),
    .ce1(sel_src_V_ce1),
    .q1(sel_src_V_q1)
);

ldpcDec_sel_ch_V_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
sel_ch_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sel_ch_V_address0),
    .ce0(sel_ch_V_ce0),
    .q0(sel_ch_V_q0),
    .address1(sel_ch_V_address1),
    .ce1(sel_ch_V_ce1),
    .q1(sel_ch_V_q1)
);

ldpcDec_minfo_src_V_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 273600 ),
    .AddressWidth( 19 ))
minfo_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(minfo_src_V_address0),
    .ce0(minfo_src_V_ce0),
    .we0(minfo_src_V_we0),
    .d0(minfo_src_V_d0),
    .q0(minfo_src_V_q0),
    .address1(grp_updateSrcMinfo_fu_375_minfo_src_address1),
    .ce1(minfo_src_V_ce1),
    .we1(minfo_src_V_we1),
    .d1(grp_updateSrcMinfo_fu_375_minfo_src_d1),
    .q1(minfo_src_V_q1)
);

ldpcDec_minfo_ch_V_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 122880 ),
    .AddressWidth( 17 ))
minfo_ch_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(minfo_ch_V_address0),
    .ce0(minfo_ch_V_ce0),
    .we0(minfo_ch_V_we0),
    .d0(minfo_ch_V_d0),
    .q0(minfo_ch_V_q0),
    .address1(grp_updateChMinfo_fu_346_minfo_ch_address1),
    .ce1(minfo_ch_V_ce1),
    .we1(minfo_ch_V_we1),
    .d1(grp_updateChMinfo_fu_346_minfo_ch_d1),
    .q1(minfo_ch_V_q1)
);

ldpcDec_blockllr_src_V_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 38400 ),
    .AddressWidth( 16 ))
blockllr_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blockllr_src_V_address0),
    .ce0(blockllr_src_V_ce0),
    .we0(blockllr_src_V_we0),
    .d0(llr_src_q0),
    .q0(blockllr_src_V_q0)
);

ldpcDec_blockllr_ch_V_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 48000 ),
    .AddressWidth( 16 ))
blockllr_ch_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blockllr_ch_V_address0),
    .ce0(blockllr_ch_V_ce0),
    .we0(blockllr_ch_V_we0),
    .d0(llr_ch_q0),
    .q0(blockllr_ch_V_q0)
);

ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 3200 ),
    .AddressWidth( 12 ))
llr_ch_2_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(llr_ch_2_src_V_address0),
    .ce0(llr_ch_2_src_V_ce0),
    .we0(llr_ch_2_src_V_we0),
    .d0(llr_ch_2_src_V_d0),
    .q0(llr_ch_2_src_V_q0)
);

ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 3200 ),
    .AddressWidth( 12 ))
llr_src_2_ch_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(llr_src_2_ch_V_address0),
    .ce0(llr_src_2_ch_V_ce0),
    .we0(llr_src_2_ch_V_we0),
    .d0(llr_src_2_ch_V_d0),
    .q0(llr_src_2_ch_V_q0)
);

ldpcDec_blockdout_src_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 38400 ),
    .AddressWidth( 16 ))
blockdout_src_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blockdout_src_address0),
    .ce0(blockdout_src_ce0),
    .we0(blockdout_src_we0),
    .d0(grp_updateSrcMinfo_fu_375_blockdout_src_d0),
    .q0(blockdout_src_q0)
);

ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_19_4 grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start),
    .ap_done(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done),
    .ap_idle(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_idle),
    .ap_ready(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_ready),
    .llr_src_2_ch_V_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0),
    .llr_src_2_ch_V_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0),
    .llr_src_2_ch_V_we0(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0),
    .llr_src_2_ch_V_d0(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0)
);

ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3 grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start),
    .ap_done(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done),
    .ap_idle(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_idle),
    .ap_ready(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_ready),
    .zext_ln7_1(select_ln6_reg_865),
    .minfo_src_V_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0),
    .minfo_src_V_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0),
    .minfo_src_V_we0(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0),
    .minfo_src_V_d0(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0),
    .select_ln6_3(sel_src_V_load_reg_913),
    .select_ln6_4(sel_src_V_load_1_reg_918),
    .llr_src_load(llr_src_load_reg_923)
);

ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_39_4 grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start),
    .ap_done(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done),
    .ap_idle(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_idle),
    .ap_ready(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_ready),
    .llr_ch_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0),
    .llr_ch_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0),
    .llr_ch_q0(llr_ch_q0),
    .llr_ch_2_src_V_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0),
    .llr_ch_2_src_V_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0),
    .llr_ch_2_src_V_we0(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0),
    .llr_ch_2_src_V_d0(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0)
);

ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_31_3 grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start),
    .ap_done(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done),
    .ap_idle(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_idle),
    .ap_ready(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_ready),
    .zext_ln27_1(select_ln26_reg_931),
    .minfo_ch_V_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0),
    .minfo_ch_V_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0),
    .minfo_ch_V_we0(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0),
    .minfo_ch_V_d0(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0),
    .select_ln26_3(sel_ch_V_load_reg_965),
    .select_ln26_4(sel_ch_V_load_1_reg_970),
    .llr_ch_load_1(llr_ch_load_reg_975)
);

ldpcDec_updateChMinfo grp_updateChMinfo_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_updateChMinfo_fu_346_ap_start),
    .ap_done(grp_updateChMinfo_fu_346_ap_done),
    .ap_idle(grp_updateChMinfo_fu_346_ap_idle),
    .ap_ready(grp_updateChMinfo_fu_346_ap_ready),
    .minfo_ch_address0(grp_updateChMinfo_fu_346_minfo_ch_address0),
    .minfo_ch_ce0(grp_updateChMinfo_fu_346_minfo_ch_ce0),
    .minfo_ch_we0(grp_updateChMinfo_fu_346_minfo_ch_we0),
    .minfo_ch_d0(grp_updateChMinfo_fu_346_minfo_ch_d0),
    .minfo_ch_q0(minfo_ch_V_q0),
    .minfo_ch_address1(grp_updateChMinfo_fu_346_minfo_ch_address1),
    .minfo_ch_ce1(grp_updateChMinfo_fu_346_minfo_ch_ce1),
    .minfo_ch_we1(grp_updateChMinfo_fu_346_minfo_ch_we1),
    .minfo_ch_d1(grp_updateChMinfo_fu_346_minfo_ch_d1),
    .minfo_ch_q1(minfo_ch_V_q1),
    .blockllr_ch_address0(grp_updateChMinfo_fu_346_blockllr_ch_address0),
    .blockllr_ch_ce0(grp_updateChMinfo_fu_346_blockllr_ch_ce0),
    .blockllr_ch_q0(blockllr_ch_V_q0),
    .llr_src_2_ch_address0(grp_updateChMinfo_fu_346_llr_src_2_ch_address0),
    .llr_src_2_ch_ce0(grp_updateChMinfo_fu_346_llr_src_2_ch_ce0),
    .llr_src_2_ch_q0(llr_src_2_ch_V_q0),
    .llr_ch_2_src_address0(grp_updateChMinfo_fu_346_llr_ch_2_src_address0),
    .llr_ch_2_src_ce0(grp_updateChMinfo_fu_346_llr_ch_2_src_ce0),
    .llr_ch_2_src_we0(grp_updateChMinfo_fu_346_llr_ch_2_src_we0),
    .llr_ch_2_src_d0(grp_updateChMinfo_fu_346_llr_ch_2_src_d0)
);

ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3 grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start),
    .ap_done(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done),
    .ap_idle(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_idle),
    .ap_ready(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_ready),
    .blockdout_src_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0),
    .blockdout_src_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0),
    .blockdout_src_q0(blockdout_src_q0),
    .output_r_address0(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_address0),
    .output_r_ce0(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_ce0),
    .output_r_we0(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_we0),
    .output_r_d0(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_d0)
);

ldpcDec_updateSrcMinfo grp_updateSrcMinfo_fu_375(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_updateSrcMinfo_fu_375_ap_start),
    .ap_done(grp_updateSrcMinfo_fu_375_ap_done),
    .ap_idle(grp_updateSrcMinfo_fu_375_ap_idle),
    .ap_ready(grp_updateSrcMinfo_fu_375_ap_ready),
    .minfo_src_address0(grp_updateSrcMinfo_fu_375_minfo_src_address0),
    .minfo_src_ce0(grp_updateSrcMinfo_fu_375_minfo_src_ce0),
    .minfo_src_we0(grp_updateSrcMinfo_fu_375_minfo_src_we0),
    .minfo_src_d0(grp_updateSrcMinfo_fu_375_minfo_src_d0),
    .minfo_src_q0(minfo_src_V_q0),
    .minfo_src_address1(grp_updateSrcMinfo_fu_375_minfo_src_address1),
    .minfo_src_ce1(grp_updateSrcMinfo_fu_375_minfo_src_ce1),
    .minfo_src_we1(grp_updateSrcMinfo_fu_375_minfo_src_we1),
    .minfo_src_d1(grp_updateSrcMinfo_fu_375_minfo_src_d1),
    .minfo_src_q1(minfo_src_V_q1),
    .blockllr_src_address0(grp_updateSrcMinfo_fu_375_blockllr_src_address0),
    .blockllr_src_ce0(grp_updateSrcMinfo_fu_375_blockllr_src_ce0),
    .blockllr_src_q0(blockllr_src_V_q0),
    .llr_src_2_ch_address0(grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0),
    .llr_src_2_ch_ce0(grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0),
    .llr_src_2_ch_we0(grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0),
    .llr_src_2_ch_d0(grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0),
    .llr_ch_2_src_address0(grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0),
    .llr_ch_2_src_ce0(grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0),
    .llr_ch_2_src_q0(llr_ch_2_src_V_q0),
    .blockdout_src_address0(grp_updateSrcMinfo_fu_375_blockdout_src_address0),
    .blockdout_src_ce0(grp_updateSrcMinfo_fu_375_blockdout_src_ce0),
    .blockdout_src_we0(grp_updateSrcMinfo_fu_375_blockdout_src_we0),
    .blockdout_src_d0(grp_updateSrcMinfo_fu_375_blockdout_src_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg <= 1'b1;
        end else if ((grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_ready == 1'b1)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln6_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_ready == 1'b1)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg <= 1'b1;
        end else if ((grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_ready == 1'b1)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln316_fu_824_p2 == 1'd1))) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_ready == 1'b1)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd1))) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg <= 1'b1;
        end else if ((grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_ready == 1'b1)) begin
            grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_updateChMinfo_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln316_fu_824_p2 == 1'd0))) begin
            grp_updateChMinfo_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_updateChMinfo_fu_346_ap_ready == 1'b1)) begin
            grp_updateChMinfo_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_updateSrcMinfo_fu_375_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_updateSrcMinfo_fu_375_ap_start_reg <= 1'b1;
        end else if ((grp_updateSrcMinfo_fu_375_ap_ready == 1'b1)) begin
            grp_updateSrcMinfo_fu_375_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_5_fu_196 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd0))) begin
        i_5_fu_196 <= select_ln26_1_fu_680_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_156 <= 6'd0;
    end else if (((icmp_ln6_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_156 <= select_ln6_1_fu_480_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten11_fu_200 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd0))) begin
        indvar_flatten11_fu_200 <= add_ln26_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_fu_160 <= 13'd0;
    end else if (((icmp_ln6_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_160 <= add_ln6_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd1))) begin
        iter_num_fu_204 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln316_fu_824_p2 == 1'd0))) begin
        iter_num_fu_204 <= iter_num_2_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_1_fu_192 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd0))) begin
        j_1_fu_192 <= add_ln27_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_152 <= 8'd0;
    end else if (((icmp_ln6_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_fu_152 <= add_ln7_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        llr_ch_load_reg_975 <= llr_ch_q0;
        sel_ch_V_load_1_reg_970 <= sel_ch_V_q0;
        sel_ch_V_load_reg_965 <= sel_ch_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        llr_src_load_reg_923 <= llr_src_q0;
        sel_src_V_load_1_reg_918 <= sel_src_V_q0;
        sel_src_V_load_reg_913 <= sel_src_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd0))) begin
        select_ln26_1_reg_937 <= select_ln26_1_fu_680_p3;
        select_ln26_reg_931 <= select_ln26_fu_672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        select_ln6_1_reg_871 <= select_ln6_1_fu_480_p3;
        select_ln6_reg_865 <= select_ln6_fu_472_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_updateChMinfo_fu_346_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_updateSrcMinfo_fu_375_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        blockdout_src_address0 = grp_updateSrcMinfo_fu_375_blockdout_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        blockdout_src_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0;
    end else begin
        blockdout_src_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        blockdout_src_ce0 = grp_updateSrcMinfo_fu_375_blockdout_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        blockdout_src_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0;
    end else begin
        blockdout_src_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        blockdout_src_we0 = grp_updateSrcMinfo_fu_375_blockdout_src_we0;
    end else begin
        blockdout_src_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        blockllr_ch_V_address0 = zext_ln30_2_fu_816_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        blockllr_ch_V_address0 = grp_updateChMinfo_fu_346_blockllr_ch_address0;
    end else begin
        blockllr_ch_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        blockllr_ch_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        blockllr_ch_V_ce0 = grp_updateChMinfo_fu_346_blockllr_ch_ce0;
    end else begin
        blockllr_ch_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        blockllr_ch_V_we0 = 1'b1;
    end else begin
        blockllr_ch_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        blockllr_src_V_address0 = zext_ln10_2_fu_626_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        blockllr_src_V_address0 = grp_updateSrcMinfo_fu_375_blockllr_src_address0;
    end else begin
        blockllr_src_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        blockllr_src_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        blockllr_src_V_ce0 = grp_updateSrcMinfo_fu_375_blockllr_src_ce0;
    end else begin
        blockllr_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        blockllr_src_V_we0 = 1'b1;
    end else begin
        blockllr_src_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        llr_ch_2_src_V_address0 = grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        llr_ch_2_src_V_address0 = grp_updateChMinfo_fu_346_llr_ch_2_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llr_ch_2_src_V_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0;
    end else begin
        llr_ch_2_src_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        llr_ch_2_src_V_ce0 = grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        llr_ch_2_src_V_ce0 = grp_updateChMinfo_fu_346_llr_ch_2_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llr_ch_2_src_V_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0;
    end else begin
        llr_ch_2_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        llr_ch_2_src_V_d0 = grp_updateChMinfo_fu_346_llr_ch_2_src_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llr_ch_2_src_V_d0 = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0;
    end else begin
        llr_ch_2_src_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        llr_ch_2_src_V_we0 = grp_updateChMinfo_fu_346_llr_ch_2_src_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llr_ch_2_src_V_we0 = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0;
    end else begin
        llr_ch_2_src_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd0))) begin
        llr_ch_address0 = zext_ln34_fu_752_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llr_ch_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0;
    end else begin
        llr_ch_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd0))) begin
        llr_ch_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llr_ch_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0;
    end else begin
        llr_ch_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        llr_src_2_ch_V_address0 = grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        llr_src_2_ch_V_address0 = grp_updateChMinfo_fu_346_llr_src_2_ch_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llr_src_2_ch_V_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0;
    end else begin
        llr_src_2_ch_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        llr_src_2_ch_V_ce0 = grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        llr_src_2_ch_V_ce0 = grp_updateChMinfo_fu_346_llr_src_2_ch_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llr_src_2_ch_V_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0;
    end else begin
        llr_src_2_ch_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        llr_src_2_ch_V_d0 = grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llr_src_2_ch_V_d0 = grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0;
    end else begin
        llr_src_2_ch_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        llr_src_2_ch_V_we0 = grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llr_src_2_ch_V_we0 = grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0;
    end else begin
        llr_src_2_ch_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        llr_src_ce0 = 1'b1;
    end else begin
        llr_src_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        minfo_ch_V_address0 = grp_updateChMinfo_fu_346_minfo_ch_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        minfo_ch_V_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0;
    end else begin
        minfo_ch_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        minfo_ch_V_ce0 = grp_updateChMinfo_fu_346_minfo_ch_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        minfo_ch_V_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0;
    end else begin
        minfo_ch_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        minfo_ch_V_ce1 = grp_updateChMinfo_fu_346_minfo_ch_ce1;
    end else begin
        minfo_ch_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        minfo_ch_V_d0 = grp_updateChMinfo_fu_346_minfo_ch_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        minfo_ch_V_d0 = grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0;
    end else begin
        minfo_ch_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        minfo_ch_V_we0 = grp_updateChMinfo_fu_346_minfo_ch_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        minfo_ch_V_we0 = grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0;
    end else begin
        minfo_ch_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        minfo_ch_V_we1 = grp_updateChMinfo_fu_346_minfo_ch_we1;
    end else begin
        minfo_ch_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        minfo_src_V_address0 = grp_updateSrcMinfo_fu_375_minfo_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        minfo_src_V_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0;
    end else begin
        minfo_src_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        minfo_src_V_ce0 = grp_updateSrcMinfo_fu_375_minfo_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        minfo_src_V_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0;
    end else begin
        minfo_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        minfo_src_V_ce1 = grp_updateSrcMinfo_fu_375_minfo_src_ce1;
    end else begin
        minfo_src_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        minfo_src_V_d0 = grp_updateSrcMinfo_fu_375_minfo_src_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        minfo_src_V_d0 = grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0;
    end else begin
        minfo_src_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        minfo_src_V_we0 = grp_updateSrcMinfo_fu_375_minfo_src_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        minfo_src_V_we0 = grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0;
    end else begin
        minfo_src_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        minfo_src_V_we1 = grp_updateSrcMinfo_fu_375_minfo_src_we1;
    end else begin
        minfo_src_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sel_ch_V_ce0 = 1'b1;
    end else begin
        sel_ch_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sel_ch_V_ce1 = 1'b1;
    end else begin
        sel_ch_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sel_src_V_ce0 = 1'b1;
    end else begin
        sel_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sel_src_V_ce1 = 1'b1;
    end else begin
        sel_src_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln6_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln26_fu_651_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln316_fu_824_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_updateChMinfo_fu_346_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_updateSrcMinfo_fu_375_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_620_p2 = (sub_ln10_fu_611_p2 + zext_ln10_1_fu_617_p1);

assign add_ln26_fu_657_p2 = (indvar_flatten11_fu_200 + 13'd1);

assign add_ln27_fu_757_p2 = (select_ln26_fu_672_p3 + 8'd1);

assign add_ln29_1_fu_736_p2 = (p_shl3_mid2_fu_696_p3 + zext_ln27_fu_732_p1);

assign add_ln29_fu_746_p2 = (zext_ln29_fu_742_p1 + p_shl2_mid2_fu_688_p3);

assign add_ln30_fu_810_p2 = (sub_ln30_fu_801_p2 + zext_ln30_1_fu_807_p1);

assign add_ln6_fu_457_p2 = (indvar_flatten_fu_160 + 13'd1);

assign add_ln7_fu_557_p2 = (select_ln6_fu_472_p3 + 8'd1);

assign add_ln9_1_fu_536_p2 = (p_shl1_mid2_fu_496_p3 + zext_ln7_fu_532_p1);

assign add_ln9_fu_546_p2 = (zext_ln9_fu_542_p1 + p_shl_mid2_fu_488_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start = grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg;

assign grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start = grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg;

assign grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start = grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg;

assign grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg;

assign grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start = grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg;

assign grp_updateChMinfo_fu_346_ap_start = grp_updateChMinfo_fu_346_ap_start_reg;

assign grp_updateSrcMinfo_fu_375_ap_start = grp_updateSrcMinfo_fu_375_ap_start_reg;

assign icmp_ln26_fu_651_p2 = ((indvar_flatten11_fu_200 == 13'd8000) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_666_p2 = ((j_1_fu_192 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_824_p2 = ((iter_num_fu_204 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln6_fu_451_p2 = ((indvar_flatten_fu_160 == 13'd6400) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_466_p2 = ((j_fu_152 == 8'd160) ? 1'b1 : 1'b0);

assign indvars_iv_next123_cast_fu_647_p1 = indvars_iv_next123_fu_641_p2;

assign indvars_iv_next123_cast_mid1_fu_710_p1 = indvars_iv_next123_mid1_fu_704_p2;

assign indvars_iv_next123_fu_641_p2 = (i_5_fu_196 + 6'd1);

assign indvars_iv_next123_mid1_fu_704_p2 = (i_5_fu_196 + 6'd2);

assign indvars_iv_next137_cast_fu_447_p1 = indvars_iv_next137_fu_441_p2;

assign indvars_iv_next137_cast_mid1_fu_510_p1 = indvars_iv_next137_mid1_fu_504_p2;

assign indvars_iv_next137_fu_441_p2 = (i_fu_156 + 6'd1);

assign indvars_iv_next137_mid1_fu_504_p2 = (i_fu_156 + 6'd2);

assign iter_num_2_fu_830_p2 = (iter_num_fu_204 + 4'd1);

assign llr_src_address0 = zext_ln14_fu_552_p1;

assign output_r_address0 = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_address0;

assign output_r_ce0 = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_ce0;

assign output_r_d0 = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_d0;

assign output_r_we0 = grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_we0;

assign p_shl1_mid2_fu_496_p3 = {{select_ln6_1_fu_480_p3}, {5'd0}};

assign p_shl2_cast_fu_783_p3 = {{select_ln26_1_reg_937}, {10'd0}};

assign p_shl2_mid2_fu_688_p3 = {{select_ln26_1_fu_680_p3}, {7'd0}};

assign p_shl3_mid2_fu_696_p3 = {{select_ln26_1_fu_680_p3}, {5'd0}};

assign p_shl_cast_fu_593_p3 = {{select_ln6_1_reg_871}, {10'd0}};

assign p_shl_mid2_fu_488_p3 = {{select_ln6_1_fu_480_p3}, {7'd0}};

assign sel_ch_V_address0 = select_ln26_3_fu_723_p3;

assign sel_ch_V_address1 = select_ln26_2_fu_714_p3;

assign sel_src_V_address0 = select_ln6_3_fu_523_p3;

assign sel_src_V_address1 = select_ln6_2_fu_514_p3;

assign select_ln26_1_fu_680_p3 = ((icmp_ln27_fu_666_p2[0:0] == 1'b1) ? indvars_iv_next123_fu_641_p2 : i_5_fu_196);

assign select_ln26_2_fu_714_p3 = ((icmp_ln27_fu_666_p2[0:0] == 1'b1) ? indvars_iv_next123_cast_fu_647_p1 : zext_ln26_fu_637_p1);

assign select_ln26_3_fu_723_p3 = ((icmp_ln27_fu_666_p2[0:0] == 1'b1) ? indvars_iv_next123_cast_mid1_fu_710_p1 : indvars_iv_next123_cast_fu_647_p1);

assign select_ln26_fu_672_p3 = ((icmp_ln27_fu_666_p2[0:0] == 1'b1) ? 8'd0 : j_1_fu_192);

assign select_ln6_1_fu_480_p3 = ((icmp_ln7_fu_466_p2[0:0] == 1'b1) ? indvars_iv_next137_fu_441_p2 : i_fu_156);

assign select_ln6_2_fu_514_p3 = ((icmp_ln7_fu_466_p2[0:0] == 1'b1) ? indvars_iv_next137_cast_fu_447_p1 : zext_ln6_fu_437_p1);

assign select_ln6_3_fu_523_p3 = ((icmp_ln7_fu_466_p2[0:0] == 1'b1) ? indvars_iv_next137_cast_mid1_fu_510_p1 : indvars_iv_next137_cast_fu_447_p1);

assign select_ln6_fu_472_p3 = ((icmp_ln7_fu_466_p2[0:0] == 1'b1) ? 8'd0 : j_fu_152);

assign sub_ln10_fu_611_p2 = (p_shl_cast_fu_593_p3 - zext_ln10_fu_607_p1);

assign sub_ln30_fu_801_p2 = (p_shl2_cast_fu_783_p3 - zext_ln30_fu_797_p1);

assign tmp_29_fu_790_p3 = {{select_ln26_1_reg_937}, {6'd0}};

assign tmp_fu_600_p3 = {{select_ln6_1_reg_871}, {6'd0}};

assign zext_ln10_1_fu_617_p1 = select_ln6_reg_865;

assign zext_ln10_2_fu_626_p1 = add_ln10_fu_620_p2;

assign zext_ln10_fu_607_p1 = tmp_fu_600_p3;

assign zext_ln14_fu_552_p1 = add_ln9_fu_546_p2;

assign zext_ln26_fu_637_p1 = i_5_fu_196;

assign zext_ln27_fu_732_p1 = select_ln26_fu_672_p3;

assign zext_ln29_fu_742_p1 = add_ln29_1_fu_736_p2;

assign zext_ln30_1_fu_807_p1 = select_ln26_reg_931;

assign zext_ln30_2_fu_816_p1 = add_ln30_fu_810_p2;

assign zext_ln30_fu_797_p1 = tmp_29_fu_790_p3;

assign zext_ln34_fu_752_p1 = add_ln29_fu_746_p2;

assign zext_ln6_fu_437_p1 = i_fu_156;

assign zext_ln7_fu_532_p1 = select_ln6_fu_472_p3;

assign zext_ln9_fu_542_p1 = add_ln9_1_fu_536_p2;

endmodule //ldpcDec
