Analysis & Synthesis report for musicfail
Wed Dec 10 14:03:09 2014
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |musicfail|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated
 18. Parameter Settings for User Entity Instance: twovoicemem:musical|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "twovoicemem:musical"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 10 14:03:09 2014      ;
; Quartus II 32-bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; musicfail                                  ;
; Top-level Entity Name           ; musicfail                                  ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 623                                        ;
; Total pins                      ; 59                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 16,384                                     ;
; Total DSP Blocks                ; 12                                         ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; musicfail          ; musicfail          ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; twovoicemem.v                    ; yes             ; User Wizard-Generated File             ; E:/MarkMusic/twovoicemem.v                                           ;         ;
; musicfail.v                      ; yes             ; Auto-Found Verilog HDL File            ; E:/MarkMusic/musicfail.v                                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_sio2.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/altsyncram_sio2.tdf                                  ;         ;
; musical.mif                      ; yes             ; Auto-Found Memory Initialization File  ; E:/MarkMusic/musical.mif                                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_2dm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/lpm_divide_2dm.tdf                                   ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/sign_div_unsign_9nh.tdf                              ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/alt_u_div_o2f.tdf                                    ;         ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/lpm_divide_tcm.tdf                                   ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/sign_div_unsign_3nh.tdf                              ;         ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/MarkMusic/db/alt_u_div_c2f.tdf                                    ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 2363               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 4416               ;
;     -- 7 input functions                    ; 85                 ;
;     -- 6 input functions                    ; 173                ;
;     -- 5 input functions                    ; 1138               ;
;     -- 4 input functions                    ; 1024               ;
;     -- <=3 input functions                  ; 1996               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 623                ;
;                                             ;                    ;
; I/O pins                                    ; 59                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 16384              ;
; Total DSP Blocks                            ; 12                 ;
; Maximum fan-out node                        ; CLOCK_50_B5B~input ;
; Maximum fan-out                             ; 604                ;
; Total fan-out                               ; 19635              ;
; Average fan-out                             ; 3.78               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |musicfail                                ; 4416 (771)        ; 623 (623)    ; 16384             ; 12         ; 59   ; 0            ; |musicfail                                                                                                 ; work         ;
;    |hexDisplay:hexDisp0|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|hexDisplay:hexDisp0                                                                             ; work         ;
;    |hexDisplay:hexDisp1|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|hexDisplay:hexDisp1                                                                             ; work         ;
;    |hexDisplay:hexDisp2|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|hexDisplay:hexDisp2                                                                             ; work         ;
;    |hexDisplay:hexDisp3|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|hexDisplay:hexDisp3                                                                             ; work         ;
;    |lpm_divide:Div0|                      ; 624 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div0                                                                                 ; work         ;
;       |lpm_divide_tcm:auto_generated|     ; 624 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div0|lpm_divide_tcm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_3nh:divider|    ; 624 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;             |alt_u_div_c2f:divider|       ; 624 (624)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider ; work         ;
;    |lpm_divide:Div1|                      ; 1186 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div1                                                                                 ; work         ;
;       |lpm_divide_2dm:auto_generated|     ; 1186 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div1|lpm_divide_2dm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider|    ; 1186 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_o2f:divider|       ; 1186 (1186)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; work         ;
;    |lpm_divide:Div2|                      ; 624 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div2                                                                                 ; work         ;
;       |lpm_divide_tcm:auto_generated|     ; 624 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div2|lpm_divide_tcm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_3nh:divider|    ; 624 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div2|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;             |alt_u_div_c2f:divider|       ; 624 (624)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div2|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider ; work         ;
;    |lpm_divide:Div3|                      ; 1183 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div3                                                                                 ; work         ;
;       |lpm_divide_2dm:auto_generated|     ; 1183 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div3|lpm_divide_2dm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider|    ; 1183 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_o2f:divider|       ; 1183 (1183)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |musicfail|lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; work         ;
;    |twovoicemem:musical|                  ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |musicfail|twovoicemem:musical                                                                             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |musicfail|twovoicemem:musical|altsyncram:altsyncram_component                                             ; work         ;
;          |altsyncram_sio2:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; musical.mif ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 8           ; 2.00                ; --                ;
; Independent 27x27   ; 4           ; 1.00                ; --                ;
; DSP Block           ; 12          ; --                  ; --                ;
; DSP 18-bit Element  ; 8           ; 2.00                ; --                ;
; DSP 27-bit Element  ; 4           ; 1.00                ; --                ;
; Unsigned Multiplier ; 12          ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+----------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |musicfail|twovoicemem:musical ; E:/MarkMusic/twovoicemem.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |musicfail|state                     ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; new_val[0]                                          ; new_val[0]          ; yes                    ;
; new_val[1]                                          ; new_val[0]          ; yes                    ;
; new_val[2]                                          ; new_val[0]          ; yes                    ;
; new_val[3]                                          ; new_val[0]          ; yes                    ;
; new_val[4]                                          ; new_val[0]          ; yes                    ;
; new_val[5]                                          ; new_val[0]          ; yes                    ;
; new_val[6]                                          ; new_val[0]          ; yes                    ;
; new_val[7]                                          ; new_val[0]          ; yes                    ;
; new_val[8]                                          ; new_val[0]          ; yes                    ;
; halt                                                ; always3             ; yes                    ;
; new_val[9]                                          ; new_val[0]          ; yes                    ;
; second_new_val[0]                                   ; second_new_val[0]   ; yes                    ;
; second_halt                                         ; always2             ; yes                    ;
; second_new_val[1]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[2]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[3]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[4]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[5]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[6]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[7]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[8]                                   ; second_new_val[0]   ; yes                    ;
; second_new_val[9]                                   ; second_new_val[0]   ; yes                    ;
; Number of user-specified and inferred latches = 22  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; second_note_duration[5]                 ; Stuck at GND due to stuck port data_in ;
; note_duration[5]                        ; Stuck at GND due to stuck port data_in ;
; second_real_sample[22,23]               ; Merged with second_real_sample[21]     ;
; real_sample[22,23]                      ; Merged with real_sample[21]            ;
; state.11                                ; Lost fanout                            ;
; state~2                                 ; Lost fanout                            ;
; state~3                                 ; Lost fanout                            ;
; sample[23]                              ; Merged with sample[22]                 ;
; freqs~0                                 ; Stuck at GND due to stuck port clock   ;
; freqs~1                                 ; Stuck at GND due to stuck port clock   ;
; freqs~2                                 ; Stuck at GND due to stuck port clock   ;
; freqs~3                                 ; Stuck at GND due to stuck port clock   ;
; freqs~4                                 ; Stuck at GND due to stuck port clock   ;
; freqs~5                                 ; Stuck at GND due to stuck port clock   ;
; freqs~6                                 ; Stuck at GND due to stuck port clock   ;
; freqs~7                                 ; Stuck at GND due to stuck port clock   ;
; freqs~8                                 ; Stuck at GND due to stuck port clock   ;
; freqs~9                                 ; Stuck at GND due to stuck port clock   ;
; freqs~10                                ; Stuck at GND due to stuck port clock   ;
; freqs~11                                ; Stuck at GND due to stuck port clock   ;
; freqs~12                                ; Stuck at GND due to stuck port clock   ;
; freqs~13                                ; Stuck at GND due to stuck port clock   ;
; freqs~14                                ; Stuck at GND due to stuck port clock   ;
; freqs~15                                ; Stuck at GND due to stuck port clock   ;
; freqs~16                                ; Stuck at GND due to stuck port clock   ;
; freqs~17                                ; Stuck at GND due to stuck port clock   ;
; freqs~18                                ; Stuck at GND due to stuck port clock   ;
; freqs~19                                ; Stuck at GND due to stuck port clock   ;
; freqs~20                                ; Stuck at GND due to stuck port clock   ;
; freqs~21                                ; Stuck at GND due to stuck port clock   ;
; freqs~22                                ; Stuck at GND due to stuck port clock   ;
; freqs~23                                ; Stuck at GND due to stuck port clock   ;
; freqs~24                                ; Stuck at GND due to stuck port clock   ;
; freqs~25                                ; Stuck at GND due to stuck port clock   ;
; freqs~26                                ; Stuck at GND due to stuck port clock   ;
; freqs~27                                ; Stuck at GND due to stuck port clock   ;
; freqs~28                                ; Stuck at GND due to stuck port clock   ;
; freqs~29                                ; Stuck at GND due to stuck port clock   ;
; freqs~30                                ; Stuck at GND due to stuck port clock   ;
; freqs~31                                ; Stuck at GND due to stuck port clock   ;
; freqs~32                                ; Stuck at GND due to stuck port clock   ;
; freqs~33                                ; Stuck at GND due to stuck port clock   ;
; freqs~34                                ; Stuck at GND due to stuck port clock   ;
; freqs~35                                ; Stuck at GND due to stuck port clock   ;
; freqs~36                                ; Stuck at GND due to stuck port clock   ;
; freqs~37                                ; Stuck at GND due to stuck port clock   ;
; freqs~38                                ; Stuck at GND due to stuck port clock   ;
; freqs~39                                ; Stuck at GND due to stuck port clock   ;
; freqs~40                                ; Stuck at GND due to stuck port clock   ;
; freqs~41                                ; Stuck at GND due to stuck port clock   ;
; freqs~42                                ; Stuck at GND due to stuck port clock   ;
; freqs~43                                ; Stuck at GND due to stuck port clock   ;
; freqs~44                                ; Stuck at GND due to stuck port clock   ;
; freqs~45                                ; Stuck at GND due to stuck port clock   ;
; freqs~46                                ; Stuck at GND due to stuck port clock   ;
; freqs~47                                ; Stuck at GND due to stuck port clock   ;
; freqs~48                                ; Stuck at GND due to stuck port clock   ;
; freqs~49                                ; Stuck at GND due to stuck port clock   ;
; freqs~50                                ; Stuck at GND due to stuck port clock   ;
; freqs~51                                ; Stuck at GND due to stuck port clock   ;
; freqs~52                                ; Stuck at GND due to stuck port clock   ;
; freqs~53                                ; Stuck at GND due to stuck port clock   ;
; freqs~54                                ; Stuck at GND due to stuck port clock   ;
; freqs~55                                ; Stuck at GND due to stuck port clock   ;
; freqs~56                                ; Stuck at GND due to stuck port clock   ;
; freqs~57                                ; Stuck at GND due to stuck port clock   ;
; freqs~58                                ; Stuck at GND due to stuck port clock   ;
; freqs~59                                ; Stuck at GND due to stuck port clock   ;
; freqs~60                                ; Stuck at GND due to stuck port clock   ;
; freqs~61                                ; Stuck at GND due to stuck port clock   ;
; freqs~62                                ; Stuck at GND due to stuck port clock   ;
; freqs~63                                ; Stuck at GND due to stuck port clock   ;
; freqs~64                                ; Stuck at GND due to stuck port clock   ;
; freqs~65                                ; Stuck at GND due to stuck port clock   ;
; freqs~66                                ; Stuck at GND due to stuck port clock   ;
; freqs~67                                ; Stuck at GND due to stuck port clock   ;
; freqs~68                                ; Stuck at GND due to stuck port clock   ;
; freqs~69                                ; Stuck at GND due to stuck port clock   ;
; freqs~70                                ; Stuck at GND due to stuck port clock   ;
; freqs~71                                ; Stuck at GND due to stuck port clock   ;
; freqs~72                                ; Stuck at GND due to stuck port clock   ;
; freqs~73                                ; Stuck at GND due to stuck port clock   ;
; freqs~74                                ; Stuck at GND due to stuck port clock   ;
; freqs~75                                ; Stuck at GND due to stuck port clock   ;
; freqs~76                                ; Stuck at GND due to stuck port clock   ;
; freqs~77                                ; Stuck at GND due to stuck port clock   ;
; freqs~78                                ; Stuck at GND due to stuck port clock   ;
; freqs~79                                ; Stuck at GND due to stuck port clock   ;
; freqs~80                                ; Stuck at GND due to stuck port clock   ;
; freqs~81                                ; Stuck at GND due to stuck port clock   ;
; freqs~82                                ; Stuck at GND due to stuck port clock   ;
; freqs~83                                ; Stuck at GND due to stuck port clock   ;
; freqs~84                                ; Stuck at GND due to stuck port clock   ;
; freqs~85                                ; Stuck at GND due to stuck port clock   ;
; freqs~86                                ; Stuck at GND due to stuck port clock   ;
; freqs~87                                ; Stuck at GND due to stuck port clock   ;
; freqs~88                                ; Stuck at GND due to stuck port clock   ;
; freqs~89                                ; Stuck at GND due to stuck port clock   ;
; freqs~90                                ; Stuck at GND due to stuck port clock   ;
; freqs~91                                ; Stuck at GND due to stuck port clock   ;
; freqs~92                                ; Stuck at GND due to stuck port clock   ;
; freqs~93                                ; Stuck at GND due to stuck port clock   ;
; freqs~94                                ; Stuck at GND due to stuck port clock   ;
; freqs~95                                ; Stuck at GND due to stuck port clock   ;
; freqs~96                                ; Stuck at GND due to stuck port clock   ;
; freqs~97                                ; Stuck at GND due to stuck port clock   ;
; freqs~98                                ; Stuck at GND due to stuck port clock   ;
; freqs~99                                ; Stuck at GND due to stuck port clock   ;
; freqs~100                               ; Stuck at GND due to stuck port clock   ;
; freqs~101                               ; Stuck at GND due to stuck port clock   ;
; freqs~102                               ; Stuck at GND due to stuck port clock   ;
; freqs~103                               ; Stuck at GND due to stuck port clock   ;
; freqs~104                               ; Stuck at GND due to stuck port clock   ;
; freqs~105                               ; Stuck at GND due to stuck port clock   ;
; freqs~106                               ; Stuck at GND due to stuck port clock   ;
; freqs~107                               ; Stuck at GND due to stuck port clock   ;
; freqs~108                               ; Stuck at GND due to stuck port clock   ;
; freqs~109                               ; Stuck at GND due to stuck port clock   ;
; freqs~110                               ; Stuck at GND due to stuck port clock   ;
; freqs~111                               ; Stuck at GND due to stuck port clock   ;
; freqs~112                               ; Stuck at GND due to stuck port clock   ;
; freqs~113                               ; Stuck at GND due to stuck port clock   ;
; freqs~114                               ; Stuck at GND due to stuck port clock   ;
; freqs~115                               ; Stuck at GND due to stuck port clock   ;
; freqs~116                               ; Stuck at GND due to stuck port clock   ;
; freqs~117                               ; Stuck at GND due to stuck port clock   ;
; freqs~118                               ; Stuck at GND due to stuck port clock   ;
; freqs~119                               ; Stuck at GND due to stuck port clock   ;
; freqs~120                               ; Stuck at GND due to stuck port clock   ;
; freqs~121                               ; Stuck at GND due to stuck port clock   ;
; freqs~122                               ; Stuck at GND due to stuck port clock   ;
; freqs~123                               ; Stuck at GND due to stuck port clock   ;
; freqs~124                               ; Stuck at GND due to stuck port clock   ;
; freqs~125                               ; Stuck at GND due to stuck port clock   ;
; freqs~126                               ; Stuck at GND due to stuck port clock   ;
; freqs~127                               ; Stuck at GND due to stuck port clock   ;
; freqs~128                               ; Stuck at GND due to stuck port clock   ;
; freqs~129                               ; Stuck at GND due to stuck port clock   ;
; freqs~130                               ; Stuck at GND due to stuck port clock   ;
; freqs~131                               ; Stuck at GND due to stuck port clock   ;
; freqs~132                               ; Stuck at GND due to stuck port clock   ;
; freqs~133                               ; Stuck at GND due to stuck port clock   ;
; freqs~134                               ; Stuck at GND due to stuck port clock   ;
; freqs~135                               ; Stuck at GND due to stuck port clock   ;
; freqs~136                               ; Stuck at GND due to stuck port clock   ;
; freqs~137                               ; Stuck at GND due to stuck port clock   ;
; freqs~138                               ; Stuck at GND due to stuck port clock   ;
; freqs~139                               ; Stuck at GND due to stuck port clock   ;
; freqs~140                               ; Stuck at GND due to stuck port clock   ;
; freqs~141                               ; Stuck at GND due to stuck port clock   ;
; freqs~142                               ; Stuck at GND due to stuck port clock   ;
; freqs~143                               ; Stuck at GND due to stuck port clock   ;
; freqs~144                               ; Stuck at GND due to stuck port clock   ;
; freqs~145                               ; Stuck at GND due to stuck port clock   ;
; freqs~146                               ; Stuck at GND due to stuck port clock   ;
; freqs~147                               ; Stuck at GND due to stuck port clock   ;
; freqs~148                               ; Stuck at GND due to stuck port clock   ;
; freqs~149                               ; Stuck at GND due to stuck port clock   ;
; freqs~150                               ; Stuck at GND due to stuck port clock   ;
; freqs~151                               ; Stuck at GND due to stuck port clock   ;
; freqs~152                               ; Stuck at GND due to stuck port clock   ;
; freqs~153                               ; Stuck at GND due to stuck port clock   ;
; freqs~154                               ; Stuck at GND due to stuck port clock   ;
; freqs~155                               ; Stuck at GND due to stuck port clock   ;
; freqs~156                               ; Stuck at GND due to stuck port clock   ;
; freqs~157                               ; Stuck at GND due to stuck port clock   ;
; freqs~158                               ; Stuck at GND due to stuck port clock   ;
; freqs~159                               ; Stuck at GND due to stuck port clock   ;
; freqs~160                               ; Stuck at GND due to stuck port clock   ;
; freqs~161                               ; Stuck at GND due to stuck port clock   ;
; freqs~162                               ; Stuck at GND due to stuck port clock   ;
; freqs~163                               ; Stuck at GND due to stuck port clock   ;
; freqs~164                               ; Stuck at GND due to stuck port clock   ;
; freqs~165                               ; Stuck at GND due to stuck port clock   ;
; freqs~166                               ; Stuck at GND due to stuck port clock   ;
; freqs~167                               ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 178 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 623   ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 477   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; second_execute                          ; 2       ;
; execute                                 ; 1       ;
; second_quarter_note[7]                  ; 28      ;
; second_quarter_note[5]                  ; 28      ;
; quarter_note[7]                         ; 28      ;
; quarter_note[5]                         ; 28      ;
; pblrc                                   ; 1       ;
; real_sample[16]                         ; 2       ;
; second_real_sample[16]                  ; 2       ;
; real_sample[17]                         ; 2       ;
; second_real_sample[17]                  ; 2       ;
; real_sample[6]                          ; 2       ;
; second_real_sample[6]                   ; 2       ;
; real_sample[11]                         ; 2       ;
; second_real_sample[11]                  ; 2       ;
; real_sample[8]                          ; 2       ;
; second_real_sample[8]                   ; 2       ;
; real_sample[10]                         ; 2       ;
; second_real_sample[10]                  ; 2       ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |musicfail|second_sixteenth_tick_counter[2] ;
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |musicfail|sixteenth_tick_counter[14]       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |musicfail|sample[1]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |musicfail|second_real_sample[0]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |musicfail|real_sample[14]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |musicfail|sample_ctr[4]                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |musicfail|second_real_sample[8]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |musicfail|real_sample[8]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |musicfail|update_pc_reg                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |musicfail|second_update_pc_reg             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |musicfail|Mux11                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |musicfail|Mux15                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |musicfail|Mux0                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |musicfail|Mux8                             ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |musicfail|next_note_address[9]             ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |musicfail|second_next_note_address[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: twovoicemem:musical|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; musical.mif          ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_sio2      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; twovoicemem:musical|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 16                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "twovoicemem:musical"                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:49     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Dec 10 14:02:06 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off musicfail -c musicfail
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file music.v
    Info (12023): Found entity 1: music
Info (12021): Found 1 design units, including 1 entities, in source file twovoicemem.v
    Info (12023): Found entity 1: twovoicemem
Warning (12125): Using design file musicfail.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: musicfail
    Info (12023): Found entity 2: hexDisplay
Info (12127): Elaborating entity "musicfail" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at musicfail.v(216): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(250): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at musicfail.v(254): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at musicfail.v(300): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at musicfail.v(310): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at musicfail.v(311): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at musicfail.v(318): truncated value with size 32 to match size of target (29)
Warning (10230): Verilog HDL assignment warning at musicfail.v(331): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at musicfail.v(341): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at musicfail.v(342): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at musicfail.v(349): truncated value with size 32 to match size of target (29)
Warning (10230): Verilog HDL assignment warning at musicfail.v(362): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(371): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(385): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(394): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at musicfail.v(356): inferring latch(es) for variable "second_halt", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at musicfail.v(356): inferring latch(es) for variable "second_new_val", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at musicfail.v(413): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(422): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(436): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at musicfail.v(445): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at musicfail.v(407): inferring latch(es) for variable "halt", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at musicfail.v(407): inferring latch(es) for variable "new_val", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at musicfail.v(462): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at musicfail.v(471): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at musicfail.v(497): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at musicfail.v(508): truncated value with size 32 to match size of target (5)
Warning (10030): Net "freqs.data_a" at musicfail.v(94) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "freqs.waddr_a" at musicfail.v(94) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "freqs.we_a" at musicfail.v(94) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG[7..3]" at musicfail.v(54) has no driver
Warning (10034): Output port "I2C_SCL" at musicfail.v(51) has no driver
Info (10041): Inferred latch for "new_val[0]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[1]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[2]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[3]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[4]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[5]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[6]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[7]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[8]" at musicfail.v(418)
Info (10041): Inferred latch for "new_val[9]" at musicfail.v(418)
Info (10041): Inferred latch for "halt" at musicfail.v(418)
Info (10041): Inferred latch for "second_new_val[0]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[1]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[2]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[3]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[4]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[5]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[6]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[7]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[8]" at musicfail.v(367)
Info (10041): Inferred latch for "second_new_val[9]" at musicfail.v(367)
Info (10041): Inferred latch for "second_halt" at musicfail.v(367)
Info (12128): Elaborating entity "twovoicemem" for hierarchy "twovoicemem:musical"
Info (12128): Elaborating entity "altsyncram" for hierarchy "twovoicemem:musical|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "twovoicemem:musical|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "twovoicemem:musical|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "musical.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sio2.tdf
    Info (12023): Found entity 1: altsyncram_sio2
Info (12128): Elaborating entity "altsyncram_sio2" for hierarchy "twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated"
Info (12128): Elaborating entity "hexDisplay" for hierarchy "hexDisplay:hexDisp0"
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "freqs" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "pc_reg" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "imm_reg" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "second_pc_reg" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "second_imm_reg" is uninferred due to asynchronous read logic
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File "E:/MarkMusic/db/musicfail.ram0_musicfail_a2985b0f.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3"
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf
    Info (12023): Found entity 1: lpm_divide_2dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2"
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "I2C_SDA" has no driver
Warning (13012): Latch new_val[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch new_val[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_a[13]
Warning (13012): Latch second_new_val[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13012): Latch second_new_val[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|q_b[13]
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C_SCL" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p"
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A"
    Warning (15610): No output dependent on input pin "CLOCK_50_B7A"
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 4872 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 4785 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Wed Dec 10 14:03:10 2014
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:00:48


