	

// comparator2BitWithVHDL.v
module AND_GATE(
    input logic a, b,
    output logic c
);

assign c = a & b;
endmodule
