Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: PipeTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PipeTest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PipeTest"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : PipeTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Users\jvoigts\ok_ephys_11\ipcore_dir\big_fifo.v\" into library work
Parsing module <big_fifo>.
Analyzing Verilog file \"C:\Users\jvoigts\ok_ephys_11\okLibrary.v\" into library work
Parsing module <idelay_S6>.
Parsing module <okHost>.
Parsing module <okCoreHarness>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okWireOR>.
Analyzing Verilog file \"C:\Users\jvoigts\ok_ephys_11\led_status01.v\" into library work
Parsing module <led_status01>.
Analyzing Verilog file \"C:\Users\jvoigts\ok_ephys_11\AD7980_controller_jv_01.v\" into library work
Parsing module <AD7980_controller>.
Analyzing Verilog file \"C:\Users\jvoigts\ok_ephys_11\PipeTest.v\" into library work
Parsing module <PipeTest>.
WARNING:HDLCompiler:1694 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 391: Positional port connection in entity/module instantiation <wireOR> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 363: Port wr_data_count is not connected to this instance

Elaborating module <PipeTest>.

Elaborating module <led_status01>.
WARNING:HDLCompiler:413 - "C:\Users\jvoigts\ok_ephys_11\led_status01.v" Line 29: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <AD7980_controller>.
WARNING:HDLCompiler:413 - "C:\Users\jvoigts\ok_ephys_11\AD7980_controller_jv_01.v" Line 72: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\jvoigts\ok_ephys_11\AD7980_controller_jv_01.v" Line 111: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1511 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 62: Mix of blocking and non-blocking assignments to variable <timecode> is not a recommended coding practice.
WARNING:HDLCompiler:413 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 284: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <big_fifo>.
WARNING:HDLCompiler:1499 - "C:\Users\jvoigts\ok_ephys_11\ipcore_dir\big_fifo.v" Line 40: Empty module <big_fifo> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 373: Assignment to fifo_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Users\jvoigts\ok_ephys_11\okLibrary.v" Line 63: Port CLK180 is not connected to this instance

Elaborating module <okHost>.

Elaborating module <DCM_SP>.

Elaborating module <BUFG>.

Elaborating module <FDS>.

Elaborating module <FD>.
WARNING:HDLCompiler:1016 - "C:\Users\jvoigts\ok_ephys_11\okLibrary.v" Line 23: Port BUSY is not connected to this instance

Elaborating module <idelay_S6(N=16,DELAY=50)>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",IDELAY_VALUE=50,DELAY_SRC="IDATAIN")>.

Elaborating module <OBUF>.

Elaborating module <IOBUF>.

Elaborating module <okCoreHarness>.

Elaborating module <okWireOR(N=3)>.

Elaborating module <okWireIn>.

Elaborating module <okWireOut>.

Elaborating module <okBTPipeOut>.
WARNING:HDLCompiler:634 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 390: Net <ok2x[33]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 113: Input port status is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 119: Input port status is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 126: Input port status is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\jvoigts\ok_ephys_11\PipeTest.v" Line 136: Input port status is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PipeTest>.
    Related source file is "c:/users/jvoigts/ok_ephys_11/pipetest.v".
WARNING:Xst:2898 - Port 'status', unconnected in block instance 'status_led_x', is tied to GND.
WARNING:Xst:2898 - Port 'status', unconnected in block instance 'status_led_a', is tied to GND.
WARNING:Xst:2898 - Port 'status', unconnected in block instance 'status_led_b', is tied to GND.
WARNING:Xst:2898 - Port 'status', unconnected in block instance 'status_led_c', is tied to GND.
WARNING:Xst:647 - Input <sample_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/users/jvoigts/ok_ephys_11/pipetest.v" line 172: Output port <data_channel> of the instance <inst_AD7880_controller_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/jvoigts/ok_ephys_11/pipetest.v" line 172: Output port <data_ready> of the instance <inst_AD7880_controller_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/jvoigts/ok_ephys_11/pipetest.v" line 363: Output port <wr_data_count> of the instance <inst_big_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/jvoigts/ok_ephys_11/pipetest.v" line 363: Output port <wr_ack> of the instance <inst_big_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/jvoigts/ok_ephys_11/pipetest.v" line 363: Output port <overflow> of the instance <inst_big_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/jvoigts/ok_ephys_11/pipetest.v" line 397: Output port <ep_blockstrobe> of the instance <epA0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ok2x<33:17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <state>.
    Found 8-bit register for signal <databyte>.
    Found 16-bit register for signal <out_fifo_word>.
    Found 1-bit register for signal <adc_dat_reset>.
    Found 48-bit register for signal <timecode>.
    Found 48-bit adder for signal <timecode[47]_GND_1_o_add_1_OUT> created at line 229.
    Found 16-bit adder for signal <state[15]_GND_1_o_add_5_OUT> created at line 284.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 45
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 46
    Found 48-bit comparator greater for signal <GND_1_o_timecode[47]_LessThan_68_o> created at line 368
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <PipeTest> synthesized.

Synthesizing Unit <led_status01>.
    Related source file is "c:/users/jvoigts/ok_ephys_11/led_status01.v".
WARNING:Xst:647 - Input <status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <PWM>.
    Found 31-bit register for signal <cnt>.
    Found 31-bit adder for signal <cnt[30]_GND_4_o_add_1_OUT> created at line 29.
    Found 7-bit adder for signal <n0013> created at line 33.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <led_status01> synthesized.

Synthesizing Unit <AD7980_controller>.
    Related source file is "c:/users/jvoigts/ok_ephys_11/ad7980_controller_jv_01.v".
    Found 4-bit register for signal <data_channel>.
    Found 16-bit register for signal <data_ADC_word>.
    Found 4-bit register for signal <channel>.
    Found 1-bit register for signal <data_ready>.
    Found 1-bit register for signal <CNV>.
    Found 1-bit register for signal <SCK>.
    Found 1-bit register for signal <amp_step>.
    Found 1-bit register for signal <amp_reset_b>.
    Found 1-bit register for signal <load_output_reg>.
    Found 1-bit register for signal <channel_increment>.
    Found 7-bit register for signal <state>.
    Found 16-bit register for signal <ADC_shift_reg>.
    Found 4-bit adder for signal <channel[3]_GND_5_o_add_12_OUT> created at line 72.
    Found 7-bit adder for signal <state[6]_GND_5_o_add_21_OUT> created at line 111.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <AD7980_controller> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "c:/users/jvoigts/ok_ephys_11/oklibrary.v".
    Found 16-bit register for signal <hi_dataout_reg>.
    Found 16-bit register for signal <hi_datain>.
    Found 1-bit register for signal <hi_drive>.
    Found 1-bit tristate buffer for signal <hi_inout<15>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<14>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<13>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<12>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<11>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<10>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<9>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<8>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<7>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<6>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<5>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<4>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<3>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<2>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<1>> created at line 79
    Found 1-bit tristate buffer for signal <hi_inout<0>> created at line 79
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <okHost> synthesized.

Synthesizing Unit <idelay_S6>.
    Related source file is "c:/users/jvoigts/ok_ephys_11/oklibrary.v".
        N = 16
        DELAY = 50
    Summary:
	no macro.
Unit <idelay_S6> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "c:/users/jvoigts/ok_ephys_11/oklibrary.v".
        N = 3
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 1
 31-bit adder                                          : 4
 4-bit adder                                           : 2
 48-bit adder                                          : 1
 7-bit adder                                           : 6
# Registers                                            : 40
 1-bit register                                        : 16
 16-bit register                                       : 8
 31-bit register                                       : 4
 4-bit register                                        : 4
 48-bit register                                       : 1
 7-bit register                                        : 6
 8-bit register                                        : 1
# Comparators                                          : 1
 48-bit comparator greater                             : 1
# Multiplexers                                         : 26
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 20
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/big_fifo.ngc>.
Reading core <okWireIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okBTPipeOut.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <big_fifo> for timing and area information for instance <inst_big_fifo>.
Loading core <okWireIn> for timing and area information for instance <wi00>.
Loading core <okWireOut> for timing and area information for instance <wo21>.
Loading core <okBTPipeOut> for timing and area information for instance <epA0>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.

Synthesizing (advanced) Unit <AD7980_controller>.
The following registers are absorbed into counter <channel>: 1 register on signal <channel>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <AD7980_controller> synthesized (advanced).

Synthesizing (advanced) Unit <PipeTest>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
The following registers are absorbed into counter <timecode>: 1 register on signal <timecode>.
Unit <PipeTest> synthesized (advanced).

Synthesizing (advanced) Unit <led_status01>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <led_status01> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 7-bit adder                                           : 4
# Counters                                             : 10
 16-bit up counter                                     : 1
 31-bit up counter                                     : 4
 4-bit up counter                                      : 2
 48-bit up counter                                     : 1
 7-bit up counter                                      : 2
# Registers                                            : 176
 Flip-Flops                                            : 176
# Comparators                                          : 1
 48-bit comparator greater                             : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <PipeTest>: instances <status_led_x>, <status_led_a> of unit <led_status01> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <PipeTest>: instances <status_led_x>, <status_led_b> of unit <led_status01> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <PipeTest>: instances <status_led_x>, <status_led_c> of unit <led_status01> are equivalent, second instance is removed
WARNING:Xst:2016 - Found a loop when searching source clock on port 'AD_clk_inv:O'
Last warning will be issued only once.

Optimizing unit <idelay_S6> ...

Optimizing unit <PipeTest> ...

Optimizing unit <AD7980_controller> ...

Optimizing unit <led_status01> ...
WARNING:Xst:2677 - Node <inst_AD7880_controller_B/data_channel_3> of sequential type is unconnected in block <PipeTest>.
WARNING:Xst:2677 - Node <inst_AD7880_controller_B/data_channel_2> of sequential type is unconnected in block <PipeTest>.
WARNING:Xst:2677 - Node <inst_AD7880_controller_B/data_channel_1> of sequential type is unconnected in block <PipeTest>.
WARNING:Xst:2677 - Node <inst_AD7880_controller_B/data_channel_0> of sequential type is unconnected in block <PipeTest>.
WARNING:Xst:2677 - Node <inst_AD7880_controller_B/data_ready> of sequential type is unconnected in block <PipeTest>.
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/SCK> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/SCK> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/CNV> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/CNV> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/amp_step> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/amp_step> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/channel_0> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/channel_0> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/channel_1> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/channel_1> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/channel_2> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/channel_2> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/channel_3> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/channel_3> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_0> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_0> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_1> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_1> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_2> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_2> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_3> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_3> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_4> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_4> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_5> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_5> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/state_6> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/state_6> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/load_output_reg> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/load_output_reg> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/channel_increment> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/channel_increment> 
INFO:Xst:2261 - The FF/Latch <inst_AD7880_controller_B/amp_reset_b> in Unit <PipeTest> is equivalent to the following FF/Latch, which will be removed : <inst_AD7880_controller_A/amp_reset_b> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PipeTest, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_big_fifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <inst_big_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13_1> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_big_fifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <inst_big_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13> in Unit <inst_big_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13_1> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
FlipFlop state_0 has been replicated 1 time(s)
FlipFlop state_1 has been replicated 1 time(s)
FlipFlop state_2 has been replicated 1 time(s)
FlipFlop state_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 254
 Flip-Flops                                            : 254

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PipeTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1751
#      GND                         : 5
#      INV                         : 50
#      LUT1                        : 152
#      LUT2                        : 165
#      LUT3                        : 68
#      LUT4                        : 163
#      LUT5                        : 118
#      LUT6                        : 428
#      LUT6_2                      : 50
#      MUXCY                       : 281
#      MUXF7                       : 22
#      MUXF8                       : 9
#      VCC                         : 3
#      XORCY                       : 237
# FlipFlops/Latches                : 1050
#      FD                          : 213
#      FD_1                        : 1
#      FDC                         : 159
#      FDCE                        : 207
#      FDE                         : 95
#      FDE_1                       : 16
#      FDP                         : 49
#      FDPE                        : 10
#      FDR                         : 142
#      FDRE                        : 118
#      FDRE_1                      : 32
#      FDS                         : 6
#      FDSE                        : 2
# RAMS                             : 47
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 31
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 63
#      IBUF                        : 9
#      IBUFG                       : 1
#      IOBUF                       : 17
#      OBUF                        : 34
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 17
#      DNA_PORT                    : 1
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1050  out of  54576     1%  
 Number of Slice LUTs:                 1239  out of  27288     4%  
    Number used as Logic:              1194  out of  27288     4%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1742
   Number with an unused Flip Flop:     692  out of   1742    39%  
   Number with an unused LUT:           503  out of   1742    28%  
   Number of fully used LUT-FF pairs:   547  out of   1742    31%  
   Number of unique control sets:        73

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  65  out of    316    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               31  out of    116    26%  
    Number using Block RAM only:         31
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                                      | Load  |
------------------------------------+------------------------------------------------------------+-------+
AD_clk                              | BUFGP                                                      | 290   |
inst_AD7880_controller_B/amp_reset_b| BUFG                                                       | 48    |
hi_in<0>                            | okHI/hi_dcm:CLK0                                           | 752   |
fast_clk                            | BUFGP                                                      | 38    |
okHI/core0/okCH<1>                  | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
------------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.104ns (Maximum Frequency: 66.210MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 6.707ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD_clk'
  Clock period: 15.104ns (frequency: 66.210MHz)
  Total number of paths / destination ports: 8982 / 1205
-------------------------------------------------------------------------
Delay:               7.552ns (Levels of Logic = 4)
  Source:            state_5 (FF)
  Destination:       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      AD_clk falling
  Destination Clock: AD_clk rising

  Data Path: state_5 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.221  state_5 (state_5)
     LUT6:I0->O            9   0.254   1.204  GND_1_o_GND_1_o_AND_10_o11 (GND_1_o_GND_1_o_AND_10_o11)
     LUT3:I0->O           25   0.235   1.511  writetofifo_GND_1_o_AND_13_o3 (writetofifo_GND_1_o_AND_13_o)
     begin scope: 'inst_big_fifo:wr_en'
     LUT2:I0->O           76   0.250   2.022  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i1_2 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i11)
     RAMB16BWER:WEA3           0.330          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      7.552ns (1.594ns logic, 5.958ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_AD7880_controller_B/amp_reset_b'
  Clock period: 3.070ns (frequency: 325.786MHz)
  Total number of paths / destination ports: 1176 / 48
-------------------------------------------------------------------------
Delay:               3.070ns (Levels of Logic = 49)
  Source:            timecode_0 (FF)
  Destination:       timecode_47 (FF)
  Source Clock:      inst_AD7880_controller_B/amp_reset_b falling
  Destination Clock: inst_AD7880_controller_B/amp_reset_b falling

  Data Path: timecode_0 to timecode_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  timecode_0 (timecode_0)
     INV:I->O              1   0.255   0.000  Mcount_timecode_lut<0>_INV_0 (Mcount_timecode_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_timecode_cy<0> (Mcount_timecode_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<1> (Mcount_timecode_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<2> (Mcount_timecode_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<3> (Mcount_timecode_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<4> (Mcount_timecode_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<5> (Mcount_timecode_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<6> (Mcount_timecode_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<7> (Mcount_timecode_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<8> (Mcount_timecode_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<9> (Mcount_timecode_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<10> (Mcount_timecode_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<11> (Mcount_timecode_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<12> (Mcount_timecode_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<13> (Mcount_timecode_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<14> (Mcount_timecode_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<15> (Mcount_timecode_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<16> (Mcount_timecode_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<17> (Mcount_timecode_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<18> (Mcount_timecode_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<19> (Mcount_timecode_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<20> (Mcount_timecode_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<21> (Mcount_timecode_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<22> (Mcount_timecode_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<23> (Mcount_timecode_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<24> (Mcount_timecode_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<25> (Mcount_timecode_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<26> (Mcount_timecode_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<27> (Mcount_timecode_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<28> (Mcount_timecode_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<29> (Mcount_timecode_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<30> (Mcount_timecode_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<31> (Mcount_timecode_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<32> (Mcount_timecode_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<33> (Mcount_timecode_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<34> (Mcount_timecode_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<35> (Mcount_timecode_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<36> (Mcount_timecode_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<37> (Mcount_timecode_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<38> (Mcount_timecode_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<39> (Mcount_timecode_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<40> (Mcount_timecode_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<41> (Mcount_timecode_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<42> (Mcount_timecode_cy<42>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<43> (Mcount_timecode_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<44> (Mcount_timecode_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_timecode_cy<45> (Mcount_timecode_cy<45>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_timecode_cy<46> (Mcount_timecode_cy<46>)
     XORCY:CI->O           1   0.206   0.000  Mcount_timecode_xor<47> (Result<47>)
     FDR:D                     0.074          timecode_47
    ----------------------------------------
    Total                      3.070ns (2.345ns logic, 0.725ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 8.688ns (frequency: 115.101MHz)
  Total number of paths / destination ports: 20249 / 1900
-------------------------------------------------------------------------
Delay:               8.688ns (Levels of Logic = 7)
  Source:            okHI/core0/core0/ti_addr_1 (FF)
  Destination:       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/ti_addr_1 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   1.406  core0/ti_addr_1 (ok1<17>)
     end scope: 'okHI/core0:ok1<17>'
     begin scope: 'epA0:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_4_o81 (ti_addr[7]_ep_addr[7]_equal_4_o8)
     LUT6:I0->O           19   0.254   1.261  ti_addr[7]_ep_addr[7]_equal_4_o83 (ti_addr[7]_ep_addr[7]_equal_4_o)
     LUT2:I1->O            7   0.254   1.138  ep_read1 (ep_read)
     end scope: 'epA0:ep_read'
     begin scope: 'inst_big_fifo:rd_en'
     LUT3:I0->O           11   0.235   1.039  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en)
     LUT5:I4->O            1   0.254   0.681  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<7>11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<7>)
     RAMB16BWER:ENB            0.250          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      8.688ns (2.026ns logic, 6.662ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fast_clk'
  Clock period: 2.630ns (frequency: 380.192MHz)
  Total number of paths / destination ports: 598 / 38
-------------------------------------------------------------------------
Delay:               2.630ns (Levels of Logic = 32)
  Source:            status_led_x/cnt_0 (FF)
  Destination:       status_led_x/cnt_30 (FF)
  Source Clock:      fast_clk rising
  Destination Clock: fast_clk rising

  Data Path: status_led_x/cnt_0 to status_led_x/cnt_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  status_led_x/cnt_0 (status_led_x/cnt_0)
     INV:I->O              1   0.255   0.000  status_led_x/Mcount_cnt_lut<0>_INV_0 (status_led_x/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.215   0.000  status_led_x/Mcount_cnt_cy<0> (status_led_x/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<1> (status_led_x/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<2> (status_led_x/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<3> (status_led_x/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<4> (status_led_x/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<5> (status_led_x/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<6> (status_led_x/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<7> (status_led_x/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<8> (status_led_x/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<9> (status_led_x/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<10> (status_led_x/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<11> (status_led_x/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<12> (status_led_x/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<13> (status_led_x/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<14> (status_led_x/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<15> (status_led_x/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<16> (status_led_x/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<17> (status_led_x/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<18> (status_led_x/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<19> (status_led_x/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<20> (status_led_x/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<21> (status_led_x/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<22> (status_led_x/Mcount_cnt_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<23> (status_led_x/Mcount_cnt_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<24> (status_led_x/Mcount_cnt_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<25> (status_led_x/Mcount_cnt_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<26> (status_led_x/Mcount_cnt_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<27> (status_led_x/Mcount_cnt_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  status_led_x/Mcount_cnt_cy<28> (status_led_x/Mcount_cnt_cy<28>)
     MUXCY:CI->O           0   0.023   0.000  status_led_x/Mcount_cnt_cy<29> (status_led_x/Mcount_cnt_cy<29>)
     XORCY:CI->O           1   0.206   0.000  status_led_x/Mcount_cnt_xor<30> (status_led_x/Result<30>)
     FD:D                      0.074          status_led_x/cnt_30
    ----------------------------------------
    Total                      2.630ns (1.949ns logic, 0.681ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1092 / 278
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AD_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            adc_sdo_B (PAD)
  Destination:       inst_AD7880_controller_B/ADC_shift_reg_0 (FF)
  Destination Clock: AD_clk falling

  Data Path: adc_sdo_B to inst_AD7880_controller_B/ADC_shift_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  adc_sdo_B_IBUF (adc_sdo_B_IBUF)
     FDRE_1:D                  0.074          inst_AD7880_controller_B/ADC_shift_reg_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 41 / 24
-------------------------------------------------------------------------
Offset:              6.707ns (Levels of Logic = 3)
  Source:            wi00/ep_dataout_2 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: wi00/ep_dataout_2 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           141   0.525   2.334  ep_dataout_2 (ep_dataout<2>)
     end scope: 'wi00:ep_dataout<2>'
     INV:I->O              1   0.255   0.681  led<3>1_INV_0 (led_3_OBUF)
     OBUF:I->O                 2.912          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      6.707ns (3.692ns logic, 3.015ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fast_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 1)
  Source:            status_led_x/PWM_6 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      fast_clk rising

  Data Path: status_led_x/PWM_6 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  status_led_x/PWM_6 (status_led_x/PWM_6)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.240ns (3.437ns logic, 0.803ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD_clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              5.138ns (Levels of Logic = 2)
  Source:            inst_AD7880_controller_A/data_ADC_word_15 (FF)
  Destination:       led_A<0> (PAD)
  Source Clock:      AD_clk rising

  Data Path: inst_AD7880_controller_A/data_ADC_word_15 to led_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   0.765  inst_AD7880_controller_A/data_ADC_word_15 (inst_AD7880_controller_A/data_ADC_word_15)
     INV:I->O              1   0.255   0.681  led_A<0>1_INV_0 (led_A_0_OBUF)
     OBUF:I->O                 2.912          led_A_0_OBUF (led_A<0>)
    ----------------------------------------
    Total                      5.138ns (3.692ns logic, 1.446ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/okInputHoldDelay/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/okInputHoldDelay/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  hi_inout_15_IOBUF (N20)
    IODELAY2:IDATAIN           0.000          okHI/okInputHoldDelay/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock AD_clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
AD_clk                              |    8.414|    7.552|    6.502|         |
hi_in<0>                            |    4.831|         |    4.962|         |
inst_AD7880_controller_B/amp_reset_b|         |    9.005|         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fast_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fast_clk       |    2.630|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_clk         |    1.280|         |         |         |
hi_in<0>       |    8.688|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_AD7880_controller_B/amp_reset_b
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
hi_in<0>                            |         |         |    3.318|         |
inst_AD7880_controller_B/amp_reset_b|         |         |    3.070|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.97 secs
 
--> 

Total memory usage is 188860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   74 (   0 filtered)

