Test Case: W_B0_B1_s1 - Miss

=== Cycle 82 ===
[Cycle 82] LSU Received: MISS ACCEPTED (UUID: 9)
=== Latch State at End of Cycle 82 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1017C, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1017C, uuid=9, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 83 ===
[Cycle 83] LSU Received: MISS ACCEPTED (UUID: 137)
=== Latch State at End of Cycle 83 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x11184, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x11184, uuid=137, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 84 ===
[Cycle 84] LSU Received: MISS ACCEPTED (UUID: 10)
=== Latch State at End of Cycle 84 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x12100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x12100, uuid=10, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 85 ===
[Cycle 85] LSU Received: MISS ACCEPTED (UUID: 138)
=== Latch State at End of Cycle 85 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x13180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x13180, uuid=138, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 86 ===
[Cycle 86] LSU Received: MISS ACCEPTED (UUID: 11)
=== Latch State at End of Cycle 86 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x14100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x14100, uuid=11, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 87 ===
[Cycle 87] LSU Received: MISS ACCEPTED (UUID: 139)
=== Latch State at End of Cycle 87 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x15180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x15180, uuid=139, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 88 ===
[Cycle 88] LSU Received: MISS ACCEPTED (UUID: 12)
=== Latch State at End of Cycle 88 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x16100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x16100, uuid=12, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 89 ===
[Cycle 89] LSU Received: MISS ACCEPTED (UUID: 140)
=== Latch State at End of Cycle 89 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x17180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x17180, uuid=140, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 90 ===
[Cycle 90] LSU Received: MISS ACCEPTED (UUID: 13)
=== Latch State at End of Cycle 90 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x18100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x18100, uuid=13, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 91 ===
[Cycle 91] LSU Received: MISS ACCEPTED (UUID: 141)
=== Latch State at End of Cycle 91 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x19180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x19180, uuid=141, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 92 ===
[Cycle 92] LSU Received: MISS ACCEPTED (UUID: 14)
=== Latch State at End of Cycle 92 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1A100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1A100, uuid=14, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 93 ===
[Cycle 93] LSU Received: MISS ACCEPTED (UUID: 142)
=== Latch State at End of Cycle 93 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1B180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1B180, uuid=142, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 94 ===
[Cycle 94] LSU Received: MISS ACCEPTED (UUID: 15)
=== Latch State at End of Cycle 94 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1C100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1C100, uuid=15, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 95 ===
[Cycle 95] LSU Received: MISS ACCEPTED (UUID: 143)
=== Latch State at End of Cycle 95 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1D180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1D180, uuid=143, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 96 ===
[Cycle 96] LSU Received: MISS ACCEPTED (UUID: 16)
=== Latch State at End of Cycle 96 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1E100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1E100, uuid=16, miss=True, hit=False, stall=False, flushed=False)
=== Test ended ===

=== Cycle 97 ===
[Cycle 97] LSU Received: MISS ACCEPTED (UUID: 144)
=== Latch State at End of Cycle 97 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_ACCEPTED', req=dCacheRequest(addr_val=0x1F180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1F180, uuid=144, miss=True, hit=False, stall=False, flushed=False)

=== Cycle 98 ===
=== Latch State at End of Cycle 98 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 99 ===
Bank 0: Sent READ req to Memory for 0x10100
[Memory] Accepted mem req @0x10100 lat=5 for bank 0
=== Latch State at End of Cycle 99 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 100 ===
Bank 1: Sent READ req to Memory for 0x11180
[Memory] Accepted mem req @0x11180 lat=5 for bank 1
=== Latch State at End of Cycle 100 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 101 ===
=== Latch State at End of Cycle 101 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 102 ===
=== Latch State at End of Cycle 102 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 103 ===
=== Latch State at End of Cycle 103 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 104 ===
[Memory] Completed read @0x10100
=== Latch State at End of Cycle 104 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 9, 'data': Bits('0x404000004140000042400000434000004440000045400000464000004740000048400000494000004a4000004b4000004c4000004d4000004e4000004f400000504000005140000052400000534000005440000055400000564000005740000058400000594000005a4000005b4000005c4000005d4000005e4000005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 105 ===
[Memory] Completed read @0x11180
=== Latch State at End of Cycle 105 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 137, 'data': Bits('0x604400006144000062440000634400006444000065440000664400006744000068440000694400006a4400006b4400006c4400006d4400006e4400006f440000704400007144000072440000734400007444000075440000764400007744000078440000794400007a4400007b4400007c4400007d4400007e4400007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 106 ===
[Cycle 106] LSU Received: MISS COMPLETE (UUID: 9) - Data is in cache
=== Latch State at End of Cycle 106 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1017C, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1017C, uuid=9, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 107 ===
Bank 0: Sent READ req to Memory for 0x12100
[Memory] Accepted mem req @0x12100 lat=5 for bank 0
[Cycle 107] LSU Received: MISS COMPLETE (UUID: 137) - Data is in cache
=== Latch State at End of Cycle 107 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x11184, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x11184, uuid=137, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 108 ===
Bank 1: Sent READ req to Memory for 0x13180
[Memory] Accepted mem req @0x13180 lat=5 for bank 1
=== Latch State at End of Cycle 108 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 109 ===
=== Latch State at End of Cycle 109 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 110 ===
=== Latch State at End of Cycle 110 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 111 ===
=== Latch State at End of Cycle 111 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 112 ===
[Memory] Completed read @0x12100
=== Latch State at End of Cycle 112 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 10, 'data': Bits('0x404800004148000042480000434800004448000045480000464800004748000048480000494800004a4800004b4800004c4800004d4800004e4800004f480000504800005148000052480000534800005448000055480000564800005748000058480000594800005a4800005b4800005c4800005d4800005e4800005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 113 ===
[Memory] Completed read @0x13180
=== Latch State at End of Cycle 113 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 138, 'data': Bits('0x604c0000614c0000624c0000634c0000644c0000654c0000664c0000674c0000684c0000694c00006a4c00006b4c00006c4c00006d4c00006e4c00006f4c0000704c0000714c0000724c0000734c0000744c0000754c0000764c0000774c0000784c0000794c00007a4c00007b4c00007c4c00007d4c00007e4c00007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 114 ===
[Cycle 114] LSU Received: MISS COMPLETE (UUID: 10) - Data is in cache
=== Latch State at End of Cycle 114 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x12100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x12100, uuid=10, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 115 ===
Bank 0: Sent READ req to Memory for 0x14100
[Memory] Accepted mem req @0x14100 lat=5 for bank 0
[Cycle 115] LSU Received: MISS COMPLETE (UUID: 138) - Data is in cache
=== Latch State at End of Cycle 115 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x13180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x13180, uuid=138, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 116 ===
Bank 1: Sent READ req to Memory for 0x15180
[Memory] Accepted mem req @0x15180 lat=5 for bank 1
=== Latch State at End of Cycle 116 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 117 ===
=== Latch State at End of Cycle 117 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 118 ===
=== Latch State at End of Cycle 118 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 119 ===
=== Latch State at End of Cycle 119 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 120 ===
[Memory] Completed read @0x14100
=== Latch State at End of Cycle 120 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 11, 'data': Bits('0x405000004150000042500000435000004450000045500000465000004750000048500000495000004a5000004b5000004c5000004d5000004e5000004f500000505000005150000052500000535000005450000055500000565000005750000058500000595000005a5000005b5000005c5000005d5000005e5000005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 121 ===
[Memory] Completed read @0x15180
=== Latch State at End of Cycle 121 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 139, 'data': Bits('0x605400006154000062540000635400006454000065540000665400006754000068540000695400006a5400006b5400006c5400006d5400006e5400006f540000705400007154000072540000735400007454000075540000765400007754000078540000795400007a5400007b5400007c5400007d5400007e5400007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 122 ===
[Cycle 122] LSU Received: MISS COMPLETE (UUID: 11) - Data is in cache
=== Latch State at End of Cycle 122 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x14100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x14100, uuid=11, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 123 ===
Bank 0: Sent READ req to Memory for 0x16100
[Memory] Accepted mem req @0x16100 lat=5 for bank 0
[Cycle 123] LSU Received: MISS COMPLETE (UUID: 139) - Data is in cache
=== Latch State at End of Cycle 123 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x15180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x15180, uuid=139, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 124 ===
Bank 1: Sent READ req to Memory for 0x17180
[Memory] Accepted mem req @0x17180 lat=5 for bank 1
=== Latch State at End of Cycle 124 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 125 ===
=== Latch State at End of Cycle 125 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 126 ===
=== Latch State at End of Cycle 126 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 127 ===
=== Latch State at End of Cycle 127 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 128 ===
[Memory] Completed read @0x16100
=== Latch State at End of Cycle 128 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 12, 'data': Bits('0x405800004158000042580000435800004458000045580000465800004758000048580000495800004a5800004b5800004c5800004d5800004e5800004f580000505800005158000052580000535800005458000055580000565800005758000058580000595800005a5800005b5800005c5800005d5800005e5800005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 129 ===
[Memory] Completed read @0x17180
=== Latch State at End of Cycle 129 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 140, 'data': Bits('0x605c0000615c0000625c0000635c0000645c0000655c0000665c0000675c0000685c0000695c00006a5c00006b5c00006c5c00006d5c00006e5c00006f5c0000705c0000715c0000725c0000735c0000745c0000755c0000765c0000775c0000785c0000795c00007a5c00007b5c00007c5c00007d5c00007e5c00007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 130 ===
[Cycle 130] LSU Received: MISS COMPLETE (UUID: 12) - Data is in cache
=== Latch State at End of Cycle 130 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x16100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x16100, uuid=12, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 131 ===
Bank 0: Sent READ req to Memory for 0x18100
[Memory] Accepted mem req @0x18100 lat=5 for bank 0
[Cycle 131] LSU Received: MISS COMPLETE (UUID: 140) - Data is in cache
=== Latch State at End of Cycle 131 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x17180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x17180, uuid=140, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 132 ===
Bank 1: Sent READ req to Memory for 0x19180
[Memory] Accepted mem req @0x19180 lat=5 for bank 1
=== Latch State at End of Cycle 132 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 133 ===
=== Latch State at End of Cycle 133 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 134 ===
=== Latch State at End of Cycle 134 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 135 ===
=== Latch State at End of Cycle 135 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 136 ===
[Memory] Completed read @0x18100
=== Latch State at End of Cycle 136 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 13, 'data': Bits('0x406000004160000042600000436000004460000045600000466000004760000048600000496000004a6000004b6000004c6000004d6000004e6000004f600000506000005160000052600000536000005460000055600000566000005760000058600000596000005a6000005b6000005c6000005d6000005e6000005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 137 ===
[Memory] Completed read @0x19180
=== Latch State at End of Cycle 137 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 141, 'data': Bits('0x606400006164000062640000636400006464000065640000666400006764000068640000696400006a6400006b6400006c6400006d6400006e6400006f640000706400007164000072640000736400007464000075640000766400007764000078640000796400007a6400007b6400007c6400007d6400007e6400007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 138 ===
[Cycle 138] LSU Received: MISS COMPLETE (UUID: 13) - Data is in cache
=== Latch State at End of Cycle 138 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x18100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x18100, uuid=13, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 139 ===
Bank 0: Sent READ req to Memory for 0x1A100
[Memory] Accepted mem req @0x1A100 lat=5 for bank 0
[Cycle 139] LSU Received: MISS COMPLETE (UUID: 141) - Data is in cache
=== Latch State at End of Cycle 139 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x19180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x19180, uuid=141, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 140 ===
Bank 1: Sent READ req to Memory for 0x1B180
[Memory] Accepted mem req @0x1B180 lat=5 for bank 1
=== Latch State at End of Cycle 140 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 141 ===
=== Latch State at End of Cycle 141 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 142 ===
=== Latch State at End of Cycle 142 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 143 ===
=== Latch State at End of Cycle 143 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 144 ===
[Memory] Completed read @0x1A100
=== Latch State at End of Cycle 144 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 14, 'data': Bits('0x406800004168000042680000436800004468000045680000466800004768000048680000496800004a6800004b6800004c6800004d6800004e6800004f680000506800005168000052680000536800005468000055680000566800005768000058680000596800005a6800005b6800005c6800005d6800005e6800005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 145 ===
[Memory] Completed read @0x1B180
=== Latch State at End of Cycle 145 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 142, 'data': Bits('0x606c0000616c0000626c0000636c0000646c0000656c0000666c0000676c0000686c0000696c00006a6c00006b6c00006c6c00006d6c00006e6c00006f6c0000706c0000716c0000726c0000736c0000746c0000756c0000766c0000776c0000786c0000796c00007a6c00007b6c00007c6c00007d6c00007e6c00007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 146 ===
[Cycle 146] LSU Received: MISS COMPLETE (UUID: 14) - Data is in cache
=== Latch State at End of Cycle 146 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1A100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1A100, uuid=14, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 147 ===
Bank 0: Sent READ req to Memory for 0x1C100
[Memory] Accepted mem req @0x1C100 lat=5 for bank 0
[Cycle 147] LSU Received: MISS COMPLETE (UUID: 142) - Data is in cache
=== Latch State at End of Cycle 147 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1B180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1B180, uuid=142, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 148 ===
Bank 1: Sent READ req to Memory for 0x1D180
[Memory] Accepted mem req @0x1D180 lat=5 for bank 1
=== Latch State at End of Cycle 148 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 149 ===
=== Latch State at End of Cycle 149 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 150 ===
=== Latch State at End of Cycle 150 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 151 ===
=== Latch State at End of Cycle 151 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 152 ===
[Memory] Completed read @0x1C100
=== Latch State at End of Cycle 152 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 15, 'data': Bits('0x407000004170000042700000437000004470000045700000467000004770000048700000497000004a7000004b7000004c7000004d7000004e7000004f700000507000005170000052700000537000005470000055700000567000005770000058700000597000005a7000005b7000005c7000005d7000005e7000005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 153 ===
[Memory] Completed read @0x1D180
=== Latch State at End of Cycle 153 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 143, 'data': Bits('0x607400006174000062740000637400006474000065740000667400006774000068740000697400006a7400006b7400006c7400006d7400006e7400006f740000707400007174000072740000737400007474000075740000767400007774000078740000797400007a7400007b7400007c7400007d7400007e7400007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 154 ===
[Cycle 154] LSU Received: MISS COMPLETE (UUID: 15) - Data is in cache
=== Latch State at End of Cycle 154 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1C100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1C100, uuid=15, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 155 ===
Bank 0: Sent READ req to Memory for 0x1E100
[Memory] Accepted mem req @0x1E100 lat=5 for bank 0
[Cycle 155] LSU Received: MISS COMPLETE (UUID: 143) - Data is in cache
=== Latch State at End of Cycle 155 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1D180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1D180, uuid=143, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 156 ===
Bank 1: Sent READ req to Memory for 0x1F180
[Memory] Accepted mem req @0x1F180 lat=5 for bank 1
=== Latch State at End of Cycle 156 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 157 ===
=== Latch State at End of Cycle 157 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 158 ===
=== Latch State at End of Cycle 158 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 159 ===
=== Latch State at End of Cycle 159 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 160 ===
[Memory] Completed read @0x1E100
=== Latch State at End of Cycle 160 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 16, 'data': Bits('0x407800004178000042780000437800004478000045780000467800004778000048780000497800004a7800004b7800004c7800004d7800004e7800004f780000507800005178000052780000537800005478000055780000567800005778000058780000597800005a7800005b7800005c7800005d7800005e7800005f...')  # length=1024, 'warp': 0}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 161 ===
[Memory] Completed read @0x1F180
=== Latch State at End of Cycle 161 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] VALID: {'uuid': 144, 'data': Bits('0x607c0000617c0000627c0000637c0000647c0000657c0000667c0000677c0000687c0000697c00006a7c00006b7c00006c7c00006d7c00006e7c00006f7c0000707c0000717c0000727c0000737c0000747c0000757c0000767c0000777c0000787c0000797c00007a7c00007b7c00007c7c00007d7c00007e7c00007f...')  # length=1024, 'warp': 1}
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 162 ===
[Cycle 162] LSU Received: MISS COMPLETE (UUID: 16) - Data is in cache
=== Latch State at End of Cycle 162 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1E100, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1E100, uuid=16, miss=False, hit=False, stall=False, flushed=False)

=== Cycle 163 ===
[Cycle 163] LSU Received: MISS COMPLETE (UUID: 144) - Data is in cache
=== Latch State at End of Cycle 163 ===
  [dCacheMemReqIF] Empty
  [memReqdCacheIF] Empty
  [LSU_dCache_IF] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='MISS_COMPLETE', req=dCacheRequest(addr_val=0x1F180, rw_mode='write', size='word', store_value=2863311530, halt=False), address=0x1F180, uuid=144, miss=False, hit=False, stall=False, flushed=False)
=== Test ended ===

======== Bank 0 ========
  ---- Set 0 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0xE    (Addr: 0x0000E000)
        Block[00:03]: 0x00003800 0x00003801 0x00003802 0x00003803
        Block[04:07]: 0x00003804 0x00003805 0x00003806 0x00003807
        Block[08:11]: 0x00003808 0x00003809 0x0000380A 0x0000380B
        Block[12:15]: 0x0000380C 0x0000380D 0x0000380E 0x0000380F
        Block[16:19]: 0x00003810 0x00003811 0x00003812 0x00003813
        Block[20:23]: 0x00003814 0x00003815 0x00003816 0x00003817
        Block[24:27]: 0x00003818 0x00003819 0x0000381A 0x0000381B
        Block[28:31]: 0x0000381C 0x0000381D 0x0000381E 0x0000381F
    [Way 1] V:1   Tag: 0xC    (Addr: 0x0000C000)
        Block[00:03]: 0x00003000 0x00003001 0x00003002 0x00003003
        Block[04:07]: 0x00003004 0x00003005 0x00003006 0x00003007
        Block[08:11]: 0x00003008 0x00003009 0x0000300A 0x0000300B
        Block[12:15]: 0x0000300C 0x0000300D 0x0000300E 0x0000300F
        Block[16:19]: 0x00003010 0x00003011 0x00003012 0x00003013
        Block[20:23]: 0x00003014 0x00003015 0x00003016 0x00003017
        Block[24:27]: 0x00003018 0x00003019 0x0000301A 0x0000301B
        Block[28:31]: 0x0000301C 0x0000301D 0x0000301E 0x0000301F
    [Way 2] V:1   Tag: 0xA    (Addr: 0x0000A000)
        Block[00:03]: 0x00002800 0x00002801 0x00002802 0x00002803
        Block[04:07]: 0x00002804 0x00002805 0x00002806 0x00002807
        Block[08:11]: 0x00002808 0x00002809 0x0000280A 0x0000280B
        Block[12:15]: 0x0000280C 0x0000280D 0x0000280E 0x0000280F
        Block[16:19]: 0x00002810 0x00002811 0x00002812 0x00002813
        Block[20:23]: 0x00002814 0x00002815 0x00002816 0x00002817
        Block[24:27]: 0x00002818 0x00002819 0x0000281A 0x0000281B
        Block[28:31]: 0x0000281C 0x0000281D 0x0000281E 0x0000281F
    [Way 3] V:1   Tag: 0x8    (Addr: 0x00008000)
        Block[00:03]: 0x00002000 0x00002001 0x00002002 0x00002003
        Block[04:07]: 0x00002004 0x00002005 0x00002006 0x00002007
        Block[08:11]: 0x00002008 0x00002009 0x0000200A 0x0000200B
        Block[12:15]: 0x0000200C 0x0000200D 0x0000200E 0x0000200F
        Block[16:19]: 0x00002010 0x00002011 0x00002012 0x00002013
        Block[20:23]: 0x00002014 0x00002015 0x00002016 0x00002017
        Block[24:27]: 0x00002018 0x00002019 0x0000201A 0x0000201B
        Block[28:31]: 0x0000201C 0x0000201D 0x0000201E 0x0000201F
    [Way 4] V:1   Tag: 0x6    (Addr: 0x00006000)
        Block[00:03]: 0x00001800 0x00001801 0x00001802 0x00001803
        Block[04:07]: 0x00001804 0x00001805 0x00001806 0x00001807
        Block[08:11]: 0x00001808 0x00001809 0x0000180A 0x0000180B
        Block[12:15]: 0x0000180C 0x0000180D 0x0000180E 0x0000180F
        Block[16:19]: 0x00001810 0x00001811 0x00001812 0x00001813
        Block[20:23]: 0x00001814 0x00001815 0x00001816 0x00001817
        Block[24:27]: 0x00001818 0x00001819 0x0000181A 0x0000181B
        Block[28:31]: 0x0000181C 0x0000181D 0x0000181E 0x0000181F
    [Way 5] V:1   Tag: 0x4    (Addr: 0x00004000)
        Block[00:03]: 0x00001000 0x00001001 0x00001002 0x00001003
        Block[04:07]: 0x00001004 0x00001005 0x00001006 0x00001007
        Block[08:11]: 0x00001008 0x00001009 0x0000100A 0x0000100B
        Block[12:15]: 0x0000100C 0x0000100D 0x0000100E 0x0000100F
        Block[16:19]: 0x00001010 0x00001011 0x00001012 0x00001013
        Block[20:23]: 0x00001014 0x00001015 0x00001016 0x00001017
        Block[24:27]: 0x00001018 0x00001019 0x0000101A 0x0000101B
        Block[28:31]: 0x0000101C 0x0000101D 0x0000101E 0x0000101F
    [Way 6] V:1   Tag: 0x2    (Addr: 0x00002000)
        Block[00:03]: 0x00000800 0x00000801 0x00000802 0x00000803
        Block[04:07]: 0x00000804 0x00000805 0x00000806 0x00000807
        Block[08:11]: 0x00000808 0x00000809 0x0000080A 0x0000080B
        Block[12:15]: 0x0000080C 0x0000080D 0x0000080E 0x0000080F
        Block[16:19]: 0x00000810 0x00000811 0x00000812 0x00000813
        Block[20:23]: 0x00000814 0x00000815 0x00000816 0x00000817
        Block[24:27]: 0x00000818 0x00000819 0x0000081A 0x0000081B
        Block[28:31]: 0x0000081C 0x0000081D 0x0000081E 0x0000081F
    [Way 7] V:1   Tag: 0x0    (Addr: 0x00000000)
        Block[00:03]: 0x00000000 0x00000001 0x00000002 0x00000003
        Block[04:07]: 0x00000004 0x00000005 0x00000006 0x00000007
        Block[08:11]: 0x00000008 0x00000009 0x0000000A 0x0000000B
        Block[12:15]: 0x0000000C 0x0000000D 0x0000000E 0x0000000F
        Block[16:19]: 0x00000010 0x00000011 0x00000012 0x00000013
        Block[20:23]: 0x00000014 0x00000015 0x00000016 0x00000017
        Block[24:27]: 0x00000018 0x00000019 0x0000001A 0x0000001B
        Block[28:31]: 0x0000001C 0x0000001D 0x0000001E 0x0000001F
  ---- Set 1 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1 D Tag: 0x1E   (Addr: 0x0001E100)
        Block[00:03]: 0xAAAAAAAA 0x00007841 0x00007842 0x00007843
        Block[04:07]: 0x00007844 0x00007845 0x00007846 0x00007847
        Block[08:11]: 0x00007848 0x00007849 0x0000784A 0x0000784B
        Block[12:15]: 0x0000784C 0x0000784D 0x0000784E 0x0000784F
        Block[16:19]: 0x00007850 0x00007851 0x00007852 0x00007853
        Block[20:23]: 0x00007854 0x00007855 0x00007856 0x00007857
        Block[24:27]: 0x00007858 0x00007859 0x0000785A 0x0000785B
        Block[28:31]: 0x0000785C 0x0000785D 0x0000785E 0x0000785F
    [Way 1] V:1 D Tag: 0x1C   (Addr: 0x0001C100)
        Block[00:03]: 0xAAAAAAAA 0x00007041 0x00007042 0x00007043
        Block[04:07]: 0x00007044 0x00007045 0x00007046 0x00007047
        Block[08:11]: 0x00007048 0x00007049 0x0000704A 0x0000704B
        Block[12:15]: 0x0000704C 0x0000704D 0x0000704E 0x0000704F
        Block[16:19]: 0x00007050 0x00007051 0x00007052 0x00007053
        Block[20:23]: 0x00007054 0x00007055 0x00007056 0x00007057
        Block[24:27]: 0x00007058 0x00007059 0x0000705A 0x0000705B
        Block[28:31]: 0x0000705C 0x0000705D 0x0000705E 0x0000705F
    [Way 2] V:1 D Tag: 0x1A   (Addr: 0x0001A100)
        Block[00:03]: 0xAAAAAAAA 0x00006841 0x00006842 0x00006843
        Block[04:07]: 0x00006844 0x00006845 0x00006846 0x00006847
        Block[08:11]: 0x00006848 0x00006849 0x0000684A 0x0000684B
        Block[12:15]: 0x0000684C 0x0000684D 0x0000684E 0x0000684F
        Block[16:19]: 0x00006850 0x00006851 0x00006852 0x00006853
        Block[20:23]: 0x00006854 0x00006855 0x00006856 0x00006857
        Block[24:27]: 0x00006858 0x00006859 0x0000685A 0x0000685B
        Block[28:31]: 0x0000685C 0x0000685D 0x0000685E 0x0000685F
    [Way 3] V:1 D Tag: 0x18   (Addr: 0x00018100)
        Block[00:03]: 0xAAAAAAAA 0x00006041 0x00006042 0x00006043
        Block[04:07]: 0x00006044 0x00006045 0x00006046 0x00006047
        Block[08:11]: 0x00006048 0x00006049 0x0000604A 0x0000604B
        Block[12:15]: 0x0000604C 0x0000604D 0x0000604E 0x0000604F
        Block[16:19]: 0x00006050 0x00006051 0x00006052 0x00006053
        Block[20:23]: 0x00006054 0x00006055 0x00006056 0x00006057
        Block[24:27]: 0x00006058 0x00006059 0x0000605A 0x0000605B
        Block[28:31]: 0x0000605C 0x0000605D 0x0000605E 0x0000605F
    [Way 4] V:1 D Tag: 0x16   (Addr: 0x00016100)
        Block[00:03]: 0xAAAAAAAA 0x00005841 0x00005842 0x00005843
        Block[04:07]: 0x00005844 0x00005845 0x00005846 0x00005847
        Block[08:11]: 0x00005848 0x00005849 0x0000584A 0x0000584B
        Block[12:15]: 0x0000584C 0x0000584D 0x0000584E 0x0000584F
        Block[16:19]: 0x00005850 0x00005851 0x00005852 0x00005853
        Block[20:23]: 0x00005854 0x00005855 0x00005856 0x00005857
        Block[24:27]: 0x00005858 0x00005859 0x0000585A 0x0000585B
        Block[28:31]: 0x0000585C 0x0000585D 0x0000585E 0x0000585F
    [Way 5] V:1 D Tag: 0x14   (Addr: 0x00014100)
        Block[00:03]: 0xAAAAAAAA 0x00005041 0x00005042 0x00005043
        Block[04:07]: 0x00005044 0x00005045 0x00005046 0x00005047
        Block[08:11]: 0x00005048 0x00005049 0x0000504A 0x0000504B
        Block[12:15]: 0x0000504C 0x0000504D 0x0000504E 0x0000504F
        Block[16:19]: 0x00005050 0x00005051 0x00005052 0x00005053
        Block[20:23]: 0x00005054 0x00005055 0x00005056 0x00005057
        Block[24:27]: 0x00005058 0x00005059 0x0000505A 0x0000505B
        Block[28:31]: 0x0000505C 0x0000505D 0x0000505E 0x0000505F
    [Way 6] V:1 D Tag: 0x12   (Addr: 0x00012100)
        Block[00:03]: 0xAAAAAAAA 0x00004841 0x00004842 0x00004843
        Block[04:07]: 0x00004844 0x00004845 0x00004846 0x00004847
        Block[08:11]: 0x00004848 0x00004849 0x0000484A 0x0000484B
        Block[12:15]: 0x0000484C 0x0000484D 0x0000484E 0x0000484F
        Block[16:19]: 0x00004850 0x00004851 0x00004852 0x00004853
        Block[20:23]: 0x00004854 0x00004855 0x00004856 0x00004857
        Block[24:27]: 0x00004858 0x00004859 0x0000485A 0x0000485B
        Block[28:31]: 0x0000485C 0x0000485D 0x0000485E 0x0000485F
    [Way 7] V:1 D Tag: 0x10   (Addr: 0x00010100)
        Block[00:03]: 0x00004040 0x00004041 0x00004042 0x00004043
        Block[04:07]: 0x00004044 0x00004045 0x00004046 0x00004047
        Block[08:11]: 0x00004048 0x00004049 0x0000404A 0x0000404B
        Block[12:15]: 0x0000404C 0x0000404D 0x0000404E 0x0000404F
        Block[16:19]: 0x00004050 0x00004051 0x00004052 0x00004053
        Block[20:23]: 0x00004054 0x00004055 0x00004056 0x00004057
        Block[24:27]: 0x00004058 0x00004059 0x0000405A 0x0000405B
        Block[28:31]: 0x0000405C 0x0000405D 0x0000405E 0xAAAAAAAA

======== Bank 1 ========
  ---- Set 0 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0xF    (Addr: 0x0000F080)
        Block[00:03]: 0x00003C20 0x00003C21 0x00003C22 0x00003C23
        Block[04:07]: 0x00003C24 0x00003C25 0x00003C26 0x00003C27
        Block[08:11]: 0x00003C28 0x00003C29 0x00003C2A 0x00003C2B
        Block[12:15]: 0x00003C2C 0x00003C2D 0x00003C2E 0x00003C2F
        Block[16:19]: 0x00003C30 0x00003C31 0x00003C32 0x00003C33
        Block[20:23]: 0x00003C34 0x00003C35 0x00003C36 0x00003C37
        Block[24:27]: 0x00003C38 0x00003C39 0x00003C3A 0x00003C3B
        Block[28:31]: 0x00003C3C 0x00003C3D 0x00003C3E 0x00003C3F
    [Way 1] V:1   Tag: 0xD    (Addr: 0x0000D080)
        Block[00:03]: 0x00003420 0x00003421 0x00003422 0x00003423
        Block[04:07]: 0x00003424 0x00003425 0x00003426 0x00003427
        Block[08:11]: 0x00003428 0x00003429 0x0000342A 0x0000342B
        Block[12:15]: 0x0000342C 0x0000342D 0x0000342E 0x0000342F
        Block[16:19]: 0x00003430 0x00003431 0x00003432 0x00003433
        Block[20:23]: 0x00003434 0x00003435 0x00003436 0x00003437
        Block[24:27]: 0x00003438 0x00003439 0x0000343A 0x0000343B
        Block[28:31]: 0x0000343C 0x0000343D 0x0000343E 0x0000343F
    [Way 2] V:1   Tag: 0xB    (Addr: 0x0000B080)
        Block[00:03]: 0x00002C20 0x00002C21 0x00002C22 0x00002C23
        Block[04:07]: 0x00002C24 0x00002C25 0x00002C26 0x00002C27
        Block[08:11]: 0x00002C28 0x00002C29 0x00002C2A 0x00002C2B
        Block[12:15]: 0x00002C2C 0x00002C2D 0x00002C2E 0x00002C2F
        Block[16:19]: 0x00002C30 0x00002C31 0x00002C32 0x00002C33
        Block[20:23]: 0x00002C34 0x00002C35 0x00002C36 0x00002C37
        Block[24:27]: 0x00002C38 0x00002C39 0x00002C3A 0x00002C3B
        Block[28:31]: 0x00002C3C 0x00002C3D 0x00002C3E 0x00002C3F
    [Way 3] V:1   Tag: 0x9    (Addr: 0x00009080)
        Block[00:03]: 0x00002420 0x00002421 0x00002422 0x00002423
        Block[04:07]: 0x00002424 0x00002425 0x00002426 0x00002427
        Block[08:11]: 0x00002428 0x00002429 0x0000242A 0x0000242B
        Block[12:15]: 0x0000242C 0x0000242D 0x0000242E 0x0000242F
        Block[16:19]: 0x00002430 0x00002431 0x00002432 0x00002433
        Block[20:23]: 0x00002434 0x00002435 0x00002436 0x00002437
        Block[24:27]: 0x00002438 0x00002439 0x0000243A 0x0000243B
        Block[28:31]: 0x0000243C 0x0000243D 0x0000243E 0x0000243F
    [Way 4] V:1   Tag: 0x7    (Addr: 0x00007080)
        Block[00:03]: 0x00001C20 0x00001C21 0x00001C22 0x00001C23
        Block[04:07]: 0x00001C24 0x00001C25 0x00001C26 0x00001C27
        Block[08:11]: 0x00001C28 0x00001C29 0x00001C2A 0x00001C2B
        Block[12:15]: 0x00001C2C 0x00001C2D 0x00001C2E 0x00001C2F
        Block[16:19]: 0x00001C30 0x00001C31 0x00001C32 0x00001C33
        Block[20:23]: 0x00001C34 0x00001C35 0x00001C36 0x00001C37
        Block[24:27]: 0x00001C38 0x00001C39 0x00001C3A 0x00001C3B
        Block[28:31]: 0x00001C3C 0x00001C3D 0x00001C3E 0x00001C3F
    [Way 5] V:1   Tag: 0x5    (Addr: 0x00005080)
        Block[00:03]: 0x00001420 0x00001421 0x00001422 0x00001423
        Block[04:07]: 0x00001424 0x00001425 0x00001426 0x00001427
        Block[08:11]: 0x00001428 0x00001429 0x0000142A 0x0000142B
        Block[12:15]: 0x0000142C 0x0000142D 0x0000142E 0x0000142F
        Block[16:19]: 0x00001430 0x00001431 0x00001432 0x00001433
        Block[20:23]: 0x00001434 0x00001435 0x00001436 0x00001437
        Block[24:27]: 0x00001438 0x00001439 0x0000143A 0x0000143B
        Block[28:31]: 0x0000143C 0x0000143D 0x0000143E 0x0000143F
    [Way 6] V:1   Tag: 0x3    (Addr: 0x00003080)
        Block[00:03]: 0x00000C20 0x00000C21 0x00000C22 0x00000C23
        Block[04:07]: 0x00000C24 0x00000C25 0x00000C26 0x00000C27
        Block[08:11]: 0x00000C28 0x00000C29 0x00000C2A 0x00000C2B
        Block[12:15]: 0x00000C2C 0x00000C2D 0x00000C2E 0x00000C2F
        Block[16:19]: 0x00000C30 0x00000C31 0x00000C32 0x00000C33
        Block[20:23]: 0x00000C34 0x00000C35 0x00000C36 0x00000C37
        Block[24:27]: 0x00000C38 0x00000C39 0x00000C3A 0x00000C3B
        Block[28:31]: 0x00000C3C 0x00000C3D 0x00000C3E 0x00000C3F
    [Way 7] V:1   Tag: 0x1    (Addr: 0x00001080)
        Block[00:03]: 0x00000420 0x00000421 0x00000422 0x00000423
        Block[04:07]: 0x00000424 0x00000425 0x00000426 0x00000427
        Block[08:11]: 0x00000428 0x00000429 0x0000042A 0x0000042B
        Block[12:15]: 0x0000042C 0x0000042D 0x0000042E 0x0000042F
        Block[16:19]: 0x00000430 0x00000431 0x00000432 0x00000433
        Block[20:23]: 0x00000434 0x00000435 0x00000436 0x00000437
        Block[24:27]: 0x00000438 0x00000439 0x0000043A 0x0000043B
        Block[28:31]: 0x0000043C 0x0000043D 0x0000043E 0x0000043F
  ---- Set 1 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1 D Tag: 0x1F   (Addr: 0x0001F180)
        Block[00:03]: 0xAAAAAAAA 0x00007C61 0x00007C62 0x00007C63
        Block[04:07]: 0x00007C64 0x00007C65 0x00007C66 0x00007C67
        Block[08:11]: 0x00007C68 0x00007C69 0x00007C6A 0x00007C6B
        Block[12:15]: 0x00007C6C 0x00007C6D 0x00007C6E 0x00007C6F
        Block[16:19]: 0x00007C70 0x00007C71 0x00007C72 0x00007C73
        Block[20:23]: 0x00007C74 0x00007C75 0x00007C76 0x00007C77
        Block[24:27]: 0x00007C78 0x00007C79 0x00007C7A 0x00007C7B
        Block[28:31]: 0x00007C7C 0x00007C7D 0x00007C7E 0x00007C7F
    [Way 1] V:1 D Tag: 0x1D   (Addr: 0x0001D180)
        Block[00:03]: 0xAAAAAAAA 0x00007461 0x00007462 0x00007463
        Block[04:07]: 0x00007464 0x00007465 0x00007466 0x00007467
        Block[08:11]: 0x00007468 0x00007469 0x0000746A 0x0000746B
        Block[12:15]: 0x0000746C 0x0000746D 0x0000746E 0x0000746F
        Block[16:19]: 0x00007470 0x00007471 0x00007472 0x00007473
        Block[20:23]: 0x00007474 0x00007475 0x00007476 0x00007477
        Block[24:27]: 0x00007478 0x00007479 0x0000747A 0x0000747B
        Block[28:31]: 0x0000747C 0x0000747D 0x0000747E 0x0000747F
    [Way 2] V:1 D Tag: 0x1B   (Addr: 0x0001B180)
        Block[00:03]: 0xAAAAAAAA 0x00006C61 0x00006C62 0x00006C63
        Block[04:07]: 0x00006C64 0x00006C65 0x00006C66 0x00006C67
        Block[08:11]: 0x00006C68 0x00006C69 0x00006C6A 0x00006C6B
        Block[12:15]: 0x00006C6C 0x00006C6D 0x00006C6E 0x00006C6F
        Block[16:19]: 0x00006C70 0x00006C71 0x00006C72 0x00006C73
        Block[20:23]: 0x00006C74 0x00006C75 0x00006C76 0x00006C77
        Block[24:27]: 0x00006C78 0x00006C79 0x00006C7A 0x00006C7B
        Block[28:31]: 0x00006C7C 0x00006C7D 0x00006C7E 0x00006C7F
    [Way 3] V:1 D Tag: 0x19   (Addr: 0x00019180)
        Block[00:03]: 0xAAAAAAAA 0x00006461 0x00006462 0x00006463
        Block[04:07]: 0x00006464 0x00006465 0x00006466 0x00006467
        Block[08:11]: 0x00006468 0x00006469 0x0000646A 0x0000646B
        Block[12:15]: 0x0000646C 0x0000646D 0x0000646E 0x0000646F
        Block[16:19]: 0x00006470 0x00006471 0x00006472 0x00006473
        Block[20:23]: 0x00006474 0x00006475 0x00006476 0x00006477
        Block[24:27]: 0x00006478 0x00006479 0x0000647A 0x0000647B
        Block[28:31]: 0x0000647C 0x0000647D 0x0000647E 0x0000647F
    [Way 4] V:1 D Tag: 0x17   (Addr: 0x00017180)
        Block[00:03]: 0xAAAAAAAA 0x00005C61 0x00005C62 0x00005C63
        Block[04:07]: 0x00005C64 0x00005C65 0x00005C66 0x00005C67
        Block[08:11]: 0x00005C68 0x00005C69 0x00005C6A 0x00005C6B
        Block[12:15]: 0x00005C6C 0x00005C6D 0x00005C6E 0x00005C6F
        Block[16:19]: 0x00005C70 0x00005C71 0x00005C72 0x00005C73
        Block[20:23]: 0x00005C74 0x00005C75 0x00005C76 0x00005C77
        Block[24:27]: 0x00005C78 0x00005C79 0x00005C7A 0x00005C7B
        Block[28:31]: 0x00005C7C 0x00005C7D 0x00005C7E 0x00005C7F
    [Way 5] V:1 D Tag: 0x15   (Addr: 0x00015180)
        Block[00:03]: 0xAAAAAAAA 0x00005461 0x00005462 0x00005463
        Block[04:07]: 0x00005464 0x00005465 0x00005466 0x00005467
        Block[08:11]: 0x00005468 0x00005469 0x0000546A 0x0000546B
        Block[12:15]: 0x0000546C 0x0000546D 0x0000546E 0x0000546F
        Block[16:19]: 0x00005470 0x00005471 0x00005472 0x00005473
        Block[20:23]: 0x00005474 0x00005475 0x00005476 0x00005477
        Block[24:27]: 0x00005478 0x00005479 0x0000547A 0x0000547B
        Block[28:31]: 0x0000547C 0x0000547D 0x0000547E 0x0000547F
    [Way 6] V:1 D Tag: 0x13   (Addr: 0x00013180)
        Block[00:03]: 0xAAAAAAAA 0x00004C61 0x00004C62 0x00004C63
        Block[04:07]: 0x00004C64 0x00004C65 0x00004C66 0x00004C67
        Block[08:11]: 0x00004C68 0x00004C69 0x00004C6A 0x00004C6B
        Block[12:15]: 0x00004C6C 0x00004C6D 0x00004C6E 0x00004C6F
        Block[16:19]: 0x00004C70 0x00004C71 0x00004C72 0x00004C73
        Block[20:23]: 0x00004C74 0x00004C75 0x00004C76 0x00004C77
        Block[24:27]: 0x00004C78 0x00004C79 0x00004C7A 0x00004C7B
        Block[28:31]: 0x00004C7C 0x00004C7D 0x00004C7E 0x00004C7F
    [Way 7] V:1 D Tag: 0x11   (Addr: 0x00011180)
        Block[00:03]: 0x00004460 0xAAAAAAAA 0x00004462 0x00004463
        Block[04:07]: 0x00004464 0x00004465 0x00004466 0x00004467
        Block[08:11]: 0x00004468 0x00004469 0x0000446A 0x0000446B
        Block[12:15]: 0x0000446C 0x0000446D 0x0000446E 0x0000446F
        Block[16:19]: 0x00004470 0x00004471 0x00004472 0x00004473
        Block[20:23]: 0x00004474 0x00004475 0x00004476 0x00004477
        Block[24:27]: 0x00004478 0x00004479 0x0000447A 0x0000447B
        Block[28:31]: 0x0000447C 0x0000447D 0x0000447E 0x0000447F
