# PROJECT 2

**Name:** Vishal Dhote

**Company:** CODTECH IT SOLUTION

**ID:** CT08DS5148

**Domain:** VLSI TASKS

**Duration:** JULY 15th, 2024 to AUGUST 15th, 2024

**Mentor:** Muzammil Ahmed

## Overview of the Project

### Project: FINITE STATE MACHINE (FSM) DESIGN

### Objective

The objective of this task is to design Finite State Machines (FSMs) using Verilog or VHDL within a VLSI design environment. This includes the creation of FSM models that define various states and transitions. Additionally, the task involves writing comprehensive testbenches to rigorously test different states and transitions of the FSM.

### Key Activities

-**FSM Design in Verilog/VHDL**: Develop Finite State Machines using Verilog or VHDL, defining all states, transitions, and logic.

-**Testbench Development**: Write testbenches to cover various scenarios, including all possible states and transitions within the FSM.

-**Simulation Setup**: Configure the VLSI design environment to simulate the FSM, ensuring all testbenches are properly integrated.

-**Behavioral Simulation and Analysis**: Run simulations to observe and analyze the FSM's behavior, ensuring that all states and transitions function as intended.


### Technology Used

-**Verilog/VHDL**: Hardware description languages used for designing the Finite State Machines (FSMs).

-**Simulation Tools**: Tools such as ModelSim, Vivado, or Synopsys VCS for running simulations and verifying the behavior of the FSM.

-**VLSI Design Environments**: Software tools like Cadence, Synopsys, or Xilinx used for developing and simulating the FSM.


### Key Insights

1. *FSM Design Principles*:
   - Understanding the fundamental concepts of FSMs, including state transitions, state encoding, and the differences between Mealy and Moore machines.

2. *Importance of Testbenches*:
   - The critical role of well-constructed testbenches in verifying the correctness of FSM designs, ensuring that all possible states and transitions are thoroughly tested.

3. *Simulation and Debugging*:
   - The necessity of simulation in identifying and resolving design flaws, and the value of waveform analysis in diagnosing issues.
     
4. *Optimization Techniques*:
   - Techniques for optimizing FSM designs to reduce complexity, improve performance, and ensure efficient use of resources.
   

### Procedure

**MUX**

![Screenshot 2024-08-12 083037](https://github.com/user-attachments/assets/d49d7f72-ab32-461c-b136-11f033576d4a)
![Screenshot 2024-08-12 083028](https://github.com/user-attachments/assets/9ab63868-04fa-4b2b-b792-1d2d886cc836)

![Screenshot 2024-08-12 082535](https://github.com/user-attachments/assets/e6d4a323-4a40-4727-9312-8606b2e054de)

**SIMULATION CODE**
![Screenshot 2024-08-12 082855](https://github.com/user-attachments/assets/8cfd2b05-4f6e-4f0f-b065-79aae2e47617)

**BEHAVIOR**
![Screenshot 2024-08-12 082655](https://github.com/user-attachments/assets/ebe87067-dce7-4e70-8088-975a6dd939ef)

**FSM CODDE ONE TYPE**
![Screenshot 2024-08-12 071223](https://github.com/user-attachments/assets/ee13d57f-c801-4569-ae71-b871acbc6cfd)

![Screenshot 2024-08-12 071239](https://github.com/user-attachments/assets/6055adff-65ce-40dd-91b2-8bc7a855ba39)

**BEHAVIOR**

![Screenshot 2024-08-10 203945](https://github.com/user-attachments/assets/3248b997-a3e3-464b-b9ad-b91a1d8feb9c)
![Screenshot 2024-08-10 203958](https://github.com/user-attachments/assets/e52b6252-3e4c-4a21-9864-465c1aaba5b6)

**8X1 BHEVIOR**
![Screenshot 2024-08-10 131543](https://github.com/user-attachments/assets/44ba39d1-4e6a-4134-ba59-0d41b752ed2b)

![Screenshot 2024-08-10 130732](https://github.com/user-attachments/assets/fcf1dfe3-8a91-4b23-9ffd-6d701fbb45cc)
