[INFO]: Run Directory: /openlane/designs/mem_decode/runs/check
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/mem_decode/runs/check/logs/synthesis/3-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mem_decode/runs/check/logs/synthesis/4-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: designs/mem_decode/runs/check/logs/floorplan/5-initial_fp.log)...
[INFO]: Floorplanned with width 188.6 and height 576.64.
[INFO]: Running IO Placement (log: designs/mem_decode/runs/check/logs/floorplan/6-place_io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/mem_decode/runs/check/logs/floorplan/7-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN (log: designs/mem_decode/runs/check/logs/floorplan/8-pdn.log)...
