
connect4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023d4  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080025ac  080025ac  000035ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025c4  080025c4  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080025c4  080025c4  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025c4  080025c4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025c4  080025c4  000035c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025c8  080025c8  000035c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080025cc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000000c  080025d8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  080025d8  00004110  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005bb7  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013c4  00000000  00000000  00009bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000620  00000000  00000000  0000afb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000049d  00000000  00000000  0000b5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b6c2  00000000  00000000  0000ba75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006824  00000000  00000000  00027137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aefab  00000000  00000000  0002d95b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc906  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016fc  00000000  00000000  000dc94c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000de048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002594 	.word	0x08002594

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08002594 	.word	0x08002594

08000218 <DWT_Delay_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void DWT_Delay_Init(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800021c:	4b09      	ldr	r3, [pc, #36]	@ (8000244 <DWT_Delay_Init+0x2c>)
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	4a08      	ldr	r2, [pc, #32]	@ (8000244 <DWT_Delay_Init+0x2c>)
 8000222:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000226:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8000228:	4b07      	ldr	r3, [pc, #28]	@ (8000248 <DWT_Delay_Init+0x30>)
 800022a:	2200      	movs	r2, #0
 800022c:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800022e:	4b06      	ldr	r3, [pc, #24]	@ (8000248 <DWT_Delay_Init+0x30>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a05      	ldr	r2, [pc, #20]	@ (8000248 <DWT_Delay_Init+0x30>)
 8000234:	f043 0301 	orr.w	r3, r3, #1
 8000238:	6013      	str	r3, [r2, #0]
}
 800023a:	bf00      	nop
 800023c:	46bd      	mov	sp, r7
 800023e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000242:	4770      	bx	lr
 8000244:	e000edf0 	.word	0xe000edf0
 8000248:	e0001000 	.word	0xe0001000

0800024c <driver_init>:
    uint32_t start = DWT->CYCCNT;
    while ((DWT->CYCCNT - start) < cycles);
}

static void driver_init()
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	// Column 1
	// Ports
	column_drivers[0].clk1Port = GPIOA;
 8000250:	4b71      	ldr	r3, [pc, #452]	@ (8000418 <driver_init+0x1cc>)
 8000252:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000256:	60da      	str	r2, [r3, #12]
	column_drivers[0].dat1Port = GPIOA;
 8000258:	4b6f      	ldr	r3, [pc, #444]	@ (8000418 <driver_init+0x1cc>)
 800025a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800025e:	605a      	str	r2, [r3, #4]
	column_drivers[0].clk2Port = GPIOA;
 8000260:	4b6d      	ldr	r3, [pc, #436]	@ (8000418 <driver_init+0x1cc>)
 8000262:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000266:	609a      	str	r2, [r3, #8]
	column_drivers[0].dat2Port = GPIOA;
 8000268:	4b6b      	ldr	r3, [pc, #428]	@ (8000418 <driver_init+0x1cc>)
 800026a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800026e:	601a      	str	r2, [r3, #0]
	// Pins
	column_drivers[0].clk1Pin = GPIO_PIN_4;
 8000270:	4b69      	ldr	r3, [pc, #420]	@ (8000418 <driver_init+0x1cc>)
 8000272:	2210      	movs	r2, #16
 8000274:	829a      	strh	r2, [r3, #20]
	column_drivers[0].dat1Pin = GPIO_PIN_5;
 8000276:	4b68      	ldr	r3, [pc, #416]	@ (8000418 <driver_init+0x1cc>)
 8000278:	2220      	movs	r2, #32
 800027a:	821a      	strh	r2, [r3, #16]
	column_drivers[0].clk2Pin = GPIO_PIN_6;
 800027c:	4b66      	ldr	r3, [pc, #408]	@ (8000418 <driver_init+0x1cc>)
 800027e:	2240      	movs	r2, #64	@ 0x40
 8000280:	82da      	strh	r2, [r3, #22]
	column_drivers[0].dat2Pin = GPIO_PIN_7;
 8000282:	4b65      	ldr	r3, [pc, #404]	@ (8000418 <driver_init+0x1cc>)
 8000284:	2280      	movs	r2, #128	@ 0x80
 8000286:	825a      	strh	r2, [r3, #18]

	// Column 2
	// Ports
	column_drivers[1].clk1Port = GPIOB;
 8000288:	4b63      	ldr	r3, [pc, #396]	@ (8000418 <driver_init+0x1cc>)
 800028a:	4a64      	ldr	r2, [pc, #400]	@ (800041c <driver_init+0x1d0>)
 800028c:	625a      	str	r2, [r3, #36]	@ 0x24
	column_drivers[1].dat1Port = GPIOB;
 800028e:	4b62      	ldr	r3, [pc, #392]	@ (8000418 <driver_init+0x1cc>)
 8000290:	4a62      	ldr	r2, [pc, #392]	@ (800041c <driver_init+0x1d0>)
 8000292:	61da      	str	r2, [r3, #28]
	column_drivers[1].clk2Port = GPIOB;
 8000294:	4b60      	ldr	r3, [pc, #384]	@ (8000418 <driver_init+0x1cc>)
 8000296:	4a61      	ldr	r2, [pc, #388]	@ (800041c <driver_init+0x1d0>)
 8000298:	621a      	str	r2, [r3, #32]
	column_drivers[1].dat2Port = GPIOB;
 800029a:	4b5f      	ldr	r3, [pc, #380]	@ (8000418 <driver_init+0x1cc>)
 800029c:	4a5f      	ldr	r2, [pc, #380]	@ (800041c <driver_init+0x1d0>)
 800029e:	619a      	str	r2, [r3, #24]
	// Pins
	column_drivers[1].clk1Pin = GPIO_PIN_0;
 80002a0:	4b5d      	ldr	r3, [pc, #372]	@ (8000418 <driver_init+0x1cc>)
 80002a2:	2201      	movs	r2, #1
 80002a4:	859a      	strh	r2, [r3, #44]	@ 0x2c
	column_drivers[1].dat1Pin = GPIO_PIN_1;
 80002a6:	4b5c      	ldr	r3, [pc, #368]	@ (8000418 <driver_init+0x1cc>)
 80002a8:	2202      	movs	r2, #2
 80002aa:	851a      	strh	r2, [r3, #40]	@ 0x28
	column_drivers[1].clk2Pin = GPIO_PIN_2;
 80002ac:	4b5a      	ldr	r3, [pc, #360]	@ (8000418 <driver_init+0x1cc>)
 80002ae:	2204      	movs	r2, #4
 80002b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
	column_drivers[1].dat2Pin = GPIO_PIN_10;
 80002b2:	4b59      	ldr	r3, [pc, #356]	@ (8000418 <driver_init+0x1cc>)
 80002b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80002b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

	// Column 3
	// Ports
	column_drivers[2].clk1Port = GPIOB;
 80002ba:	4b57      	ldr	r3, [pc, #348]	@ (8000418 <driver_init+0x1cc>)
 80002bc:	4a57      	ldr	r2, [pc, #348]	@ (800041c <driver_init+0x1d0>)
 80002be:	63da      	str	r2, [r3, #60]	@ 0x3c
	column_drivers[2].dat1Port = GPIOB;
 80002c0:	4b55      	ldr	r3, [pc, #340]	@ (8000418 <driver_init+0x1cc>)
 80002c2:	4a56      	ldr	r2, [pc, #344]	@ (800041c <driver_init+0x1d0>)
 80002c4:	635a      	str	r2, [r3, #52]	@ 0x34
	column_drivers[2].clk2Port = GPIOB;
 80002c6:	4b54      	ldr	r3, [pc, #336]	@ (8000418 <driver_init+0x1cc>)
 80002c8:	4a54      	ldr	r2, [pc, #336]	@ (800041c <driver_init+0x1d0>)
 80002ca:	639a      	str	r2, [r3, #56]	@ 0x38
	column_drivers[2].dat2Port = GPIOB;
 80002cc:	4b52      	ldr	r3, [pc, #328]	@ (8000418 <driver_init+0x1cc>)
 80002ce:	4a53      	ldr	r2, [pc, #332]	@ (800041c <driver_init+0x1d0>)
 80002d0:	631a      	str	r2, [r3, #48]	@ 0x30
	// Pins
	column_drivers[2].clk1Pin = GPIO_PIN_11;
 80002d2:	4b51      	ldr	r3, [pc, #324]	@ (8000418 <driver_init+0x1cc>)
 80002d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80002d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	column_drivers[2].dat1Pin = GPIO_PIN_12;
 80002dc:	4b4e      	ldr	r3, [pc, #312]	@ (8000418 <driver_init+0x1cc>)
 80002de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80002e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	column_drivers[2].clk2Pin = GPIO_PIN_13;
 80002e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000418 <driver_init+0x1cc>)
 80002e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80002ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	column_drivers[2].dat2Pin = GPIO_PIN_14;
 80002f0:	4b49      	ldr	r3, [pc, #292]	@ (8000418 <driver_init+0x1cc>)
 80002f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80002f6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

	// Column 4
	// Ports
	column_drivers[3].clk1Port = GPIOB;
 80002fa:	4b47      	ldr	r3, [pc, #284]	@ (8000418 <driver_init+0x1cc>)
 80002fc:	4a47      	ldr	r2, [pc, #284]	@ (800041c <driver_init+0x1d0>)
 80002fe:	655a      	str	r2, [r3, #84]	@ 0x54
	column_drivers[3].dat1Port = GPIOA;
 8000300:	4b45      	ldr	r3, [pc, #276]	@ (8000418 <driver_init+0x1cc>)
 8000302:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000306:	64da      	str	r2, [r3, #76]	@ 0x4c
	column_drivers[3].clk2Port = GPIOA;
 8000308:	4b43      	ldr	r3, [pc, #268]	@ (8000418 <driver_init+0x1cc>)
 800030a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800030e:	651a      	str	r2, [r3, #80]	@ 0x50
	column_drivers[3].dat2Port = GPIOA;
 8000310:	4b41      	ldr	r3, [pc, #260]	@ (8000418 <driver_init+0x1cc>)
 8000312:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000316:	649a      	str	r2, [r3, #72]	@ 0x48
	// Pins
	column_drivers[3].clk1Pin = GPIO_PIN_15;
 8000318:	4b3f      	ldr	r3, [pc, #252]	@ (8000418 <driver_init+0x1cc>)
 800031a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800031e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
	column_drivers[3].dat1Pin = GPIO_PIN_8;
 8000322:	4b3d      	ldr	r3, [pc, #244]	@ (8000418 <driver_init+0x1cc>)
 8000324:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000328:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	column_drivers[3].clk2Pin = GPIO_PIN_9;
 800032c:	4b3a      	ldr	r3, [pc, #232]	@ (8000418 <driver_init+0x1cc>)
 800032e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000332:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
	column_drivers[3].dat2Pin = GPIO_PIN_10;
 8000336:	4b38      	ldr	r3, [pc, #224]	@ (8000418 <driver_init+0x1cc>)
 8000338:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800033c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

	// Column 5
	// Ports
	column_drivers[4].clk1Port = GPIOA;
 8000340:	4b35      	ldr	r3, [pc, #212]	@ (8000418 <driver_init+0x1cc>)
 8000342:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000346:	66da      	str	r2, [r3, #108]	@ 0x6c
	column_drivers[4].dat1Port = GPIOA;
 8000348:	4b33      	ldr	r3, [pc, #204]	@ (8000418 <driver_init+0x1cc>)
 800034a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800034e:	665a      	str	r2, [r3, #100]	@ 0x64
	column_drivers[4].clk2Port = GPIOA;
 8000350:	4b31      	ldr	r3, [pc, #196]	@ (8000418 <driver_init+0x1cc>)
 8000352:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000356:	669a      	str	r2, [r3, #104]	@ 0x68
	column_drivers[4].dat2Port = GPIOB;
 8000358:	4b2f      	ldr	r3, [pc, #188]	@ (8000418 <driver_init+0x1cc>)
 800035a:	4a30      	ldr	r2, [pc, #192]	@ (800041c <driver_init+0x1d0>)
 800035c:	661a      	str	r2, [r3, #96]	@ 0x60
	// Pins
	column_drivers[4].clk1Pin = GPIO_PIN_13;
 800035e:	4b2e      	ldr	r3, [pc, #184]	@ (8000418 <driver_init+0x1cc>)
 8000360:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000364:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
	column_drivers[4].dat1Pin = GPIO_PIN_14;
 8000368:	4b2b      	ldr	r3, [pc, #172]	@ (8000418 <driver_init+0x1cc>)
 800036a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800036e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
	column_drivers[4].clk2Pin = GPIO_PIN_15;
 8000372:	4b29      	ldr	r3, [pc, #164]	@ (8000418 <driver_init+0x1cc>)
 8000374:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000378:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
	column_drivers[4].dat2Pin = GPIO_PIN_3;
 800037c:	4b26      	ldr	r3, [pc, #152]	@ (8000418 <driver_init+0x1cc>)
 800037e:	2208      	movs	r2, #8
 8000380:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

	// Column 6
	// Ports
	column_drivers[5].clk1Port = GPIOB;
 8000384:	4b24      	ldr	r3, [pc, #144]	@ (8000418 <driver_init+0x1cc>)
 8000386:	4a25      	ldr	r2, [pc, #148]	@ (800041c <driver_init+0x1d0>)
 8000388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	column_drivers[5].dat1Port = GPIOB;
 800038c:	4b22      	ldr	r3, [pc, #136]	@ (8000418 <driver_init+0x1cc>)
 800038e:	4a23      	ldr	r2, [pc, #140]	@ (800041c <driver_init+0x1d0>)
 8000390:	67da      	str	r2, [r3, #124]	@ 0x7c
	column_drivers[5].clk2Port = GPIOB;
 8000392:	4b21      	ldr	r3, [pc, #132]	@ (8000418 <driver_init+0x1cc>)
 8000394:	4a21      	ldr	r2, [pc, #132]	@ (800041c <driver_init+0x1d0>)
 8000396:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	column_drivers[5].dat2Port = GPIOB;
 800039a:	4b1f      	ldr	r3, [pc, #124]	@ (8000418 <driver_init+0x1cc>)
 800039c:	4a1f      	ldr	r2, [pc, #124]	@ (800041c <driver_init+0x1d0>)
 800039e:	679a      	str	r2, [r3, #120]	@ 0x78
	// Pins
	column_drivers[5].clk1Pin = GPIO_PIN_4;
 80003a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000418 <driver_init+0x1cc>)
 80003a2:	2210      	movs	r2, #16
 80003a4:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
	column_drivers[5].dat1Pin = GPIO_PIN_5;
 80003a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000418 <driver_init+0x1cc>)
 80003aa:	2220      	movs	r2, #32
 80003ac:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
	column_drivers[5].clk2Pin = GPIO_PIN_6;
 80003b0:	4b19      	ldr	r3, [pc, #100]	@ (8000418 <driver_init+0x1cc>)
 80003b2:	2240      	movs	r2, #64	@ 0x40
 80003b4:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
	column_drivers[5].dat2Pin = GPIO_PIN_7;
 80003b8:	4b17      	ldr	r3, [pc, #92]	@ (8000418 <driver_init+0x1cc>)
 80003ba:	2280      	movs	r2, #128	@ 0x80
 80003bc:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

	// Column 7
	// Ports
	column_drivers[6].clk1Port = GPIOB;
 80003c0:	4b15      	ldr	r3, [pc, #84]	@ (8000418 <driver_init+0x1cc>)
 80003c2:	4a16      	ldr	r2, [pc, #88]	@ (800041c <driver_init+0x1d0>)
 80003c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	column_drivers[6].dat1Port = GPIOC;
 80003c8:	4b13      	ldr	r3, [pc, #76]	@ (8000418 <driver_init+0x1cc>)
 80003ca:	4a15      	ldr	r2, [pc, #84]	@ (8000420 <driver_init+0x1d4>)
 80003cc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	column_drivers[6].clk2Port = GPIOC;
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <driver_init+0x1cc>)
 80003d2:	4a13      	ldr	r2, [pc, #76]	@ (8000420 <driver_init+0x1d4>)
 80003d4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	column_drivers[6].dat2Port = GPIOC;
 80003d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000418 <driver_init+0x1cc>)
 80003da:	4a11      	ldr	r2, [pc, #68]	@ (8000420 <driver_init+0x1d4>)
 80003dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	// Pins
	column_drivers[6].clk1Pin = GPIO_PIN_9;
 80003e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000418 <driver_init+0x1cc>)
 80003e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003e6:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
	column_drivers[6].dat1Pin = GPIO_PIN_13;
 80003ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000418 <driver_init+0x1cc>)
 80003ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80003f0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	column_drivers[6].clk2Pin = GPIO_PIN_14;
 80003f4:	4b08      	ldr	r3, [pc, #32]	@ (8000418 <driver_init+0x1cc>)
 80003f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80003fa:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
	column_drivers[6].dat2Pin = GPIO_PIN_15;
 80003fe:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <driver_init+0x1cc>)
 8000400:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000404:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
//		HAL_GPIO_TogglePin(column_drivers[col].clk1Port, column_drivers[col].clk1Pin);
//		HAL_GPIO_TogglePin(column_drivers[col].clk2Port, column_drivers[col].clk2Pin);
//	}

	// Set the ENABLE line to high
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000408:	2201      	movs	r2, #1
 800040a:	2108      	movs	r1, #8
 800040c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000410:	f001 fab8 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}
 8000418:	20000054 	.word	0x20000054
 800041c:	48000400 	.word	0x48000400
 8000420:	48000800 	.word	0x48000800

08000424 <output_col>:

static void output_col(uint8_t col_no)
{
 8000424:	b5b0      	push	{r4, r5, r7, lr}
 8000426:	b08a      	sub	sp, #40	@ 0x28
 8000428:	af00      	add	r7, sp, #0
 800042a:	4603      	mov	r3, r0
 800042c:	71fb      	strb	r3, [r7, #7]
	colDriver_t driver = column_drivers[col_no];
 800042e:	79fa      	ldrb	r2, [r7, #7]
 8000430:	4944      	ldr	r1, [pc, #272]	@ (8000544 <output_col+0x120>)
 8000432:	4613      	mov	r3, r2
 8000434:	005b      	lsls	r3, r3, #1
 8000436:	4413      	add	r3, r2
 8000438:	00db      	lsls	r3, r3, #3
 800043a:	440b      	add	r3, r1
 800043c:	f107 040c 	add.w	r4, r7, #12
 8000440:	461d      	mov	r5, r3
 8000442:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000444:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000446:	e895 0003 	ldmia.w	r5, {r0, r1}
 800044a:	e884 0003 	stmia.w	r4, {r0, r1}

	uint8_t row = 0;
 800044e:	2300      	movs	r3, #0
 8000450:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	for (; row < LED_ROWS; row++) {
 8000454:	e04c      	b.n	80004f0 <output_col+0xcc>
		// Set the data then pulse the clock
		ledMode_t p1stat = leds[row * LED_COLS + col_no];
 8000456:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800045a:	4613      	mov	r3, r2
 800045c:	00db      	lsls	r3, r3, #3
 800045e:	1a9a      	subs	r2, r3, r2
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	4413      	add	r3, r2
 8000464:	4a38      	ldr	r2, [pc, #224]	@ (8000548 <output_col+0x124>)
 8000466:	5cd3      	ldrb	r3, [r2, r3]
 8000468:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		ledMode_t p2stat = leds[((LED_ROWS - 1) - row) * LED_COLS + col_no];
 800046c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000470:	f1c3 0205 	rsb	r2, r3, #5
 8000474:	4613      	mov	r3, r2
 8000476:	00db      	lsls	r3, r3, #3
 8000478:	1a9a      	subs	r2, r3, r2
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	4413      	add	r3, r2
 800047e:	4a32      	ldr	r2, [pc, #200]	@ (8000548 <output_col+0x124>)
 8000480:	5cd3      	ldrb	r3, [r2, r3]
 8000482:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

		// No output for either
		HAL_GPIO_WritePin(driver.dat1Port, driver.dat1Pin, p1stat == LED_PLAYER1);
 8000486:	6938      	ldr	r0, [r7, #16]
 8000488:	8bb9      	ldrh	r1, [r7, #28]
 800048a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800048e:	2b01      	cmp	r3, #1
 8000490:	bf0c      	ite	eq
 8000492:	2301      	moveq	r3, #1
 8000494:	2300      	movne	r3, #0
 8000496:	b2db      	uxtb	r3, r3
 8000498:	461a      	mov	r2, r3
 800049a:	f001 fa73 	bl	8001984 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(driver.dat2Port, driver.dat2Pin, p2stat == LED_PLAYER2);
 800049e:	68f8      	ldr	r0, [r7, #12]
 80004a0:	8bf9      	ldrh	r1, [r7, #30]
 80004a2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80004a6:	2b02      	cmp	r3, #2
 80004a8:	bf0c      	ite	eq
 80004aa:	2301      	moveq	r3, #1
 80004ac:	2300      	movne	r3, #0
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	461a      	mov	r2, r3
 80004b2:	f001 fa67 	bl	8001984 <HAL_GPIO_WritePin>

		HAL_GPIO_TogglePin(driver.clk1Port, driver.clk1Pin);
 80004b6:	69bb      	ldr	r3, [r7, #24]
 80004b8:	8c3a      	ldrh	r2, [r7, #32]
 80004ba:	4611      	mov	r1, r2
 80004bc:	4618      	mov	r0, r3
 80004be:	f001 fa79 	bl	80019b4 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(driver.clk2Port, driver.clk2Pin);
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80004c6:	4611      	mov	r1, r2
 80004c8:	4618      	mov	r0, r3
 80004ca:	f001 fa73 	bl	80019b4 <HAL_GPIO_TogglePin>

		HAL_GPIO_TogglePin(driver.clk1Port, driver.clk1Pin);
 80004ce:	69bb      	ldr	r3, [r7, #24]
 80004d0:	8c3a      	ldrh	r2, [r7, #32]
 80004d2:	4611      	mov	r1, r2
 80004d4:	4618      	mov	r0, r3
 80004d6:	f001 fa6d 	bl	80019b4 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(driver.clk2Port, driver.clk2Pin);
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80004de:	4611      	mov	r1, r2
 80004e0:	4618      	mov	r0, r3
 80004e2:	f001 fa67 	bl	80019b4 <HAL_GPIO_TogglePin>
	for (; row < LED_ROWS; row++) {
 80004e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80004ea:	3301      	adds	r3, #1
 80004ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80004f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80004f4:	2b05      	cmp	r3, #5
 80004f6:	d9ae      	bls.n	8000456 <output_col+0x32>
	}

	while (row++ <= 8) {
 80004f8:	e017      	b.n	800052a <output_col+0x106>

		HAL_GPIO_TogglePin(driver.clk1Port, driver.clk1Pin);
 80004fa:	69bb      	ldr	r3, [r7, #24]
 80004fc:	8c3a      	ldrh	r2, [r7, #32]
 80004fe:	4611      	mov	r1, r2
 8000500:	4618      	mov	r0, r3
 8000502:	f001 fa57 	bl	80019b4 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(driver.clk2Port, driver.clk2Pin);
 8000506:	697b      	ldr	r3, [r7, #20]
 8000508:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800050a:	4611      	mov	r1, r2
 800050c:	4618      	mov	r0, r3
 800050e:	f001 fa51 	bl	80019b4 <HAL_GPIO_TogglePin>

		HAL_GPIO_TogglePin(driver.clk1Port, driver.clk1Pin);
 8000512:	69bb      	ldr	r3, [r7, #24]
 8000514:	8c3a      	ldrh	r2, [r7, #32]
 8000516:	4611      	mov	r1, r2
 8000518:	4618      	mov	r0, r3
 800051a:	f001 fa4b 	bl	80019b4 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(driver.clk2Port, driver.clk2Pin);
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8000522:	4611      	mov	r1, r2
 8000524:	4618      	mov	r0, r3
 8000526:	f001 fa45 	bl	80019b4 <HAL_GPIO_TogglePin>
	while (row++ <= 8) {
 800052a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800052e:	1c5a      	adds	r2, r3, #1
 8000530:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8000534:	2b08      	cmp	r3, #8
 8000536:	d9e0      	bls.n	80004fa <output_col+0xd6>
	}
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3728      	adds	r7, #40	@ 0x28
 800053e:	46bd      	mov	sp, r7
 8000540:	bdb0      	pop	{r4, r5, r7, pc}
 8000542:	bf00      	nop
 8000544:	20000054 	.word	0x20000054
 8000548:	20000028 	.word	0x20000028

0800054c <place_piece>:

void place_piece(ledMode_t player, uint8_t col_no)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	460a      	mov	r2, r1
 8000556:	71fb      	strb	r3, [r7, #7]
 8000558:	4613      	mov	r3, r2
 800055a:	71bb      	strb	r3, [r7, #6]
	if (col_no >= LED_COLS) {
 800055c:	79bb      	ldrb	r3, [r7, #6]
 800055e:	2b06      	cmp	r3, #6
 8000560:	d833      	bhi.n	80005ca <place_piece+0x7e>
		return;
	}

	// Start at row 0 and increment until there is already a piece
	uint8_t row = 0;
 8000562:	2300      	movs	r3, #0
 8000564:	73fb      	strb	r3, [r7, #15]

	for (; row < LED_ROWS; row++) {
 8000566:	e02c      	b.n	80005c2 <place_piece+0x76>
		ledMode_t state = leds[row * LED_COLS + col_no];
 8000568:	7bfa      	ldrb	r2, [r7, #15]
 800056a:	4613      	mov	r3, r2
 800056c:	00db      	lsls	r3, r3, #3
 800056e:	1a9a      	subs	r2, r3, r2
 8000570:	79bb      	ldrb	r3, [r7, #6]
 8000572:	4413      	add	r3, r2
 8000574:	4a18      	ldr	r2, [pc, #96]	@ (80005d8 <place_piece+0x8c>)
 8000576:	5cd3      	ldrb	r3, [r2, r3]
 8000578:	73bb      	strb	r3, [r7, #14]

		if (state != LED_OFF) {
 800057a:	7bbb      	ldrb	r3, [r7, #14]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d126      	bne.n	80005ce <place_piece+0x82>
			break;
		} else if (row > 0) {
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d009      	beq.n	800059a <place_piece+0x4e>
			// Remove previous LED
			leds[(row - 1) * LED_COLS + col_no] = LED_OFF;
 8000586:	7bfb      	ldrb	r3, [r7, #15]
 8000588:	1e5a      	subs	r2, r3, #1
 800058a:	4613      	mov	r3, r2
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	1a9a      	subs	r2, r3, r2
 8000590:	79bb      	ldrb	r3, [r7, #6]
 8000592:	4413      	add	r3, r2
 8000594:	4a10      	ldr	r2, [pc, #64]	@ (80005d8 <place_piece+0x8c>)
 8000596:	2100      	movs	r1, #0
 8000598:	54d1      	strb	r1, [r2, r3]
		}

		leds[row * LED_COLS + col_no] = player;
 800059a:	7bfa      	ldrb	r2, [r7, #15]
 800059c:	4613      	mov	r3, r2
 800059e:	00db      	lsls	r3, r3, #3
 80005a0:	1a9a      	subs	r2, r3, r2
 80005a2:	79bb      	ldrb	r3, [r7, #6]
 80005a4:	4413      	add	r3, r2
 80005a6:	490c      	ldr	r1, [pc, #48]	@ (80005d8 <place_piece+0x8c>)
 80005a8:	79fa      	ldrb	r2, [r7, #7]
 80005aa:	54ca      	strb	r2, [r1, r3]

		// Update column
		output_col(col_no);
 80005ac:	79bb      	ldrb	r3, [r7, #6]
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff ff38 	bl	8000424 <output_col>

		HAL_Delay(500);
 80005b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005b8:	f000 ff44 	bl	8001444 <HAL_Delay>
	for (; row < LED_ROWS; row++) {
 80005bc:	7bfb      	ldrb	r3, [r7, #15]
 80005be:	3301      	adds	r3, #1
 80005c0:	73fb      	strb	r3, [r7, #15]
 80005c2:	7bfb      	ldrb	r3, [r7, #15]
 80005c4:	2b05      	cmp	r3, #5
 80005c6:	d9cf      	bls.n	8000568 <place_piece+0x1c>
 80005c8:	e002      	b.n	80005d0 <place_piece+0x84>
		return;
 80005ca:	bf00      	nop
 80005cc:	e000      	b.n	80005d0 <place_piece+0x84>
			break;
 80005ce:	bf00      	nop
	}
}
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000028 	.word	0x20000028

080005dc <get_next_row>:

int8_t get_next_row(uint8_t col)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
	int8_t row = (LED_ROWS - 1);
 80005e6:	2305      	movs	r3, #5
 80005e8:	73fb      	strb	r3, [r7, #15]

	for (; row >= 0; row--) {
 80005ea:	e010      	b.n	800060e <get_next_row+0x32>
		if (leds[row * LED_COLS + col] == LED_OFF) {
 80005ec:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80005f0:	4613      	mov	r3, r2
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	1a9a      	subs	r2, r3, r2
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	4413      	add	r3, r2
 80005fa:	4a0c      	ldr	r2, [pc, #48]	@ (800062c <get_next_row+0x50>)
 80005fc:	5cd3      	ldrb	r3, [r2, r3]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d00a      	beq.n	8000618 <get_next_row+0x3c>
	for (; row >= 0; row--) {
 8000602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000606:	b2db      	uxtb	r3, r3
 8000608:	3b01      	subs	r3, #1
 800060a:	b2db      	uxtb	r3, r3
 800060c:	73fb      	strb	r3, [r7, #15]
 800060e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000612:	2b00      	cmp	r3, #0
 8000614:	daea      	bge.n	80005ec <get_next_row+0x10>
 8000616:	e000      	b.n	800061a <get_next_row+0x3e>
			break;
 8000618:	bf00      	nop
		}
	}
	return row;
 800061a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3714      	adds	r7, #20
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000028 	.word	0x20000028

08000630 <set_winning_pieces>:

void set_winning_pieces(ledMode_t player, uint8_t col) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	460a      	mov	r2, r1
 800063a:	71fb      	strb	r3, [r7, #7]
 800063c:	4613      	mov	r3, r2
 800063e:	71bb      	strb	r3, [r7, #6]
	// We need to find the direction of the winning pieces
	uint8_t max = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	75fb      	strb	r3, [r7, #23]
	uint8_t dir_pos = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	75bb      	strb	r3, [r7, #22]

	int8_t row = get_next_row(col);
 8000648:	79bb      	ldrb	r3, [r7, #6]
 800064a:	4618      	mov	r0, r3
 800064c:	f7ff ffc6 	bl	80005dc <get_next_row>
 8000650:	4603      	mov	r3, r0
 8000652:	757b      	strb	r3, [r7, #21]

	if (row < 0) {
 8000654:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000658:	2b00      	cmp	r3, #0
 800065a:	da02      	bge.n	8000662 <set_winning_pieces+0x32>
		row = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	757b      	strb	r3, [r7, #21]
 8000660:	e009      	b.n	8000676 <set_winning_pieces+0x46>
	} else if (row < (LED_ROWS - 1)) {
 8000662:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000666:	2b04      	cmp	r3, #4
 8000668:	dc05      	bgt.n	8000676 <set_winning_pieces+0x46>
		row++;
 800066a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	3301      	adds	r3, #1
 8000672:	b2db      	uxtb	r3, r3
 8000674:	757b      	strb	r3, [r7, #21]
	}

	for (uint8_t dir = 0; dir < sizeof(ROW_DELTA); dir++) {
 8000676:	2300      	movs	r3, #0
 8000678:	753b      	strb	r3, [r7, #20]
 800067a:	e087      	b.n	800078c <set_winning_pieces+0x15c>
		int8_t dRow = ROW_DELTA[dir];
 800067c:	7d3b      	ldrb	r3, [r7, #20]
 800067e:	4a8e      	ldr	r2, [pc, #568]	@ (80008b8 <set_winning_pieces+0x288>)
 8000680:	5cd3      	ldrb	r3, [r2, r3]
 8000682:	733b      	strb	r3, [r7, #12]
		int8_t dCol = COL_DELTA[dir];
 8000684:	7d3b      	ldrb	r3, [r7, #20]
 8000686:	4a8d      	ldr	r2, [pc, #564]	@ (80008bc <set_winning_pieces+0x28c>)
 8000688:	5cd3      	ldrb	r3, [r2, r3]
 800068a:	72fb      	strb	r3, [r7, #11]

		int8_t currRow = row + dRow;
 800068c:	7d7a      	ldrb	r2, [r7, #21]
 800068e:	7b3b      	ldrb	r3, [r7, #12]
 8000690:	4413      	add	r3, r2
 8000692:	b2db      	uxtb	r3, r3
 8000694:	74fb      	strb	r3, [r7, #19]
		int8_t currCol = col + dCol;
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	79bb      	ldrb	r3, [r7, #6]
 800069a:	4413      	add	r3, r2
 800069c:	b2db      	uxtb	r3, r3
 800069e:	74bb      	strb	r3, [r7, #18]

		// Loop until last matching piece
		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 80006a0:	e016      	b.n	80006d0 <set_winning_pieces+0xa0>
			   (currCol < LED_COLS) && (currCol >= 0)) {
			if (leds[currRow * LED_COLS + currCol] != player) {
 80006a2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80006a6:	4613      	mov	r3, r2
 80006a8:	00db      	lsls	r3, r3, #3
 80006aa:	1a9a      	subs	r2, r3, r2
 80006ac:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80006b0:	4413      	add	r3, r2
 80006b2:	4a83      	ldr	r2, [pc, #524]	@ (80008c0 <set_winning_pieces+0x290>)
 80006b4:	5cd3      	ldrb	r3, [r2, r3]
 80006b6:	79fa      	ldrb	r2, [r7, #7]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d11a      	bne.n	80006f2 <set_winning_pieces+0xc2>
				break;
			}

			currRow += dRow;
 80006bc:	7cfa      	ldrb	r2, [r7, #19]
 80006be:	7b3b      	ldrb	r3, [r7, #12]
 80006c0:	4413      	add	r3, r2
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	74fb      	strb	r3, [r7, #19]
			currCol += dCol;
 80006c6:	7cba      	ldrb	r2, [r7, #18]
 80006c8:	7afb      	ldrb	r3, [r7, #11]
 80006ca:	4413      	add	r3, r2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	74bb      	strb	r3, [r7, #18]
			   (currCol < LED_COLS) && (currCol >= 0)) {
 80006d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80006d4:	2b05      	cmp	r3, #5
 80006d6:	dc0d      	bgt.n	80006f4 <set_winning_pieces+0xc4>
		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 80006d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	db09      	blt.n	80006f4 <set_winning_pieces+0xc4>
 80006e0:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	dc05      	bgt.n	80006f4 <set_winning_pieces+0xc4>
			   (currCol < LED_COLS) && (currCol >= 0)) {
 80006e8:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	dad8      	bge.n	80006a2 <set_winning_pieces+0x72>
 80006f0:	e000      	b.n	80006f4 <set_winning_pieces+0xc4>
				break;
 80006f2:	bf00      	nop
		}

		// Decrease currRow & currCol to last known position
		currRow -= dRow;
 80006f4:	7cfa      	ldrb	r2, [r7, #19]
 80006f6:	7b3b      	ldrb	r3, [r7, #12]
 80006f8:	1ad3      	subs	r3, r2, r3
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	74fb      	strb	r3, [r7, #19]
		currCol -= dCol;
 80006fe:	7cba      	ldrb	r2, [r7, #18]
 8000700:	7afb      	ldrb	r3, [r7, #11]
 8000702:	1ad3      	subs	r3, r2, r3
 8000704:	b2db      	uxtb	r3, r3
 8000706:	74bb      	strb	r3, [r7, #18]

		dRow = -dRow;
 8000708:	7b3b      	ldrb	r3, [r7, #12]
 800070a:	425b      	negs	r3, r3
 800070c:	b2db      	uxtb	r3, r3
 800070e:	733b      	strb	r3, [r7, #12]
		dCol = -dCol;
 8000710:	7afb      	ldrb	r3, [r7, #11]
 8000712:	425b      	negs	r3, r3
 8000714:	b2db      	uxtb	r3, r3
 8000716:	72fb      	strb	r3, [r7, #11]

		uint8_t continuous = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	747b      	strb	r3, [r7, #17]

		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 800071c:	e019      	b.n	8000752 <set_winning_pieces+0x122>
			   (currCol < LED_COLS) && (currCol >= 0)) {

			if (leds[currRow * LED_COLS + currCol] != player) {
 800071e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000722:	4613      	mov	r3, r2
 8000724:	00db      	lsls	r3, r3, #3
 8000726:	1a9a      	subs	r2, r3, r2
 8000728:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800072c:	4413      	add	r3, r2
 800072e:	4a64      	ldr	r2, [pc, #400]	@ (80008c0 <set_winning_pieces+0x290>)
 8000730:	5cd3      	ldrb	r3, [r2, r3]
 8000732:	79fa      	ldrb	r2, [r7, #7]
 8000734:	429a      	cmp	r2, r3
 8000736:	d11d      	bne.n	8000774 <set_winning_pieces+0x144>
				break;
			}

			continuous++;
 8000738:	7c7b      	ldrb	r3, [r7, #17]
 800073a:	3301      	adds	r3, #1
 800073c:	747b      	strb	r3, [r7, #17]

			currRow += dRow;
 800073e:	7cfa      	ldrb	r2, [r7, #19]
 8000740:	7b3b      	ldrb	r3, [r7, #12]
 8000742:	4413      	add	r3, r2
 8000744:	b2db      	uxtb	r3, r3
 8000746:	74fb      	strb	r3, [r7, #19]
			currCol += dCol;
 8000748:	7cba      	ldrb	r2, [r7, #18]
 800074a:	7afb      	ldrb	r3, [r7, #11]
 800074c:	4413      	add	r3, r2
 800074e:	b2db      	uxtb	r3, r3
 8000750:	74bb      	strb	r3, [r7, #18]
			   (currCol < LED_COLS) && (currCol >= 0)) {
 8000752:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000756:	2b05      	cmp	r3, #5
 8000758:	dc0d      	bgt.n	8000776 <set_winning_pieces+0x146>
		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 800075a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800075e:	2b00      	cmp	r3, #0
 8000760:	db09      	blt.n	8000776 <set_winning_pieces+0x146>
 8000762:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8000766:	2b06      	cmp	r3, #6
 8000768:	dc05      	bgt.n	8000776 <set_winning_pieces+0x146>
			   (currCol < LED_COLS) && (currCol >= 0)) {
 800076a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800076e:	2b00      	cmp	r3, #0
 8000770:	dad5      	bge.n	800071e <set_winning_pieces+0xee>
 8000772:	e000      	b.n	8000776 <set_winning_pieces+0x146>
				break;
 8000774:	bf00      	nop
		}

		if (continuous > max) {
 8000776:	7c7a      	ldrb	r2, [r7, #17]
 8000778:	7dfb      	ldrb	r3, [r7, #23]
 800077a:	429a      	cmp	r2, r3
 800077c:	d903      	bls.n	8000786 <set_winning_pieces+0x156>
			max = continuous;
 800077e:	7c7b      	ldrb	r3, [r7, #17]
 8000780:	75fb      	strb	r3, [r7, #23]
			dir_pos = dir;
 8000782:	7d3b      	ldrb	r3, [r7, #20]
 8000784:	75bb      	strb	r3, [r7, #22]
	for (uint8_t dir = 0; dir < sizeof(ROW_DELTA); dir++) {
 8000786:	7d3b      	ldrb	r3, [r7, #20]
 8000788:	3301      	adds	r3, #1
 800078a:	753b      	strb	r3, [r7, #20]
 800078c:	7d3b      	ldrb	r3, [r7, #20]
 800078e:	2b03      	cmp	r3, #3
 8000790:	f67f af74 	bls.w	800067c <set_winning_pieces+0x4c>
		}
	}

	int8_t dRow = ROW_DELTA[dir_pos];
 8000794:	7dbb      	ldrb	r3, [r7, #22]
 8000796:	4a48      	ldr	r2, [pc, #288]	@ (80008b8 <set_winning_pieces+0x288>)
 8000798:	5cd3      	ldrb	r3, [r2, r3]
 800079a:	73bb      	strb	r3, [r7, #14]
	int8_t dCol = COL_DELTA[dir_pos];
 800079c:	7dbb      	ldrb	r3, [r7, #22]
 800079e:	4a47      	ldr	r2, [pc, #284]	@ (80008bc <set_winning_pieces+0x28c>)
 80007a0:	5cd3      	ldrb	r3, [r2, r3]
 80007a2:	737b      	strb	r3, [r7, #13]

	int8_t currRow = row + dRow;
 80007a4:	7d7a      	ldrb	r2, [r7, #21]
 80007a6:	7bbb      	ldrb	r3, [r7, #14]
 80007a8:	4413      	add	r3, r2
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	743b      	strb	r3, [r7, #16]
	int8_t currCol = col + dCol;
 80007ae:	7b7a      	ldrb	r2, [r7, #13]
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	4413      	add	r3, r2
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	73fb      	strb	r3, [r7, #15]

	// Loop until last matching piece
	while ((currRow < LED_ROWS) && (currRow >= 0) &&
 80007b8:	e016      	b.n	80007e8 <set_winning_pieces+0x1b8>
		   (currCol < LED_COLS) && (currCol >= 0)) {
		if (leds[currRow * LED_COLS + currCol] != player) {
 80007ba:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80007be:	4613      	mov	r3, r2
 80007c0:	00db      	lsls	r3, r3, #3
 80007c2:	1a9a      	subs	r2, r3, r2
 80007c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007c8:	4413      	add	r3, r2
 80007ca:	4a3d      	ldr	r2, [pc, #244]	@ (80008c0 <set_winning_pieces+0x290>)
 80007cc:	5cd3      	ldrb	r3, [r2, r3]
 80007ce:	79fa      	ldrb	r2, [r7, #7]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	d11a      	bne.n	800080a <set_winning_pieces+0x1da>
			break;
		}

		currRow += dRow;
 80007d4:	7c3a      	ldrb	r2, [r7, #16]
 80007d6:	7bbb      	ldrb	r3, [r7, #14]
 80007d8:	4413      	add	r3, r2
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	743b      	strb	r3, [r7, #16]
		currCol += dCol;
 80007de:	7bfa      	ldrb	r2, [r7, #15]
 80007e0:	7b7b      	ldrb	r3, [r7, #13]
 80007e2:	4413      	add	r3, r2
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	73fb      	strb	r3, [r7, #15]
		   (currCol < LED_COLS) && (currCol >= 0)) {
 80007e8:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80007ec:	2b05      	cmp	r3, #5
 80007ee:	dc0d      	bgt.n	800080c <set_winning_pieces+0x1dc>
	while ((currRow < LED_ROWS) && (currRow >= 0) &&
 80007f0:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	db09      	blt.n	800080c <set_winning_pieces+0x1dc>
 80007f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007fc:	2b06      	cmp	r3, #6
 80007fe:	dc05      	bgt.n	800080c <set_winning_pieces+0x1dc>
		   (currCol < LED_COLS) && (currCol >= 0)) {
 8000800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000804:	2b00      	cmp	r3, #0
 8000806:	dad8      	bge.n	80007ba <set_winning_pieces+0x18a>
 8000808:	e000      	b.n	800080c <set_winning_pieces+0x1dc>
			break;
 800080a:	bf00      	nop
	}

	// Decrease currRow & currCol to last known position
	currRow -= dRow;
 800080c:	7c3a      	ldrb	r2, [r7, #16]
 800080e:	7bbb      	ldrb	r3, [r7, #14]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	b2db      	uxtb	r3, r3
 8000814:	743b      	strb	r3, [r7, #16]
	currCol -= dCol;
 8000816:	7bfa      	ldrb	r2, [r7, #15]
 8000818:	7b7b      	ldrb	r3, [r7, #13]
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	b2db      	uxtb	r3, r3
 800081e:	73fb      	strb	r3, [r7, #15]

	dRow = -dRow;
 8000820:	7bbb      	ldrb	r3, [r7, #14]
 8000822:	425b      	negs	r3, r3
 8000824:	b2db      	uxtb	r3, r3
 8000826:	73bb      	strb	r3, [r7, #14]
	dCol = -dCol;
 8000828:	7b7b      	ldrb	r3, [r7, #13]
 800082a:	425b      	negs	r3, r3
 800082c:	b2db      	uxtb	r3, r3
 800082e:	737b      	strb	r3, [r7, #13]

	winning_pieces_count = 0;
 8000830:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <set_winning_pieces+0x294>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]

	while ((currRow < LED_ROWS) && (currRow >= 0) &&
 8000836:	e029      	b.n	800088c <set_winning_pieces+0x25c>
		   (currCol < LED_COLS) && (currCol >= 0)) {

		if (leds[currRow * LED_COLS + currCol] != player) {
 8000838:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800083c:	4613      	mov	r3, r2
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	1a9a      	subs	r2, r3, r2
 8000842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000846:	4413      	add	r3, r2
 8000848:	4a1d      	ldr	r2, [pc, #116]	@ (80008c0 <set_winning_pieces+0x290>)
 800084a:	5cd3      	ldrb	r3, [r2, r3]
 800084c:	79fa      	ldrb	r2, [r7, #7]
 800084e:	429a      	cmp	r2, r3
 8000850:	d12d      	bne.n	80008ae <set_winning_pieces+0x27e>
			break;
		}

		winning_pieces[winning_pieces_count].col = currCol;
 8000852:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <set_winning_pieces+0x294>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	461a      	mov	r2, r3
 8000858:	7bf9      	ldrb	r1, [r7, #15]
 800085a:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <set_winning_pieces+0x298>)
 800085c:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
		winning_pieces[winning_pieces_count++].row = currRow;
 8000860:	4b18      	ldr	r3, [pc, #96]	@ (80008c4 <set_winning_pieces+0x294>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	1c5a      	adds	r2, r3, #1
 8000866:	b2d1      	uxtb	r1, r2
 8000868:	4a16      	ldr	r2, [pc, #88]	@ (80008c4 <set_winning_pieces+0x294>)
 800086a:	7011      	strb	r1, [r2, #0]
 800086c:	7c39      	ldrb	r1, [r7, #16]
 800086e:	4a16      	ldr	r2, [pc, #88]	@ (80008c8 <set_winning_pieces+0x298>)
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	460a      	mov	r2, r1
 8000876:	705a      	strb	r2, [r3, #1]

		currRow += dRow;
 8000878:	7c3a      	ldrb	r2, [r7, #16]
 800087a:	7bbb      	ldrb	r3, [r7, #14]
 800087c:	4413      	add	r3, r2
 800087e:	b2db      	uxtb	r3, r3
 8000880:	743b      	strb	r3, [r7, #16]
		currCol += dCol;
 8000882:	7bfa      	ldrb	r2, [r7, #15]
 8000884:	7b7b      	ldrb	r3, [r7, #13]
 8000886:	4413      	add	r3, r2
 8000888:	b2db      	uxtb	r3, r3
 800088a:	73fb      	strb	r3, [r7, #15]
		   (currCol < LED_COLS) && (currCol >= 0)) {
 800088c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8000890:	2b05      	cmp	r3, #5
 8000892:	dc0d      	bgt.n	80008b0 <set_winning_pieces+0x280>
	while ((currRow < LED_ROWS) && (currRow >= 0) &&
 8000894:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8000898:	2b00      	cmp	r3, #0
 800089a:	db09      	blt.n	80008b0 <set_winning_pieces+0x280>
 800089c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a0:	2b06      	cmp	r3, #6
 80008a2:	dc05      	bgt.n	80008b0 <set_winning_pieces+0x280>
		   (currCol < LED_COLS) && (currCol >= 0)) {
 80008a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	dac5      	bge.n	8000838 <set_winning_pieces+0x208>
	}
}
 80008ac:	e000      	b.n	80008b0 <set_winning_pieces+0x280>
			break;
 80008ae:	bf00      	nop
}
 80008b0:	bf00      	nop
 80008b2:	3718      	adds	r7, #24
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	080025ac 	.word	0x080025ac
 80008bc:	080025b0 	.word	0x080025b0
 80008c0:	20000028 	.word	0x20000028
 80008c4:	2000010a 	.word	0x2000010a
 80008c8:	200000fc 	.word	0x200000fc

080008cc <eval_position>:

uint8_t eval_position(ledMode_t player, uint8_t col, uint8_t row) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
 80008d6:	460b      	mov	r3, r1
 80008d8:	71bb      	strb	r3, [r7, #6]
 80008da:	4613      	mov	r3, r2
 80008dc:	717b      	strb	r3, [r7, #5]
	ledMode_t opposite = (player == LED_PLAYER1) ? LED_PLAYER2 : LED_PLAYER1;
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d101      	bne.n	80008e8 <eval_position+0x1c>
 80008e4:	2302      	movs	r3, #2
 80008e6:	e000      	b.n	80008ea <eval_position+0x1e>
 80008e8:	2301      	movs	r3, #1
 80008ea:	73fb      	strb	r3, [r7, #15]

	uint8_t max = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	75fb      	strb	r3, [r7, #23]

	for (uint8_t dir = 0; dir < sizeof(ROW_DELTA); dir++) {
 80008f0:	2300      	movs	r3, #0
 80008f2:	75bb      	strb	r3, [r7, #22]
 80008f4:	e0c0      	b.n	8000a78 <eval_position+0x1ac>
		int8_t dRow = ROW_DELTA[dir];
 80008f6:	7dbb      	ldrb	r3, [r7, #22]
 80008f8:	4a64      	ldr	r2, [pc, #400]	@ (8000a8c <eval_position+0x1c0>)
 80008fa:	5cd3      	ldrb	r3, [r2, r3]
 80008fc:	73bb      	strb	r3, [r7, #14]
		int8_t dCol = COL_DELTA[dir];
 80008fe:	7dbb      	ldrb	r3, [r7, #22]
 8000900:	4a63      	ldr	r2, [pc, #396]	@ (8000a90 <eval_position+0x1c4>)
 8000902:	5cd3      	ldrb	r3, [r2, r3]
 8000904:	737b      	strb	r3, [r7, #13]

		int8_t currRow = row + dRow;
 8000906:	7bba      	ldrb	r2, [r7, #14]
 8000908:	797b      	ldrb	r3, [r7, #5]
 800090a:	4413      	add	r3, r2
 800090c:	b2db      	uxtb	r3, r3
 800090e:	757b      	strb	r3, [r7, #21]
		int8_t currCol = col + dCol;
 8000910:	7b7a      	ldrb	r2, [r7, #13]
 8000912:	79bb      	ldrb	r3, [r7, #6]
 8000914:	4413      	add	r3, r2
 8000916:	b2db      	uxtb	r3, r3
 8000918:	753b      	strb	r3, [r7, #20]

		// Loop until last matching piece
		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 800091a:	e016      	b.n	800094a <eval_position+0x7e>
			   (currCol < LED_COLS) && (currCol >= 0)) {
			if (leds[currRow * LED_COLS + currCol] == opposite) {
 800091c:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000920:	4613      	mov	r3, r2
 8000922:	00db      	lsls	r3, r3, #3
 8000924:	1a9a      	subs	r2, r3, r2
 8000926:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800092a:	4413      	add	r3, r2
 800092c:	4a59      	ldr	r2, [pc, #356]	@ (8000a94 <eval_position+0x1c8>)
 800092e:	5cd3      	ldrb	r3, [r2, r3]
 8000930:	7bfa      	ldrb	r2, [r7, #15]
 8000932:	429a      	cmp	r2, r3
 8000934:	d01a      	beq.n	800096c <eval_position+0xa0>
				break;
			}

			currRow += dRow;
 8000936:	7d7a      	ldrb	r2, [r7, #21]
 8000938:	7bbb      	ldrb	r3, [r7, #14]
 800093a:	4413      	add	r3, r2
 800093c:	b2db      	uxtb	r3, r3
 800093e:	757b      	strb	r3, [r7, #21]
			currCol += dCol;
 8000940:	7d3a      	ldrb	r2, [r7, #20]
 8000942:	7b7b      	ldrb	r3, [r7, #13]
 8000944:	4413      	add	r3, r2
 8000946:	b2db      	uxtb	r3, r3
 8000948:	753b      	strb	r3, [r7, #20]
			   (currCol < LED_COLS) && (currCol >= 0)) {
 800094a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800094e:	2b05      	cmp	r3, #5
 8000950:	dc0d      	bgt.n	800096e <eval_position+0xa2>
		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 8000952:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000956:	2b00      	cmp	r3, #0
 8000958:	db09      	blt.n	800096e <eval_position+0xa2>
 800095a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800095e:	2b06      	cmp	r3, #6
 8000960:	dc05      	bgt.n	800096e <eval_position+0xa2>
			   (currCol < LED_COLS) && (currCol >= 0)) {
 8000962:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000966:	2b00      	cmp	r3, #0
 8000968:	dad8      	bge.n	800091c <eval_position+0x50>
 800096a:	e000      	b.n	800096e <eval_position+0xa2>
				break;
 800096c:	bf00      	nop
		}

		// Decrease currRow & currCol to last known position
		currRow -=dRow;
 800096e:	7d7a      	ldrb	r2, [r7, #21]
 8000970:	7bbb      	ldrb	r3, [r7, #14]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	b2db      	uxtb	r3, r3
 8000976:	757b      	strb	r3, [r7, #21]
		currCol -= dCol;
 8000978:	7d3a      	ldrb	r2, [r7, #20]
 800097a:	7b7b      	ldrb	r3, [r7, #13]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	b2db      	uxtb	r3, r3
 8000980:	753b      	strb	r3, [r7, #20]

		dRow = -dRow;
 8000982:	7bbb      	ldrb	r3, [r7, #14]
 8000984:	425b      	negs	r3, r3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	73bb      	strb	r3, [r7, #14]
		dCol = -dCol;
 800098a:	7b7b      	ldrb	r3, [r7, #13]
 800098c:	425b      	negs	r3, r3
 800098e:	b2db      	uxtb	r3, r3
 8000990:	737b      	strb	r3, [r7, #13]

		uint8_t availCount = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	74fb      	strb	r3, [r7, #19]
		uint8_t totalCount = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	74bb      	strb	r3, [r7, #18]
		uint8_t continuous = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	747b      	strb	r3, [r7, #17]
		uint8_t maxContinuous = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	743b      	strb	r3, [r7, #16]

		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 80009a2:	e045      	b.n	8000a30 <eval_position+0x164>
			   (currCol < LED_COLS) && (currCol >= 0)) {

			ledMode_t mode = leds[currRow * LED_COLS + currCol];
 80009a4:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80009a8:	4613      	mov	r3, r2
 80009aa:	00db      	lsls	r3, r3, #3
 80009ac:	1a9a      	subs	r2, r3, r2
 80009ae:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80009b2:	4413      	add	r3, r2
 80009b4:	4a37      	ldr	r2, [pc, #220]	@ (8000a94 <eval_position+0x1c8>)
 80009b6:	5cd3      	ldrb	r3, [r2, r3]
 80009b8:	733b      	strb	r3, [r7, #12]

			if (mode == opposite) {
 80009ba:	7b3a      	ldrb	r2, [r7, #12]
 80009bc:	7bfb      	ldrb	r3, [r7, #15]
 80009be:	429a      	cmp	r2, r3
 80009c0:	d047      	beq.n	8000a52 <eval_position+0x186>
				break;
			}

			totalCount++;
 80009c2:	7cbb      	ldrb	r3, [r7, #18]
 80009c4:	3301      	adds	r3, #1
 80009c6:	74bb      	strb	r3, [r7, #18]

			if ((mode == player) || ((currRow == row) && (currCol == col))) {
 80009c8:	7b3a      	ldrb	r2, [r7, #12]
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d009      	beq.n	80009e4 <eval_position+0x118>
 80009d0:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80009d4:	797b      	ldrb	r3, [r7, #5]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d111      	bne.n	80009fe <eval_position+0x132>
 80009da:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80009de:	79bb      	ldrb	r3, [r7, #6]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d10c      	bne.n	80009fe <eval_position+0x132>
				availCount++;
 80009e4:	7cfb      	ldrb	r3, [r7, #19]
 80009e6:	3301      	adds	r3, #1
 80009e8:	74fb      	strb	r3, [r7, #19]
				if (++continuous > maxContinuous) {
 80009ea:	7c7b      	ldrb	r3, [r7, #17]
 80009ec:	3301      	adds	r3, #1
 80009ee:	747b      	strb	r3, [r7, #17]
 80009f0:	7c7a      	ldrb	r2, [r7, #17]
 80009f2:	7c3b      	ldrb	r3, [r7, #16]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d911      	bls.n	8000a1c <eval_position+0x150>
					maxContinuous = continuous;
 80009f8:	7c7b      	ldrb	r3, [r7, #17]
 80009fa:	743b      	strb	r3, [r7, #16]
				if (++continuous > maxContinuous) {
 80009fc:	e00e      	b.n	8000a1c <eval_position+0x150>
				}
			} else {
				// We need to check if this move is currently valid! Add an extra point if it is valid
				if (get_next_row(currCol) == currRow) {
 80009fe:	7d3b      	ldrb	r3, [r7, #20]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fdeb 	bl	80005dc <get_next_row>
 8000a06:	4603      	mov	r3, r0
 8000a08:	461a      	mov	r2, r3
 8000a0a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d102      	bne.n	8000a18 <eval_position+0x14c>
					availCount++;
 8000a12:	7cfb      	ldrb	r3, [r7, #19]
 8000a14:	3301      	adds	r3, #1
 8000a16:	74fb      	strb	r3, [r7, #19]
				}
				continuous = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	747b      	strb	r3, [r7, #17]
			}

			currRow += dRow;
 8000a1c:	7d7a      	ldrb	r2, [r7, #21]
 8000a1e:	7bbb      	ldrb	r3, [r7, #14]
 8000a20:	4413      	add	r3, r2
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	757b      	strb	r3, [r7, #21]
			currCol += dCol;
 8000a26:	7d3a      	ldrb	r2, [r7, #20]
 8000a28:	7b7b      	ldrb	r3, [r7, #13]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	753b      	strb	r3, [r7, #20]
			   (currCol < LED_COLS) && (currCol >= 0)) {
 8000a30:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000a34:	2b05      	cmp	r3, #5
 8000a36:	dc0d      	bgt.n	8000a54 <eval_position+0x188>
		while ((currRow < LED_ROWS) && (currRow >= 0) &&
 8000a38:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	db09      	blt.n	8000a54 <eval_position+0x188>
 8000a40:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000a44:	2b06      	cmp	r3, #6
 8000a46:	dc05      	bgt.n	8000a54 <eval_position+0x188>
			   (currCol < LED_COLS) && (currCol >= 0)) {
 8000a48:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	daa9      	bge.n	80009a4 <eval_position+0xd8>
 8000a50:	e000      	b.n	8000a54 <eval_position+0x188>
				break;
 8000a52:	bf00      	nop
		}

		availCount += (maxContinuous << 4);
 8000a54:	7c3b      	ldrb	r3, [r7, #16]
 8000a56:	011b      	lsls	r3, r3, #4
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	7cfb      	ldrb	r3, [r7, #19]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	74fb      	strb	r3, [r7, #19]

		if ((totalCount >= 4) && (availCount > max)) {
 8000a60:	7cbb      	ldrb	r3, [r7, #18]
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d905      	bls.n	8000a72 <eval_position+0x1a6>
 8000a66:	7cfa      	ldrb	r2, [r7, #19]
 8000a68:	7dfb      	ldrb	r3, [r7, #23]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d901      	bls.n	8000a72 <eval_position+0x1a6>
			max = availCount;
 8000a6e:	7cfb      	ldrb	r3, [r7, #19]
 8000a70:	75fb      	strb	r3, [r7, #23]
	for (uint8_t dir = 0; dir < sizeof(ROW_DELTA); dir++) {
 8000a72:	7dbb      	ldrb	r3, [r7, #22]
 8000a74:	3301      	adds	r3, #1
 8000a76:	75bb      	strb	r3, [r7, #22]
 8000a78:	7dbb      	ldrb	r3, [r7, #22]
 8000a7a:	2b03      	cmp	r3, #3
 8000a7c:	f67f af3b 	bls.w	80008f6 <eval_position+0x2a>
		}
	}

	return max;
 8000a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	080025ac 	.word	0x080025ac
 8000a90:	080025b0 	.word	0x080025b0
 8000a94:	20000028 	.word	0x20000028

08000a98 <eval_move>:

uint8_t eval_move(ledMode_t player, uint8_t col, uint8_t row)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	71bb      	strb	r3, [r7, #6]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	717b      	strb	r3, [r7, #5]
	if ((col >= LED_COLS) || (row >= LED_ROWS)) {
 8000aaa:	79bb      	ldrb	r3, [r7, #6]
 8000aac:	2b06      	cmp	r3, #6
 8000aae:	d802      	bhi.n	8000ab6 <eval_move+0x1e>
 8000ab0:	797b      	ldrb	r3, [r7, #5]
 8000ab2:	2b05      	cmp	r3, #5
 8000ab4:	d901      	bls.n	8000aba <eval_move+0x22>
		return 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	e03c      	b.n	8000b34 <eval_move+0x9c>
	}

	ledMode_t opposition;

	if (player == LED_PLAYER1) {
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d102      	bne.n	8000ac6 <eval_move+0x2e>
		opposition = LED_PLAYER2;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	73fb      	strb	r3, [r7, #15]
 8000ac4:	e007      	b.n	8000ad6 <eval_move+0x3e>
	} else if (player == LED_PLAYER2) {
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d102      	bne.n	8000ad2 <eval_move+0x3a>
		opposition = LED_PLAYER1;
 8000acc:	2301      	movs	r3, #1
 8000ace:	73fb      	strb	r3, [r7, #15]
 8000ad0:	e001      	b.n	8000ad6 <eval_move+0x3e>
	} else {
		return 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	e02e      	b.n	8000b34 <eval_move+0x9c>
	}

	uint8_t myScore = eval_position(player, col, row);
 8000ad6:	797a      	ldrb	r2, [r7, #5]
 8000ad8:	79b9      	ldrb	r1, [r7, #6]
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fef5 	bl	80008cc <eval_position>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	73bb      	strb	r3, [r7, #14]
	uint8_t opScore = eval_position(opposition, col, row);
 8000ae6:	797a      	ldrb	r2, [r7, #5]
 8000ae8:	79b9      	ldrb	r1, [r7, #6]
 8000aea:	7bfb      	ldrb	r3, [r7, #15]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff feed 	bl	80008cc <eval_position>
 8000af2:	4603      	mov	r3, r0
 8000af4:	737b      	strb	r3, [r7, #13]

	if ((myScore >> 4) >= 4) {
 8000af6:	7bbb      	ldrb	r3, [r7, #14]
 8000af8:	091b      	lsrs	r3, r3, #4
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d901      	bls.n	8000b04 <eval_move+0x6c>
		return 0xFF;
 8000b00:	23ff      	movs	r3, #255	@ 0xff
 8000b02:	e017      	b.n	8000b34 <eval_move+0x9c>
	}
	if ((opScore >> 4) >= 3) {
 8000b04:	7b7b      	ldrb	r3, [r7, #13]
 8000b06:	091b      	lsrs	r3, r3, #4
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	d906      	bls.n	8000b1c <eval_move+0x84>
		myScore += opScore * 2;
 8000b0e:	7b7b      	ldrb	r3, [r7, #13]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	7bbb      	ldrb	r3, [r7, #14]
 8000b16:	4413      	add	r3, r2
 8000b18:	73bb      	strb	r3, [r7, #14]
 8000b1a:	e00a      	b.n	8000b32 <eval_move+0x9a>
	} else if ((opScore >> 4) == 2) {
 8000b1c:	7b7b      	ldrb	r3, [r7, #13]
 8000b1e:	091b      	lsrs	r3, r3, #4
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d105      	bne.n	8000b32 <eval_move+0x9a>
		myScore += opScore / 2;
 8000b26:	7b7b      	ldrb	r3, [r7, #13]
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	b2da      	uxtb	r2, r3
 8000b2c:	7bbb      	ldrb	r3, [r7, #14]
 8000b2e:	4413      	add	r3, r2
 8000b30:	73bb      	strb	r3, [r7, #14]
	}

	return myScore;
 8000b32:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <get_next_move>:

uint8_t get_next_move()
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
	uint8_t max = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	71fb      	strb	r3, [r7, #7]
	uint8_t sel_col = 3;
 8000b46:	2303      	movs	r3, #3
 8000b48:	71bb      	strb	r3, [r7, #6]

	for (uint8_t col = 0; col < LED_COLS; col++) {
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	717b      	strb	r3, [r7, #5]
 8000b4e:	e047      	b.n	8000be0 <get_next_move+0xa4>
		int8_t row = get_next_row(col);
 8000b50:	797b      	ldrb	r3, [r7, #5]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff fd42 	bl	80005dc <get_next_row>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	70bb      	strb	r3, [r7, #2]
		if (row < 0) {
 8000b5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	db39      	blt.n	8000bd8 <get_next_move+0x9c>
			continue;
		}
		uint8_t val = eval_move(COMPUTER_PLAYER, col, row);
 8000b64:	78ba      	ldrb	r2, [r7, #2]
 8000b66:	797b      	ldrb	r3, [r7, #5]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	2002      	movs	r0, #2
 8000b6c:	f7ff ff94 	bl	8000a98 <eval_move>
 8000b70:	4603      	mov	r3, r0
 8000b72:	707b      	strb	r3, [r7, #1]
		if (val > max) {
 8000b74:	787a      	ldrb	r2, [r7, #1]
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d904      	bls.n	8000b86 <get_next_move+0x4a>
			max = val;
 8000b7c:	787b      	ldrb	r3, [r7, #1]
 8000b7e:	71fb      	strb	r3, [r7, #7]
			sel_col = col;
 8000b80:	797b      	ldrb	r3, [r7, #5]
 8000b82:	71bb      	strb	r3, [r7, #6]
 8000b84:	e029      	b.n	8000bda <get_next_move+0x9e>
		} else if (val == max) {
 8000b86:	787a      	ldrb	r2, [r7, #1]
 8000b88:	79fb      	ldrb	r3, [r7, #7]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d125      	bne.n	8000bda <get_next_move+0x9e>
			// Select the piece closest to the centre
			uint8_t centre = LED_COLS / 2;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	703b      	strb	r3, [r7, #0]
			int8_t colDiff = centre - col;
 8000b92:	783a      	ldrb	r2, [r7, #0]
 8000b94:	797b      	ldrb	r3, [r7, #5]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	713b      	strb	r3, [r7, #4]
			if (colDiff < 0) {
 8000b9c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	da03      	bge.n	8000bac <get_next_move+0x70>
				colDiff = -colDiff;
 8000ba4:	793b      	ldrb	r3, [r7, #4]
 8000ba6:	425b      	negs	r3, r3
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	713b      	strb	r3, [r7, #4]
			}
			int8_t selDiff = centre - sel_col;
 8000bac:	783a      	ldrb	r2, [r7, #0]
 8000bae:	79bb      	ldrb	r3, [r7, #6]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	70fb      	strb	r3, [r7, #3]
			if (selDiff < 0) {
 8000bb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	da03      	bge.n	8000bc6 <get_next_move+0x8a>
				selDiff = -selDiff;
 8000bbe:	78fb      	ldrb	r3, [r7, #3]
 8000bc0:	425b      	negs	r3, r3
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	70fb      	strb	r3, [r7, #3]
			}
			if (colDiff < selDiff) {
 8000bc6:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8000bca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	da03      	bge.n	8000bda <get_next_move+0x9e>
				sel_col = col;
 8000bd2:	797b      	ldrb	r3, [r7, #5]
 8000bd4:	71bb      	strb	r3, [r7, #6]
 8000bd6:	e000      	b.n	8000bda <get_next_move+0x9e>
			continue;
 8000bd8:	bf00      	nop
	for (uint8_t col = 0; col < LED_COLS; col++) {
 8000bda:	797b      	ldrb	r3, [r7, #5]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	717b      	strb	r3, [r7, #5]
 8000be0:	797b      	ldrb	r3, [r7, #5]
 8000be2:	2b06      	cmp	r3, #6
 8000be4:	d9b4      	bls.n	8000b50 <get_next_move+0x14>
			}
		}
	}

	return sel_col;
 8000be6:	79bb      	ldrb	r3, [r7, #6]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <has_won>:

bool has_won(uint8_t col, ledMode_t player)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	460a      	mov	r2, r1
 8000bfa:	71fb      	strb	r3, [r7, #7]
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	71bb      	strb	r3, [r7, #6]
	if (col >= LED_COLS) {
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2b06      	cmp	r3, #6
 8000c04:	d901      	bls.n	8000c0a <has_won+0x1a>
		return false;
 8000c06:	2300      	movs	r3, #0
 8000c08:	e024      	b.n	8000c54 <has_won+0x64>
	}

	int8_t row = get_next_row(col);
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fce5 	bl	80005dc <get_next_row>
 8000c12:	4603      	mov	r3, r0
 8000c14:	73fb      	strb	r3, [r7, #15]

	if (row < 0) {
 8000c16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	da02      	bge.n	8000c24 <has_won+0x34>
		row = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	e009      	b.n	8000c38 <has_won+0x48>
	} else if (row < (LED_ROWS - 1)) {
 8000c24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	dc05      	bgt.n	8000c38 <has_won+0x48>
		row++;
 8000c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	3301      	adds	r3, #1
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	73fb      	strb	r3, [r7, #15]
	}

	return (eval_position(player, col, row) >> 4) >= 4;
 8000c38:	7bfa      	ldrb	r2, [r7, #15]
 8000c3a:	79f9      	ldrb	r1, [r7, #7]
 8000c3c:	79bb      	ldrb	r3, [r7, #6]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff fe44 	bl	80008cc <eval_position>
 8000c44:	4603      	mov	r3, r0
 8000c46:	091b      	lsrs	r3, r3, #4
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b03      	cmp	r3, #3
 8000c4c:	bf8c      	ite	hi
 8000c4e:	2301      	movhi	r3, #1
 8000c50:	2300      	movls	r3, #0
 8000c52:	b2db      	uxtb	r3, r3
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <get_cursor>:

int8_t get_cursor()
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
	int8_t valid_col = -1;
 8000c62:	23ff      	movs	r3, #255	@ 0xff
 8000c64:	71fb      	strb	r3, [r7, #7]
	for (uint8_t col = 0; col < LED_COLS; col++) {
 8000c66:	2300      	movs	r3, #0
 8000c68:	71bb      	strb	r3, [r7, #6]
 8000c6a:	e034      	b.n	8000cd6 <get_cursor+0x7a>
		// Check if the column has a valid number
		if (get_next_row(col) >= 0) {
 8000c6c:	79bb      	ldrb	r3, [r7, #6]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fcb4 	bl	80005dc <get_next_row>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db2a      	blt.n	8000cd0 <get_cursor+0x74>
			// Valid - choose if it is closer to the centre
			uint8_t centre = LED_COLS / 2;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	70fb      	strb	r3, [r7, #3]
			int8_t colDiff = centre - col;
 8000c7e:	78fa      	ldrb	r2, [r7, #3]
 8000c80:	79bb      	ldrb	r3, [r7, #6]
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	717b      	strb	r3, [r7, #5]
			if (colDiff < 0) {
 8000c88:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	da03      	bge.n	8000c98 <get_cursor+0x3c>
				colDiff = -colDiff;
 8000c90:	797b      	ldrb	r3, [r7, #5]
 8000c92:	425b      	negs	r3, r3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	717b      	strb	r3, [r7, #5]
			}
			int8_t selDiff = centre - valid_col;
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	78fa      	ldrb	r2, [r7, #3]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	713b      	strb	r3, [r7, #4]
			if (selDiff < 0) {
 8000ca2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	da03      	bge.n	8000cb2 <get_cursor+0x56>
				selDiff = -selDiff;
 8000caa:	793b      	ldrb	r3, [r7, #4]
 8000cac:	425b      	negs	r3, r3
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	713b      	strb	r3, [r7, #4]
			}

			if (colDiff == 0) {
 8000cb2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d102      	bne.n	8000cc0 <get_cursor+0x64>
				return col;
 8000cba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000cbe:	e00f      	b.n	8000ce0 <get_cursor+0x84>
			} else if (colDiff < selDiff) {
 8000cc0:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8000cc4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	da01      	bge.n	8000cd0 <get_cursor+0x74>
				valid_col = col;
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	71fb      	strb	r3, [r7, #7]
	for (uint8_t col = 0; col < LED_COLS; col++) {
 8000cd0:	79bb      	ldrb	r3, [r7, #6]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	71bb      	strb	r3, [r7, #6]
 8000cd6:	79bb      	ldrb	r3, [r7, #6]
 8000cd8:	2b06      	cmp	r3, #6
 8000cda:	d9c7      	bls.n	8000c6c <get_cursor+0x10>
			}
		}
	}

	return valid_col;
 8000cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cee:	f000 fb38 	bl	8001362 <HAL_Init>

  /* USER CODE BEGIN Init */
  DWT_Delay_Init();
 8000cf2:	f7ff fa91 	bl	8000218 <DWT_Delay_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cf6:	f000 f9bf 	bl	8001078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfa:	f000 fa09 	bl	8001110 <MX_GPIO_Init>

  //  MX_USB_PCD_Init();
  /* USER CODE BEGIN 2 */

  driver_init();
 8000cfe:	f7ff faa5 	bl	800024c <driver_init>
//  place_piece(LED_PLAYER1, 5);
//  place_piece(LED_PLAYER2, 5);
//  place_piece(LED_PLAYER1, 6);
//  place_piece(LED_PLAYER2, 6);

  uint32_t ticks = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]

  uint8_t leftButtonCount = 0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	74fb      	strb	r3, [r7, #19]
  uint8_t rightButtonCount = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	74bb      	strb	r3, [r7, #18]
  uint8_t selectButtonCount = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	747b      	strb	r3, [r7, #17]

  gameState_t state = GAME_PLAYER1;
 8000d12:	2301      	movs	r3, #1
 8000d14:	743b      	strb	r3, [r7, #16]

  int8_t blink_col = 3;
 8000d16:	2303      	movs	r3, #3
 8000d18:	73fb      	strb	r3, [r7, #15]
  int8_t prev_blink_col = 3;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	73bb      	strb	r3, [r7, #14]

  bool blink_on = true;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	737b      	strb	r3, [r7, #13]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (ticks < (UINT32_MAX - 10))
 8000d22:	e19f      	b.n	8001064 <main+0x37c>
  {
    /* USER CODE END WHILE */
	  GPIO_PinState leftButton = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8000d24:	2102      	movs	r1, #2
 8000d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2a:	f000 fe13 	bl	8001954 <HAL_GPIO_ReadPin>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	717b      	strb	r3, [r7, #5]
	  GPIO_PinState rightButton = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000d32:	2101      	movs	r1, #1
 8000d34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d38:	f000 fe0c 	bl	8001954 <HAL_GPIO_ReadPin>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	733b      	strb	r3, [r7, #12]
	  GPIO_PinState selectButton = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8);
 8000d40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d44:	48af      	ldr	r0, [pc, #700]	@ (8001004 <main+0x31c>)
 8000d46:	f000 fe05 	bl	8001954 <HAL_GPIO_ReadPin>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	72fb      	strb	r3, [r7, #11]

	  if (leftButton == GPIO_PIN_SET) {
 8000d4e:	797b      	ldrb	r3, [r7, #5]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d10e      	bne.n	8000d72 <main+0x8a>
		  if (++leftButtonCount >= 2) {
 8000d54:	7cfb      	ldrb	r3, [r7, #19]
 8000d56:	3301      	adds	r3, #1
 8000d58:	74fb      	strb	r3, [r7, #19]
 8000d5a:	7cfb      	ldrb	r3, [r7, #19]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d937      	bls.n	8000dd0 <main+0xe8>
			  leftButtonCount = 2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	74fb      	strb	r3, [r7, #19]

			  leftButton = GPIO_PIN_RESET;
 8000d64:	2300      	movs	r3, #0
 8000d66:	717b      	strb	r3, [r7, #5]
			  rightButton = GPIO_PIN_RESET;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	733b      	strb	r3, [r7, #12]
			  selectButton = GPIO_PIN_RESET;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	72fb      	strb	r3, [r7, #11]
 8000d70:	e02e      	b.n	8000dd0 <main+0xe8>
		  }
	  } else if (leftButtonCount > 0) {
 8000d72:	7cfb      	ldrb	r3, [r7, #19]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d02b      	beq.n	8000dd0 <main+0xe8>
		  if ((state == GAME_PLAYER1) && (--leftButtonCount == 0)) {
 8000d78:	7c3b      	ldrb	r3, [r7, #16]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d128      	bne.n	8000dd0 <main+0xe8>
 8000d7e:	7cfb      	ldrb	r3, [r7, #19]
 8000d80:	3b01      	subs	r3, #1
 8000d82:	74fb      	strb	r3, [r7, #19]
 8000d84:	7cfb      	ldrb	r3, [r7, #19]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d122      	bne.n	8000dd0 <main+0xe8>
			  while (--blink_col >= 0) {
 8000d8a:	e005      	b.n	8000d98 <main+0xb0>
				  if (leds[blink_col] == LED_OFF) {
 8000d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d90:	4a9d      	ldr	r2, [pc, #628]	@ (8001008 <main+0x320>)
 8000d92:	5cd3      	ldrb	r3, [r2, r3]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d008      	beq.n	8000daa <main+0xc2>
			  while (--blink_col >= 0) {
 8000d98:	7bfb      	ldrb	r3, [r7, #15]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	daf1      	bge.n	8000d8c <main+0xa4>
 8000da8:	e000      	b.n	8000dac <main+0xc4>
					  break;
 8000daa:	bf00      	nop
				  }
			  }
			  if (blink_col < 0) {
 8000dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	da02      	bge.n	8000dba <main+0xd2>
				  blink_col = prev_blink_col;
 8000db4:	7bbb      	ldrb	r3, [r7, #14]
 8000db6:	73fb      	strb	r3, [r7, #15]
 8000db8:	e00a      	b.n	8000dd0 <main+0xe8>
			  } else {
				  // We have changed the blink column
				  // Clear previous blink
				  leds[prev_blink_col] = LED_OFF;
 8000dba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000dbe:	4a92      	ldr	r2, [pc, #584]	@ (8001008 <main+0x320>)
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	54d1      	strb	r1, [r2, r3]
				  output_col(prev_blink_col);
 8000dc4:	7bbb      	ldrb	r3, [r7, #14]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fb2c 	bl	8000424 <output_col>
				  prev_blink_col = blink_col;
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	73bb      	strb	r3, [r7, #14]
			  }
		  }
	  }

	  if (rightButton == GPIO_PIN_SET) {
 8000dd0:	7b3b      	ldrb	r3, [r7, #12]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d10e      	bne.n	8000df4 <main+0x10c>
		  if (++rightButtonCount >= 2) {
 8000dd6:	7cbb      	ldrb	r3, [r7, #18]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	74bb      	strb	r3, [r7, #18]
 8000ddc:	7cbb      	ldrb	r3, [r7, #18]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d937      	bls.n	8000e52 <main+0x16a>
			  rightButtonCount = 2;
 8000de2:	2302      	movs	r3, #2
 8000de4:	74bb      	strb	r3, [r7, #18]

			  leftButton = GPIO_PIN_RESET;
 8000de6:	2300      	movs	r3, #0
 8000de8:	717b      	strb	r3, [r7, #5]
			  rightButton = GPIO_PIN_RESET;
 8000dea:	2300      	movs	r3, #0
 8000dec:	733b      	strb	r3, [r7, #12]
			  selectButton = GPIO_PIN_RESET;
 8000dee:	2300      	movs	r3, #0
 8000df0:	72fb      	strb	r3, [r7, #11]
 8000df2:	e02e      	b.n	8000e52 <main+0x16a>
		  }
	  } else if (rightButtonCount > 0) {
 8000df4:	7cbb      	ldrb	r3, [r7, #18]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d02b      	beq.n	8000e52 <main+0x16a>
		  if ((state == GAME_PLAYER1) && (--rightButtonCount == 0)) {
 8000dfa:	7c3b      	ldrb	r3, [r7, #16]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d128      	bne.n	8000e52 <main+0x16a>
 8000e00:	7cbb      	ldrb	r3, [r7, #18]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	74bb      	strb	r3, [r7, #18]
 8000e06:	7cbb      	ldrb	r3, [r7, #18]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d122      	bne.n	8000e52 <main+0x16a>
			  while (++blink_col < LED_COLS) {
 8000e0c:	e005      	b.n	8000e1a <main+0x132>
				  if (leds[blink_col] == LED_OFF) {
 8000e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e12:	4a7d      	ldr	r2, [pc, #500]	@ (8001008 <main+0x320>)
 8000e14:	5cd3      	ldrb	r3, [r2, r3]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d008      	beq.n	8000e2c <main+0x144>
			  while (++blink_col < LED_COLS) {
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	73fb      	strb	r3, [r7, #15]
 8000e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e26:	2b06      	cmp	r3, #6
 8000e28:	ddf1      	ble.n	8000e0e <main+0x126>
 8000e2a:	e000      	b.n	8000e2e <main+0x146>
					  break;
 8000e2c:	bf00      	nop
				  }
			  }
			  if (blink_col >= LED_COLS) {
 8000e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e32:	2b06      	cmp	r3, #6
 8000e34:	dd02      	ble.n	8000e3c <main+0x154>
				  blink_col = prev_blink_col;
 8000e36:	7bbb      	ldrb	r3, [r7, #14]
 8000e38:	73fb      	strb	r3, [r7, #15]
 8000e3a:	e00a      	b.n	8000e52 <main+0x16a>
			  } else {
				  // Clear previous blink
				  leds[prev_blink_col] = LED_OFF;
 8000e3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e40:	4a71      	ldr	r2, [pc, #452]	@ (8001008 <main+0x320>)
 8000e42:	2100      	movs	r1, #0
 8000e44:	54d1      	strb	r1, [r2, r3]
				  output_col(prev_blink_col);
 8000e46:	7bbb      	ldrb	r3, [r7, #14]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff faeb 	bl	8000424 <output_col>
				  prev_blink_col = blink_col;
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	73bb      	strb	r3, [r7, #14]
			  }
		  }
	  }
	  if (selectButton == GPIO_PIN_SET) {
 8000e52:	7afb      	ldrb	r3, [r7, #11]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d10e      	bne.n	8000e76 <main+0x18e>

		  if (++selectButtonCount >= 2) {
 8000e58:	7c7b      	ldrb	r3, [r7, #17]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	747b      	strb	r3, [r7, #17]
 8000e5e:	7c7b      	ldrb	r3, [r7, #17]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d978      	bls.n	8000f56 <main+0x26e>
			  selectButtonCount = 2;
 8000e64:	2302      	movs	r3, #2
 8000e66:	747b      	strb	r3, [r7, #17]


			  leftButton = GPIO_PIN_RESET;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	717b      	strb	r3, [r7, #5]
			  rightButton = GPIO_PIN_RESET;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	733b      	strb	r3, [r7, #12]
			  selectButton = GPIO_PIN_RESET;
 8000e70:	2300      	movs	r3, #0
 8000e72:	72fb      	strb	r3, [r7, #11]
 8000e74:	e06f      	b.n	8000f56 <main+0x26e>
		  }
	  } else if (selectButtonCount > 0) {
 8000e76:	7c7b      	ldrb	r3, [r7, #17]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d06c      	beq.n	8000f56 <main+0x26e>
		  if (--selectButtonCount == 0) {
 8000e7c:	7c7b      	ldrb	r3, [r7, #17]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	747b      	strb	r3, [r7, #17]
 8000e82:	7c7b      	ldrb	r3, [r7, #17]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d166      	bne.n	8000f56 <main+0x26e>
			  if (state == GAME_WIN_PLAYER1 || state == GAME_WIN_PLAYER2) {
 8000e88:	7c3b      	ldrb	r3, [r7, #16]
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	d002      	beq.n	8000e94 <main+0x1ac>
 8000e8e:	7c3b      	ldrb	r3, [r7, #16]
 8000e90:	2b04      	cmp	r3, #4
 8000e92:	d121      	bne.n	8000ed8 <main+0x1f0>
				  // Go back to start state
				  blink_col = 3;
 8000e94:	2303      	movs	r3, #3
 8000e96:	73fb      	strb	r3, [r7, #15]
				  for (uint8_t i = 0; i < LED_COUNT; i++) {
 8000e98:	2300      	movs	r3, #0
 8000e9a:	72bb      	strb	r3, [r7, #10]
 8000e9c:	e006      	b.n	8000eac <main+0x1c4>
					  leds[i] = LED_OFF;
 8000e9e:	7abb      	ldrb	r3, [r7, #10]
 8000ea0:	4a59      	ldr	r2, [pc, #356]	@ (8001008 <main+0x320>)
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	54d1      	strb	r1, [r2, r3]
				  for (uint8_t i = 0; i < LED_COUNT; i++) {
 8000ea6:	7abb      	ldrb	r3, [r7, #10]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	72bb      	strb	r3, [r7, #10]
 8000eac:	7abb      	ldrb	r3, [r7, #10]
 8000eae:	2b29      	cmp	r3, #41	@ 0x29
 8000eb0:	d9f5      	bls.n	8000e9e <main+0x1b6>
				  }
				  for (uint8_t i = 0; i < LED_COLS; i++) {
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	727b      	strb	r3, [r7, #9]
 8000eb6:	e006      	b.n	8000ec6 <main+0x1de>
					  output_col(i);
 8000eb8:	7a7b      	ldrb	r3, [r7, #9]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fab2 	bl	8000424 <output_col>
				  for (uint8_t i = 0; i < LED_COLS; i++) {
 8000ec0:	7a7b      	ldrb	r3, [r7, #9]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	727b      	strb	r3, [r7, #9]
 8000ec6:	7a7b      	ldrb	r3, [r7, #9]
 8000ec8:	2b06      	cmp	r3, #6
 8000eca:	d9f5      	bls.n	8000eb8 <main+0x1d0>
				  }
				  state = GAME_PLAYER1;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	743b      	strb	r3, [r7, #16]
				  winning_pieces_count = 0;
 8000ed0:	4b4e      	ldr	r3, [pc, #312]	@ (800100c <main+0x324>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
 8000ed6:	e03e      	b.n	8000f56 <main+0x26e>
			  } else {
				  // Remove the blinking!!
				  leds[blink_col] = LED_OFF;
 8000ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000edc:	4a4a      	ldr	r2, [pc, #296]	@ (8001008 <main+0x320>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	54d1      	strb	r1, [r2, r3]
				  // Select the current column
				  place_piece(HUMAN_PLAYER, blink_col);
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f7ff fb30 	bl	800054c <place_piece>

				  // Evaluate if the user has won
				  if (has_won(blink_col, LED_PLAYER1)) {
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
 8000eee:	2101      	movs	r1, #1
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fe7d 	bl	8000bf0 <has_won>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d007      	beq.n	8000f0c <main+0x224>
					  // We won
					  state = GAME_WIN_PLAYER1;
 8000efc:	2303      	movs	r3, #3
 8000efe:	743b      	strb	r3, [r7, #16]
					  set_winning_pieces(HUMAN_PLAYER, blink_col);
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
 8000f02:	4619      	mov	r1, r3
 8000f04:	2001      	movs	r0, #1
 8000f06:	f7ff fb93 	bl	8000630 <set_winning_pieces>
 8000f0a:	e024      	b.n	8000f56 <main+0x26e>
				  } else {
					  // This is where the "computer" should make its move
					  uint8_t col = get_next_move();
 8000f0c:	f7ff fe16 	bl	8000b3c <get_next_move>
 8000f10:	4603      	mov	r3, r0
 8000f12:	713b      	strb	r3, [r7, #4]

					  place_piece(COMPUTER_PLAYER, col);
 8000f14:	793b      	ldrb	r3, [r7, #4]
 8000f16:	4619      	mov	r1, r3
 8000f18:	2002      	movs	r0, #2
 8000f1a:	f7ff fb17 	bl	800054c <place_piece>

					  // Evaluate if the computer has won
					  if (has_won(col, COMPUTER_PLAYER)) {
 8000f1e:	793b      	ldrb	r3, [r7, #4]
 8000f20:	2102      	movs	r1, #2
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff fe64 	bl	8000bf0 <has_won>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d007      	beq.n	8000f3e <main+0x256>
						  // Computer has won
						  state = GAME_WIN_PLAYER2;
 8000f2e:	2304      	movs	r3, #4
 8000f30:	743b      	strb	r3, [r7, #16]
						  set_winning_pieces(COMPUTER_PLAYER, col);
 8000f32:	793b      	ldrb	r3, [r7, #4]
 8000f34:	4619      	mov	r1, r3
 8000f36:	2002      	movs	r0, #2
 8000f38:	f7ff fb7a 	bl	8000630 <set_winning_pieces>
 8000f3c:	e00b      	b.n	8000f56 <main+0x26e>
					  } else {
						  // Check where the 'cursor' should be
						  int8_t cursor_pos = get_cursor();
 8000f3e:	f7ff fe8d 	bl	8000c5c <get_cursor>
 8000f42:	4603      	mov	r3, r0
 8000f44:	70fb      	strb	r3, [r7, #3]

						  if (cursor_pos < 0) {
 8000f46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	db03      	blt.n	8000f56 <main+0x26e>
							  // We have a tie
							  // Set the STAT LED
//							  HAL_GPIO_WritePin(GPIOB)	``
						  } else {
							  blink_col = cursor_pos;
 8000f4e:	78fb      	ldrb	r3, [r7, #3]
 8000f50:	73fb      	strb	r3, [r7, #15]
							  prev_blink_col = cursor_pos;
 8000f52:	78fb      	ldrb	r3, [r7, #3]
 8000f54:	73bb      	strb	r3, [r7, #14]
				  }
			  }
		  }
	  }

	  if (ticks % 5 == 0) {
 8000f56:	6979      	ldr	r1, [r7, #20]
 8000f58:	4b2d      	ldr	r3, [pc, #180]	@ (8001010 <main+0x328>)
 8000f5a:	fba3 2301 	umull	r2, r3, r3, r1
 8000f5e:	089a      	lsrs	r2, r3, #2
 8000f60:	4613      	mov	r3, r2
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	4413      	add	r3, r2
 8000f66:	1aca      	subs	r2, r1, r3
 8000f68:	2a00      	cmp	r2, #0
 8000f6a:	d175      	bne.n	8001058 <main+0x370>
		  // Every 500ms
		  if (state == GAME_PLAYER1) {
 8000f6c:	7c3b      	ldrb	r3, [r7, #16]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d109      	bne.n	8000f86 <main+0x29e>
			  // Blink on position
			  leds[blink_col] = blink_on * HUMAN_PLAYER;
 8000f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f76:	7b79      	ldrb	r1, [r7, #13]
 8000f78:	4a23      	ldr	r2, [pc, #140]	@ (8001008 <main+0x320>)
 8000f7a:	54d1      	strb	r1, [r2, r3]
			  // Output the blink
			  output_col(blink_col);
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff fa50 	bl	8000424 <output_col>
 8000f84:	e05a      	b.n	800103c <main+0x354>
		  } else if ((state == GAME_WIN_PLAYER1) || (state == GAME_WIN_PLAYER2)) {
 8000f86:	7c3b      	ldrb	r3, [r7, #16]
 8000f88:	2b03      	cmp	r3, #3
 8000f8a:	d002      	beq.n	8000f92 <main+0x2aa>
 8000f8c:	7c3b      	ldrb	r3, [r7, #16]
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d154      	bne.n	800103c <main+0x354>
			  ledMode_t mode = (state == GAME_WIN_PLAYER1) ? LED_PLAYER1 : LED_PLAYER2;
 8000f92:	7c3b      	ldrb	r3, [r7, #16]
 8000f94:	2b03      	cmp	r3, #3
 8000f96:	d101      	bne.n	8000f9c <main+0x2b4>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <main+0x2b6>
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	70bb      	strb	r3, [r7, #2]
			  // Flash the winning pieces
			  uint8_t refresh_bitmask = 0x00;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	723b      	strb	r3, [r7, #8]
			  for (uint8_t i = 0; i < winning_pieces_count; i++) {
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	e024      	b.n	8000ff4 <main+0x30c>
				  leds[winning_pieces[i].row * LED_COLS + winning_pieces[i].col] = mode * blink_on;
 8000faa:	7b7a      	ldrb	r2, [r7, #13]
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	4919      	ldr	r1, [pc, #100]	@ (8001014 <main+0x32c>)
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	440b      	add	r3, r1
 8000fb4:	785b      	ldrb	r3, [r3, #1]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	460b      	mov	r3, r1
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	1a5b      	subs	r3, r3, r1
 8000fbe:	79f9      	ldrb	r1, [r7, #7]
 8000fc0:	4814      	ldr	r0, [pc, #80]	@ (8001014 <main+0x32c>)
 8000fc2:	f810 1011 	ldrb.w	r1, [r0, r1, lsl #1]
 8000fc6:	440b      	add	r3, r1
 8000fc8:	78b9      	ldrb	r1, [r7, #2]
 8000fca:	fb11 f202 	smulbb	r2, r1, r2
 8000fce:	b2d1      	uxtb	r1, r2
 8000fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001008 <main+0x320>)
 8000fd2:	54d1      	strb	r1, [r2, r3]
				  refresh_bitmask |= 1 << winning_pieces[i].col;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001014 <main+0x32c>)
 8000fd8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	2301      	movs	r3, #1
 8000fe0:	4093      	lsls	r3, r2
 8000fe2:	b25a      	sxtb	r2, r3
 8000fe4:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b25b      	sxtb	r3, r3
 8000fec:	723b      	strb	r3, [r7, #8]
			  for (uint8_t i = 0; i < winning_pieces_count; i++) {
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	71fb      	strb	r3, [r7, #7]
 8000ff4:	4b05      	ldr	r3, [pc, #20]	@ (800100c <main+0x324>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	79fa      	ldrb	r2, [r7, #7]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d3d5      	bcc.n	8000faa <main+0x2c2>
			  }

			  for (uint8_t i = 0; i < LED_COLS; i++) {
 8000ffe:	2300      	movs	r3, #0
 8001000:	71bb      	strb	r3, [r7, #6]
 8001002:	e018      	b.n	8001036 <main+0x34e>
 8001004:	48000400 	.word	0x48000400
 8001008:	20000028 	.word	0x20000028
 800100c:	2000010a 	.word	0x2000010a
 8001010:	cccccccd 	.word	0xcccccccd
 8001014:	200000fc 	.word	0x200000fc
				  if (refresh_bitmask & (1 << i)) {
 8001018:	7a3a      	ldrb	r2, [r7, #8]
 800101a:	79bb      	ldrb	r3, [r7, #6]
 800101c:	fa42 f303 	asr.w	r3, r2, r3
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <main+0x348>
					  output_col(i);
 8001028:	79bb      	ldrb	r3, [r7, #6]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff f9fa 	bl	8000424 <output_col>
			  for (uint8_t i = 0; i < LED_COLS; i++) {
 8001030:	79bb      	ldrb	r3, [r7, #6]
 8001032:	3301      	adds	r3, #1
 8001034:	71bb      	strb	r3, [r7, #6]
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	2b06      	cmp	r3, #6
 800103a:	d9ed      	bls.n	8001018 <main+0x330>
				  }
			  }
		  }
		  // Change blink
		  blink_on = !blink_on;
 800103c:	7b7b      	ldrb	r3, [r7, #13]
 800103e:	2b00      	cmp	r3, #0
 8001040:	bf14      	ite	ne
 8001042:	2301      	movne	r3, #1
 8001044:	2300      	moveq	r3, #0
 8001046:	b2db      	uxtb	r3, r3
 8001048:	f083 0301 	eor.w	r3, r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	737b      	strb	r3, [r7, #13]
 8001050:	7b7b      	ldrb	r3, [r7, #13]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	737b      	strb	r3, [r7, #13]
	  }

	  HAL_Delay(100);
 8001058:	2064      	movs	r0, #100	@ 0x64
 800105a:	f000 f9f3 	bl	8001444 <HAL_Delay>
	  ticks++;
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	3301      	adds	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
  while (ticks < (UINT32_MAX - 10))
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	f113 0f0c 	cmn.w	r3, #12
 800106a:	f67f ae5b 	bls.w	8000d24 <main+0x3c>
 800106e:	2300      	movs	r3, #0
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001070:	4618      	mov	r0, r3
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b094      	sub	sp, #80	@ 0x50
 800107c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107e:	f107 0318 	add.w	r3, r7, #24
 8001082:	2238      	movs	r2, #56	@ 0x38
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f001 fa58 	bl	800253c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800109a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800109e:	f000 fca3 	bl	80019e8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010a2:	2302      	movs	r3, #2
 80010a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ac:	2340      	movs	r3, #64	@ 0x40
 80010ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b0:	2302      	movs	r3, #2
 80010b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010b4:	2302      	movs	r3, #2
 80010b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80010b8:	2301      	movs	r3, #1
 80010ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80010bc:	230c      	movs	r3, #12
 80010be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c0:	2302      	movs	r3, #2
 80010c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80010c4:	2304      	movs	r3, #4
 80010c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010cc:	f107 0318 	add.w	r3, r7, #24
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 fd3d 	bl	8001b50 <HAL_RCC_OscConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80010dc:	f000 f8ac 	bl	8001238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e0:	230f      	movs	r3, #15
 80010e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010e4:	2301      	movs	r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 f83b 	bl	8002174 <HAL_RCC_ClockConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001104:	f000 f898 	bl	8001238 <Error_Handler>
  }
}
 8001108:	bf00      	nop
 800110a:	3750      	adds	r7, #80	@ 0x50
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
 8001124:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b41      	ldr	r3, [pc, #260]	@ (800122c <MX_GPIO_Init+0x11c>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	4a40      	ldr	r2, [pc, #256]	@ (800122c <MX_GPIO_Init+0x11c>)
 800112c:	f043 0304 	orr.w	r3, r3, #4
 8001130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001132:	4b3e      	ldr	r3, [pc, #248]	@ (800122c <MX_GPIO_Init+0x11c>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	f003 0304 	and.w	r3, r3, #4
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	4b3b      	ldr	r3, [pc, #236]	@ (800122c <MX_GPIO_Init+0x11c>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	4a3a      	ldr	r2, [pc, #232]	@ (800122c <MX_GPIO_Init+0x11c>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114a:	4b38      	ldr	r3, [pc, #224]	@ (800122c <MX_GPIO_Init+0x11c>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b35      	ldr	r3, [pc, #212]	@ (800122c <MX_GPIO_Init+0x11c>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	4a34      	ldr	r2, [pc, #208]	@ (800122c <MX_GPIO_Init+0x11c>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001162:	4b32      	ldr	r3, [pc, #200]	@ (800122c <MX_GPIO_Init+0x11c>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001174:	482e      	ldr	r0, [pc, #184]	@ (8001230 <MX_GPIO_Init+0x120>)
 8001176:	f000 fc05 	bl	8001984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800117a:	2200      	movs	r2, #0
 800117c:	f24e 71fc 	movw	r1, #59388	@ 0xe7fc
 8001180:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001184:	f000 fbfe 	bl	8001984 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001188:	2200      	movs	r2, #0
 800118a:	f64f 61ff 	movw	r1, #65279	@ 0xfeff
 800118e:	4829      	ldr	r0, [pc, #164]	@ (8001234 <MX_GPIO_Init+0x124>)
 8001190:	f000 fbf8 	bl	8001984 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001194:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001198:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	2301      	movs	r3, #1
 800119c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	4619      	mov	r1, r3
 80011ac:	4820      	ldr	r0, [pc, #128]	@ (8001230 <MX_GPIO_Init+0x120>)
 80011ae:	f000 fa4f 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011b2:	2303      	movs	r3, #3
 80011b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b6:	2300      	movs	r3, #0
 80011b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4619      	mov	r1, r3
 80011c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c8:	f000 fa42 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA13 PA14 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80011cc:	f24e 73fc 	movw	r3, #59388	@ 0xe7fc
 80011d0:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	4619      	mov	r1, r3
 80011e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e8:	f000 fa32 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80011ec:	f64f 63ff 	movw	r3, #65279	@ 0xfeff
 80011f0:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	4619      	mov	r1, r3
 8001204:	480b      	ldr	r0, [pc, #44]	@ (8001234 <MX_GPIO_Init+0x124>)
 8001206:	f000 fa23 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800120a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800120e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001210:	2300      	movs	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	4619      	mov	r1, r3
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_GPIO_Init+0x124>)
 8001220:	f000 fa16 	bl	8001650 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001224:	bf00      	nop
 8001226:	3720      	adds	r7, #32
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40021000 	.word	0x40021000
 8001230:	48000800 	.word	0x48000800
 8001234:	48000400 	.word	0x48000400

08001238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <Error_Handler+0x8>

08001244 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <HAL_MspInit+0x44>)
 800124c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800124e:	4a0e      	ldr	r2, [pc, #56]	@ (8001288 <HAL_MspInit+0x44>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6613      	str	r3, [r2, #96]	@ 0x60
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <HAL_MspInit+0x44>)
 8001258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <HAL_MspInit+0x44>)
 8001264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001266:	4a08      	ldr	r2, [pc, #32]	@ (8001288 <HAL_MspInit+0x44>)
 8001268:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800126c:	6593      	str	r3, [r2, #88]	@ 0x58
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HAL_MspInit+0x44>)
 8001270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800127a:	f000 fc59 	bl	8001b30 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000

0800128c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <NMI_Handler+0x4>

08001294 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <HardFault_Handler+0x4>

0800129c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <MemManage_Handler+0x4>

080012a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <BusFault_Handler+0x4>

080012ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <UsageFault_Handler+0x4>

080012b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e2:	f000 f891 	bl	8001408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <SystemInit+0x20>)
 80012f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012f6:	4a05      	ldr	r2, [pc, #20]	@ (800130c <SystemInit+0x20>)
 80012f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001312:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001314:	f7ff ffea 	bl	80012ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001318:	480c      	ldr	r0, [pc, #48]	@ (800134c <LoopForever+0x6>)
  ldr r1, =_edata
 800131a:	490d      	ldr	r1, [pc, #52]	@ (8001350 <LoopForever+0xa>)
  ldr r2, =_sidata
 800131c:	4a0d      	ldr	r2, [pc, #52]	@ (8001354 <LoopForever+0xe>)
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001320:	e002      	b.n	8001328 <LoopCopyDataInit>

08001322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001326:	3304      	adds	r3, #4

08001328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800132c:	d3f9      	bcc.n	8001322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132e:	4a0a      	ldr	r2, [pc, #40]	@ (8001358 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001330:	4c0a      	ldr	r4, [pc, #40]	@ (800135c <LoopForever+0x16>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001334:	e001      	b.n	800133a <LoopFillZerobss>

08001336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001338:	3204      	adds	r2, #4

0800133a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800133c:	d3fb      	bcc.n	8001336 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800133e:	f001 f905 	bl	800254c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001342:	f7ff fcd1 	bl	8000ce8 <main>

08001346 <LoopForever>:

LoopForever:
    b LoopForever
 8001346:	e7fe      	b.n	8001346 <LoopForever>
  ldr   r0, =_estack
 8001348:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800134c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001350:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001354:	080025cc 	.word	0x080025cc
  ldr r2, =_sbss
 8001358:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800135c:	20000110 	.word	0x20000110

08001360 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001360:	e7fe      	b.n	8001360 <ADC1_2_IRQHandler>

08001362 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001368:	2300      	movs	r3, #0
 800136a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800136c:	2003      	movs	r0, #3
 800136e:	f000 f93d 	bl	80015ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001372:	200f      	movs	r0, #15
 8001374:	f000 f80e 	bl	8001394 <HAL_InitTick>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d002      	beq.n	8001384 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	71fb      	strb	r3, [r7, #7]
 8001382:	e001      	b.n	8001388 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001384:	f7ff ff5e 	bl	8001244 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001388:	79fb      	ldrb	r3, [r7, #7]

}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80013a0:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <HAL_InitTick+0x68>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d022      	beq.n	80013ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <HAL_InitTick+0x6c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <HAL_InitTick+0x68>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80013b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80013b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 f93a 	bl	8001636 <HAL_SYSTICK_Config>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d10f      	bne.n	80013e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	d809      	bhi.n	80013e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ce:	2200      	movs	r2, #0
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	f04f 30ff 	mov.w	r0, #4294967295
 80013d6:	f000 f914 	bl	8001602 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <HAL_InitTick+0x70>)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6013      	str	r3, [r2, #0]
 80013e0:	e007      	b.n	80013f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e004      	b.n	80013f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	73fb      	strb	r3, [r7, #15]
 80013ec:	e001      	b.n	80013f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000008 	.word	0x20000008
 8001400:	20000000 	.word	0x20000000
 8001404:	20000004 	.word	0x20000004

08001408 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <HAL_IncTick+0x1c>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <HAL_IncTick+0x20>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4413      	add	r3, r2
 8001416:	4a03      	ldr	r2, [pc, #12]	@ (8001424 <HAL_IncTick+0x1c>)
 8001418:	6013      	str	r3, [r2, #0]
}
 800141a:	bf00      	nop
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	2000010c 	.word	0x2000010c
 8001428:	20000008 	.word	0x20000008

0800142c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return uwTick;
 8001430:	4b03      	ldr	r3, [pc, #12]	@ (8001440 <HAL_GetTick+0x14>)
 8001432:	681b      	ldr	r3, [r3, #0]
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	2000010c 	.word	0x2000010c

08001444 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800144c:	f7ff ffee 	bl	800142c <HAL_GetTick>
 8001450:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800145c:	d004      	beq.n	8001468 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <HAL_Delay+0x40>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	4413      	add	r3, r2
 8001466:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001468:	bf00      	nop
 800146a:	f7ff ffdf 	bl	800142c <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	429a      	cmp	r2, r3
 8001478:	d8f7      	bhi.n	800146a <HAL_Delay+0x26>
  {
  }
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000008 	.word	0x20000008

08001488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001498:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a4:	4013      	ands	r3, r2
 80014a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ba:	4a04      	ldr	r2, [pc, #16]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	60d3      	str	r3, [r2, #12]
}
 80014c0:	bf00      	nop
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <__NVIC_GetPriorityGrouping+0x18>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	f003 0307 	and.w	r3, r3, #7
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	6039      	str	r1, [r7, #0]
 80014f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	db0a      	blt.n	8001516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	b2da      	uxtb	r2, r3
 8001504:	490c      	ldr	r1, [pc, #48]	@ (8001538 <__NVIC_SetPriority+0x4c>)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	0112      	lsls	r2, r2, #4
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	440b      	add	r3, r1
 8001510:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001514:	e00a      	b.n	800152c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4908      	ldr	r1, [pc, #32]	@ (800153c <__NVIC_SetPriority+0x50>)
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	3b04      	subs	r3, #4
 8001524:	0112      	lsls	r2, r2, #4
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	440b      	add	r3, r1
 800152a:	761a      	strb	r2, [r3, #24]
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000e100 	.word	0xe000e100
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001540:	b480      	push	{r7}
 8001542:	b089      	sub	sp, #36	@ 0x24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	f1c3 0307 	rsb	r3, r3, #7
 800155a:	2b04      	cmp	r3, #4
 800155c:	bf28      	it	cs
 800155e:	2304      	movcs	r3, #4
 8001560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	3304      	adds	r3, #4
 8001566:	2b06      	cmp	r3, #6
 8001568:	d902      	bls.n	8001570 <NVIC_EncodePriority+0x30>
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3b03      	subs	r3, #3
 800156e:	e000      	b.n	8001572 <NVIC_EncodePriority+0x32>
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	f04f 32ff 	mov.w	r2, #4294967295
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43da      	mvns	r2, r3
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	401a      	ands	r2, r3
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001588:	f04f 31ff 	mov.w	r1, #4294967295
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	fa01 f303 	lsl.w	r3, r1, r3
 8001592:	43d9      	mvns	r1, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001598:	4313      	orrs	r3, r2
         );
}
 800159a:	4618      	mov	r0, r3
 800159c:	3724      	adds	r7, #36	@ 0x24
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015b8:	d301      	bcc.n	80015be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ba:	2301      	movs	r3, #1
 80015bc:	e00f      	b.n	80015de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015be:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <SysTick_Config+0x40>)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3b01      	subs	r3, #1
 80015c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015c6:	210f      	movs	r1, #15
 80015c8:	f04f 30ff 	mov.w	r0, #4294967295
 80015cc:	f7ff ff8e 	bl	80014ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d0:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <SysTick_Config+0x40>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015d6:	4b04      	ldr	r3, [pc, #16]	@ (80015e8 <SysTick_Config+0x40>)
 80015d8:	2207      	movs	r2, #7
 80015da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	e000e010 	.word	0xe000e010

080015ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff ff47 	bl	8001488 <__NVIC_SetPriorityGrouping>
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b086      	sub	sp, #24
 8001606:	af00      	add	r7, sp, #0
 8001608:	4603      	mov	r3, r0
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	607a      	str	r2, [r7, #4]
 800160e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001610:	f7ff ff5e 	bl	80014d0 <__NVIC_GetPriorityGrouping>
 8001614:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	68b9      	ldr	r1, [r7, #8]
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7ff ff90 	bl	8001540 <NVIC_EncodePriority>
 8001620:	4602      	mov	r2, r0
 8001622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff5f 	bl	80014ec <__NVIC_SetPriority>
}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffb2 	bl	80015a8 <SysTick_Config>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800165e:	e15a      	b.n	8001916 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2101      	movs	r1, #1
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 814c 	beq.w	8001910 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	2b01      	cmp	r3, #1
 8001682:	d005      	beq.n	8001690 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800168c:	2b02      	cmp	r3, #2
 800168e:	d130      	bne.n	80016f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	2203      	movs	r2, #3
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4013      	ands	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68da      	ldr	r2, [r3, #12]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016c6:	2201      	movs	r2, #1
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	4013      	ands	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	091b      	lsrs	r3, r3, #4
 80016dc:	f003 0201 	and.w	r2, r3, #1
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b03      	cmp	r3, #3
 80016fc:	d017      	beq.n	800172e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	2203      	movs	r2, #3
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	4013      	ands	r3, r2
 8001714:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	4313      	orrs	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d123      	bne.n	8001782 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	08da      	lsrs	r2, r3, #3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3208      	adds	r2, #8
 8001742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001746:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	220f      	movs	r2, #15
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	43db      	mvns	r3, r3
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	4013      	ands	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	691a      	ldr	r2, [r3, #16]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	08da      	lsrs	r2, r3, #3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3208      	adds	r2, #8
 800177c:	6939      	ldr	r1, [r7, #16]
 800177e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	2203      	movs	r2, #3
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	4013      	ands	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 0203 	and.w	r2, r3, #3
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 80a6 	beq.w	8001910 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c4:	4b5b      	ldr	r3, [pc, #364]	@ (8001934 <HAL_GPIO_Init+0x2e4>)
 80017c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c8:	4a5a      	ldr	r2, [pc, #360]	@ (8001934 <HAL_GPIO_Init+0x2e4>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80017d0:	4b58      	ldr	r3, [pc, #352]	@ (8001934 <HAL_GPIO_Init+0x2e4>)
 80017d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017dc:	4a56      	ldr	r2, [pc, #344]	@ (8001938 <HAL_GPIO_Init+0x2e8>)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	089b      	lsrs	r3, r3, #2
 80017e2:	3302      	adds	r3, #2
 80017e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	f003 0303 	and.w	r3, r3, #3
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	220f      	movs	r2, #15
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4013      	ands	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001806:	d01f      	beq.n	8001848 <HAL_GPIO_Init+0x1f8>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a4c      	ldr	r2, [pc, #304]	@ (800193c <HAL_GPIO_Init+0x2ec>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d019      	beq.n	8001844 <HAL_GPIO_Init+0x1f4>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a4b      	ldr	r2, [pc, #300]	@ (8001940 <HAL_GPIO_Init+0x2f0>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d013      	beq.n	8001840 <HAL_GPIO_Init+0x1f0>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4a4a      	ldr	r2, [pc, #296]	@ (8001944 <HAL_GPIO_Init+0x2f4>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d00d      	beq.n	800183c <HAL_GPIO_Init+0x1ec>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a49      	ldr	r2, [pc, #292]	@ (8001948 <HAL_GPIO_Init+0x2f8>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d007      	beq.n	8001838 <HAL_GPIO_Init+0x1e8>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a48      	ldr	r2, [pc, #288]	@ (800194c <HAL_GPIO_Init+0x2fc>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d101      	bne.n	8001834 <HAL_GPIO_Init+0x1e4>
 8001830:	2305      	movs	r3, #5
 8001832:	e00a      	b.n	800184a <HAL_GPIO_Init+0x1fa>
 8001834:	2306      	movs	r3, #6
 8001836:	e008      	b.n	800184a <HAL_GPIO_Init+0x1fa>
 8001838:	2304      	movs	r3, #4
 800183a:	e006      	b.n	800184a <HAL_GPIO_Init+0x1fa>
 800183c:	2303      	movs	r3, #3
 800183e:	e004      	b.n	800184a <HAL_GPIO_Init+0x1fa>
 8001840:	2302      	movs	r3, #2
 8001842:	e002      	b.n	800184a <HAL_GPIO_Init+0x1fa>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <HAL_GPIO_Init+0x1fa>
 8001848:	2300      	movs	r3, #0
 800184a:	697a      	ldr	r2, [r7, #20]
 800184c:	f002 0203 	and.w	r2, r2, #3
 8001850:	0092      	lsls	r2, r2, #2
 8001852:	4093      	lsls	r3, r2
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4313      	orrs	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800185a:	4937      	ldr	r1, [pc, #220]	@ (8001938 <HAL_GPIO_Init+0x2e8>)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	089b      	lsrs	r3, r3, #2
 8001860:	3302      	adds	r3, #2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001868:	4b39      	ldr	r3, [pc, #228]	@ (8001950 <HAL_GPIO_Init+0x300>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	43db      	mvns	r3, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4013      	ands	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	4313      	orrs	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800188c:	4a30      	ldr	r2, [pc, #192]	@ (8001950 <HAL_GPIO_Init+0x300>)
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001892:	4b2f      	ldr	r3, [pc, #188]	@ (8001950 <HAL_GPIO_Init+0x300>)
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	43db      	mvns	r3, r3
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018b6:	4a26      	ldr	r2, [pc, #152]	@ (8001950 <HAL_GPIO_Init+0x300>)
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80018bc:	4b24      	ldr	r3, [pc, #144]	@ (8001950 <HAL_GPIO_Init+0x300>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	4313      	orrs	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001950 <HAL_GPIO_Init+0x300>)
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001950 <HAL_GPIO_Init+0x300>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	43db      	mvns	r3, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4313      	orrs	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800190a:	4a11      	ldr	r2, [pc, #68]	@ (8001950 <HAL_GPIO_Init+0x300>)
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	3301      	adds	r3, #1
 8001914:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	fa22 f303 	lsr.w	r3, r2, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	f47f ae9d 	bne.w	8001660 <HAL_GPIO_Init+0x10>
  }
}
 8001926:	bf00      	nop
 8001928:	bf00      	nop
 800192a:	371c      	adds	r7, #28
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40021000 	.word	0x40021000
 8001938:	40010000 	.word	0x40010000
 800193c:	48000400 	.word	0x48000400
 8001940:	48000800 	.word	0x48000800
 8001944:	48000c00 	.word	0x48000c00
 8001948:	48001000 	.word	0x48001000
 800194c:	48001400 	.word	0x48001400
 8001950:	40010400 	.word	0x40010400

08001954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	691a      	ldr	r2, [r3, #16]
 8001964:	887b      	ldrh	r3, [r7, #2]
 8001966:	4013      	ands	r3, r2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800196c:	2301      	movs	r3, #1
 800196e:	73fb      	strb	r3, [r7, #15]
 8001970:	e001      	b.n	8001976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001976:	7bfb      	ldrb	r3, [r7, #15]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	807b      	strh	r3, [r7, #2]
 8001990:	4613      	mov	r3, r2
 8001992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001994:	787b      	ldrb	r3, [r7, #1]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800199a:	887a      	ldrh	r2, [r7, #2]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019a0:	e002      	b.n	80019a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019a2:	887a      	ldrh	r2, [r7, #2]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019c6:	887a      	ldrh	r2, [r7, #2]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4013      	ands	r3, r2
 80019cc:	041a      	lsls	r2, r3, #16
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	43d9      	mvns	r1, r3
 80019d2:	887b      	ldrh	r3, [r7, #2]
 80019d4:	400b      	ands	r3, r1
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	619a      	str	r2, [r3, #24]
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d141      	bne.n	8001a7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80019f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80019fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a02:	d131      	bne.n	8001a68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a04:	4b47      	ldr	r3, [pc, #284]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a0a:	4a46      	ldr	r2, [pc, #280]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a14:	4b43      	ldr	r3, [pc, #268]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a1c:	4a41      	ldr	r2, [pc, #260]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a24:	4b40      	ldr	r3, [pc, #256]	@ (8001b28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2232      	movs	r2, #50	@ 0x32
 8001a2a:	fb02 f303 	mul.w	r3, r2, r3
 8001a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a30:	fba2 2303 	umull	r2, r3, r2, r3
 8001a34:	0c9b      	lsrs	r3, r3, #18
 8001a36:	3301      	adds	r3, #1
 8001a38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a3a:	e002      	b.n	8001a42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a42:	4b38      	ldr	r3, [pc, #224]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a4e:	d102      	bne.n	8001a56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1f2      	bne.n	8001a3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a56:	4b33      	ldr	r3, [pc, #204]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a58:	695b      	ldr	r3, [r3, #20]
 8001a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a62:	d158      	bne.n	8001b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e057      	b.n	8001b18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a68:	4b2e      	ldr	r3, [pc, #184]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001a78:	e04d      	b.n	8001b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a80:	d141      	bne.n	8001b06 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a82:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a8e:	d131      	bne.n	8001af4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a90:	4b24      	ldr	r3, [pc, #144]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a96:	4a23      	ldr	r2, [pc, #140]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aa0:	4b20      	ldr	r3, [pc, #128]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001aa8:	4a1e      	ldr	r2, [pc, #120]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aaa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2232      	movs	r2, #50	@ 0x32
 8001ab6:	fb02 f303 	mul.w	r3, r2, r3
 8001aba:	4a1c      	ldr	r2, [pc, #112]	@ (8001b2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001abc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac0:	0c9b      	lsrs	r3, r3, #18
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ac6:	e002      	b.n	8001ace <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ad6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ada:	d102      	bne.n	8001ae2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f2      	bne.n	8001ac8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ae2:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001aee:	d112      	bne.n	8001b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e011      	b.n	8001b18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001af4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001b04:	e007      	b.n	8001b16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b06:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b14:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	40007000 	.word	0x40007000
 8001b28:	20000000 	.word	0x20000000
 8001b2c:	431bde83 	.word	0x431bde83

08001b30 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001b34:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001b3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b3e:	6093      	str	r3, [r2, #8]
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40007000 	.word	0x40007000

08001b50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b088      	sub	sp, #32
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e2fe      	b.n	8002160 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d075      	beq.n	8001c5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b6e:	4b97      	ldr	r3, [pc, #604]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b78:	4b94      	ldr	r3, [pc, #592]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	2b0c      	cmp	r3, #12
 8001b86:	d102      	bne.n	8001b8e <HAL_RCC_OscConfig+0x3e>
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	2b03      	cmp	r3, #3
 8001b8c:	d002      	beq.n	8001b94 <HAL_RCC_OscConfig+0x44>
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	d10b      	bne.n	8001bac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b94:	4b8d      	ldr	r3, [pc, #564]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d05b      	beq.n	8001c58 <HAL_RCC_OscConfig+0x108>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d157      	bne.n	8001c58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e2d9      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bb4:	d106      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x74>
 8001bb6:	4b85      	ldr	r3, [pc, #532]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a84      	ldr	r2, [pc, #528]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	e01d      	b.n	8001c00 <HAL_RCC_OscConfig+0xb0>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bcc:	d10c      	bne.n	8001be8 <HAL_RCC_OscConfig+0x98>
 8001bce:	4b7f      	ldr	r3, [pc, #508]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a7e      	ldr	r2, [pc, #504]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	4b7c      	ldr	r3, [pc, #496]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a7b      	ldr	r2, [pc, #492]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	e00b      	b.n	8001c00 <HAL_RCC_OscConfig+0xb0>
 8001be8:	4b78      	ldr	r3, [pc, #480]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a77      	ldr	r2, [pc, #476]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	4b75      	ldr	r3, [pc, #468]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a74      	ldr	r2, [pc, #464]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001bfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d013      	beq.n	8001c30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c08:	f7ff fc10 	bl	800142c <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c10:	f7ff fc0c 	bl	800142c <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b64      	cmp	r3, #100	@ 0x64
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e29e      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c22:	4b6a      	ldr	r3, [pc, #424]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0xc0>
 8001c2e:	e014      	b.n	8001c5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c30:	f7ff fbfc 	bl	800142c <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c38:	f7ff fbf8 	bl	800142c <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b64      	cmp	r3, #100	@ 0x64
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e28a      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c4a:	4b60      	ldr	r3, [pc, #384]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0xe8>
 8001c56:	e000      	b.n	8001c5a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d075      	beq.n	8001d52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c66:	4b59      	ldr	r3, [pc, #356]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c70:	4b56      	ldr	r3, [pc, #344]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	f003 0303 	and.w	r3, r3, #3
 8001c78:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	2b0c      	cmp	r3, #12
 8001c7e:	d102      	bne.n	8001c86 <HAL_RCC_OscConfig+0x136>
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d002      	beq.n	8001c8c <HAL_RCC_OscConfig+0x13c>
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	2b04      	cmp	r3, #4
 8001c8a:	d11f      	bne.n	8001ccc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x154>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e25d      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca4:	4b49      	ldr	r3, [pc, #292]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	061b      	lsls	r3, r3, #24
 8001cb2:	4946      	ldr	r1, [pc, #280]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cb8:	4b45      	ldr	r3, [pc, #276]	@ (8001dd0 <HAL_RCC_OscConfig+0x280>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fb69 	bl	8001394 <HAL_InitTick>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d043      	beq.n	8001d50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e249      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d023      	beq.n	8001d1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd4:	4b3d      	ldr	r3, [pc, #244]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a3c      	ldr	r2, [pc, #240]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff fba4 	bl	800142c <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce8:	f7ff fba0 	bl	800142c <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e232      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cfa:	4b34      	ldr	r3, [pc, #208]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d06:	4b31      	ldr	r3, [pc, #196]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	061b      	lsls	r3, r3, #24
 8001d14:	492d      	ldr	r1, [pc, #180]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	604b      	str	r3, [r1, #4]
 8001d1a:	e01a      	b.n	8001d52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a2a      	ldr	r2, [pc, #168]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff fb80 	bl	800142c <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d30:	f7ff fb7c 	bl	800142c <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e20e      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d42:	4b22      	ldr	r3, [pc, #136]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1f0      	bne.n	8001d30 <HAL_RCC_OscConfig+0x1e0>
 8001d4e:	e000      	b.n	8001d52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d041      	beq.n	8001de2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d01c      	beq.n	8001da0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d66:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d6c:	4a17      	ldr	r2, [pc, #92]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d76:	f7ff fb59 	bl	800142c <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d7e:	f7ff fb55 	bl	800142c <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e1e7      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d90:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d0ef      	beq.n	8001d7e <HAL_RCC_OscConfig+0x22e>
 8001d9e:	e020      	b.n	8001de2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001da0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001da6:	4a09      	ldr	r2, [pc, #36]	@ (8001dcc <HAL_RCC_OscConfig+0x27c>)
 8001da8:	f023 0301 	bic.w	r3, r3, #1
 8001dac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db0:	f7ff fb3c 	bl	800142c <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001db6:	e00d      	b.n	8001dd4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db8:	f7ff fb38 	bl	800142c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d906      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e1ca      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1ea      	bne.n	8001db8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 80a6 	beq.w	8001f3c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001df4:	4b84      	ldr	r3, [pc, #528]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_OscConfig+0x2b4>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <HAL_RCC_OscConfig+0x2b6>
 8001e04:	2300      	movs	r3, #0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00d      	beq.n	8001e26 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	4a7e      	ldr	r2, [pc, #504]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e16:	4b7c      	ldr	r3, [pc, #496]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e22:	2301      	movs	r3, #1
 8001e24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e26:	4b79      	ldr	r3, [pc, #484]	@ (800200c <HAL_RCC_OscConfig+0x4bc>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d118      	bne.n	8001e64 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e32:	4b76      	ldr	r3, [pc, #472]	@ (800200c <HAL_RCC_OscConfig+0x4bc>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a75      	ldr	r2, [pc, #468]	@ (800200c <HAL_RCC_OscConfig+0x4bc>)
 8001e38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e3e:	f7ff faf5 	bl	800142c <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e44:	e008      	b.n	8001e58 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e46:	f7ff faf1 	bl	800142c <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e183      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e58:	4b6c      	ldr	r3, [pc, #432]	@ (800200c <HAL_RCC_OscConfig+0x4bc>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d0f0      	beq.n	8001e46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d108      	bne.n	8001e7e <HAL_RCC_OscConfig+0x32e>
 8001e6c:	4b66      	ldr	r3, [pc, #408]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e72:	4a65      	ldr	r2, [pc, #404]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e7c:	e024      	b.n	8001ec8 <HAL_RCC_OscConfig+0x378>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2b05      	cmp	r3, #5
 8001e84:	d110      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x358>
 8001e86:	4b60      	ldr	r3, [pc, #384]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e8c:	4a5e      	ldr	r2, [pc, #376]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
 8001e92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e96:	4b5c      	ldr	r3, [pc, #368]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e9c:	4a5a      	ldr	r2, [pc, #360]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ea6:	e00f      	b.n	8001ec8 <HAL_RCC_OscConfig+0x378>
 8001ea8:	4b57      	ldr	r3, [pc, #348]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eae:	4a56      	ldr	r2, [pc, #344]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001eb0:	f023 0301 	bic.w	r3, r3, #1
 8001eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001eb8:	4b53      	ldr	r3, [pc, #332]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ebe:	4a52      	ldr	r2, [pc, #328]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001ec0:	f023 0304 	bic.w	r3, r3, #4
 8001ec4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d016      	beq.n	8001efe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed0:	f7ff faac 	bl	800142c <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ed6:	e00a      	b.n	8001eee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed8:	f7ff faa8 	bl	800142c <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e138      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eee:	4b46      	ldr	r3, [pc, #280]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0ed      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x388>
 8001efc:	e015      	b.n	8001f2a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001efe:	f7ff fa95 	bl	800142c <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f04:	e00a      	b.n	8001f1c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f06:	f7ff fa91 	bl	800142c <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e121      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1ed      	bne.n	8001f06 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f2a:	7ffb      	ldrb	r3, [r7, #31]
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d105      	bne.n	8001f3c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f30:	4b35      	ldr	r3, [pc, #212]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f34:	4a34      	ldr	r2, [pc, #208]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f3a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0320 	and.w	r3, r3, #32
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d03c      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d01c      	beq.n	8001f8a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f50:	4b2d      	ldr	r3, [pc, #180]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f56:	4a2c      	ldr	r2, [pc, #176]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f60:	f7ff fa64 	bl	800142c <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f68:	f7ff fa60 	bl	800142c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e0f2      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f7a:	4b23      	ldr	r3, [pc, #140]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0ef      	beq.n	8001f68 <HAL_RCC_OscConfig+0x418>
 8001f88:	e01b      	b.n	8001fc2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f90:	4a1d      	ldr	r2, [pc, #116]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001f92:	f023 0301 	bic.w	r3, r3, #1
 8001f96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9a:	f7ff fa47 	bl	800142c <HAL_GetTick>
 8001f9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fa2:	f7ff fa43 	bl	800142c <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e0d5      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001fb4:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001fb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1ef      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 80c9 	beq.w	800215e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 030c 	and.w	r3, r3, #12
 8001fd4:	2b0c      	cmp	r3, #12
 8001fd6:	f000 8083 	beq.w	80020e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d15e      	bne.n	80020a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe2:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a08      	ldr	r2, [pc, #32]	@ (8002008 <HAL_RCC_OscConfig+0x4b8>)
 8001fe8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fee:	f7ff fa1d 	bl	800142c <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ff4:	e00c      	b.n	8002010 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff6:	f7ff fa19 	bl	800142c <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d905      	bls.n	8002010 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e0ab      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
 8002008:	40021000 	.word	0x40021000
 800200c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002010:	4b55      	ldr	r3, [pc, #340]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1ec      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800201c:	4b52      	ldr	r3, [pc, #328]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	4b52      	ldr	r3, [pc, #328]	@ (800216c <HAL_RCC_OscConfig+0x61c>)
 8002022:	4013      	ands	r3, r2
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6a11      	ldr	r1, [r2, #32]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800202c:	3a01      	subs	r2, #1
 800202e:	0112      	lsls	r2, r2, #4
 8002030:	4311      	orrs	r1, r2
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002036:	0212      	lsls	r2, r2, #8
 8002038:	4311      	orrs	r1, r2
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800203e:	0852      	lsrs	r2, r2, #1
 8002040:	3a01      	subs	r2, #1
 8002042:	0552      	lsls	r2, r2, #21
 8002044:	4311      	orrs	r1, r2
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800204a:	0852      	lsrs	r2, r2, #1
 800204c:	3a01      	subs	r2, #1
 800204e:	0652      	lsls	r2, r2, #25
 8002050:	4311      	orrs	r1, r2
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002056:	06d2      	lsls	r2, r2, #27
 8002058:	430a      	orrs	r2, r1
 800205a:	4943      	ldr	r1, [pc, #268]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 800205c:	4313      	orrs	r3, r2
 800205e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002060:	4b41      	ldr	r3, [pc, #260]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a40      	ldr	r2, [pc, #256]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 8002066:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800206a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800206c:	4b3e      	ldr	r3, [pc, #248]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	4a3d      	ldr	r2, [pc, #244]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 8002072:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002076:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002078:	f7ff f9d8 	bl	800142c <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002080:	f7ff f9d4 	bl	800142c <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e066      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002092:	4b35      	ldr	r3, [pc, #212]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f0      	beq.n	8002080 <HAL_RCC_OscConfig+0x530>
 800209e:	e05e      	b.n	800215e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a0:	4b31      	ldr	r3, [pc, #196]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a30      	ldr	r2, [pc, #192]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 80020a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ac:	f7ff f9be 	bl	800142c <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b4:	f7ff f9ba 	bl	800142c <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e04c      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020c6:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f0      	bne.n	80020b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80020d2:	4b25      	ldr	r3, [pc, #148]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	4924      	ldr	r1, [pc, #144]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 80020d8:	4b25      	ldr	r3, [pc, #148]	@ (8002170 <HAL_RCC_OscConfig+0x620>)
 80020da:	4013      	ands	r3, r2
 80020dc:	60cb      	str	r3, [r1, #12]
 80020de:	e03e      	b.n	800215e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e039      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80020ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002168 <HAL_RCC_OscConfig+0x618>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f003 0203 	and.w	r2, r3, #3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d12c      	bne.n	800215a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210a:	3b01      	subs	r3, #1
 800210c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210e:	429a      	cmp	r2, r3
 8002110:	d123      	bne.n	800215a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800211c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800211e:	429a      	cmp	r2, r3
 8002120:	d11b      	bne.n	800215a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800212e:	429a      	cmp	r2, r3
 8002130:	d113      	bne.n	800215a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213c:	085b      	lsrs	r3, r3, #1
 800213e:	3b01      	subs	r3, #1
 8002140:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002142:	429a      	cmp	r2, r3
 8002144:	d109      	bne.n	800215a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002150:	085b      	lsrs	r3, r3, #1
 8002152:	3b01      	subs	r3, #1
 8002154:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002156:	429a      	cmp	r2, r3
 8002158:	d001      	beq.n	800215e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3720      	adds	r7, #32
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40021000 	.word	0x40021000
 800216c:	019f800c 	.word	0x019f800c
 8002170:	feeefffc 	.word	0xfeeefffc

08002174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e11e      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800218c:	4b91      	ldr	r3, [pc, #580]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 030f 	and.w	r3, r3, #15
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d910      	bls.n	80021bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b8e      	ldr	r3, [pc, #568]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 020f 	bic.w	r2, r3, #15
 80021a2:	498c      	ldr	r1, [pc, #560]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021aa:	4b8a      	ldr	r3, [pc, #552]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d001      	beq.n	80021bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e106      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d073      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	d129      	bne.n	8002224 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d0:	4b81      	ldr	r3, [pc, #516]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0f4      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80021e0:	f000 f966 	bl	80024b0 <RCC_GetSysClockFreqFromPLLSource>
 80021e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	4a7c      	ldr	r2, [pc, #496]	@ (80023dc <HAL_RCC_ClockConfig+0x268>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d93f      	bls.n	800226e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80021ee:	4b7a      	ldr	r3, [pc, #488]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d009      	beq.n	800220e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002202:	2b00      	cmp	r3, #0
 8002204:	d033      	beq.n	800226e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800220a:	2b00      	cmp	r3, #0
 800220c:	d12f      	bne.n	800226e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800220e:	4b72      	ldr	r3, [pc, #456]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002216:	4a70      	ldr	r2, [pc, #448]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 8002218:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800221c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800221e:	2380      	movs	r3, #128	@ 0x80
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	e024      	b.n	800226e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b02      	cmp	r3, #2
 800222a:	d107      	bne.n	800223c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800222c:	4b6a      	ldr	r3, [pc, #424]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d109      	bne.n	800224c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0c6      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800223c:	4b66      	ldr	r3, [pc, #408]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0be      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800224c:	f000 f8ce 	bl	80023ec <HAL_RCC_GetSysClockFreq>
 8002250:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4a61      	ldr	r2, [pc, #388]	@ (80023dc <HAL_RCC_ClockConfig+0x268>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d909      	bls.n	800226e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800225a:	4b5f      	ldr	r3, [pc, #380]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002262:	4a5d      	ldr	r2, [pc, #372]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 8002264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002268:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800226a:	2380      	movs	r3, #128	@ 0x80
 800226c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800226e:	4b5a      	ldr	r3, [pc, #360]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f023 0203 	bic.w	r2, r3, #3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4957      	ldr	r1, [pc, #348]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800227c:	4313      	orrs	r3, r2
 800227e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002280:	f7ff f8d4 	bl	800142c <HAL_GetTick>
 8002284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002286:	e00a      	b.n	800229e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002288:	f7ff f8d0 	bl	800142c <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002296:	4293      	cmp	r3, r2
 8002298:	d901      	bls.n	800229e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e095      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229e:	4b4e      	ldr	r3, [pc, #312]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 020c 	and.w	r2, r3, #12
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d1eb      	bne.n	8002288 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d023      	beq.n	8002304 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d005      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022c8:	4b43      	ldr	r3, [pc, #268]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4a42      	ldr	r2, [pc, #264]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80022d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d007      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80022e0:	4b3d      	ldr	r3, [pc, #244]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80022e8:	4a3b      	ldr	r2, [pc, #236]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80022ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f0:	4b39      	ldr	r3, [pc, #228]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	4936      	ldr	r1, [pc, #216]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	608b      	str	r3, [r1, #8]
 8002302:	e008      	b.n	8002316 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2b80      	cmp	r3, #128	@ 0x80
 8002308:	d105      	bne.n	8002316 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800230a:	4b33      	ldr	r3, [pc, #204]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	4a32      	ldr	r2, [pc, #200]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 8002310:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002314:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002316:	4b2f      	ldr	r3, [pc, #188]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d21d      	bcs.n	8002360 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002324:	4b2b      	ldr	r3, [pc, #172]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f023 020f 	bic.w	r2, r3, #15
 800232c:	4929      	ldr	r1, [pc, #164]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	4313      	orrs	r3, r2
 8002332:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002334:	f7ff f87a 	bl	800142c <HAL_GetTick>
 8002338:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800233a:	e00a      	b.n	8002352 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233c:	f7ff f876 	bl	800142c <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234a:	4293      	cmp	r3, r2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e03b      	b.n	80023ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002352:	4b20      	ldr	r3, [pc, #128]	@ (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d1ed      	bne.n	800233c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0304 	and.w	r3, r3, #4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d008      	beq.n	800237e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800236c:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	4917      	ldr	r1, [pc, #92]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800237a:	4313      	orrs	r3, r2
 800237c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b00      	cmp	r3, #0
 8002388:	d009      	beq.n	800239e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800238a:	4b13      	ldr	r3, [pc, #76]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	490f      	ldr	r1, [pc, #60]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 800239a:	4313      	orrs	r3, r2
 800239c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800239e:	f000 f825 	bl	80023ec <HAL_RCC_GetSysClockFreq>
 80023a2:	4602      	mov	r2, r0
 80023a4:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <HAL_RCC_ClockConfig+0x264>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	091b      	lsrs	r3, r3, #4
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	490c      	ldr	r1, [pc, #48]	@ (80023e0 <HAL_RCC_ClockConfig+0x26c>)
 80023b0:	5ccb      	ldrb	r3, [r1, r3]
 80023b2:	f003 031f 	and.w	r3, r3, #31
 80023b6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ba:	4a0a      	ldr	r2, [pc, #40]	@ (80023e4 <HAL_RCC_ClockConfig+0x270>)
 80023bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80023be:	4b0a      	ldr	r3, [pc, #40]	@ (80023e8 <HAL_RCC_ClockConfig+0x274>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe ffe6 	bl	8001394 <HAL_InitTick>
 80023c8:	4603      	mov	r3, r0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40022000 	.word	0x40022000
 80023d8:	40021000 	.word	0x40021000
 80023dc:	04c4b400 	.word	0x04c4b400
 80023e0:	080025b4 	.word	0x080025b4
 80023e4:	20000000 	.word	0x20000000
 80023e8:	20000004 	.word	0x20000004

080023ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b087      	sub	sp, #28
 80023f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80023f2:	4b2c      	ldr	r3, [pc, #176]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 030c 	and.w	r3, r3, #12
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d102      	bne.n	8002404 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023fe:	4b2a      	ldr	r3, [pc, #168]	@ (80024a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	e047      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002404:	4b27      	ldr	r3, [pc, #156]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 030c 	and.w	r3, r3, #12
 800240c:	2b08      	cmp	r3, #8
 800240e:	d102      	bne.n	8002416 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002410:	4b26      	ldr	r3, [pc, #152]	@ (80024ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002412:	613b      	str	r3, [r7, #16]
 8002414:	e03e      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002416:	4b23      	ldr	r3, [pc, #140]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 030c 	and.w	r3, r3, #12
 800241e:	2b0c      	cmp	r3, #12
 8002420:	d136      	bne.n	8002490 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002422:	4b20      	ldr	r3, [pc, #128]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f003 0303 	and.w	r3, r3, #3
 800242a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800242c:	4b1d      	ldr	r3, [pc, #116]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	3301      	adds	r3, #1
 8002438:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2b03      	cmp	r3, #3
 800243e:	d10c      	bne.n	800245a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002440:	4a1a      	ldr	r2, [pc, #104]	@ (80024ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	fbb2 f3f3 	udiv	r3, r2, r3
 8002448:	4a16      	ldr	r2, [pc, #88]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800244a:	68d2      	ldr	r2, [r2, #12]
 800244c:	0a12      	lsrs	r2, r2, #8
 800244e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002452:	fb02 f303 	mul.w	r3, r2, r3
 8002456:	617b      	str	r3, [r7, #20]
      break;
 8002458:	e00c      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800245a:	4a13      	ldr	r2, [pc, #76]	@ (80024a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002462:	4a10      	ldr	r2, [pc, #64]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002464:	68d2      	ldr	r2, [r2, #12]
 8002466:	0a12      	lsrs	r2, r2, #8
 8002468:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800246c:	fb02 f303 	mul.w	r3, r2, r3
 8002470:	617b      	str	r3, [r7, #20]
      break;
 8002472:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002474:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	0e5b      	lsrs	r3, r3, #25
 800247a:	f003 0303 	and.w	r3, r3, #3
 800247e:	3301      	adds	r3, #1
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	fbb2 f3f3 	udiv	r3, r2, r3
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	e001      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002494:	693b      	ldr	r3, [r7, #16]
}
 8002496:	4618      	mov	r0, r3
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	00f42400 	.word	0x00f42400
 80024ac:	007a1200 	.word	0x007a1200

080024b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b087      	sub	sp, #28
 80024b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f003 0303 	and.w	r3, r3, #3
 80024be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	3301      	adds	r3, #1
 80024cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d10c      	bne.n	80024ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024d4:	4a17      	ldr	r2, [pc, #92]	@ (8002534 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024dc:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024de:	68d2      	ldr	r2, [r2, #12]
 80024e0:	0a12      	lsrs	r2, r2, #8
 80024e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80024e6:	fb02 f303 	mul.w	r3, r2, r3
 80024ea:	617b      	str	r3, [r7, #20]
    break;
 80024ec:	e00c      	b.n	8002508 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024ee:	4a12      	ldr	r2, [pc, #72]	@ (8002538 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024f8:	68d2      	ldr	r2, [r2, #12]
 80024fa:	0a12      	lsrs	r2, r2, #8
 80024fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002500:	fb02 f303 	mul.w	r3, r2, r3
 8002504:	617b      	str	r3, [r7, #20]
    break;
 8002506:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002508:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	0e5b      	lsrs	r3, r3, #25
 800250e:	f003 0303 	and.w	r3, r3, #3
 8002512:	3301      	adds	r3, #1
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002520:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002522:	687b      	ldr	r3, [r7, #4]
}
 8002524:	4618      	mov	r0, r3
 8002526:	371c      	adds	r7, #28
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40021000 	.word	0x40021000
 8002534:	007a1200 	.word	0x007a1200
 8002538:	00f42400 	.word	0x00f42400

0800253c <memset>:
 800253c:	4402      	add	r2, r0
 800253e:	4603      	mov	r3, r0
 8002540:	4293      	cmp	r3, r2
 8002542:	d100      	bne.n	8002546 <memset+0xa>
 8002544:	4770      	bx	lr
 8002546:	f803 1b01 	strb.w	r1, [r3], #1
 800254a:	e7f9      	b.n	8002540 <memset+0x4>

0800254c <__libc_init_array>:
 800254c:	b570      	push	{r4, r5, r6, lr}
 800254e:	4d0d      	ldr	r5, [pc, #52]	@ (8002584 <__libc_init_array+0x38>)
 8002550:	4c0d      	ldr	r4, [pc, #52]	@ (8002588 <__libc_init_array+0x3c>)
 8002552:	1b64      	subs	r4, r4, r5
 8002554:	10a4      	asrs	r4, r4, #2
 8002556:	2600      	movs	r6, #0
 8002558:	42a6      	cmp	r6, r4
 800255a:	d109      	bne.n	8002570 <__libc_init_array+0x24>
 800255c:	4d0b      	ldr	r5, [pc, #44]	@ (800258c <__libc_init_array+0x40>)
 800255e:	4c0c      	ldr	r4, [pc, #48]	@ (8002590 <__libc_init_array+0x44>)
 8002560:	f000 f818 	bl	8002594 <_init>
 8002564:	1b64      	subs	r4, r4, r5
 8002566:	10a4      	asrs	r4, r4, #2
 8002568:	2600      	movs	r6, #0
 800256a:	42a6      	cmp	r6, r4
 800256c:	d105      	bne.n	800257a <__libc_init_array+0x2e>
 800256e:	bd70      	pop	{r4, r5, r6, pc}
 8002570:	f855 3b04 	ldr.w	r3, [r5], #4
 8002574:	4798      	blx	r3
 8002576:	3601      	adds	r6, #1
 8002578:	e7ee      	b.n	8002558 <__libc_init_array+0xc>
 800257a:	f855 3b04 	ldr.w	r3, [r5], #4
 800257e:	4798      	blx	r3
 8002580:	3601      	adds	r6, #1
 8002582:	e7f2      	b.n	800256a <__libc_init_array+0x1e>
 8002584:	080025c4 	.word	0x080025c4
 8002588:	080025c4 	.word	0x080025c4
 800258c:	080025c4 	.word	0x080025c4
 8002590:	080025c8 	.word	0x080025c8

08002594 <_init>:
 8002594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002596:	bf00      	nop
 8002598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800259a:	bc08      	pop	{r3}
 800259c:	469e      	mov	lr, r3
 800259e:	4770      	bx	lr

080025a0 <_fini>:
 80025a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025a2:	bf00      	nop
 80025a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025a6:	bc08      	pop	{r3}
 80025a8:	469e      	mov	lr, r3
 80025aa:	4770      	bx	lr
