#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Feb 26 14:09:14 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Start pre-mapping.
I: Removed bmsSUB inst N191 that is redundant to N190
I: Removed bmsSUB inst N200 that is redundant to N199
I: Removed bmsSUB inst N191 that is redundant to N190
I: Removed bmsSUB inst N200 that is redundant to N199
I: Removed bmsSUB inst N191 that is redundant to N190
I: Removed bmsSUB inst N200 that is redundant to N199
Executing : pre-mapping successfully.
Start mod-gen.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on N19_eq1 (bmsREDXOR).
I: Constant propagation done on N19_mux1 (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N144_mux0[1] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N142_mux0[1] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N142_mux0[0] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N144_mux0[0] (bmsWIDEMUX).
I: Constant propagation done on N19_eq0 (bmsREDXOR).
I: Constant propagation done on N19_mux0 (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N142_mux0[2] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N144_mux0[2] (bmsWIDEMUX).
Executing : mod-gen successfully.
Start logic-optimization.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_DFF_C                    99 uses
GTP_DFF_CE                   49 uses
GTP_DFF_P                     3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                     33 uses
GTP_LUT3                      9 uses
GTP_LUT4                     15 uses
GTP_LUT5                     15 uses
GTP_LUT5CARRY               100 uses
GTP_RAM16X1DP                30 uses

I/O ports: 54
GTP_INBUF                  13 uses
GTP_OUTBUF                 41 uses

Mapping Summary:
Total LUTs: 202 of 17536 (1.15%)
	LUTs as dram: 30 of 4440 (0.68%)
	LUTs as logic: 172
Total Registers: 151 of 26304 (0.57%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 54 of 240 (22.50%)


Number of unique control sets : 5
  CLK(nt_clk), CP(nt_rst_n)                        : 102
      CLK(nt_clk), C(nt_rst_n)                     : 99
      CLK(nt_clk), P(nt_rst_n)                     : 3
  CLK(nt_clk), C(~nt_rst_n), CE(valid_out_r[0])    : 9
  CLK(nt_clk), C(~nt_rst_n), CE(valid_out_r[1])    : 9
  CLK(nt_clk), C(~nt_rst_n), CE(_N141)             : 11
  CLK(nt_clk), C(~nt_rst_n), CE(nt_valid_in)       : 20


Number of DFF:CE Signals : 4
  valid_out_r[0](from GTP_LUT3:Z)                  : 9
  valid_out_r[1](from GTP_LUT4:Z)                  : 9
  _N141(from GTP_LUT3:Z)                           : 11
  nt_valid_in(from GTP_INBUF:O)                    : 20

Number of DFF:CLK Signals : 1
  nt_clk(from GTP_INBUF:O)                         : 151

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 49
  nt_rst_n(from GTP_INBUF:O)                       : 102

Design 'matrix_3x3' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to matrix_3x3_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'dout[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mat_flag' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'din[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'valid_in' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared               181           0  {clk} 
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_Inferred                 1.000 MHz     205.170 MHz       1000.000          4.874        995.126
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               995.126       0.000              0            350
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.441       0.000              0            350
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      498.299       0.000              0            181
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : HDL1.buffer_inst[1].line_buffer_inst/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[1].line_buffer_inst/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.410       3.887         HDL1.buffer_inst[1].line_buffer_inst/cnt [0]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/N24_8/I2 (GTP_LUT5)
                                   td                    0.236       4.123 r       HDL1.buffer_inst[1].line_buffer_inst/N24_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.315       4.438         HDL1.buffer_inst[1].line_buffer_inst/_N251
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/N24_9/I4 (GTP_LUT5)
                                   td                    0.148       4.586 f       HDL1.buffer_inst[1].line_buffer_inst/N24_9/Z (GTP_LUT5)
                                   net (fanout=13)       0.537       5.123         HDL1.buffer_inst[1].line_buffer_inst/N24
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1/I4 (GTP_LUT5)
                                   td                    0.148       5.271 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1/Z (GTP_LUT5)
                                   net (fanout=12)       0.530       5.801         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]_1/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.995 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.995         _N110            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.184       6.179 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[2]/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       6.554         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/I1 (GTP_LUT2)
                                   td                    0.151       6.705 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/Z (GTP_LUT2)
                                   net (fanout=2)        0.375       7.080         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext [0]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.280       7.360 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.360         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.184       7.544 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.315       7.859         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/I4 (GTP_LUT5)
                                   td                    0.139       7.998 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.998         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.998         Logic Levels: 9  
                                                                                   Logic: 1.940ns(40.442%), Route: 2.857ns(59.558%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029    1001.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172    1003.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.201                          
 clock uncertainty                                      -0.050    1003.151                          

 Setup time                                             -0.027    1003.124                          

 Data required time                                               1003.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.124                          
 Data arrival time                                                  -7.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.126                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_rempty/D (GTP_DFF_P)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.410       3.887         HDL1.buffer_inst[0].line_buffer_inst/cnt [4]
                                                                                   HDL1.buffer_inst[0].line_buffer_inst/N24_7/I0 (GTP_LUT4)
                                   td                    0.222       4.109 f       HDL1.buffer_inst[0].line_buffer_inst/N24_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.470       4.579         _N241            
                                                                                   HDL1.buffer_inst[0].line_buffer_inst/N16/I0 (GTP_LUT3)
                                   td                    0.203       4.782 f       HDL1.buffer_inst[0].line_buffer_inst/N16/Z (GTP_LUT3)
                                   net (fanout=10)       0.514       5.296         valid_out_r[0]   
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_1[0]_3/I4 (GTP_LUT5)
                                   td                    0.148       5.444 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_1[0]_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.375       5.819         _N139            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]_1/I2 (GTP_LUT5CARRY)
                                   td                    0.194       6.013 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.013         _N116            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.027       6.040 r       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[2]/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.040         _N117            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.027       6.067 r       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[2]/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.067         _N118            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.184       6.251 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.410       6.661         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N104_2/I1 (GTP_LUT2)
                                   td                    0.168       6.829 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N104_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.375       7.204         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rgnext [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.280       7.484 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.484         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.184       7.668 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.668         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166
                                                                           f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   7.668         Logic Levels: 10 
                                                                                   Logic: 1.913ns(42.825%), Route: 2.554ns(57.175%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029    1001.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172    1003.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1003.201                          
 clock uncertainty                                      -0.050    1003.151                          

 Setup time                                             -0.014    1003.137                          

 Data required time                                               1003.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.137                          
 Data arrival time                                                  -7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.469                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.410       3.887         HDL1.buffer_inst[0].line_buffer_inst/cnt [4]
                                                                                   HDL1.buffer_inst[0].line_buffer_inst/N24_7/I0 (GTP_LUT4)
                                   td                    0.222       4.109 f       HDL1.buffer_inst[0].line_buffer_inst/N24_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.470       4.579         _N241            
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1_2/I0 (GTP_LUT4)
                                   td                    0.203       4.782 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1_2/Z (GTP_LUT4)
                                   net (fanout=12)       0.530       5.312         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]_1/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.506 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.506         _N84             
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[1]/CIN (GTP_LUT5CARRY)
                                   td                    0.184       5.690 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[1]/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       6.065         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/I1 (GTP_LUT2)
                                   td                    0.151       6.216 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/Z (GTP_LUT2)
                                   net (fanout=2)        0.375       6.591         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext [0]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.280       6.871 r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.871         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.184       7.055 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.315       7.370         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/I4 (GTP_LUT5)
                                   td                    0.139       7.509 r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.509         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.509         Logic Levels: 8  
                                                                                   Logic: 1.833ns(42.549%), Route: 2.475ns(57.451%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029    1001.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172    1003.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.201                          
 clock uncertainty                                      -0.050    1003.151                          

 Setup time                                             -0.027    1003.124                          

 Data required time                                               1003.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.124                          
 Data arrival time                                                  -7.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.615                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)
Endpoint    : HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0/WADDR[3] (GTP_RAM16X1DP)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.269       3.470 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=10)       0.514       3.984         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]
                                                                           f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0/WADDR[3] (GTP_RAM16X1DP)

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.269ns(34.355%), Route: 0.514ns(65.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                               0.342       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/WADDR[3] (GTP_RAM16X1DP)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.269       3.470 f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=10)       0.514       3.984         HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]
                                                                           f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/WADDR[3] (GTP_RAM16X1DP)

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.269ns(34.355%), Route: 0.514ns(65.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                               0.342       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_9/WADDR[3] (GTP_RAM16X1DP)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.269       3.470 f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=10)       0.514       3.984         HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]
                                                                           f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_9/WADDR[3] (GTP_RAM16X1DP)

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.269ns(34.355%), Route: 0.514ns(65.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_9/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                               0.342       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : row_cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : mat_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       row_cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       row_cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.375       3.852         row_cnt[10]      
                                                                                   N19_mux10_8/I0 (GTP_LUT2)
                                   td                    0.175       4.027 f       N19_mux10_8/Z (GTP_LUT2)
                                   net (fanout=1)        0.315       4.342         _N219            
                                                                                   N19_mux10_11/I4 (GTP_LUT5)
                                   td                    0.148       4.490 f       N19_mux10_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.375       4.865         _N164            
                                                                                   N21/I3 (GTP_LUT4)
                                   td                    0.148       5.013 f       N21/Z (GTP_LUT4) 
                                   net (fanout=1)        0.740       5.753         _N0              
                                                                                   mat_flag_obuf/I (GTP_OUTBUF)
                                   td                    2.048       7.801 f       mat_flag_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.801         mat_flag         
 mat_flag                                                                  f       mat_flag (port)  

 Data arrival time                                                   7.801         Logic Levels: 4  
                                                                                   Logic: 2.795ns(60.761%), Route: 1.805ns(39.239%)
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : dout[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.543       4.020         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_1/RADDR[2] (GTP_RAM16X1DP)
                                   td                    0.298       4.318 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_1/DO (GTP_RAM16X1DP)
                                   net (fanout=2)        0.800       5.118         nt_dout_r2[1]    
                                                                                   dout_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.048       7.166 f       dout_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.166         dout[1]          
 dout[1]                                                                   f       dout[1] (port)   

 Data arrival time                                                   7.166         Logic Levels: 2  
                                                                                   Logic: 2.622ns(66.129%), Route: 1.343ns(33.871%)
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : dout[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.543       4.020         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_2/RADDR[2] (GTP_RAM16X1DP)
                                   td                    0.298       4.318 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_2/DO (GTP_RAM16X1DP)
                                   net (fanout=2)        0.800       5.118         nt_dout_r2[2]    
                                                                                   dout_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.048       7.166 f       dout_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.166         dout[2]          
 dout[2]                                                                   f       dout[2] (port)   

 Data arrival time                                                   7.166         Logic Levels: 2  
                                                                                   Logic: 2.622ns(66.129%), Route: 1.343ns(33.871%)
====================================================================================================

====================================================================================================

Startpoint  : din[6] (port)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_6/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 din[6]                                                  0.000       0.000 r       din[6] (port)    
                                   net (fanout=1)        0.000       0.000         din[6]           
                                                                                   din_ibuf[6]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       din_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.740       1.769         nt_din[6]        
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   1.769         Logic Levels: 1  
                                                                                   Logic: 1.029ns(58.168%), Route: 0.740ns(41.832%)
====================================================================================================

====================================================================================================

Startpoint  : din[5] (port)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_5/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 din[5]                                                  0.000       0.000 r       din[5] (port)    
                                   net (fanout=1)        0.000       0.000         din[5]           
                                                                                   din_ibuf[5]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       din_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1)        0.740       1.769         nt_din[5]        
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_5/DI (GTP_RAM16X1DP)

 Data arrival time                                                   1.769         Logic Levels: 1  
                                                                                   Logic: 1.029ns(58.168%), Route: 0.740ns(41.832%)
====================================================================================================

====================================================================================================

Startpoint  : din[8] (port)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 din[8]                                                  0.000       0.000 r       din[8] (port)    
                                   net (fanout=1)        0.000       0.000         din[8]           
                                                                                   din_ibuf[8]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       din_ibuf[8]/O (GTP_INBUF)
                                   net (fanout=1)        0.740       1.769         nt_din[8]        
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/DI (GTP_RAM16X1DP)

 Data arrival time                                                   1.769         Logic Levels: 1  
                                                                                   Logic: 1.029ns(58.168%), Route: 0.740ns(41.832%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 2.000 sec
Current time: Sun Feb 26 14:09:16 2023
Action synthesize: Peak memory pool usage is 163,524,608 bytes
