Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/University/13971/SD/P8/ipcore_dir/BlockRam.vhd" in Library work.
Entity <BlockRam> compiled.
Entity <BlockRam> (Architecture <BlockRam_a>) compiled.
Compiling vhdl file "D:/University/13971/SD/P8/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "D:/University/13971/SD/P8/top.vhd" line 57: Instantiating black box module <BlockRam>.
WARNING:Xst:1610 - "D:/University/13971/SD/P8/top.vhd" line 77: Width mismatch. <i> has a width of 10 bits but assigned expression is 11-bit wide.
Entity <top> analyzed. Unit <top> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <top>.
    Related source file is "D:/University/13971/SD/P8/top.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <addra>.
    Found 8-bit register for signal <dina>.
    Found 8-bit register for signal <douta>.
    Found 10-bit register for signal <i>.
    Found 10-bit subtractor for signal <i$share0000> created at line 70.
    Found 18-bit up accumulator for signal <sum>.
    Found 1-bit register for signal <wea<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Accumulator(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 10-bit subtractor                                     : 1
# Accumulators                                         : 1
 18-bit up accumulator                                 : 1
# Registers                                            : 5
 1-bit register                                        : 1
 10-bit register                                       : 2
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 idle  | 000000001
 s1    | 000001000
 s2    | 000000010
 s20   | 000010000
 s3    | 001000000
 s4    | 000100000
 s5    | 010000000
 s6    | 100000000
 done  | 000000100
--------------------
Reading core <ipcore_dir/BlockRam.ngc>.
Loading core <BlockRam> for timing and area information for instance <your_instance_name>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 10-bit subtractor                                     : 1
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
WARNING:Xst:1426 - The value init of the FF/Latch state_FSM_FFd9 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <state_FSM_FFd6>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 75
#      GND                         : 2
#      INV                         : 9
#      LUT1                        : 1
#      LUT2                        : 12
#      LUT2_L                      : 1
#      LUT3                        : 12
#      LUT4                        : 15
#      LUT4_L                      : 2
#      MUXCY                       : 9
#      VCC                         : 2
#      XORCY                       : 10
# FlipFlops/Latches                : 36
#      FD                          : 7
#      FDE                         : 18
#      FDS                         : 11
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                       30  out of  16640     0%  
 Number of Slice Flip Flops:             36  out of  33280     0%  
 Number of 4 input LUTs:                 53  out of  33280     0%  
    Number used as logic:                52
    Number used as Shift registers:       1
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    519     0%  
 Number of BRAMs:                         1  out of     84     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                  | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clk                                | BUFGP                                                                                                                                  | 38    |
your_instance_name/N1              | NONE(your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3adsp_noinit.ram/dpram.ram)| 1     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.304ns (Maximum Frequency: 158.629MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.304ns (frequency: 158.629MHz)
  Total number of paths / destination ports: 471 / 87
-------------------------------------------------------------------------
Delay:               6.304ns (Levels of Logic = 3)
  Source:            i_3 (FF)
  Destination:       wea_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: i_3 to wea_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.730  i_3 (i_3)
     LUT4:I0->O            1   0.648   0.423  state_cmp_eq000011 (state_cmp_eq000011)
     LUT4:I3->O           24   0.648   1.332  state_cmp_eq000038 (state_cmp_eq0000)
     LUT2:I1->O            1   0.643   0.420  state_FSM_FFd9-In1 (state_FSM_FFd9-In)
     FDS:S                     0.869          wea_0
    ----------------------------------------
    Total                      6.304ns (3.399ns logic, 2.905ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.74 secs
 
--> 

Total memory usage is 4550528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

