# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_12.srcs/sources_1/new/mux41.v" \
"../../../../project_12.srcs/sources_1/new/mux21.v" \
"../../../../project_12.ip_user_files/bd/design_2/ip/design_2_mux41_0_0/sim/design_2_mux41_0_0.v" \
"../../../../project_12.ip_user_files/bd/design_2/ip/design_2_mux41_0_1/sim/design_2_mux41_0_1.v" \
"../../../../project_12.ip_user_files/bd/design_2/ip/design_2_mux21_0_0/sim/design_2_mux21_0_0.v" \
"../../../../project_12.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../project_12.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
