$date
	Wed Dec  2 14:18:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux_1to8 $end
$var wire 8 ! f [7:0] $end
$var reg 1 " a $end
$var reg 3 # sel [2:0] $end
$scope module gate_1 $end
$var wire 1 " A $end
$var wire 3 $ Sel [2:0] $end
$var wire 8 % F [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#1
b1 #
b1 $
#2
b10 #
b10 $
#3
b11 #
b11 $
#4
b100 #
b100 $
#5
b101 #
b101 $
#6
b110 #
b110 $
#7
b111 #
b111 $
#8
b1 !
b1 %
b0 #
b0 $
1"
#9
b10 !
b10 %
b1 #
b1 $
#10
b100 !
b100 %
b10 #
b10 $
#11
b1000 !
b1000 %
b11 #
b11 $
#12
b10000 !
b10000 %
b100 #
b100 $
#13
b100000 !
b100000 %
b101 #
b101 $
#14
b1000000 !
b1000000 %
b110 #
b110 $
#15
b10000000 !
b10000000 %
b111 #
b111 $
