#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000017f0c4ed7f0 .scope module, "tb_ram" "tb_ram" 2 5;
 .timescale -9 -12;
P_0000017f0c6933f0 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_0000017f0c693428 .param/l "size" 0 2 9, +C4<00000000000000000000000000000101>;
v0000017f0c6c49e0_0 .var "CE", 0 0;
v0000017f0c6c43a0_0 .var "OE", 0 0;
v0000017f0c6c44e0_0 .var "WR", 0 0;
v0000017f0c6c4e40_0 .var "addr", 4 0;
v0000017f0c6c46c0_0 .net "data", 7 0, L_0000017f0c6c5020;  1 drivers
S_0000017f0c4ed980 .scope module, "u_ram" "ram" 2 26, 3 1 0, S_0000017f0c4ed7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 1 "WR";
    .port_info 2 /INPUT 1 "OE";
    .port_info 3 /INPUT 5 "addr";
    .port_info 4 /INOUT 8 "data";
P_0000017f0c6cac20 .param/l "size" 0 3 2, +C4<00000000000000000000000000000101>;
L_0000017f0c6ca4d0 .functor AND 1, v0000017f0c6c49e0_0, v0000017f0c6c43a0_0, C4<1>, C4<1>;
L_0000017f0c6ca230 .functor NOT 1, v0000017f0c6c44e0_0, C4<0>, C4<0>, C4<0>;
L_0000017f0c6ca5b0 .functor AND 1, L_0000017f0c6ca4d0, L_0000017f0c6ca230, C4<1>, C4<1>;
v0000017f0c6b5b20_0 .net "CE", 0 0, v0000017f0c6c49e0_0;  1 drivers
v0000017f0c6930a0_0 .net "OE", 0 0, v0000017f0c6c43a0_0;  1 drivers
v0000017f0c4edb10_0 .net "WR", 0 0, v0000017f0c6c44e0_0;  1 drivers
v0000017f0c6c4760_0 .net *"_ivl_1", 0 0, L_0000017f0c6ca4d0;  1 drivers
v0000017f0c6c4c60_0 .net *"_ivl_2", 0 0, L_0000017f0c6ca230;  1 drivers
v0000017f0c6c4620_0 .net *"_ivl_5", 0 0, L_0000017f0c6ca5b0;  1 drivers
o0000017f0c6cd0b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000017f0c6c4800_0 name=_ivl_6
v0000017f0c6c4ee0_0 .net "addr", 4 0, v0000017f0c6c4e40_0;  1 drivers
v0000017f0c6c4120_0 .net "data", 7 0, L_0000017f0c6c5020;  alias, 1 drivers
v0000017f0c6c4f80_0 .var "data_out", 7 0;
v0000017f0c6c4260 .array "mem", 31 0, 7 0;
E_0000017f0c6cb2e0 .event anyedge, v0000017f0c4edb10_0, v0000017f0c6c4ee0_0, v0000017f0c6930a0_0, v0000017f0c6b5b20_0;
E_0000017f0c6cb660 .event anyedge, v0000017f0c6c4120_0, v0000017f0c6c4ee0_0, v0000017f0c4edb10_0, v0000017f0c6b5b20_0;
L_0000017f0c6c5020 .functor MUXZ 8, o0000017f0c6cd0b8, v0000017f0c6c4f80_0, L_0000017f0c6ca5b0, C4<>;
    .scope S_0000017f0c4ed980;
T_0 ;
    %wait E_0000017f0c6cb660;
    %load/vec4 v0000017f0c6b5b20_0;
    %load/vec4 v0000017f0c4edb10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000017f0c6c4120_0;
    %load/vec4 v0000017f0c6c4ee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000017f0c6c4260, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017f0c4ed980;
T_1 ;
    %wait E_0000017f0c6cb2e0;
    %load/vec4 v0000017f0c6b5b20_0;
    %load/vec4 v0000017f0c6930a0_0;
    %and;
    %load/vec4 v0000017f0c4edb10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000017f0c6c4ee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017f0c6c4260, 4;
    %store/vec4 v0000017f0c6c4f80_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017f0c4ed7f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f0c6c49e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f0c6c44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f0c6c43a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0000017f0c4ed7f0;
T_3 ;
    %vpi_call 2 39 "$dumpfile", "tb_ram.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017f0c4ed7f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f0c6c49e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f0c6c44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f0c6c43a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f0c6c49e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f0c6c44e0_0, 0, 1;
    %pushi/vec4 12, 0, 8;
    %force/vec4 v0000017f0c6c46c0_0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 8;
    %force/vec4 v0000017f0c6c46c0_0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 8;
    %force/vec4 v0000017f0c6c46c0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f0c6c44e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f0c6c43a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000017f0c6c4e40_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ram.v";
    "./ram.v";
