# Half Adder – Behavioral Modeling

This project implements a **Half Adder** in Verilog using **behavioral modeling**.  

## Inputs and Outputs
- Inputs: a, b  
- Outputs: sum, carry 

## Logic
- Sum = a XOR b  
- Carry = a AND b  

## Files
- HALF_ADDER.v – design  
- HALF_ADDER_TEST_behav.v – testbench  
- half_adder_waveform.png – simulation waveform  

## Truth Table

| a | b | sum | carry |
|---|---|-----|-------|
| 0 | 0 |  0  |   0   |
| 0 | 1 |  1  |   0   |
| 1 | 0 |  1  |   0   |
| 1 | 1 |  0  |   1   |
