# HParser
Automatic generate parsers and packers in Verilog.

Run python hparser.py rdma.txt for an example.
