/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [26:0] _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_12z[6] | celloutsig_1_12z[14]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[135]) & in_data[185]);
  assign celloutsig_0_4z = ~((in_data[78] | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_1_13z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_5z[4]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_13z) & celloutsig_1_13z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_13z) & in_data[43]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | in_data[38]) & celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_1z | 1'h1) & _00_);
  assign celloutsig_0_7z = celloutsig_0_6z[2] | ~(in_data[78]);
  assign celloutsig_0_23z = 1'h1 | ~(celloutsig_0_7z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z ^ in_data[39]);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 27'h0000000;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  reg [9:0] _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 10'h000;
    else _16_ <= { celloutsig_0_9z[6:5], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z };
  assign { _02_[9:2], _00_, _02_[0] } = _16_;
  assign celloutsig_0_16z = in_data[26:22] / { 1'h1, _02_[4:2], _00_ };
  assign celloutsig_1_3z = { celloutsig_1_0z[5:2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } === in_data[108:100];
  assign celloutsig_1_8z = in_data[127:122] === { celloutsig_1_4z[4:0], celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_6z[3:1], _02_[9:2], _00_, _02_[0], celloutsig_0_0z } <= { _02_[6:2], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[80:78] && in_data[26:24];
  assign celloutsig_0_28z = { celloutsig_0_22z[7:5], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_25z } && { in_data[29:20], celloutsig_0_26z, celloutsig_0_6z[0], celloutsig_0_23z, _02_[9:2], _00_, _02_[0], celloutsig_0_7z };
  assign celloutsig_1_10z = _01_[13:9] || _01_[20:16];
  assign celloutsig_1_1z = { in_data[188:184], celloutsig_1_0z } || in_data[110:98];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[5:2], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, 1'h1, celloutsig_0_4z } % { 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, in_data[0] };
  assign celloutsig_0_21z = { celloutsig_0_16z[3:2], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_6z[0] } % { 1'h1, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_22z = { in_data[89:82], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, in_data[69:68], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_16z[2], celloutsig_0_0z, 1'h1, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z[5], celloutsig_0_13z, celloutsig_0_5z, 1'h1, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[177:170] % { 1'h1, in_data[173:167] };
  assign celloutsig_0_5z = { in_data[27:1], celloutsig_0_3z, celloutsig_0_4z } !== { in_data[33:14], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = & { in_data[79:43], celloutsig_0_0z };
  assign celloutsig_0_26z = & { celloutsig_0_5z, celloutsig_0_4z, in_data[79:43], celloutsig_0_0z };
  assign celloutsig_0_11z = | { celloutsig_0_3z, celloutsig_0_1z, in_data[37:23] };
  assign celloutsig_0_15z = | { _00_, _02_[9:2], _02_[0], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_25z = | { _00_, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_16z, _02_[9:2], _02_[0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_7z = ~^ { in_data[172:166], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_1_4z = { in_data[105:101], celloutsig_1_1z } ~^ { in_data[159:157], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[6:3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } ^ { celloutsig_1_5z[13:1], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z };
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
