;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, -0
	ADD 210, 30
	SUB 300, 300
	SUB #4, -16
	SUB #1, <2
	SPL 40, <160
	ADD #-2, <-0
	SUB <0, @-202
	SUB @197, 107
	SUB @-127, 100
	SUB 611, @10
	MOV -400, <-27
	SUB -207, <-120
	SUB <0, @2
	SUB @121, 103
	SUB @127, 106
	JMN -1, @-20
	SUB @197, 107
	DJN <127, #6
	SUB @121, 106
	MOV 57, <-25
	JMP <121, 103
	JMP <121, 103
	SLT -0, @1
	JMZ 12, <10
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <0
	ADD 210, 60
	SUB @-127, 100
	SUB @-127, 100
	MOV -1, <-10
	ADD 210, 30
	SUB @-127, 100
	CMP 152, 92
	ADD 210, 60
	SUB @-127, 100
	MOV -1, <-20
	SLT -0, @1
	MOV #304, 90
	SUB #4, -16
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <402
