use crate::{cpu::{Cpu, CpuError}, CpuEvent};

use super::{AddressSource, ByteAddressSource, ByteSource, ByteTarget, LoadType, WordTarget};

impl Cpu {
    /// Loads data from one place to another
    pub(crate) fn ld(&mut self, transfer: LoadType) -> Result<u16, CpuError> {
        match transfer {
            LoadType::Byte(target, source) => {
                if target == ByteTarget::B && source == ByteSource::B {
                    self.push_event(CpuEvent::LdBb);
                }

                let value = match source {
                    ByteSource::A => self.regs.a,
                    ByteSource::B => self.regs.b,
                    ByteSource::C => self.regs.c,
                    ByteSource::D => self.regs.d,
                    ByteSource::E => self.regs.e,
                    ByteSource::H => self.regs.h,
                    ByteSource::L => self.regs.l,
                    ByteSource::HL => self.load_from_hl()?,
                    ByteSource::Immediate => self.load_d8()?,
                };

                match target {
                    ByteTarget::A => self.regs.a = value,
                    ByteTarget::B => self.regs.b = value,
                    ByteTarget::C => self.regs.c = value,
                    ByteTarget::D => self.regs.d = value,
                    ByteTarget::E => self.regs.e = value,
                    ByteTarget::H => self.regs.h = value,
                    ByteTarget::L => self.regs.l = value,
                    ByteTarget::HL => self.set_from_hl(value),
                };

                match source {
                    ByteSource::Immediate => return Ok(2),
                    _ => return Ok(1),
                }
            }
            LoadType::Word(target) => {
                match target {
                    WordTarget::HLFromSP => {
                        let immediate = self.load_s8()?;
                        let out = self.add_sp(immediate);
                        self.regs.set_hl(out);
                        self.tick();
                        return Ok(2);
                    }
                    WordTarget::SPFromHL => {
                        self.regs.sp = self.regs.get_hl();
                        return Ok(1);
                    }
                    _ => {}
                }

                let source = self.load_a16()?;

                match target {
                    WordTarget::BC => self.regs.set_bc(source),
                    WordTarget::DE => self.regs.set_de(source),
                    WordTarget::HL => self.regs.set_hl(source),
                    WordTarget::HLFromSP => {
                        unreachable!("Returned before the 16 bit immediate was read")
                    }
                    WordTarget::SP => self.regs.sp = source,
                    WordTarget::SPFromHL => {
                        unreachable!("Returned before the 16 bit immediate was read")
                    }
                    WordTarget::Immediate => {
                        self.mem_set(source, (self.regs.sp & 0xFF) as u8);
                        self.tick();
                        self.memory
                            .set(source.wrapping_add(1), ((self.regs.sp & 0xFF00) >> 8) as u8)
                    }
                };

                return Ok(3);
            }
            LoadType::IndirectIntoA(source) => {
                self.regs.a = match source {
                    AddressSource::BC => self.mem_load(self.regs.get_bc())?,
                    AddressSource::DE => self.mem_load(self.regs.get_de())?,
                    AddressSource::HLUp => {
                        let out = self.load_from_hl()?;
                        self.regs.set_hl(self.regs.get_hl().wrapping_add(1));
                        out
                    }
                    AddressSource::HLDown => {
                        let out = self.load_from_hl()?;
                        self.regs.set_hl(self.regs.get_hl().wrapping_sub(1));
                        out
                    }
                    AddressSource::Immediate => {
                        let source = self.load_a16()?;
                        let value = self.mem_load(source)?;

                        self.regs.a = value;
                        return Ok(3);
                    }
                };

                return Ok(1);
            }
            LoadType::IndirectFromA(target) => {
                let value = self.regs.a;

                match target {
                    AddressSource::BC => self.mem_set(self.regs.get_bc(), value),
                    AddressSource::DE => self.mem_set(self.regs.get_de(), value),
                    AddressSource::HLUp => {
                        self.set_from_hl(value);
                        self.regs.set_hl(self.regs.get_hl().wrapping_add(1));
                    }
                    AddressSource::HLDown => {
                        self.set_from_hl(value);
                        self.regs.set_hl(self.regs.get_hl().wrapping_sub(1));
                    }
                    AddressSource::Immediate => {
                        let addr = self.load_a16()?;

                        self.mem_set(addr, value);
                        return Ok(3);
                    }
                }

                return Ok(1);
            }
            LoadType::ByteAddressIntoA(source) => {
                let len: u16;

                (self.regs.a, len) = match source {
                    ByteAddressSource::Immediate => {
                        let immediate = self.load_d8()?;

                        (self.mem_load(0xFF00 + immediate as u16)?, 2)
                    }
                    ByteAddressSource::C => (self.mem_load(0xFF00 + self.regs.c as u16)?, 1),
                };

                return Ok(len);
            }
            LoadType::ByteAddressFromA(target) => {
                let value = self.regs.a;

                match target {
                    ByteAddressSource::Immediate => {
                        let immediate = self.load_d8()?;
                        self.mem_set(0xFF00 + immediate as u16, value);
                        return Ok(2);
                    }
                    ByteAddressSource::C => self.mem_set(0xFF00 + self.regs.c as u16, value),
                };

                return Ok(1);
            }
            LoadType::SPOffset => {
                let offset = self.load_s8()?;
                let value = self.regs.sp + (offset as u16);

                self.regs.set_hl(value);

                return Ok(2);
            }
        }
    }
}

#[cfg(test)]
mod tests {
    use crate::{
        cpu::Cpu,
        memory::{mbc::MbcSelector, Mmu},
        ppu::Ppu,
    };

    fn init() -> Cpu {
        let mmu = Mmu::new(MbcSelector::NoMbc);
        let ppu = Ppu::new();

        Cpu::new(mmu, ppu, false, true)
    }

    #[test]
    fn ld_b_d8() {
        let mut cpu = init();
        let start = &[0x06, 0x45];

        cpu.regs.b = 0;
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.b, 0x45);
    }

    #[test]
    fn ld_l_d() {
        let mut cpu = init();
        let start = &[0x6A];

        cpu.regs.l = 0;
        cpu.regs.d = 0x45;
        cpu.memory.splice(cpu.regs.pc, start);


        cpu.step();
        assert_eq!(cpu.regs.l, 0x45);
    }

    #[test]
    fn ld_bc_d16() {
        let mut cpu = init();
        let start = &[0x01, 0x10, 0x20];

        cpu.regs.set_bc(0);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.b, 0x20);
        assert_eq!(cpu.regs.c, 0x10);
    }

    #[test]
    fn ld_hl_sp_add() {
        let mut cpu = init();
        let start = &[0xF8, 0x10];

        cpu.regs.sp = 0x3FFF;
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.get_hl(), 0x400F);
    }

    #[test]
    fn ld_hl_sp_sub() {
        let mut cpu = init();
        let start = &[0xF8, 0xF0];

        cpu.regs.sp = 0x3FFF;
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.get_hl(), 0x3FEF);
    }

    #[test]
    fn ld_sp_hl() {
        let mut cpu = init();
        let start = &[0xF9];

        cpu.regs.set_hl(0x4567);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.sp, 0x4567);
    }

    #[test]
    fn ld_a16_sp() {
        let mut cpu = init();
        let start = &[0x08, 0x00, 0x01];

        cpu.regs.sp = 0x4567;
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.memory.load(0x0100), Some(0x67));
        assert_eq!(cpu.memory.load(0x0101), Some(0x45));
    }

    #[test]
    fn ld_a_bc() {
        let mut cpu = init();
        let start = &[0x0A, 0x45];

        cpu.regs.a = 0;
        cpu.regs.set_bc(0x101);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.a, 0x45);
    }

    #[test]
    fn ld_a_hlup() {
        let mut cpu = init();
        let start = &[0x2A, 0x45];

        cpu.regs.a = 0;
        cpu.regs.set_hl(0x101);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.a, 0x45);
        assert_eq!(cpu.regs.get_hl(), 0x102);
    }

    #[test]
    fn ld_a_hldown() {
        let mut cpu = init();
        let start = &[0x3A, 0x45];

        cpu.regs.a = 0;
        cpu.regs.set_hl(0x101);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.a, 0x45);
        assert_eq!(cpu.regs.get_hl(), 0x100);
    }

    #[test]
    fn ld_bc_a() {
        let mut cpu = init();
        let start = &[0x02];

        cpu.regs.a = 0x45;
        cpu.regs.set_bc(0x100);
        cpu.memory.set(0x100, 0);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.memory.load(0x100), Some(0x45));
    }

    #[test]
    fn ld_hlup_a() {
        let mut cpu = init();
        let start = &[0x22];

        cpu.regs.a = 0x45;
        cpu.regs.set_hl(0x101);
        cpu.memory.set(0x101, 0);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.memory.load(0x101), Some(0x45));
        assert_eq!(cpu.regs.get_hl(), 0x102);
    }

    #[test]
    fn ld_hldown_a() {
        let mut cpu = init();
        let start = &[0x32];

        cpu.regs.a = 0x45;
        cpu.regs.set_hl(0x101);
        cpu.memory.set(0x101, 0);
        cpu.memory.splice(cpu.regs.pc, start);

        // load A into 0x0101 and decrement HL
        cpu.step();
        assert_eq!(cpu.memory.load(0x101), Some(0x45));
        assert_eq!(cpu.regs.get_hl(), 0x100);
    }

    #[test]
    fn ld_a_a8() {
        let mut cpu = init();
        let start = &[0xF0, 0x80];

        cpu.regs.a = 0;
        cpu.memory.set(0xFF80, 0x45);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.a, 0x45);
    }

    #[test]
    fn ld_a_c() {
        let mut cpu = init();
        let start = &[0xF2];

        cpu.regs.a = 0;
        cpu.regs.c = 0x80;
        cpu.memory.set(0xFF80, 0x45);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.regs.a, 0x45);
    }

    #[test]
    fn ld_a8_a() {
        let mut cpu = init();
        let start = &[0xE0, 0x80];

        cpu.regs.a = 0x45;
        cpu.memory.set(0xFF80, 0);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.memory.load(0xFF80), Some(0x45));
    }

    #[test]
    fn ld_c_a() {
        let mut cpu = init();
        let start = &[0xE2];

        cpu.regs.a = 0x45;
        cpu.regs.c = 0x80;
        cpu.memory.set(0xFF80, 0);
        cpu.memory.splice(cpu.regs.pc, start);

        cpu.step();
        assert_eq!(cpu.memory.load(0xFF80), Some(0x45));
    }
}
