// Seed: 579921043
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin
    id_2 <= 1;
    id_3 <= 1;
  end
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
  assign (strong1, supply0) id_10 = 1;
  module_0(
      id_11, id_1, id_1
  ); id_13(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3({id_2, "" & (id_8)}), .id_4(1)
  );
  always if (id_6) id_1 <= 1'b0;
endmodule
