{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -Oz)",
  "modules": {
    "mux21": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog_ex/mux.v:4.1-10.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "s": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$and${workspace}/verilog_ex/mux.v:8$2": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.17-8.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 2 ],
            "Y": [ 7 ]
          }
        },
        "$and${workspace}/verilog_ex/mux.v:8$3": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.28-8.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 3 ],
            "Y": [ 8 ]
          }
        },
        "$not${workspace}/verilog_ex/mux.v:8$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.17-8.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$or${workspace}/verilog_ex/mux.v:8$4": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.16-8.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$and${workspace}/verilog_ex/mux.v:8$2_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.17-8.23"
          }
        },
        "$and${workspace}/verilog_ex/mux.v:8$3_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.28-8.33"
          }
        },
        "$not${workspace}/verilog_ex/mux.v:8$1_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.17-8.19"
          }
        },
        "$or${workspace}/verilog_ex/mux.v:8$4_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:8.16-8.34"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:5.11-5.12"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:5.13-5.14"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:5.15-5.16"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog_ex/mux.v:6.12-6.13"
          }
        }
      }
    }
  }
}
