/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [18:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[45] : celloutsig_0_2z;
  assign celloutsig_0_15z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_1_2z = ~in_data[119];
  assign celloutsig_0_20z = ~celloutsig_0_9z;
  assign celloutsig_1_0z = ~((in_data[156] | in_data[177]) & in_data[186]);
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_5z) & celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z | celloutsig_0_9z) & celloutsig_0_4z);
  assign celloutsig_0_19z = ~((celloutsig_0_14z | celloutsig_0_14z) & celloutsig_0_18z[5]);
  assign celloutsig_0_22z = ~((celloutsig_0_6z[2] | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_10z = celloutsig_1_6z | in_data[103];
  assign celloutsig_0_2z = celloutsig_0_1z | in_data[89];
  assign celloutsig_1_17z = ~(celloutsig_1_13z ^ celloutsig_1_10z);
  assign celloutsig_0_5z = ~(in_data[87] ^ celloutsig_0_3z);
  assign celloutsig_0_21z = ~(celloutsig_0_10z ^ celloutsig_0_1z);
  assign celloutsig_0_27z = ~(celloutsig_0_4z ^ celloutsig_0_15z);
  assign celloutsig_1_3z = in_data[164:147] & { in_data[180:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[25:20], celloutsig_0_4z } & { in_data[50:46], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[69:64], celloutsig_0_8z, celloutsig_0_8z[6:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } === { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z[3:0] };
  assign celloutsig_0_16z = { celloutsig_0_8z[1:0], celloutsig_0_7z, celloutsig_0_12z } > { in_data[30:28], celloutsig_0_3z };
  assign celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_27z } > { in_data[53:49], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[51:48] <= in_data[79:76];
  assign celloutsig_0_3z = { in_data[68:65], celloutsig_0_0z } <= in_data[58:54];
  assign celloutsig_0_25z = { celloutsig_0_13z[5:3], celloutsig_0_2z } <= { celloutsig_0_18z[4:2], celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_16z } <= celloutsig_0_28z[4:1];
  assign celloutsig_0_31z = { celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_2z } <= { celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_13z = ! celloutsig_1_1z[3:0];
  assign celloutsig_0_32z = { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_9z } || celloutsig_0_17z;
  assign celloutsig_0_7z = { in_data[45:41], celloutsig_0_6z, celloutsig_0_1z } || { in_data[51:42], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[47:29], celloutsig_0_2z, celloutsig_0_2z } < { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_6z = celloutsig_1_0z & ~(in_data[161]);
  assign celloutsig_1_1z = in_data[169:165] * { in_data[178:176], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[89:87], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z } * { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_17z[4:2], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_16z } * { celloutsig_0_8z[6:2], celloutsig_0_15z };
  assign celloutsig_1_12z = - { celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_17z = celloutsig_0_8z[6:2] | { celloutsig_0_13z[10:7], celloutsig_0_14z };
  assign celloutsig_1_8z = & celloutsig_1_3z[11:1];
  assign celloutsig_1_18z = { celloutsig_1_12z[10], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_17z } <<< celloutsig_1_16z[7:2];
  assign celloutsig_0_13z = in_data[95:77] >>> { celloutsig_0_8z[4:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_16z = celloutsig_1_12z[15:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_19z = celloutsig_1_3z[17:11];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[87:83];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_18z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_11z[5:1], celloutsig_0_5z, celloutsig_0_2z };
  assign { out_data[133:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
