/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : wf_rro_top.h
//[Revision time]   : Fri Mar 25 09:45:08 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __WF_RRO_TOP_REGS_H__
#define __WF_RRO_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_RRO_TOP CR Definitions                     
//
//****************************************************************************

#define WF_RRO_TOP_BASE                                        0x820C2000

#define WF_RRO_TOP_GLOBAL_CONFG_ADDR                           (WF_RRO_TOP_BASE + 0x0) // 2000
#define WF_RRO_TOP_RST_ADDR                                    (WF_RRO_TOP_BASE + 0x4) // 2004
#define WF_RRO_TOP_BA_BITMAP_BASE_0_ADDR                       (WF_RRO_TOP_BASE + 0x8) // 2008
#define WF_RRO_TOP_BA_BITMAP_BASE_1_ADDR                       (WF_RRO_TOP_BASE + 0xC) // 200C
#define WF_RRO_TOP_BA_CTRL_ADDR                                (WF_RRO_TOP_BASE + 0x10) // 2010
#define WF_RRO_TOP_BA_STA_CFG_ADDR                             (WF_RRO_TOP_BASE + 0x14) // 2014
#define WF_RRO_TOP_UPDATE_WIN_ADDR                             (WF_RRO_TOP_BASE + 0x18) // 2018
#define WF_RRO_TOP_RRO_PROC_RING_0_ADDR                        (WF_RRO_TOP_BASE + 0x20) // 2020
#define WF_RRO_TOP_RRO_PROC_RING_1_ADDR                        (WF_RRO_TOP_BASE + 0x24) // 2024
#define WF_RRO_TOP_RRO_PROC_RING_2_ADDR                        (WF_RRO_TOP_BASE + 0x28) // 2028
#define WF_RRO_TOP_RRO_PORT_SEL_ADDR                           (WF_RRO_TOP_BASE + 0x2C) // 202C
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR                      (WF_RRO_TOP_BASE + 0x30) // 2030
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR                      (WF_RRO_TOP_BASE + 0x34) // 2034
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_ADDR               (WF_RRO_TOP_BASE + 0x38) // 2038
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_ADDR               (WF_RRO_TOP_BASE + 0x3C) // 203C
#define WF_RRO_TOP_IND_CMD_0_CTRL0_ADDR                        (WF_RRO_TOP_BASE + 0x40) // 2040
#define WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR                        (WF_RRO_TOP_BASE + 0x44) // 2044
#define WF_RRO_TOP_IND_CMD_0_CTRL2_ADDR                        (WF_RRO_TOP_BASE + 0x48) // 2048
#define WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR                        (WF_RRO_TOP_BASE + 0x4c) // 204C
#define WF_RRO_TOP_ACK_SN_CTRL_ADDR                            (WF_RRO_TOP_BASE + 0x50) // 2050
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR                        (WF_RRO_TOP_BASE + 0x54) // 2054
#define WF_RRO_TOP_PARTICULAR_SESSION_ADDR                     (WF_RRO_TOP_BASE + 0x58) // 2058
#define WF_RRO_TOP_PARTICULAR_CFG_0_ADDR                       (WF_RRO_TOP_BASE + 0x5C) // 205C
#define WF_RRO_TOP_PARTICULAR_CFG_1_ADDR                       (WF_RRO_TOP_BASE + 0x60) // 2060
#define WF_RRO_TOP_TIMEOUT_CONF_0_ADDR                         (WF_RRO_TOP_BASE + 0x64) // 2064
#define WF_RRO_TOP_TIMEOUT_CONF_1_ADDR                         (WF_RRO_TOP_BASE + 0x68) // 2068
#define WF_RRO_TOP_TIMEOUT_CTRL_ADDR                           (WF_RRO_TOP_BASE + 0x6C) // 206C
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT0_ADDR                    (WF_RRO_TOP_BASE + 0x70) // 2070
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT1_ADDR                    (WF_RRO_TOP_BASE + 0x74) // 2074
#define WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR                        (WF_RRO_TOP_BASE + 0x80) // 2080
#define WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR                        (WF_RRO_TOP_BASE + 0x88) // 2088
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR                     (WF_RRO_TOP_BASE + 0x90) // 2090
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_ADDR                     (WF_RRO_TOP_BASE + 0x94) // 2094
#define WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR                        (WF_RRO_TOP_BASE + 0xA0) // 20A0
#define WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR                        (WF_RRO_TOP_BASE + 0xA8) // 20A8
#define WF_RRO_TOP_APB_SLV0_STS_ADDR                           (WF_RRO_TOP_BASE + 0xB0) // 20B0
#define WF_RRO_TOP_APB_SLV1_STS_ADDR                           (WF_RRO_TOP_BASE + 0xB4) // 20B4
#define WF_RRO_TOP_AXI_MST_CFG_ADDR                            (WF_RRO_TOP_BASE + 0xB8) // 20B8
#define WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR                        (WF_RRO_TOP_BASE + 0xBC) // 20BC
#define WF_RRO_TOP_AXI_DEHANG_DBG_ADDR                         (WF_RRO_TOP_BASE + 0xC0) // 20C0
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR                       (WF_RRO_TOP_BASE + 0xC4) // 20C4
#define WF_RRO_TOP_R2A_DBG_ADDR                                (WF_RRO_TOP_BASE + 0xC8) // 20C8
#define WF_RRO_TOP_MEM_MST_CFG_ADDR                            (WF_RRO_TOP_BASE + 0xD0) // 20D0
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_ADDR                      (WF_RRO_TOP_BASE + 0xD8) // 20D8
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_ADDR                      (WF_RRO_TOP_BASE + 0xDC) // 20DC
#define WF_RRO_TOP_DBG_RD_CTRL_ADDR                            (WF_RRO_TOP_BASE + 0xE0) // 20E0
#define WF_RRO_TOP_DBG_RDAT_DW0_ADDR                           (WF_RRO_TOP_BASE + 0xF0) // 20F0
#define WF_RRO_TOP_DBG_RDAT_DW1_ADDR                           (WF_RRO_TOP_BASE + 0xF4) // 20F4
#define WF_RRO_TOP_DBG_RDAT_DW2_ADDR                           (WF_RRO_TOP_BASE + 0xF8) // 20F8
#define WF_RRO_TOP_DBG_RDAT_DW3_ADDR                           (WF_RRO_TOP_BASE + 0xFC) // 20FC
#define WF_RRO_TOP_DUMMY_CR0_ADDR                              (WF_RRO_TOP_BASE + 0x120) // 2120
#define WF_RRO_TOP_DBG_FLAG_CTRL_ADDR                          (WF_RRO_TOP_BASE + 0x124) // 2124
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_ADDR                        (WF_RRO_TOP_BASE + 0x128) // 2128
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_ADDR                  (WF_RRO_TOP_BASE + 0x140) // 2140
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_ADDR                  (WF_RRO_TOP_BASE + 0x144) // 2144
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_ADDR                  (WF_RRO_TOP_BASE + 0x148) // 2148
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_ADDR                  (WF_RRO_TOP_BASE + 0x14C) // 214C
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_ADDR                  (WF_RRO_TOP_BASE + 0x150) // 2150
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_ADDR                (WF_RRO_TOP_BASE + 0x160) // 2160
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_ADDR                (WF_RRO_TOP_BASE + 0x164) // 2164
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_ADDR                (WF_RRO_TOP_BASE + 0x168) // 2168
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_ADDR                (WF_RRO_TOP_BASE + 0x16C) // 216C
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_ADDR                (WF_RRO_TOP_BASE + 0x170) // 2170
#define WF_RRO_TOP_STATISTIC_0_ADDR                            (WF_RRO_TOP_BASE + 0x180) // 2180
#define WF_RRO_TOP_STATISTIC_1_ADDR                            (WF_RRO_TOP_BASE + 0x184) // 2184
#define WF_RRO_TOP_STATISTIC_2_ADDR                            (WF_RRO_TOP_BASE + 0x188) // 2188
#define WF_RRO_TOP_STATISTIC_3_ADDR                            (WF_RRO_TOP_BASE + 0x18C) // 218C
#define WF_RRO_TOP_STATISTIC_4_ADDR                            (WF_RRO_TOP_BASE + 0x190) // 2190
#define WF_RRO_TOP_STATISTIC_5_ADDR                            (WF_RRO_TOP_BASE + 0x194) // 2194
#define WF_RRO_TOP_STATISTIC_6_ADDR                            (WF_RRO_TOP_BASE + 0x198) // 2198
#define WF_RRO_TOP_STATISTIC_7_ADDR                            (WF_RRO_TOP_BASE + 0x19C) // 219C
#define WF_RRO_TOP_STATISTIC_8_ADDR                            (WF_RRO_TOP_BASE + 0x1A0) // 21A0
#define WF_RRO_TOP_STATISTIC_9_ADDR                            (WF_RRO_TOP_BASE + 0x1A4) // 21A4
#define WF_RRO_TOP_STATISTIC_10_ADDR                           (WF_RRO_TOP_BASE + 0x1A8) // 21A8
#define WF_RRO_TOP_STATISTIC_11_ADDR                           (WF_RRO_TOP_BASE + 0x1AC) // 21AC
#define WF_RRO_TOP_MIB_CTRL_0_ADDR                             (WF_RRO_TOP_BASE + 0x1B0) // 21B0
#define WF_RRO_TOP_MIB_CTRL_1_ADDR                             (WF_RRO_TOP_BASE + 0x1B4) // 21B4
#define WF_RRO_TOP_MIB_CNT_0_ADDR                              (WF_RRO_TOP_BASE + 0x1B8) // 21B8
#define WF_RRO_TOP_MIB_CNT_1_ADDR                              (WF_RRO_TOP_BASE + 0x1BC) // 21BC
#define WF_RRO_TOP_MIB_CNT_2_ADDR                              (WF_RRO_TOP_BASE + 0x1C0) // 21C0
#define WF_RRO_TOP_MIB_CNT_3_ADDR                              (WF_RRO_TOP_BASE + 0x1C4) // 21C4
#define WF_RRO_TOP_MIB_CNT_4_ADDR                              (WF_RRO_TOP_BASE + 0x1C8) // 21C8
#define WF_RRO_TOP_MIB_CNT_5_ADDR                              (WF_RRO_TOP_BASE + 0x1CC) // 21CC
#define WF_RRO_TOP_MIB_CNT_6_ADDR                              (WF_RRO_TOP_BASE + 0x1D0) // 21D0
#define WF_RRO_TOP_MIB_CNT_7_ADDR                              (WF_RRO_TOP_BASE + 0x1D4) // 21D4
#define WF_RRO_TOP_MIB_CNT_8_ADDR                              (WF_RRO_TOP_BASE + 0x1D8) // 21D8
#define WF_RRO_TOP_MIB_CNT_9_ADDR                              (WF_RRO_TOP_BASE + 0x1DC) // 21DC
#define WF_RRO_TOP_HOST_INT_STS_ADDR                           (WF_RRO_TOP_BASE + 0x200) // 2200
#define WF_RRO_TOP_HOST_INT_ENA_ADDR                           (WF_RRO_TOP_BASE + 0x204) // 2204
#define WF_RRO_TOP_MCU_INT_STS_ADDR                            (WF_RRO_TOP_BASE + 0x210) // 2210
#define WF_RRO_TOP_MCU_INT_ENA_ADDR                            (WF_RRO_TOP_BASE + 0x214) // 2214
#define WF_RRO_TOP_RRO_BUSY_STATUS_ADDR                        (WF_RRO_TOP_BASE + 0x220) // 2220
#define WF_RRO_TOP_RRO_BUSY_ENA_ADDR                           (WF_RRO_TOP_BASE + 0x224) // 2224
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR                   (WF_RRO_TOP_BASE + 0x2F0) // 22F0
#define WF_RRO_TOP_CACHE_LRU_INFO_ADDR                         (WF_RRO_TOP_BASE + 0x2FC) // 22FC
#define WF_RRO_TOP_LRU_FW_LIST_0_ADDR                          (WF_RRO_TOP_BASE + 0x300) // 2300
#define WF_RRO_TOP_LRU_FW_LIST_1_ADDR                          (WF_RRO_TOP_BASE + 0x304) // 2304
#define WF_RRO_TOP_LRU_FW_LIST_2_ADDR                          (WF_RRO_TOP_BASE + 0x308) // 2308
#define WF_RRO_TOP_LRU_FW_LIST_3_ADDR                          (WF_RRO_TOP_BASE + 0x30C) // 230C
#define WF_RRO_TOP_LRU_FW_LIST_4_ADDR                          (WF_RRO_TOP_BASE + 0x310) // 2310
#define WF_RRO_TOP_LRU_FW_LIST_5_ADDR                          (WF_RRO_TOP_BASE + 0x314) // 2314
#define WF_RRO_TOP_LRU_FW_LIST_6_ADDR                          (WF_RRO_TOP_BASE + 0x318) // 2318
#define WF_RRO_TOP_LRU_FW_LIST_7_ADDR                          (WF_RRO_TOP_BASE + 0x31C) // 231C
#define WF_RRO_TOP_LRU_FW_LIST_8_ADDR                          (WF_RRO_TOP_BASE + 0x320) // 2320
#define WF_RRO_TOP_LRU_FW_LIST_9_ADDR                          (WF_RRO_TOP_BASE + 0x324) // 2324
#define WF_RRO_TOP_LRU_FW_LIST_10_ADDR                         (WF_RRO_TOP_BASE + 0x328) // 2328
#define WF_RRO_TOP_LRU_FW_LIST_11_ADDR                         (WF_RRO_TOP_BASE + 0x32C) // 232C
#define WF_RRO_TOP_LRU_FW_LIST_12_ADDR                         (WF_RRO_TOP_BASE + 0x330) // 2330
#define WF_RRO_TOP_LRU_FW_LIST_13_ADDR                         (WF_RRO_TOP_BASE + 0x334) // 2334
#define WF_RRO_TOP_LRU_FW_LIST_14_ADDR                         (WF_RRO_TOP_BASE + 0x338) // 2338
#define WF_RRO_TOP_LRU_FW_LIST_15_ADDR                         (WF_RRO_TOP_BASE + 0x33C) // 233C
#define WF_RRO_TOP_LRU_BW_LIST_0_ADDR                          (WF_RRO_TOP_BASE + 0x340) // 2340
#define WF_RRO_TOP_LRU_BW_LIST_1_ADDR                          (WF_RRO_TOP_BASE + 0x344) // 2344
#define WF_RRO_TOP_LRU_BW_LIST_2_ADDR                          (WF_RRO_TOP_BASE + 0x348) // 2348
#define WF_RRO_TOP_LRU_BW_LIST_3_ADDR                          (WF_RRO_TOP_BASE + 0x34C) // 234C
#define WF_RRO_TOP_LRU_BW_LIST_4_ADDR                          (WF_RRO_TOP_BASE + 0x350) // 2350
#define WF_RRO_TOP_LRU_BW_LIST_5_ADDR                          (WF_RRO_TOP_BASE + 0x354) // 2354
#define WF_RRO_TOP_LRU_BW_LIST_6_ADDR                          (WF_RRO_TOP_BASE + 0x358) // 2358
#define WF_RRO_TOP_LRU_BW_LIST_7_ADDR                          (WF_RRO_TOP_BASE + 0x35C) // 235C
#define WF_RRO_TOP_LRU_BW_LIST_8_ADDR                          (WF_RRO_TOP_BASE + 0x360) // 2360
#define WF_RRO_TOP_LRU_BW_LIST_9_ADDR                          (WF_RRO_TOP_BASE + 0x364) // 2364
#define WF_RRO_TOP_LRU_BW_LIST_10_ADDR                         (WF_RRO_TOP_BASE + 0x368) // 2368
#define WF_RRO_TOP_LRU_BW_LIST_11_ADDR                         (WF_RRO_TOP_BASE + 0x36C) // 236C
#define WF_RRO_TOP_LRU_BW_LIST_12_ADDR                         (WF_RRO_TOP_BASE + 0x370) // 2370
#define WF_RRO_TOP_LRU_BW_LIST_13_ADDR                         (WF_RRO_TOP_BASE + 0x374) // 2374
#define WF_RRO_TOP_LRU_BW_LIST_14_ADDR                         (WF_RRO_TOP_BASE + 0x378) // 2378
#define WF_RRO_TOP_LRU_BW_LIST_15_ADDR                         (WF_RRO_TOP_BASE + 0x37C) // 237C
#define WF_RRO_TOP_CACHE_INFO_0_ADDR                           (WF_RRO_TOP_BASE + 0x380) // 2380
#define WF_RRO_TOP_CACHE_INFO_1_ADDR                           (WF_RRO_TOP_BASE + 0x384) // 2384
#define WF_RRO_TOP_CACHE_INFO_2_ADDR                           (WF_RRO_TOP_BASE + 0x388) // 2388
#define WF_RRO_TOP_CACHE_INFO_3_ADDR                           (WF_RRO_TOP_BASE + 0x38C) // 238C
#define WF_RRO_TOP_CACHE_INFO_4_ADDR                           (WF_RRO_TOP_BASE + 0x390) // 2390
#define WF_RRO_TOP_CACHE_INFO_5_ADDR                           (WF_RRO_TOP_BASE + 0x394) // 2394
#define WF_RRO_TOP_CACHE_INFO_6_ADDR                           (WF_RRO_TOP_BASE + 0x398) // 2398
#define WF_RRO_TOP_CACHE_INFO_7_ADDR                           (WF_RRO_TOP_BASE + 0x39C) // 239C
#define WF_RRO_TOP_CACHE_INFO_8_ADDR                           (WF_RRO_TOP_BASE + 0x3A0) // 23A0
#define WF_RRO_TOP_CACHE_INFO_9_ADDR                           (WF_RRO_TOP_BASE + 0x3A4) // 23A4
#define WF_RRO_TOP_CACHE_INFO_10_ADDR                          (WF_RRO_TOP_BASE + 0x3A8) // 23A8
#define WF_RRO_TOP_CACHE_INFO_11_ADDR                          (WF_RRO_TOP_BASE + 0x3AC) // 23AC
#define WF_RRO_TOP_CACHE_INFO_12_ADDR                          (WF_RRO_TOP_BASE + 0x3B0) // 23B0
#define WF_RRO_TOP_CACHE_INFO_13_ADDR                          (WF_RRO_TOP_BASE + 0x3B4) // 23B4
#define WF_RRO_TOP_CACHE_INFO_14_ADDR                          (WF_RRO_TOP_BASE + 0x3B8) // 23B8
#define WF_RRO_TOP_CACHE_INFO_15_ADDR                          (WF_RRO_TOP_BASE + 0x3BC) // 23BC
#define WF_RRO_TOP_CACHE_INFO_16_ADDR                          (WF_RRO_TOP_BASE + 0x3C0) // 23C0
#define WF_RRO_TOP_CACHE_INFO_17_ADDR                          (WF_RRO_TOP_BASE + 0x3C4) // 23C4
#define WF_RRO_TOP_CACHE_INFO_18_ADDR                          (WF_RRO_TOP_BASE + 0x3C8) // 23C8
#define WF_RRO_TOP_CACHE_INFO_19_ADDR                          (WF_RRO_TOP_BASE + 0x3CC) // 23CC
#define WF_RRO_TOP_CACHE_INFO_20_ADDR                          (WF_RRO_TOP_BASE + 0x3D0) // 23D0
#define WF_RRO_TOP_CACHE_INFO_21_ADDR                          (WF_RRO_TOP_BASE + 0x3D4) // 23D4
#define WF_RRO_TOP_CACHE_INFO_22_ADDR                          (WF_RRO_TOP_BASE + 0x3D8) // 23D8
#define WF_RRO_TOP_CACHE_INFO_23_ADDR                          (WF_RRO_TOP_BASE + 0x3DC) // 23DC
#define WF_RRO_TOP_CACHE_INFO_24_ADDR                          (WF_RRO_TOP_BASE + 0x3E0) // 23E0
#define WF_RRO_TOP_CACHE_INFO_25_ADDR                          (WF_RRO_TOP_BASE + 0x3E4) // 23E4
#define WF_RRO_TOP_CACHE_INFO_26_ADDR                          (WF_RRO_TOP_BASE + 0x3E8) // 23E8
#define WF_RRO_TOP_CACHE_INFO_27_ADDR                          (WF_RRO_TOP_BASE + 0x3EC) // 23EC
#define WF_RRO_TOP_CACHE_INFO_28_ADDR                          (WF_RRO_TOP_BASE + 0x3F0) // 23F0
#define WF_RRO_TOP_CACHE_INFO_29_ADDR                          (WF_RRO_TOP_BASE + 0x3F4) // 23F4
#define WF_RRO_TOP_CACHE_INFO_30_ADDR                          (WF_RRO_TOP_BASE + 0x3F8) // 23F8
#define WF_RRO_TOP_CACHE_INFO_31_ADDR                          (WF_RRO_TOP_BASE + 0x3FC) // 23FC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_0_ADDR                   (WF_RRO_TOP_BASE + 0x400) // 2400
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_1_ADDR                   (WF_RRO_TOP_BASE + 0x404) // 2404
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_2_ADDR                   (WF_RRO_TOP_BASE + 0x408) // 2408
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_3_ADDR                   (WF_RRO_TOP_BASE + 0x40C) // 240C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_4_ADDR                   (WF_RRO_TOP_BASE + 0x410) // 2410
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_5_ADDR                   (WF_RRO_TOP_BASE + 0x414) // 2414
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_6_ADDR                   (WF_RRO_TOP_BASE + 0x418) // 2418
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_7_ADDR                   (WF_RRO_TOP_BASE + 0x41C) // 241C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_8_ADDR                   (WF_RRO_TOP_BASE + 0x420) // 2420
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_9_ADDR                   (WF_RRO_TOP_BASE + 0x424) // 2424
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_10_ADDR                  (WF_RRO_TOP_BASE + 0x428) // 2428
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_11_ADDR                  (WF_RRO_TOP_BASE + 0x42C) // 242C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_12_ADDR                  (WF_RRO_TOP_BASE + 0x430) // 2430
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_13_ADDR                  (WF_RRO_TOP_BASE + 0x434) // 2434
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_14_ADDR                  (WF_RRO_TOP_BASE + 0x438) // 2438
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_15_ADDR                  (WF_RRO_TOP_BASE + 0x43C) // 243C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_16_ADDR                  (WF_RRO_TOP_BASE + 0x440) // 2440
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_17_ADDR                  (WF_RRO_TOP_BASE + 0x444) // 2444
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_18_ADDR                  (WF_RRO_TOP_BASE + 0x448) // 2448
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_19_ADDR                  (WF_RRO_TOP_BASE + 0x44C) // 244C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_20_ADDR                  (WF_RRO_TOP_BASE + 0x450) // 2450
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_21_ADDR                  (WF_RRO_TOP_BASE + 0x454) // 2454
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_22_ADDR                  (WF_RRO_TOP_BASE + 0x458) // 2458
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_23_ADDR                  (WF_RRO_TOP_BASE + 0x45C) // 245C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_24_ADDR                  (WF_RRO_TOP_BASE + 0x460) // 2460
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_25_ADDR                  (WF_RRO_TOP_BASE + 0x464) // 2464
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_26_ADDR                  (WF_RRO_TOP_BASE + 0x468) // 2468
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_27_ADDR                  (WF_RRO_TOP_BASE + 0x46C) // 246C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_28_ADDR                  (WF_RRO_TOP_BASE + 0x470) // 2470
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_29_ADDR                  (WF_RRO_TOP_BASE + 0x474) // 2474
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_30_ADDR                  (WF_RRO_TOP_BASE + 0x478) // 2478
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_31_ADDR                  (WF_RRO_TOP_BASE + 0x47C) // 247C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_32_ADDR                  (WF_RRO_TOP_BASE + 0x480) // 2480
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_33_ADDR                  (WF_RRO_TOP_BASE + 0x484) // 2484
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_34_ADDR                  (WF_RRO_TOP_BASE + 0x488) // 2488
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_35_ADDR                  (WF_RRO_TOP_BASE + 0x48C) // 248C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_36_ADDR                  (WF_RRO_TOP_BASE + 0x490) // 2490
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_37_ADDR                  (WF_RRO_TOP_BASE + 0x494) // 2494
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_38_ADDR                  (WF_RRO_TOP_BASE + 0x498) // 2498
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_39_ADDR                  (WF_RRO_TOP_BASE + 0x49C) // 249C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_40_ADDR                  (WF_RRO_TOP_BASE + 0x4A0) // 24A0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_41_ADDR                  (WF_RRO_TOP_BASE + 0x4A4) // 24A4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_42_ADDR                  (WF_RRO_TOP_BASE + 0x4A8) // 24A8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_43_ADDR                  (WF_RRO_TOP_BASE + 0x4AC) // 24AC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_44_ADDR                  (WF_RRO_TOP_BASE + 0x4B0) // 24B0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_45_ADDR                  (WF_RRO_TOP_BASE + 0x4B4) // 24B4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_46_ADDR                  (WF_RRO_TOP_BASE + 0x4B8) // 24B8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_47_ADDR                  (WF_RRO_TOP_BASE + 0x4BC) // 24BC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_48_ADDR                  (WF_RRO_TOP_BASE + 0x4C0) // 24C0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_49_ADDR                  (WF_RRO_TOP_BASE + 0x4C4) // 24C4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_50_ADDR                  (WF_RRO_TOP_BASE + 0x4C8) // 24C8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_51_ADDR                  (WF_RRO_TOP_BASE + 0x4CC) // 24CC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_52_ADDR                  (WF_RRO_TOP_BASE + 0x4D0) // 24D0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_53_ADDR                  (WF_RRO_TOP_BASE + 0x4D4) // 24D4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_54_ADDR                  (WF_RRO_TOP_BASE + 0x4D8) // 24D8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_55_ADDR                  (WF_RRO_TOP_BASE + 0x4DC) // 24DC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_56_ADDR                  (WF_RRO_TOP_BASE + 0x4E0) // 24E0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_57_ADDR                  (WF_RRO_TOP_BASE + 0x4E4) // 24E4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_58_ADDR                  (WF_RRO_TOP_BASE + 0x4E8) // 24E8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_59_ADDR                  (WF_RRO_TOP_BASE + 0x4EC) // 24EC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_60_ADDR                  (WF_RRO_TOP_BASE + 0x4F0) // 24F0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_61_ADDR                  (WF_RRO_TOP_BASE + 0x4F4) // 24F4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_62_ADDR                  (WF_RRO_TOP_BASE + 0x4F8) // 24F8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_63_ADDR                  (WF_RRO_TOP_BASE + 0x4FC) // 24FC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_64_ADDR                  (WF_RRO_TOP_BASE + 0x500) // 2500
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_65_ADDR                  (WF_RRO_TOP_BASE + 0x504) // 2504
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_66_ADDR                  (WF_RRO_TOP_BASE + 0x508) // 2508
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_67_ADDR                  (WF_RRO_TOP_BASE + 0x50C) // 250C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_68_ADDR                  (WF_RRO_TOP_BASE + 0x510) // 2510
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_69_ADDR                  (WF_RRO_TOP_BASE + 0x514) // 2514
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_70_ADDR                  (WF_RRO_TOP_BASE + 0x518) // 2518
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_71_ADDR                  (WF_RRO_TOP_BASE + 0x51C) // 251C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_72_ADDR                  (WF_RRO_TOP_BASE + 0x520) // 2520
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_73_ADDR                  (WF_RRO_TOP_BASE + 0x524) // 2524
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_74_ADDR                  (WF_RRO_TOP_BASE + 0x528) // 2528
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_75_ADDR                  (WF_RRO_TOP_BASE + 0x52C) // 252C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_76_ADDR                  (WF_RRO_TOP_BASE + 0x530) // 2530
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_77_ADDR                  (WF_RRO_TOP_BASE + 0x534) // 2534
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_78_ADDR                  (WF_RRO_TOP_BASE + 0x538) // 2538
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_79_ADDR                  (WF_RRO_TOP_BASE + 0x53C) // 253C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_80_ADDR                  (WF_RRO_TOP_BASE + 0x540) // 2540
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_81_ADDR                  (WF_RRO_TOP_BASE + 0x544) // 2544
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_82_ADDR                  (WF_RRO_TOP_BASE + 0x548) // 2548
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_83_ADDR                  (WF_RRO_TOP_BASE + 0x54C) // 254C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_84_ADDR                  (WF_RRO_TOP_BASE + 0x550) // 2550
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_85_ADDR                  (WF_RRO_TOP_BASE + 0x554) // 2554
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_86_ADDR                  (WF_RRO_TOP_BASE + 0x558) // 2558
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_87_ADDR                  (WF_RRO_TOP_BASE + 0x55C) // 255C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_88_ADDR                  (WF_RRO_TOP_BASE + 0x560) // 2560
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_89_ADDR                  (WF_RRO_TOP_BASE + 0x564) // 2564
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_90_ADDR                  (WF_RRO_TOP_BASE + 0x568) // 2568
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_91_ADDR                  (WF_RRO_TOP_BASE + 0x56C) // 256C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_92_ADDR                  (WF_RRO_TOP_BASE + 0x570) // 2570
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_93_ADDR                  (WF_RRO_TOP_BASE + 0x574) // 2574
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_94_ADDR                  (WF_RRO_TOP_BASE + 0x578) // 2578
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_95_ADDR                  (WF_RRO_TOP_BASE + 0x57C) // 257C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_96_ADDR                  (WF_RRO_TOP_BASE + 0x580) // 2580
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_97_ADDR                  (WF_RRO_TOP_BASE + 0x584) // 2584
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_98_ADDR                  (WF_RRO_TOP_BASE + 0x588) // 2588
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_99_ADDR                  (WF_RRO_TOP_BASE + 0x58C) // 258C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_100_ADDR                 (WF_RRO_TOP_BASE + 0x590) // 2590
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_101_ADDR                 (WF_RRO_TOP_BASE + 0x594) // 2594
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_102_ADDR                 (WF_RRO_TOP_BASE + 0x598) // 2598
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_103_ADDR                 (WF_RRO_TOP_BASE + 0x59C) // 259C
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_104_ADDR                 (WF_RRO_TOP_BASE + 0x5A0) // 25A0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_105_ADDR                 (WF_RRO_TOP_BASE + 0x5A4) // 25A4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_106_ADDR                 (WF_RRO_TOP_BASE + 0x5A8) // 25A8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_107_ADDR                 (WF_RRO_TOP_BASE + 0x5AC) // 25AC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_108_ADDR                 (WF_RRO_TOP_BASE + 0x5B0) // 25B0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_109_ADDR                 (WF_RRO_TOP_BASE + 0x5B4) // 25B4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_110_ADDR                 (WF_RRO_TOP_BASE + 0x5B8) // 25B8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_111_ADDR                 (WF_RRO_TOP_BASE + 0x5BC) // 25BC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_112_ADDR                 (WF_RRO_TOP_BASE + 0x5C0) // 25C0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_113_ADDR                 (WF_RRO_TOP_BASE + 0x5C4) // 25C4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_114_ADDR                 (WF_RRO_TOP_BASE + 0x5C8) // 25C8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_115_ADDR                 (WF_RRO_TOP_BASE + 0x5CC) // 25CC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_116_ADDR                 (WF_RRO_TOP_BASE + 0x5D0) // 25D0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_117_ADDR                 (WF_RRO_TOP_BASE + 0x5D4) // 25D4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_118_ADDR                 (WF_RRO_TOP_BASE + 0x5D8) // 25D8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_119_ADDR                 (WF_RRO_TOP_BASE + 0x5DC) // 25DC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_120_ADDR                 (WF_RRO_TOP_BASE + 0x5E0) // 25E0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_121_ADDR                 (WF_RRO_TOP_BASE + 0x5E4) // 25E4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_122_ADDR                 (WF_RRO_TOP_BASE + 0x5E8) // 25E8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_123_ADDR                 (WF_RRO_TOP_BASE + 0x5EC) // 25EC
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_124_ADDR                 (WF_RRO_TOP_BASE + 0x5F0) // 25F0
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_125_ADDR                 (WF_RRO_TOP_BASE + 0x5F4) // 25F4
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_126_ADDR                 (WF_RRO_TOP_BASE + 0x5F8) // 25F8
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_127_ADDR                 (WF_RRO_TOP_BASE + 0x5FC) // 25FC




/* =====================================================================================

  ---GLOBAL_CONFG (0x820C2000 + 0x0)---

    RRO_DISABLE[0]               - (RW) RRO function bypass enable
                                     0: enable rro function
                                     1: disable rro function, but still dispatch RX and do MDP RX drop
    RRO_DATA_BYP[1]              - (RW) RRO data bypass enable
                                     0: enable rro function
                                     1: disable rro function (include MDP drop)
    RRO_CACHE_INIT[2]            - (WO) Trigger RRO cache LRU link list initial
    RRO_SETBL_INIT[3]            - (WO) Trigger RRO ba session table initial
    RRO_CACHE_INIT_DONE[4]       - (RO) RRO cache LRU link list initial done
    RRO_SETBL_INIT_DONE[5]       - (RO) RRO ba session table link list initial done
    RESERVED6[7..6]              - (RO) Reserved bits
    RRO_RX_PRIORITY_MODE[9..8]   - (RW) RRO priority select
                                     3: BAR > Buff-runout > RX > Timeout
                                     2: Round-Robin(Buff-runout, RX) > BAR > Timeout
                                     1: BAR > Timeout > Round-Robin(Buff-runout, RX)
                                     0: BAR > Round-Robin(Buff-runout, RX) > Timeout
    RRO_IRQ_MODE[10]             - (RW) RRO interrupt trigger mode
                                     0 : level trigger 
                                     1 : edge trigger (to support WFDMA write 1 clear)
    RESERVED11[11]               - (RO) Reserved bits
    RRO_SEID_RMP[12]             - (RW) RRO session id remapping mode 
                                     0: disable 
                                     1: enable
    RRO_MULTI_DOMAIN[13]         - (RW) RRO domain support
                                     0: only AP
                                     1: AP +MD
    RRO_BYP_IOBUF[14]            - (RW) RRO bypass io buffer (for 2 PCIE speed issue)
    RESERVED15[15]               - (RO) Reserved bits
    RRO_FUNC_MODE[16]            - (RW) RRO function mode
                                     0: pre-link mode
                                     1: buffer link mode
    RRO_VERSION[17]              - (RW) RRO version 
                                     0 : RRO 2.0 (Falcon)
                                     1 : RRO 3.0 (Eagle)
    RRO_RXDMAD_MODE[18]          - (RW) ADDR_ELEM.address format
                                     0: RXDMAD's sdp
                                     1: RXDMAD's token_id
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RXDMAD_MODE_ADDR           WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RXDMAD_MODE_MASK           0x00040000                // RRO_RXDMAD_MODE[18]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RXDMAD_MODE_SHFT           18
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_VERSION_ADDR               WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_VERSION_MASK               0x00020000                // RRO_VERSION[17]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_VERSION_SHFT               17
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_FUNC_MODE_ADDR             WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_FUNC_MODE_MASK             0x00010000                // RRO_FUNC_MODE[16]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_FUNC_MODE_SHFT             16
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_BYP_IOBUF_ADDR             WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_BYP_IOBUF_MASK             0x00004000                // RRO_BYP_IOBUF[14]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_BYP_IOBUF_SHFT             14
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_MULTI_DOMAIN_ADDR          WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_MULTI_DOMAIN_MASK          0x00002000                // RRO_MULTI_DOMAIN[13]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_MULTI_DOMAIN_SHFT          13
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SEID_RMP_ADDR              WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SEID_RMP_MASK              0x00001000                // RRO_SEID_RMP[12]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SEID_RMP_SHFT              12
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_IRQ_MODE_ADDR              WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_IRQ_MODE_MASK              0x00000400                // RRO_IRQ_MODE[10]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_IRQ_MODE_SHFT              10
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RX_PRIORITY_MODE_ADDR      WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RX_PRIORITY_MODE_MASK      0x00000300                // RRO_RX_PRIORITY_MODE[9..8]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RX_PRIORITY_MODE_SHFT      8
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_DONE_ADDR       WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_DONE_MASK       0x00000020                // RRO_SETBL_INIT_DONE[5]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_DONE_SHFT       5
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_DONE_ADDR       WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_DONE_MASK       0x00000010                // RRO_CACHE_INIT_DONE[4]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_DONE_SHFT       4
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_ADDR            WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_MASK            0x00000008                // RRO_SETBL_INIT[3]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_SHFT            3
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_ADDR            WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_MASK            0x00000004                // RRO_CACHE_INIT[2]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_SHFT            2
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DATA_BYP_ADDR              WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DATA_BYP_MASK              0x00000002                // RRO_DATA_BYP[1]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DATA_BYP_SHFT              1
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DISABLE_ADDR               WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DISABLE_MASK               0x00000001                // RRO_DISABLE[0]
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DISABLE_SHFT               0

/* =====================================================================================

  ---RST (0x820C2000 + 0x4)---

    SW_RST[0]                    - (RW) SW reset
                                     0: deassert
                                     1: assert
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RST_SW_RST_ADDR                             WF_RRO_TOP_RST_ADDR
#define WF_RRO_TOP_RST_SW_RST_MASK                             0x00000001                // SW_RST[0]
#define WF_RRO_TOP_RST_SW_RST_SHFT                             0

/* =====================================================================================

  ---BA_BITMAP_BASE_0 (0x820C2000 + 0x8)---

    BASE_LSB[31..0]              - (RW) The base address of BA bitmap

 =====================================================================================*/
#define WF_RRO_TOP_BA_BITMAP_BASE_0_BASE_LSB_ADDR              WF_RRO_TOP_BA_BITMAP_BASE_0_ADDR
#define WF_RRO_TOP_BA_BITMAP_BASE_0_BASE_LSB_MASK              0xFFFFFFFF                // BASE_LSB[31..0]
#define WF_RRO_TOP_BA_BITMAP_BASE_0_BASE_LSB_SHFT              0

/* =====================================================================================

  ---BA_BITMAP_BASE_1 (0x820C2000 + 0xC)---

    BASE_MSB[3..0]               - (RW) The base address of BA bitmap
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_BA_BITMAP_BASE_1_BASE_MSB_ADDR              WF_RRO_TOP_BA_BITMAP_BASE_1_ADDR
#define WF_RRO_TOP_BA_BITMAP_BASE_1_BASE_MSB_MASK              0x0000000F                // BASE_MSB[3..0]
#define WF_RRO_TOP_BA_BITMAP_BASE_1_BASE_MSB_SHFT              0

/* =====================================================================================

  ---BA_CTRL (0x820C2000 + 0x10)---

    MLD_ID[11..0]                - (RW) Multi-Link Device ID
    TID[15..12]                  - (RW) Traffic ID
    WIN_SZ[18..16]               - (RW) The window size of this BA session
                                     Only support 32, 64, 128, 256, 512, and 1024.
                                     0: 32, 1: 64, 2:128, 3: 256, 4: 512, 5: 1024
    RESERVED19[19]               - (RO) Reserved bits
    TO_SEL[22..20]               - (RW) To assign timeout session  to this BA session
    RESERVED23[23]               - (RO) Reserved bits
    PART_ID[26..24]              - (RW) partial id
    RESERVED27[27]               - (RO) Reserved bits
    UPD[28]                      - (RW) update timeout session
    FAIL[29]                     - (RO) It can only allocate BA when this session is not connect, 
                                     if it can not allocate it will return 1, until next cmd is executed
                                     0 : Success
                                     1 : Fail
    CMD[30]                      - (RW) Execute command
                                     0: Release BA
                                     1: Allocate BA
    EXEC[31]                     - (RC) Write 1 start execution, read status
                                     0: BA_CTRL command is done
                                     1: BA_CTRL command is processing by RRO

 =====================================================================================*/
#define WF_RRO_TOP_BA_CTRL_EXEC_ADDR                           WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_EXEC_MASK                           0x80000000                // EXEC[31]
#define WF_RRO_TOP_BA_CTRL_EXEC_SHFT                           31
#define WF_RRO_TOP_BA_CTRL_CMD_ADDR                            WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_CMD_MASK                            0x40000000                // CMD[30]
#define WF_RRO_TOP_BA_CTRL_CMD_SHFT                            30
#define WF_RRO_TOP_BA_CTRL_FAIL_ADDR                           WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_FAIL_MASK                           0x20000000                // FAIL[29]
#define WF_RRO_TOP_BA_CTRL_FAIL_SHFT                           29
#define WF_RRO_TOP_BA_CTRL_UPD_ADDR                            WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_UPD_MASK                            0x10000000                // UPD[28]
#define WF_RRO_TOP_BA_CTRL_UPD_SHFT                            28
#define WF_RRO_TOP_BA_CTRL_PART_ID_ADDR                        WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_PART_ID_MASK                        0x07000000                // PART_ID[26..24]
#define WF_RRO_TOP_BA_CTRL_PART_ID_SHFT                        24
#define WF_RRO_TOP_BA_CTRL_TO_SEL_ADDR                         WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_TO_SEL_MASK                         0x00700000                // TO_SEL[22..20]
#define WF_RRO_TOP_BA_CTRL_TO_SEL_SHFT                         20
#define WF_RRO_TOP_BA_CTRL_WIN_SZ_ADDR                         WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_WIN_SZ_MASK                         0x00070000                // WIN_SZ[18..16]
#define WF_RRO_TOP_BA_CTRL_WIN_SZ_SHFT                         16
#define WF_RRO_TOP_BA_CTRL_TID_ADDR                            WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_TID_MASK                            0x0000F000                // TID[15..12]
#define WF_RRO_TOP_BA_CTRL_TID_SHFT                            12
#define WF_RRO_TOP_BA_CTRL_MLD_ID_ADDR                         WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_MLD_ID_MASK                         0x00000FFF                // MLD_ID[11..0]
#define WF_RRO_TOP_BA_CTRL_MLD_ID_SHFT                         0

/* =====================================================================================

  ---BA_STA_CFG (0x820C2000 + 0x14)---

    MAX_MLD_ID[11..0]            - (RW) Max number of Multi-Link Device ID
    MAX_TID[15..12]              - (RW) Max number of Traffic ID
    RETRY_LIMIT[23..16]          - (RW) allocate BA retry limit, if reach retry rise fail bit
    MAX_WIN_SZ[26..24]           - (RW) Max window size of each DA session
                                     0: 32, 1: 64, 2:128, 3: 256, 4: 512, 5: 1024
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_BA_STA_CFG_MAX_WIN_SZ_ADDR                  WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_MAX_WIN_SZ_MASK                  0x07000000                // MAX_WIN_SZ[26..24]
#define WF_RRO_TOP_BA_STA_CFG_MAX_WIN_SZ_SHFT                  24
#define WF_RRO_TOP_BA_STA_CFG_RETRY_LIMIT_ADDR                 WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_RETRY_LIMIT_MASK                 0x00FF0000                // RETRY_LIMIT[23..16]
#define WF_RRO_TOP_BA_STA_CFG_RETRY_LIMIT_SHFT                 16
#define WF_RRO_TOP_BA_STA_CFG_MAX_TID_ADDR                     WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_MAX_TID_MASK                     0x0000F000                // MAX_TID[15..12]
#define WF_RRO_TOP_BA_STA_CFG_MAX_TID_SHFT                     12
#define WF_RRO_TOP_BA_STA_CFG_MAX_MLD_ID_ADDR                  WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_MAX_MLD_ID_MASK                  0x00000FFF                // MAX_MLD_ID[11..0]
#define WF_RRO_TOP_BA_STA_CFG_MAX_MLD_ID_SHFT                  0

/* =====================================================================================

  ---UPDATE_WIN (0x820C2000 + 0x18)---

    MLD_ID[11..0]                - (RW) Multi-Link Device ID
    TID[15..12]                  - (RW) Traffic ID
    START_SN[27..16]             - (RW) The start sequence of new window
    PART_ID[30..28]              - (RW) partial id
    EXEC[31]                     - (RW) 0: Update window is done
                                     1: Update window is not done

 =====================================================================================*/
#define WF_RRO_TOP_UPDATE_WIN_EXEC_ADDR                        WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_EXEC_MASK                        0x80000000                // EXEC[31]
#define WF_RRO_TOP_UPDATE_WIN_EXEC_SHFT                        31
#define WF_RRO_TOP_UPDATE_WIN_PART_ID_ADDR                     WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_PART_ID_MASK                     0x70000000                // PART_ID[30..28]
#define WF_RRO_TOP_UPDATE_WIN_PART_ID_SHFT                     28
#define WF_RRO_TOP_UPDATE_WIN_START_SN_ADDR                    WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_START_SN_MASK                    0x0FFF0000                // START_SN[27..16]
#define WF_RRO_TOP_UPDATE_WIN_START_SN_SHFT                    16
#define WF_RRO_TOP_UPDATE_WIN_TID_ADDR                         WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_TID_MASK                         0x0000F000                // TID[15..12]
#define WF_RRO_TOP_UPDATE_WIN_TID_SHFT                         12
#define WF_RRO_TOP_UPDATE_WIN_MLD_ID_ADDR                      WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_MLD_ID_MASK                      0x00000FFF                // MLD_ID[11..0]
#define WF_RRO_TOP_UPDATE_WIN_MLD_ID_SHFT                      0

/* =====================================================================================

  ---RRO_PROC_RING_0 (0x820C2000 + 0x20)---

    SRC_RING[3..0]               - (RW) The ring number that RRO needs to process (band 0)
    RESERVED4[7..4]              - (RO) Reserved bits
    PORT_SEL[8]                  - (RW) The pcie port that RRO needs to process (band 0)
    RESERVED9[15..9]             - (RO) Reserved bits
    MDP_DST_0_RING[19..16]       - (RW) The ring number of rx packets which RXD.rx_classify is 0 (Band 0), to AP
    RESERVED20[23..20]           - (RO) Reserved bits
    MDP_DST_1_RING[27..24]       - (RW) The ring number of rx packets which RXD.rx_classify is 6 (Band 0), to MD
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_1_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_1_RING_MASK         0x0F000000                // MDP_DST_1_RING[27..24]
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_1_RING_SHFT         24
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_0_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_0_RING_MASK         0x000F0000                // MDP_DST_0_RING[19..16]
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_0_RING_SHFT         16
#define WF_RRO_TOP_RRO_PROC_RING_0_PORT_SEL_ADDR               WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_PORT_SEL_MASK               0x00000100                // PORT_SEL[8]
#define WF_RRO_TOP_RRO_PROC_RING_0_PORT_SEL_SHFT               8
#define WF_RRO_TOP_RRO_PROC_RING_0_SRC_RING_ADDR               WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_SRC_RING_MASK               0x0000000F                // SRC_RING[3..0]
#define WF_RRO_TOP_RRO_PROC_RING_0_SRC_RING_SHFT               0

/* =====================================================================================

  ---RRO_PROC_RING_1 (0x820C2000 + 0x24)---

    SRC_RING[3..0]               - (RW) The ring number that RRO needs to process (band 1)
    RESERVED4[7..4]              - (RO) Reserved bits
    PORT_SEL[8]                  - (RW) The pcie port that RRO needs to process (band 1)
    RESERVED9[15..9]             - (RO) Reserved bits
    MDP_DST_0_RING[19..16]       - (RW) The ring number of rx packets which RXD.rx_classify is 0 (Band 1), to AP
    RESERVED20[23..20]           - (RO) Reserved bits
    MDP_DST_1_RING[27..24]       - (RW) The ring number of rx packets which RXD.rx_classify is 6 (Band 1), to MD
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_1_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_1_RING_MASK         0x0F000000                // MDP_DST_1_RING[27..24]
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_1_RING_SHFT         24
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_0_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_0_RING_MASK         0x000F0000                // MDP_DST_0_RING[19..16]
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_0_RING_SHFT         16
#define WF_RRO_TOP_RRO_PROC_RING_1_PORT_SEL_ADDR               WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_PORT_SEL_MASK               0x00000100                // PORT_SEL[8]
#define WF_RRO_TOP_RRO_PROC_RING_1_PORT_SEL_SHFT               8
#define WF_RRO_TOP_RRO_PROC_RING_1_SRC_RING_ADDR               WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_SRC_RING_MASK               0x0000000F                // SRC_RING[3..0]
#define WF_RRO_TOP_RRO_PROC_RING_1_SRC_RING_SHFT               0

/* =====================================================================================

  ---RRO_PROC_RING_2 (0x820C2000 + 0x28)---

    SRC_RING[3..0]               - (RW) The ring number that RRO needs to process (band 2)
    RESERVED4[7..4]              - (RO) Reserved bits
    PORT_SEL[8]                  - (RW) The pcie port that RRO needs to process (band 2)
    RESERVED9[15..9]             - (RO) Reserved bits
    MDP_DST_0_RING[19..16]       - (RW) The ring number of rx packets which RXD.rx_classify is 0 (Band 2), to AP
    RESERVED20[23..20]           - (RO) Reserved bits
    MDP_DST_1_RING[27..24]       - (RW) The ring number of rx packets which RXD.rx_classify is 6 (Band 2), to MD
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_1_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_1_RING_MASK         0x0F000000                // MDP_DST_1_RING[27..24]
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_1_RING_SHFT         24
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_0_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_0_RING_MASK         0x000F0000                // MDP_DST_0_RING[19..16]
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_0_RING_SHFT         16
#define WF_RRO_TOP_RRO_PROC_RING_2_PORT_SEL_ADDR               WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_PORT_SEL_MASK               0x00000100                // PORT_SEL[8]
#define WF_RRO_TOP_RRO_PROC_RING_2_PORT_SEL_SHFT               8
#define WF_RRO_TOP_RRO_PROC_RING_2_SRC_RING_ADDR               WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_SRC_RING_MASK               0x0000000F                // SRC_RING[3..0]
#define WF_RRO_TOP_RRO_PROC_RING_2_SRC_RING_SHFT               0

/* =====================================================================================

  ---RRO_PORT_SEL (0x820C2000 + 0x2C)---

    DST_QID_0_PORT_SEL[0]        - (RW) The Pcie port select for  destination qid 0
    DST_QID_1_PORT_SEL[1]        - (RW) The Pcie port select for  destination qid 1
    DST_QID_2_PORT_SEL[2]        - (RW) The Pcie port select for  destination qid 2
    DST_QID_3_PORT_SEL[3]        - (RW) The Pcie port select for  destination qid 3
    DST_QID_4_PORT_SEL[4]        - (RW) The Pcie port select for  destination qid 4
    DST_QID_5_PORT_SEL[5]        - (RW) The Pcie port select for  destination qid 5
    DST_QID_6_PORT_SEL[6]        - (RW) The Pcie port select for  destination qid 6
    DST_QID_7_PORT_SEL[7]        - (RW) The Pcie port select for  destination qid 7
    DST_QID_8_PORT_SEL[8]        - (RW) The Pcie port select for  destination qid 8
    DST_QID_9_PORT_SEL[9]        - (RW) The Pcie port select for  destination qid 9
    DST_QID_10_PORT_SEL[10]      - (RW) The Pcie port select for  destination qid 10
    DST_QID_11_PORT_SEL[11]      - (RW) The Pcie port select for  destination qid 11
    DST_QID_12_PORT_SEL[12]      - (RW) The Pcie port select for  destination qid 12
    DST_QID_13_PORT_SEL[13]      - (RW) The Pcie port select for  destination qid 13
    DST_QID_14_PORT_SEL[14]      - (RW) The Pcie port select for  destination qid 14
    DST_QID_15_PORT_SEL[15]      - (RW) The Pcie port select for  destination qid 15
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_15_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_15_PORT_SEL_MASK       0x00008000                // DST_QID_15_PORT_SEL[15]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_15_PORT_SEL_SHFT       15
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_14_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_14_PORT_SEL_MASK       0x00004000                // DST_QID_14_PORT_SEL[14]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_14_PORT_SEL_SHFT       14
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_13_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_13_PORT_SEL_MASK       0x00002000                // DST_QID_13_PORT_SEL[13]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_13_PORT_SEL_SHFT       13
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_12_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_12_PORT_SEL_MASK       0x00001000                // DST_QID_12_PORT_SEL[12]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_12_PORT_SEL_SHFT       12
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_11_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_11_PORT_SEL_MASK       0x00000800                // DST_QID_11_PORT_SEL[11]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_11_PORT_SEL_SHFT       11
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_10_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_10_PORT_SEL_MASK       0x00000400                // DST_QID_10_PORT_SEL[10]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_10_PORT_SEL_SHFT       10
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_9_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_9_PORT_SEL_MASK        0x00000200                // DST_QID_9_PORT_SEL[9]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_9_PORT_SEL_SHFT        9
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_8_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_8_PORT_SEL_MASK        0x00000100                // DST_QID_8_PORT_SEL[8]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_8_PORT_SEL_SHFT        8
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_7_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_7_PORT_SEL_MASK        0x00000080                // DST_QID_7_PORT_SEL[7]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_7_PORT_SEL_SHFT        7
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_6_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_6_PORT_SEL_MASK        0x00000040                // DST_QID_6_PORT_SEL[6]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_6_PORT_SEL_SHFT        6
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_5_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_5_PORT_SEL_MASK        0x00000020                // DST_QID_5_PORT_SEL[5]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_5_PORT_SEL_SHFT        5
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_4_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_4_PORT_SEL_MASK        0x00000010                // DST_QID_4_PORT_SEL[4]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_4_PORT_SEL_SHFT        4
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_3_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_3_PORT_SEL_MASK        0x00000008                // DST_QID_3_PORT_SEL[3]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_3_PORT_SEL_SHFT        3
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_2_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_2_PORT_SEL_MASK        0x00000004                // DST_QID_2_PORT_SEL[2]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_2_PORT_SEL_SHFT        2
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_1_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_1_PORT_SEL_MASK        0x00000002                // DST_QID_1_PORT_SEL[1]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_1_PORT_SEL_SHFT        1
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_0_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_0_PORT_SEL_MASK        0x00000001                // DST_QID_0_PORT_SEL[0]
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_0_PORT_SEL_SHFT        0

/* =====================================================================================

  ---ADDR_ARRAY_BASE_0 (0x820C2000 + 0x30)---

    ADDR_ARRAY_BASE_0_LSB[31..0] - (RW) The base address of memory domain 0 address array

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR_ARRAY_BASE_0_LSB_ADDR WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR_ARRAY_BASE_0_LSB_MASK 0xFFFFFFFF                // ADDR_ARRAY_BASE_0_LSB[31..0]
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR_ARRAY_BASE_0_LSB_SHFT 0

/* =====================================================================================

  ---ADDR_ARRAY_BASE_1 (0x820C2000 + 0x34)---

    ADDR_ARRAY_BASE_0_MSB[3..0]  - (RW) The base address of memory domain 0 address array
    RESERVED4[29..4]             - (RO) Reserved bits
    MAWD_ELEM_FORMAT[30]         - (RW) Address element with MAWD format
    ELEM_ADDR_SEG_MODE[31]       - (RW) Separate buffer (address) to multiple segment

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ELEM_ADDR_SEG_MODE_ADDR   WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ELEM_ADDR_SEG_MODE_MASK   0x80000000                // ELEM_ADDR_SEG_MODE[31]
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ELEM_ADDR_SEG_MODE_SHFT   31
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_MAWD_ELEM_FORMAT_ADDR     WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_MAWD_ELEM_FORMAT_MASK     0x40000000                // MAWD_ELEM_FORMAT[30]
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_MAWD_ELEM_FORMAT_SHFT     30
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR_ARRAY_BASE_0_MSB_ADDR WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR_ARRAY_BASE_0_MSB_MASK 0x0000000F                // ADDR_ARRAY_BASE_0_MSB[3..0]
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR_ARRAY_BASE_0_MSB_SHFT 0

/* =====================================================================================

  ---IND_CMD_SIGNATURE_BASE_0 (0x820C2000 + 0x38)---

    BASE_LSB[31..0]              - (RW) RRO will write CR.IND_CMD_0_CTRL3 to this address after fulshing IND_CMD (BASE[31:0]).

 =====================================================================================*/
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_BASE_LSB_ADDR      WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_ADDR
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_BASE_LSB_MASK      0xFFFFFFFF                // BASE_LSB[31..0]
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_BASE_LSB_SHFT      0

/* =====================================================================================

  ---IND_CMD_SIGNATURE_BASE_1 (0x820C2000 + 0x3C)---

    BASE_MSB[3..0]               - (RW) RRO will write CR.IND_CMD_0_CTRL3 to this address after fulshing IND_CMD (BASE[35:32]).
    RESERVED4[30..4]             - (RO) Reserved bits
    EN[31]                       - (RW) 0: disable IND_CMD signature writeback.
                                     1: enable IND_CMD signature writeback.

 =====================================================================================*/
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_EN_ADDR            WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_ADDR
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_EN_MASK            0x80000000                // EN[31]
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_EN_SHFT            31
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_BASE_MSB_ADDR      WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_ADDR
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_BASE_MSB_MASK      0x0000000F                // BASE_MSB[3..0]
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_BASE_MSB_SHFT      0

/* =====================================================================================

  ---IND_CMD_0_CTRL0 (0x820C2000 + 0x40)---

    BASE_LSB[31..0]              - (RW) The base address of memory domain 0 indicate command ring

 =====================================================================================*/
#define WF_RRO_TOP_IND_CMD_0_CTRL0_BASE_LSB_ADDR               WF_RRO_TOP_IND_CMD_0_CTRL0_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL0_BASE_LSB_MASK               0xFFFFFFFF                // BASE_LSB[31..0]
#define WF_RRO_TOP_IND_CMD_0_CTRL0_BASE_LSB_SHFT               0

/* =====================================================================================

  ---IND_CMD_0_CTRL1 (0x820C2000 + 0x44)---

    MAX_CNT[11..0]               - (RW) The maximum number of indicate command ring 0
    RESERVED12[15..12]           - (RO) Reserved bits
    BASE_MSB[19..16]             - (RW) The base address of memory domain 0 indicate command ring
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_IND_CMD_0_CTRL1_BASE_MSB_ADDR               WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL1_BASE_MSB_MASK               0x000F0000                // BASE_MSB[19..16]
#define WF_RRO_TOP_IND_CMD_0_CTRL1_BASE_MSB_SHFT               16
#define WF_RRO_TOP_IND_CMD_0_CTRL1_MAX_CNT_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL1_MAX_CNT_MASK                0x00000FFF                // MAX_CNT[11..0]
#define WF_RRO_TOP_IND_CMD_0_CTRL1_MAX_CNT_SHFT                0

/* =====================================================================================

  ---IND_CMD_0_CTRL2 (0x820C2000 + 0x48)---

    CPU_IDX[11..0]               - (RW) The cpu index of indicate command ring 0
                                     This field is deprecated.
                                     The functionality is replaced with CR.ACK_SN_CTRL0.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_IND_CMD_0_CTRL2_CPU_IDX_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL2_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL2_CPU_IDX_MASK                0x00000FFF                // CPU_IDX[11..0]
#define WF_RRO_TOP_IND_CMD_0_CTRL2_CPU_IDX_SHFT                0

/* =====================================================================================

  ---IND_CMD_0_CTRL3 (0x820C2000 + 0x4c)---

    DMA_IDX[11..0]               - (RW) The dma index of indicate command ring 0
    RESERVED12[27..12]           - (RO) Reserved bits
    MAGIC_CNT[30..28]            - (RW) The magic count of indicate command ring 0
    Reserve[31]                  - (RO) Reserve

 =====================================================================================*/
#define WF_RRO_TOP_IND_CMD_0_CTRL3_Reserve_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL3_Reserve_MASK                0x80000000                // Reserve[31]
#define WF_RRO_TOP_IND_CMD_0_CTRL3_Reserve_SHFT                31
#define WF_RRO_TOP_IND_CMD_0_CTRL3_MAGIC_CNT_ADDR              WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL3_MAGIC_CNT_MASK              0x70000000                // MAGIC_CNT[30..28]
#define WF_RRO_TOP_IND_CMD_0_CTRL3_MAGIC_CNT_SHFT              28
#define WF_RRO_TOP_IND_CMD_0_CTRL3_DMA_IDX_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL3_DMA_IDX_MASK                0x00000FFF                // DMA_IDX[11..0]
#define WF_RRO_TOP_IND_CMD_0_CTRL3_DMA_IDX_SHFT                0

/* =====================================================================================

  ---ACK_SN_CTRL (0x820C2000 + 0x50)---

    SESSION_ID[11..0]            - (RW) The session_id to update the ack_sn of this session.
    RESERVED12[15..12]           - (RO) Reserved bits
    ACK_SN[27..16]               - (RW) To update ack_sn of this session.
    RESERVED28[30..28]           - (RO) Reserved bits
    IS_LAST[31]                  - (RW) True: RRO will update IND_CMD.CPU_IDX.
                                     Flase: RRO will not update IND_CMD.CPU_IDX.

 =====================================================================================*/
#define WF_RRO_TOP_ACK_SN_CTRL_IS_LAST_ADDR                    WF_RRO_TOP_ACK_SN_CTRL_ADDR
#define WF_RRO_TOP_ACK_SN_CTRL_IS_LAST_MASK                    0x80000000                // IS_LAST[31]
#define WF_RRO_TOP_ACK_SN_CTRL_IS_LAST_SHFT                    31
#define WF_RRO_TOP_ACK_SN_CTRL_ACK_SN_ADDR                     WF_RRO_TOP_ACK_SN_CTRL_ADDR
#define WF_RRO_TOP_ACK_SN_CTRL_ACK_SN_MASK                     0x0FFF0000                // ACK_SN[27..16]
#define WF_RRO_TOP_ACK_SN_CTRL_ACK_SN_SHFT                     16
#define WF_RRO_TOP_ACK_SN_CTRL_SESSION_ID_ADDR                 WF_RRO_TOP_ACK_SN_CTRL_ADDR
#define WF_RRO_TOP_ACK_SN_CTRL_SESSION_ID_MASK                 0x00000FFF                // SESSION_ID[11..0]
#define WF_RRO_TOP_ACK_SN_CTRL_SESSION_ID_SHFT                 0

/* =====================================================================================

  ---FLOW_CTRL_PAUSE (0x820C2000 + 0x54)---

    ADDR_FIFO_PAUSE_TH[3..0]     - (RW) Flow control for all RXP path, pause RXP data path if stock number of indicate command is over this threshold
    IND_RING_FULL_PAUSE[4]       - (RW) Flow control for all RXP path, pause RXP data path if indicate command ring is full
    WAIT_ACK_SN_PAUSE[5]         - (RW) Flow control for all RXP path, pause RXP data path if processing session is waiting ack sn
    RXD_ADDR_RDY_PAUSE[6]        - (RW) Flow control for all RXP path, pause RXP data path if HIF RXD is not enough
    RESERVED7[7]                 - (RO) Reserved bits
    P0_RXD_FIFO_PAUSE[11..8]     - (RW) Flow control for PCIE 0 RXP,  pause RXP data path if stock number of RXP over this threshold
    P1_RXD_FIFO_PAUSE[15..12]    - (RW) Flow control for PCIE 1 RXP,  pause RXP data path if stock number of RXP over this threshold
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P1_RXD_FIFO_PAUSE_ADDR      WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P1_RXD_FIFO_PAUSE_MASK      0x0000F000                // P1_RXD_FIFO_PAUSE[15..12]
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P1_RXD_FIFO_PAUSE_SHFT      12
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P0_RXD_FIFO_PAUSE_ADDR      WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P0_RXD_FIFO_PAUSE_MASK      0x00000F00                // P0_RXD_FIFO_PAUSE[11..8]
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P0_RXD_FIFO_PAUSE_SHFT      8
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RXD_ADDR_RDY_PAUSE_ADDR     WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RXD_ADDR_RDY_PAUSE_MASK     0x00000040                // RXD_ADDR_RDY_PAUSE[6]
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RXD_ADDR_RDY_PAUSE_SHFT     6
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_WAIT_ACK_SN_PAUSE_ADDR      WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_WAIT_ACK_SN_PAUSE_MASK      0x00000020                // WAIT_ACK_SN_PAUSE[5]
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_WAIT_ACK_SN_PAUSE_SHFT      5
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_IND_RING_FULL_PAUSE_ADDR    WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_IND_RING_FULL_PAUSE_MASK    0x00000010                // IND_RING_FULL_PAUSE[4]
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_IND_RING_FULL_PAUSE_SHFT    4
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR_FIFO_PAUSE_TH_ADDR     WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR_FIFO_PAUSE_TH_MASK     0x0000000F                // ADDR_FIFO_PAUSE_TH[3..0]
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR_FIFO_PAUSE_TH_SHFT     0

/* =====================================================================================

  ---PARTICULAR_SESSION (0x820C2000 + 0x58)---

    START_SN[11..0]              - (RW) The start sequence of particular session 0
                                     Note: WIN_SZ is 1024, session id is 256.
    RESERVED12[15..12]           - (RO) Reserved bits
    ACK_SN[27..16]               - (RW) The ack sn of particular session.
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_PARTICULAR_SESSION_ACK_SN_ADDR              WF_RRO_TOP_PARTICULAR_SESSION_ADDR
#define WF_RRO_TOP_PARTICULAR_SESSION_ACK_SN_MASK              0x0FFF0000                // ACK_SN[27..16]
#define WF_RRO_TOP_PARTICULAR_SESSION_ACK_SN_SHFT              16
#define WF_RRO_TOP_PARTICULAR_SESSION_START_SN_ADDR            WF_RRO_TOP_PARTICULAR_SESSION_ADDR
#define WF_RRO_TOP_PARTICULAR_SESSION_START_SN_MASK            0x00000FFF                // START_SN[11..0]
#define WF_RRO_TOP_PARTICULAR_SESSION_START_SN_SHFT            0

/* =====================================================================================

  ---PARTICULAR_CFG_0 (0x820C2000 + 0x5C)---

    BASE_LSB[31..0]              - (RW) base address for address element of particular session

 =====================================================================================*/
#define WF_RRO_TOP_PARTICULAR_CFG_0_BASE_LSB_ADDR              WF_RRO_TOP_PARTICULAR_CFG_0_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_0_BASE_LSB_MASK              0xFFFFFFFF                // BASE_LSB[31..0]
#define WF_RRO_TOP_PARTICULAR_CFG_0_BASE_LSB_SHFT              0

/* =====================================================================================

  ---PARTICULAR_CFG_1 (0x820C2000 + 0x60)---

    BASE_MSB[3..0]               - (RW) base address for address element of particular session
    RESERVED4[15..4]             - (RO) Reserved bits
    PARTICULAR_SESSION_ID[30..16] - (RW) particular session id
    PARTICULAR_CONFG_EN[31]      - (RW) Enable configure particular session id

 =====================================================================================*/
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_CONFG_EN_ADDR   WF_RRO_TOP_PARTICULAR_CFG_1_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_CONFG_EN_MASK   0x80000000                // PARTICULAR_CONFG_EN[31]
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_CONFG_EN_SHFT   31
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_SESSION_ID_ADDR WF_RRO_TOP_PARTICULAR_CFG_1_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_SESSION_ID_MASK 0x7FFF0000                // PARTICULAR_SESSION_ID[30..16]
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_SESSION_ID_SHFT 16
#define WF_RRO_TOP_PARTICULAR_CFG_1_BASE_MSB_ADDR              WF_RRO_TOP_PARTICULAR_CFG_1_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_1_BASE_MSB_MASK              0x0000000F                // BASE_MSB[3..0]
#define WF_RRO_TOP_PARTICULAR_CFG_1_BASE_MSB_SHFT              0

/* =====================================================================================

  ---TIMEOUT_CONF_0 (0x820C2000 + 0x64)---

    TO_STEP_ONE_0[3..0]          - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_0[6..4]         - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED7[7]                 - (RO) Reserved bits
    TO_STEP_ONE_1[11..8]         - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_1[14..12]       - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED15[15]               - (RO) Reserved bits
    TO_STEP_ONE_2[19..16]        - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_2[22..20]       - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED23[23]               - (RO) Reserved bits
    TO_STEP_ONE_3[27..24]        - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_3[30..28]       - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_3_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_3_MASK          0x70000000                // TO_FLUSH_ALL_3[30..28]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_3_SHFT          28
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_3_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_3_MASK           0x0F000000                // TO_STEP_ONE_3[27..24]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_3_SHFT           24
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_2_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_2_MASK          0x00700000                // TO_FLUSH_ALL_2[22..20]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_2_SHFT          20
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_2_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_2_MASK           0x000F0000                // TO_STEP_ONE_2[19..16]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_2_SHFT           16
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_1_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_1_MASK          0x00007000                // TO_FLUSH_ALL_1[14..12]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_1_SHFT          12
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_1_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_1_MASK           0x00000F00                // TO_STEP_ONE_1[11..8]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_1_SHFT           8
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_0_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_0_MASK          0x00000070                // TO_FLUSH_ALL_0[6..4]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_0_SHFT          4
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_0_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_0_MASK           0x0000000F                // TO_STEP_ONE_0[3..0]
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_0_SHFT           0

/* =====================================================================================

  ---TIMEOUT_CONF_1 (0x820C2000 + 0x68)---

    TO_STEP_ONE_4[3..0]          - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_4[6..4]         - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED7[7]                 - (RO) Reserved bits
    TO_STEP_ONE_5[11..8]         - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_5[14..12]       - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED15[15]               - (RO) Reserved bits
    TO_STEP_ONE_6[19..16]        - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_6[22..20]       - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED23[23]               - (RO) Reserved bits
    TO_STEP_ONE_7[27..24]        - (RW) RRO will advance window in the session once if this timeout happens.
                                     0: Never Timeout
                                     else :  1TU * 2 ^ (TO_STEP_ONE -1) 
                                     Note 1 :  1TU = 1024 us
                                     Note 2 : the max. step-one timeout time is 16384 TU (2^15)
    TO_FLUSH_ALL_7[30..28]       - (RW) RRO will flush all packet in the session if this timeout happens.
                                     0: Never do timeout step one, only do flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE -1)
                                     else : Both do step-one and flush all, Timeout = 1024(us) * 2 ^ (TO_STEP_ONE + TO_FLUSH -1)
                                     Note : The max. flush all timeout time is 32768 TU (2^16)
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_7_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_7_MASK          0x70000000                // TO_FLUSH_ALL_7[30..28]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_7_SHFT          28
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_7_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_7_MASK           0x0F000000                // TO_STEP_ONE_7[27..24]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_7_SHFT           24
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_6_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_6_MASK          0x00700000                // TO_FLUSH_ALL_6[22..20]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_6_SHFT          20
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_6_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_6_MASK           0x000F0000                // TO_STEP_ONE_6[19..16]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_6_SHFT           16
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_5_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_5_MASK          0x00007000                // TO_FLUSH_ALL_5[14..12]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_5_SHFT          12
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_5_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_5_MASK           0x00000F00                // TO_STEP_ONE_5[11..8]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_5_SHFT           8
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_4_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_4_MASK          0x00000070                // TO_FLUSH_ALL_4[6..4]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_4_SHFT          4
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_4_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_4_MASK           0x0000000F                // TO_STEP_ONE_4[3..0]
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_4_SHFT           0

/* =====================================================================================

  ---TIMEOUT_CTRL (0x820C2000 + 0x6C)---

    TO_ENA[0]                    - (RW) Enable Timeout function
                                     1 : enable
                                     0: disable
    TO_CHK_START[1]              - (RW) The manual mode to start check timeout
                                     Read 0 if timeout check is finish
    TO_OP_STATUS[2]              - (RO) Timeout ctrl hw status, 
                                     1 : active
                                     0 : stand-by
    RESERVED3[3]                 - (RO) Reserved bits
    TO_SAMPLE_RATE[5..4]         - (RW) The sample rate of auto check timeout 
                                     0 : 0.25 tu
                                     1 : 0.5 tu
                                     2 : 1 tu
                                     3 : 2 tu
    FORCE_TO_STEP[6]             - (RW) RRO do step-one for all STAs with with-in count
                                     0 : inactive
                                     1 : active
    FORCE_TO_FLUSH[7]            - (RW) RRO do flush for all STAs with with-in count
                                     0 : inactive
                                     1 : active
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_FLUSH_ADDR            WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_FLUSH_MASK            0x00000080                // FORCE_TO_FLUSH[7]
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_FLUSH_SHFT            7
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_STEP_ADDR             WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_STEP_MASK             0x00000040                // FORCE_TO_STEP[6]
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_STEP_SHFT             6
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_SAMPLE_RATE_ADDR            WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_SAMPLE_RATE_MASK            0x00000030                // TO_SAMPLE_RATE[5..4]
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_SAMPLE_RATE_SHFT            4
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_OP_STATUS_ADDR              WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_OP_STATUS_MASK              0x00000004                // TO_OP_STATUS[2]
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_OP_STATUS_SHFT              2
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_CHK_START_ADDR              WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_CHK_START_MASK              0x00000002                // TO_CHK_START[1]
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_CHK_START_SHFT              1
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_ENA_ADDR                    WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_ENA_MASK                    0x00000001                // TO_ENA[0]
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_ENA_SHFT                    0

/* =====================================================================================

  ---BA_BITMAP_BASE_EXT0 (0x820C2000 + 0x70)---

    BASE_LSB[31..0]              - (RW) The base address of BA bitmap for session 32-63

 =====================================================================================*/
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT0_BASE_LSB_ADDR           WF_RRO_TOP_BA_BITMAP_BASE_EXT0_ADDR
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT0_BASE_LSB_MASK           0xFFFFFFFF                // BASE_LSB[31..0]
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT0_BASE_LSB_SHFT           0

/* =====================================================================================

  ---BA_BITMAP_BASE_EXT1 (0x820C2000 + 0x74)---

    BASE_MSB[3..0]               - (RW) The base address of BA bitmap for session 32-63
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT1_BASE_MSB_ADDR           WF_RRO_TOP_BA_BITMAP_BASE_EXT1_ADDR
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT1_BASE_MSB_MASK           0x0000000F                // BASE_MSB[3..0]
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT1_BASE_MSB_SHFT           0

/* =====================================================================================

  ---SRAM_TEST_CTRL4 (0x820C2000 + 0x80)---

    RAM_MBIST_BACKGROUND[15..0]  - (RW) RAM_MBIST_BACKGROUND
    RAM_MBIST_HDEN[16]           - (RW) RAM_MBIST_HDEN
    RAM_MBIST_AWT[17]            - (RW) RAM_MBIST_AWT
    RAM_MBIST_RSTB[18]           - (RW) RAM_MBIST_RSTB
    RAM_MBIST_MODE[19]           - (RW) RAM_MBIST_MODE
    RAM_MBIST_HOLDB[20]          - (RW) RAM_MBIST_HOLDB
    RAM_MBIST_DEBUG[21]          - (RW) RAM_MBIST_DEBUG
    RESERVED22[22]               - (RO) Reserved bits
    RAM_SLEEP_R[23]              - (RW) RAM_SLEEP_R
    RAM_SLEEP_W[24]              - (RW) RAM_SLEEP_W
    RAM_SLEEP_INV[25]            - (RW) RAM_SLEEP_INV
    RAM_SLEEP_TEST[26]           - (RW) RAM_SLEEP_TEST
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_TEST_MASK         0x04000000                // RAM_SLEEP_TEST[26]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_INV_MASK          0x02000000                // RAM_SLEEP_INV[25]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_W_MASK            0x01000000                // RAM_SLEEP_W[24]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_R_MASK            0x00800000                // RAM_SLEEP_R[23]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_DEBUG_MASK        0x00200000                // RAM_MBIST_DEBUG[21]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HOLDB_MASK        0x00100000                // RAM_MBIST_HOLDB[20]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_MODE_MASK         0x00080000                // RAM_MBIST_MODE[19]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_RSTB_MASK         0x00040000                // RAM_MBIST_RSTB[18]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_AWT_MASK          0x00020000                // RAM_MBIST_AWT[17]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HDEN_MASK         0x00010000                // RAM_MBIST_HDEN[16]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                // RAM_MBIST_BACKGROUND[15..0]
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_BACKGROUND_SHFT   0

/* =====================================================================================

  ---SRAM_TEST_CTRL6 (0x820C2000 + 0x88)---

    RAM_MBIST_BACKGROUND[15..0]  - (RW) RAM_MBIST_BACKGROUND
    RAM_MBIST_HDEN[16]           - (RW) RAM_MBIST_HDEN
    RAM_MBIST_AWT[17]            - (RW) RAM_MBIST_AWT
    RAM_MBIST_RSTB[18]           - (RW) RAM_MBIST_RSTB
    RAM_MBIST_MODE[19]           - (RW) RAM_MBIST_MODE
    RAM_MBIST_HOLDB[20]          - (RW) RAM_MBIST_HOLDB
    RAM_MBIST_DEBUG[21]          - (RW) RAM_MBIST_DEBUG
    RESERVED22[22]               - (RO) Reserved bits
    RAM_SLEEP_R[23]              - (RW) RAM_SLEEP_R
    RAM_SLEEP_W[24]              - (RW) RAM_SLEEP_W
    RAM_SLEEP_INV[25]            - (RW) RAM_SLEEP_INV
    RAM_SLEEP_TEST[26]           - (RW) RAM_SLEEP_TEST
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_TEST_MASK         0x04000000                // RAM_SLEEP_TEST[26]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_INV_MASK          0x02000000                // RAM_SLEEP_INV[25]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_W_MASK            0x01000000                // RAM_SLEEP_W[24]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_R_MASK            0x00800000                // RAM_SLEEP_R[23]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_DEBUG_MASK        0x00200000                // RAM_MBIST_DEBUG[21]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HOLDB_MASK        0x00100000                // RAM_MBIST_HOLDB[20]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_MODE_MASK         0x00080000                // RAM_MBIST_MODE[19]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_RSTB_MASK         0x00040000                // RAM_MBIST_RSTB[18]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_AWT_MASK          0x00020000                // RAM_MBIST_AWT[17]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HDEN_MASK         0x00010000                // RAM_MBIST_HDEN[16]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                // RAM_MBIST_BACKGROUND[15..0]
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_BACKGROUND_SHFT   0

/* =====================================================================================

  ---BUF_RUN_OUT_CONF_0 (0x820C2000 + 0x90)---

    BUF_RO_ENA[0]                - (RW) Enable buffer run out function
                                     1 : enable
                                     0: disable
    BUF_RO_CHK_START[1]          - (RW) The manual mode to start check within count
                                     Read 0 if within count check is finish
    BUF_RO_OP_STATUS[2]          - (RO) buffer run out ctrl hw status, 
                                     1 : active
                                     0 : stand-by
    RESERVED3[3]                 - (RO) Reserved bits
    STEP_N[15..4]                - (RW) RRO will add last_in_sn in selected session by CR.STEP_N.
    WITHIN_CNT_THRES[27..16]     - (RW) RRO will only select the session which it's within > CR.WITHIN_CNT_THRES.
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_WITHIN_CNT_THRES_ADDR    WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_WITHIN_CNT_THRES_MASK    0x0FFF0000                // WITHIN_CNT_THRES[27..16]
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_WITHIN_CNT_THRES_SHFT    16
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_STEP_N_ADDR              WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_STEP_N_MASK              0x0000FFF0                // STEP_N[15..4]
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_STEP_N_SHFT              4
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_OP_STATUS_ADDR    WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_OP_STATUS_MASK    0x00000004                // BUF_RO_OP_STATUS[2]
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_OP_STATUS_SHFT    2
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_CHK_START_ADDR    WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_CHK_START_MASK    0x00000002                // BUF_RO_CHK_START[1]
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_CHK_START_SHFT    1
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_ENA_ADDR          WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_ENA_MASK          0x00000001                // BUF_RO_ENA[0]
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_ENA_SHFT          0

/* =====================================================================================

  ---BUF_RUN_OUT_CONF_1 (0x820C2000 + 0x94)---

    BUF_RO_START_SE_ID[9..0]     - (RW) buffer run out ctrl start session id
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_BUF_RO_START_SE_ID_ADDR  WF_RRO_TOP_BUF_RUN_OUT_CONF_1_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_BUF_RO_START_SE_ID_MASK  0x000003FF                // BUF_RO_START_SE_ID[9..0]
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_BUF_RO_START_SE_ID_SHFT  0

/* =====================================================================================

  ---SRAM_TEST_CTRL0 (0x820C2000 + 0xA0)---

    RAM_MBIST_BACKGROUND[15..0]  - (RW) RAM_MBIST_BACKGROUND
    RAM_MBIST_HDEN[16]           - (RW) RAM_MBIST_HDEN
    RAM_MBIST_AWT[17]            - (RW) RAM_MBIST_AWT
    RAM_MBIST_RSTB[18]           - (RW) RAM_MBIST_RSTB
    RAM_MBIST_MODE[19]           - (RW) RAM_MBIST_MODE
    RAM_MBIST_HOLDB[20]          - (RW) RAM_MBIST_HOLDB
    RAM_MBIST_DEBUG[21]          - (RW) RAM_MBIST_DEBUG
    RESERVED22[22]               - (RO) Reserved bits
    RAM_SLEEP_R[23]              - (RW) RAM_SLEEP_R
    RAM_SLEEP_W[24]              - (RW) RAM_SLEEP_W
    RAM_SLEEP_INV[25]            - (RW) RAM_SLEEP_INV
    RAM_SLEEP_TEST[26]           - (RW) RAM_SLEEP_TEST
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_TEST_MASK         0x04000000                // RAM_SLEEP_TEST[26]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_INV_MASK          0x02000000                // RAM_SLEEP_INV[25]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_W_MASK            0x01000000                // RAM_SLEEP_W[24]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_R_MASK            0x00800000                // RAM_SLEEP_R[23]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_DEBUG_MASK        0x00200000                // RAM_MBIST_DEBUG[21]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HOLDB_MASK        0x00100000                // RAM_MBIST_HOLDB[20]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_MODE_MASK         0x00080000                // RAM_MBIST_MODE[19]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_RSTB_MASK         0x00040000                // RAM_MBIST_RSTB[18]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_AWT_MASK          0x00020000                // RAM_MBIST_AWT[17]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HDEN_MASK         0x00010000                // RAM_MBIST_HDEN[16]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                // RAM_MBIST_BACKGROUND[15..0]
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_BACKGROUND_SHFT   0

/* =====================================================================================

  ---SRAM_TEST_CTRL2 (0x820C2000 + 0xA8)---

    RAM_MBIST_BACKGROUND[15..0]  - (RW) RAM_MBIST_BACKGROUND
    RAM_MBIST_HDEN[16]           - (RW) RAM_MBIST_HDEN
    RAM_MBIST_AWT[17]            - (RW) RAM_MBIST_AWT
    RAM_MBIST_RSTB[18]           - (RW) RAM_MBIST_RSTB
    RAM_MBIST_MODE[19]           - (RW) RAM_MBIST_MODE
    RAM_MBIST_HOLDB[20]          - (RW) RAM_MBIST_HOLDB
    RAM_MBIST_DEBUG[21]          - (RW) RAM_MBIST_DEBUG
    RESERVED22[22]               - (RO) Reserved bits
    RAM_SLEEP_R[23]              - (RW) RAM_SLEEP_R
    RAM_SLEEP_W[24]              - (RW) RAM_SLEEP_W
    RAM_SLEEP_INV[25]            - (RW) RAM_SLEEP_INV
    RAM_SLEEP_TEST[26]           - (RW) RAM_SLEEP_TEST
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_TEST_MASK         0x04000000                // RAM_SLEEP_TEST[26]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_INV_MASK          0x02000000                // RAM_SLEEP_INV[25]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_W_MASK            0x01000000                // RAM_SLEEP_W[24]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_R_MASK            0x00800000                // RAM_SLEEP_R[23]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_DEBUG_MASK        0x00200000                // RAM_MBIST_DEBUG[21]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HOLDB_MASK        0x00100000                // RAM_MBIST_HOLDB[20]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_MODE_MASK         0x00080000                // RAM_MBIST_MODE[19]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_RSTB_MASK         0x00040000                // RAM_MBIST_RSTB[18]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_AWT_MASK          0x00020000                // RAM_MBIST_AWT[17]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HDEN_MASK         0x00010000                // RAM_MBIST_HDEN[16]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                // RAM_MBIST_BACKGROUND[15..0]
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_BACKGROUND_SHFT   0

/* =====================================================================================

  ---APB_SLV0_STS (0x820C2000 + 0xB0)---

    APB_VIO_ADDR[15..0]          - (RO) APB_VIO_ADDR
    APB_TX_IDLE[16]              - (RO) APB_TX_IDLE
    APB_VIO_RD[17]               - (RO) APB_VIO_RD
    APB_VIO_WR[18]               - (RO) APB_VIO_WR
    APB_VIO_TIMEOUT[19]          - (RO) APB_VIO_TIMEOUT
    ERR_FLAG_EN[20]              - (RW) ERR_FLAG_EN
    APB_TIMEOUT_EN[21]           - (RW) APB_TIMEOUT_EN
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_APB_SLV0_STS_APB_TIMEOUT_EN_ADDR            WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_TIMEOUT_EN_MASK            0x00200000                // APB_TIMEOUT_EN[21]
#define WF_RRO_TOP_APB_SLV0_STS_APB_TIMEOUT_EN_SHFT            21
#define WF_RRO_TOP_APB_SLV0_STS_ERR_FLAG_EN_ADDR               WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_ERR_FLAG_EN_MASK               0x00100000                // ERR_FLAG_EN[20]
#define WF_RRO_TOP_APB_SLV0_STS_ERR_FLAG_EN_SHFT               20
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_TIMEOUT_ADDR           WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_TIMEOUT_MASK           0x00080000                // APB_VIO_TIMEOUT[19]
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_TIMEOUT_SHFT           19
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_WR_ADDR                WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_WR_MASK                0x00040000                // APB_VIO_WR[18]
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_WR_SHFT                18
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_RD_ADDR                WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_RD_MASK                0x00020000                // APB_VIO_RD[17]
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_RD_SHFT                17
#define WF_RRO_TOP_APB_SLV0_STS_APB_TX_IDLE_ADDR               WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_TX_IDLE_MASK               0x00010000                // APB_TX_IDLE[16]
#define WF_RRO_TOP_APB_SLV0_STS_APB_TX_IDLE_SHFT               16
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_ADDR_ADDR              WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_ADDR_MASK              0x0000FFFF                // APB_VIO_ADDR[15..0]
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_ADDR_SHFT              0

/* =====================================================================================

  ---APB_SLV1_STS (0x820C2000 + 0xB4)---

    APB_VIO_ADDR[15..0]          - (RO) APB_VIO_ADDR
    APB_TX_IDLE[16]              - (RO) APB_TX_IDLE
    APB_VIO_RD[17]               - (RO) APB_VIO_RD
    APB_VIO_WR[18]               - (RO) APB_VIO_WR
    APB_VIO_TIMEOUT[19]          - (RO) APB_VIO_TIMEOUT
    ERR_FLAG_EN[20]              - (RW) ERR_FLAG_EN
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_APB_SLV1_STS_ERR_FLAG_EN_ADDR               WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_ERR_FLAG_EN_MASK               0x00100000                // ERR_FLAG_EN[20]
#define WF_RRO_TOP_APB_SLV1_STS_ERR_FLAG_EN_SHFT               20
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_TIMEOUT_ADDR           WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_TIMEOUT_MASK           0x00080000                // APB_VIO_TIMEOUT[19]
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_TIMEOUT_SHFT           19
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_WR_ADDR                WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_WR_MASK                0x00040000                // APB_VIO_WR[18]
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_WR_SHFT                18
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_RD_ADDR                WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_RD_MASK                0x00020000                // APB_VIO_RD[17]
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_RD_SHFT                17
#define WF_RRO_TOP_APB_SLV1_STS_APB_TX_IDLE_ADDR               WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_TX_IDLE_MASK               0x00010000                // APB_TX_IDLE[16]
#define WF_RRO_TOP_APB_SLV1_STS_APB_TX_IDLE_SHFT               16
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_ADDR_ADDR              WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_ADDR_MASK              0x0000FFFF                // APB_VIO_ADDR[15..0]
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_ADDR_SHFT              0

/* =====================================================================================

  ---AXI_MST_CFG (0x820C2000 + 0xB8)---

    AXI_RD_OUTSTAND_NUM[3..0]    - (RW) axi read outstanding number
    AXI_WR_OUTSTAND_NUM[7..4]    - (RW) axi write outstanding number
    AXI_BURST_SIZE[9..8]         - (RW) axi burst_size
    AXI_CLKGATE_BYP[10]          - (RW) axi interface clock gating disable
    RESERVED11[11]               - (RO) Reserved bits
    DIDX_WAIT_BRSP_OK[12]        - (RW) wait didx bresp return to avoid to avoid race condition
    IND_WAIT_BRSP_OK[13]         - (RW) wait indicate commad bresp return to avoid didx race condition
    ElEM_WAIT_BRSP_OK[14]        - (RW) wait Address element bresp return to avoid indicate commad race condition
    BMP_WAIT_BRSP_OK[15]         - (RW) wait BA bitmap bresp return to avoid read after write race condition
    AXI_SLV_SYNC_SEL[17..16]     - (RW) axi frequecy bridge slave sync level select
    AXI_MST_SYNC_SEL[19..18]     - (RW) axi frequecy bridge master sync level select
    AXI_SAMPLE_SEL[20]           - (RW) axi frequecy bridge sample select
    AXI_SYNC_MODE[21]            - (RW) axi frequecy bridge sync mode
    AXI_ERR_FLAG_CLR[22]         - (RW) error flag clear
    AXI_ERR_DET_EN[23]           - (RW) axi timout error flag enable
    HW_PROT_DONE[24]             - (RO) force ready done
    HW_PROT_FORCE_R[25]          - (RO) force_axi_rready by HW
    HW_PROT_FORCE_W[26]          - (RO) force_axi_wvalid by HW
    HW_PROT_EN[27]               - (RO) protect en control by HW
    DUMMY[28]                    - (RW) Reserve
    AXI_SW_RST_RTN_IDLE[29]      - (RW) Enable AXI interface reset until sleepprot ready and force axi idle
    AXI_SW_RST_WAIT_RDY[30]      - (RW) Enable AXI interface reset until sleepprot ready
    AXI_SW_RST_EN[31]            - (RW) Enable AXI interface can be reset by rro logic reset

 =====================================================================================*/
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_EN_ADDR              WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_EN_MASK              0x80000000                // AXI_SW_RST_EN[31]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_EN_SHFT              31
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_WAIT_RDY_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_WAIT_RDY_MASK        0x40000000                // AXI_SW_RST_WAIT_RDY[30]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_WAIT_RDY_SHFT        30
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_RTN_IDLE_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_RTN_IDLE_MASK        0x20000000                // AXI_SW_RST_RTN_IDLE[29]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_RTN_IDLE_SHFT        29
#define WF_RRO_TOP_AXI_MST_CFG_DUMMY_ADDR                      WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_DUMMY_MASK                      0x10000000                // DUMMY[28]
#define WF_RRO_TOP_AXI_MST_CFG_DUMMY_SHFT                      28
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_EN_ADDR                 WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_EN_MASK                 0x08000000                // HW_PROT_EN[27]
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_EN_SHFT                 27
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_W_ADDR            WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_W_MASK            0x04000000                // HW_PROT_FORCE_W[26]
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_W_SHFT            26
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_R_ADDR            WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_R_MASK            0x02000000                // HW_PROT_FORCE_R[25]
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_R_SHFT            25
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_DONE_ADDR               WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_DONE_MASK               0x01000000                // HW_PROT_DONE[24]
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_DONE_SHFT               24
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_DET_EN_ADDR             WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_DET_EN_MASK             0x00800000                // AXI_ERR_DET_EN[23]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_DET_EN_SHFT             23
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_FLAG_CLR_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_FLAG_CLR_MASK           0x00400000                // AXI_ERR_FLAG_CLR[22]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_FLAG_CLR_SHFT           22
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SYNC_MODE_ADDR              WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SYNC_MODE_MASK              0x00200000                // AXI_SYNC_MODE[21]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SYNC_MODE_SHFT              21
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SAMPLE_SEL_ADDR             WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SAMPLE_SEL_MASK             0x00100000                // AXI_SAMPLE_SEL[20]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SAMPLE_SEL_SHFT             20
#define WF_RRO_TOP_AXI_MST_CFG_AXI_MST_SYNC_SEL_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_MST_SYNC_SEL_MASK           0x000C0000                // AXI_MST_SYNC_SEL[19..18]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_MST_SYNC_SEL_SHFT           18
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SLV_SYNC_SEL_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SLV_SYNC_SEL_MASK           0x00030000                // AXI_SLV_SYNC_SEL[17..16]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SLV_SYNC_SEL_SHFT           16
#define WF_RRO_TOP_AXI_MST_CFG_BMP_WAIT_BRSP_OK_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_BMP_WAIT_BRSP_OK_MASK           0x00008000                // BMP_WAIT_BRSP_OK[15]
#define WF_RRO_TOP_AXI_MST_CFG_BMP_WAIT_BRSP_OK_SHFT           15
#define WF_RRO_TOP_AXI_MST_CFG_ElEM_WAIT_BRSP_OK_ADDR          WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_ElEM_WAIT_BRSP_OK_MASK          0x00004000                // ElEM_WAIT_BRSP_OK[14]
#define WF_RRO_TOP_AXI_MST_CFG_ElEM_WAIT_BRSP_OK_SHFT          14
#define WF_RRO_TOP_AXI_MST_CFG_IND_WAIT_BRSP_OK_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_IND_WAIT_BRSP_OK_MASK           0x00002000                // IND_WAIT_BRSP_OK[13]
#define WF_RRO_TOP_AXI_MST_CFG_IND_WAIT_BRSP_OK_SHFT           13
#define WF_RRO_TOP_AXI_MST_CFG_DIDX_WAIT_BRSP_OK_ADDR          WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_DIDX_WAIT_BRSP_OK_MASK          0x00001000                // DIDX_WAIT_BRSP_OK[12]
#define WF_RRO_TOP_AXI_MST_CFG_DIDX_WAIT_BRSP_OK_SHFT          12
#define WF_RRO_TOP_AXI_MST_CFG_AXI_CLKGATE_BYP_ADDR            WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_CLKGATE_BYP_MASK            0x00000400                // AXI_CLKGATE_BYP[10]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_CLKGATE_BYP_SHFT            10
#define WF_RRO_TOP_AXI_MST_CFG_AXI_BURST_SIZE_ADDR             WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_BURST_SIZE_MASK             0x00000300                // AXI_BURST_SIZE[9..8]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_BURST_SIZE_SHFT             8
#define WF_RRO_TOP_AXI_MST_CFG_AXI_WR_OUTSTAND_NUM_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_WR_OUTSTAND_NUM_MASK        0x000000F0                // AXI_WR_OUTSTAND_NUM[7..4]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_WR_OUTSTAND_NUM_SHFT        4
#define WF_RRO_TOP_AXI_MST_CFG_AXI_RD_OUTSTAND_NUM_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_RD_OUTSTAND_NUM_MASK        0x0000000F                // AXI_RD_OUTSTAND_NUM[3..0]
#define WF_RRO_TOP_AXI_MST_CFG_AXI_RD_OUTSTAND_NUM_SHFT        0

/* =====================================================================================

  ---AXI_DEHANG_CTRL (0x820C2000 + 0xBC)---

    AXI_TIMEOUT_CNT[7..0]        - (RW) axi timeout limit
    AXI_DEHANG_EN[8]             - (RW) axi auto-dehang enable
    AXI_TIMEOUT_CLR[9]           - (RW) clean timeout flag
    FORCE_AXI_RREADY[10]         - (RW) force axi read  channel idle
    FORCE_AXI_WVALID[11]         - (RW) force axi write channel idle
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_WVALID_ADDR       WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_WVALID_MASK       0x00000800                // FORCE_AXI_WVALID[11]
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_WVALID_SHFT       11
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_RREADY_ADDR       WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_RREADY_MASK       0x00000400                // FORCE_AXI_RREADY[10]
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_RREADY_SHFT       10
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CLR_ADDR        WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CLR_MASK        0x00000200                // AXI_TIMEOUT_CLR[9]
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CLR_SHFT        9
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_DEHANG_EN_ADDR          WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_DEHANG_EN_MASK          0x00000100                // AXI_DEHANG_EN[8]
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_DEHANG_EN_SHFT          8
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CNT_ADDR        WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CNT_MASK        0x000000FF                // AXI_TIMEOUT_CNT[7..0]
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CNT_SHFT        0

/* =====================================================================================

  ---AXI_DEHANG_DBG (0x820C2000 + 0xC0)---

    TIMEOUT_REMAIN_R_OUTSTAND[3..0] - (RO) TIMEOUT_REMAIN_R_OUTSTAND
    TIMEOUT_REMAIN_RLEN[7..4]    - (RO) TIMEOUT_REMAIN_RLEN
    TIMEOUT_ARLEN[11..8]         - (RO) TIMEOUT_ARLEN
    TIMEOUT_ARID[15..12]         - (RO) TIMEOUT_ARID
    TIMEOUT_REMAIN_W_OUTSTAND[19..16] - (RO) TIMEOUT_REMAIN_W_OUTSTAND
    TIMEOUT_REMAIN_WLEN[23..20]  - (RO) TIMEOUT_REMAIN_WLEN
    TIMEOUT_AWLEN[27..24]        - (RO) TIMEOUT_AWLEN
    TIMEOUT_AWID[31..28]         - (RO) TIMEOUT_AWID

 =====================================================================================*/
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWID_ADDR            WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWID_MASK            0xF0000000                // TIMEOUT_AWID[31..28]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWID_SHFT            28
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWLEN_ADDR           WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWLEN_MASK           0x0F000000                // TIMEOUT_AWLEN[27..24]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWLEN_SHFT           24
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_WLEN_ADDR     WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_WLEN_MASK     0x00F00000                // TIMEOUT_REMAIN_WLEN[23..20]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_WLEN_SHFT     20
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_W_OUTSTAND_ADDR WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_W_OUTSTAND_MASK 0x000F0000                // TIMEOUT_REMAIN_W_OUTSTAND[19..16]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_W_OUTSTAND_SHFT 16
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARID_ADDR            WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARID_MASK            0x0000F000                // TIMEOUT_ARID[15..12]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARID_SHFT            12
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARLEN_ADDR           WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARLEN_MASK           0x00000F00                // TIMEOUT_ARLEN[11..8]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARLEN_SHFT           8
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_RLEN_ADDR     WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_RLEN_MASK     0x000000F0                // TIMEOUT_REMAIN_RLEN[7..4]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_RLEN_SHFT     4
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_R_OUTSTAND_ADDR WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_R_OUTSTAND_MASK 0x0000000F                // TIMEOUT_REMAIN_R_OUTSTAND[3..0]
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_R_OUTSTAND_SHFT 0

/* =====================================================================================

  ---AXI_SLPPROT_CTRL (0x820C2000 + 0xC4)---

    PROT_EN[0]                   - (RW) PROT_EN
    PROT_RDY[1]                  - (RO) PROT_RDY
    PROT_IDLE[2]                 - (RO) PROT_IDLE
    AXI_IDLE[3]                  - (RO) AXI_IDLE
    AXI_IDLE_SYNC[4]             - (RO) AXI_IDLE_SYNC
    VIO_SLPPROT[5]               - (RO) VIO_SLPPROT
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_VIO_SLPPROT_ADDR           WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_VIO_SLPPROT_MASK           0x00000020                // VIO_SLPPROT[5]
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_VIO_SLPPROT_SHFT           5
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SYNC_ADDR         WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SYNC_MASK         0x00000010                // AXI_IDLE_SYNC[4]
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SYNC_SHFT         4
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_ADDR              WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_MASK              0x00000008                // AXI_IDLE[3]
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SHFT              3
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_IDLE_ADDR             WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_IDLE_MASK             0x00000004                // PROT_IDLE[2]
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_IDLE_SHFT             2
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_RDY_ADDR              WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_RDY_MASK              0x00000002                // PROT_RDY[1]
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_RDY_SHFT              1
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_EN_ADDR               WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_EN_MASK               0x00000001                // PROT_EN[0]
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_EN_SHFT               0

/* =====================================================================================

  ---R2A_DBG (0x820C2000 + 0xC8)---

    R2A_AXI_BESP_ERROR_iNFO[7..0] - (RO) R2A_AXI_BESP_ERROR_iNFO
    R2A_AXI_BESP_ERROR[8]        - (RO) R2A_AXI_BESP_ERROR
    RESERVED9[15..9]             - (RO) Reserved bits
    R2A_AXI_RESP_ERROR_iNFO[23..16] - (RO) R2A_AXI_RESP_ERROR_iNFO
    R2A_AXI_RESP_ERROR[24]       - (RO) R2A_AXI_RESP_ERROR
    R2A_AXI_WR_ERR_DET_INT[25]   - (RO) R2A_AXI_WR_ERR_DET_INT
    R2A_AXI_RD_ERR_DET_INT[26]   - (RO) R2A_AXI_RD_ERR_DET_INT
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RD_ERR_DET_INT_ADDR         WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RD_ERR_DET_INT_MASK         0x04000000                // R2A_AXI_RD_ERR_DET_INT[26]
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RD_ERR_DET_INT_SHFT         26
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_WR_ERR_DET_INT_ADDR         WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_WR_ERR_DET_INT_MASK         0x02000000                // R2A_AXI_WR_ERR_DET_INT[25]
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_WR_ERR_DET_INT_SHFT         25
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_ADDR             WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_MASK             0x01000000                // R2A_AXI_RESP_ERROR[24]
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_SHFT             24
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_iNFO_ADDR        WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_iNFO_MASK        0x00FF0000                // R2A_AXI_RESP_ERROR_iNFO[23..16]
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_iNFO_SHFT        16
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_ADDR             WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_MASK             0x00000100                // R2A_AXI_BESP_ERROR[8]
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_SHFT             8
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_iNFO_ADDR        WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_iNFO_MASK        0x000000FF                // R2A_AXI_BESP_ERROR_iNFO[7..0]
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_iNFO_SHFT        0

/* =====================================================================================

  ---MEM_MST_CFG (0x820C2000 + 0xD0)---

    MMST_ERR_DET_ENA[0]          - (RW) memory master detect timeout enable
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_MEM_MST_CFG_MMST_ERR_DET_ENA_ADDR           WF_RRO_TOP_MEM_MST_CFG_ADDR
#define WF_RRO_TOP_MEM_MST_CFG_MMST_ERR_DET_ENA_MASK           0x00000001                // MMST_ERR_DET_ENA[0]
#define WF_RRO_TOP_MEM_MST_CFG_MMST_ERR_DET_ENA_SHFT           0

/* =====================================================================================

  ---PCIE0_IO_PAUSE_TH (0x820C2000 + 0xD8)---

    P0_IO_PAUSE_TH[15..0]        - (RW) pause PCIE 0 data path if remaining buffer is less than threshold (unit: 16byte)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_P0_IO_PAUSE_TH_ADDR       WF_RRO_TOP_PCIE0_IO_PAUSE_TH_ADDR
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_P0_IO_PAUSE_TH_MASK       0x0000FFFF                // P0_IO_PAUSE_TH[15..0]
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_P0_IO_PAUSE_TH_SHFT       0

/* =====================================================================================

  ---PCIE1_IO_PAUSE_TH (0x820C2000 + 0xDC)---

    P1_IO_PAUSE_TH[15..0]        - (RW) pause PCIE 1 data path if remaining buffer is less than threshold (unit: 16byte)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_P1_IO_PAUSE_TH_ADDR       WF_RRO_TOP_PCIE1_IO_PAUSE_TH_ADDR
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_P1_IO_PAUSE_TH_MASK       0x0000FFFF                // P1_IO_PAUSE_TH[15..0]
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_P1_IO_PAUSE_TH_SHFT       0

/* =====================================================================================

  ---DBG_RD_CTRL (0x820C2000 + 0xE0)---

    DBG_RD_ADDR[15..0]           - (RW) debug read address
    DBG_RD_SRC[16]               - (RW) debug read source memory
                                     0 : cache bitmap/ ba session table
                                     1 : session decode table
    RESERVED17[30..17]           - (RO) Reserved bits
    DBG_RD_EXEC[31]              - (RW) execute read sram

 =====================================================================================*/
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_EXEC_ADDR                WF_RRO_TOP_DBG_RD_CTRL_ADDR
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_EXEC_MASK                0x80000000                // DBG_RD_EXEC[31]
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_EXEC_SHFT                31
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_SRC_ADDR                 WF_RRO_TOP_DBG_RD_CTRL_ADDR
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_SRC_MASK                 0x00010000                // DBG_RD_SRC[16]
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_SRC_SHFT                 16
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_ADDR_ADDR                WF_RRO_TOP_DBG_RD_CTRL_ADDR
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_ADDR_MASK                0x0000FFFF                // DBG_RD_ADDR[15..0]
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_ADDR_SHFT                0

/* =====================================================================================

  ---DBG_RDAT_DW0 (0x820C2000 + 0xF0)---

    DBG_RDAT_DW0[31..0]          - (RO) debug read data

 =====================================================================================*/
#define WF_RRO_TOP_DBG_RDAT_DW0_DBG_RDAT_DW0_ADDR              WF_RRO_TOP_DBG_RDAT_DW0_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW0_DBG_RDAT_DW0_MASK              0xFFFFFFFF                // DBG_RDAT_DW0[31..0]
#define WF_RRO_TOP_DBG_RDAT_DW0_DBG_RDAT_DW0_SHFT              0

/* =====================================================================================

  ---DBG_RDAT_DW1 (0x820C2000 + 0xF4)---

    DBG_RDAT_DW1[31..0]          - (RO) debug read data

 =====================================================================================*/
#define WF_RRO_TOP_DBG_RDAT_DW1_DBG_RDAT_DW1_ADDR              WF_RRO_TOP_DBG_RDAT_DW1_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW1_DBG_RDAT_DW1_MASK              0xFFFFFFFF                // DBG_RDAT_DW1[31..0]
#define WF_RRO_TOP_DBG_RDAT_DW1_DBG_RDAT_DW1_SHFT              0

/* =====================================================================================

  ---DBG_RDAT_DW2 (0x820C2000 + 0xF8)---

    DBG_RDAT_DW2[31..0]          - (RO) debug read data

 =====================================================================================*/
#define WF_RRO_TOP_DBG_RDAT_DW2_DBG_RDAT_DW2_ADDR              WF_RRO_TOP_DBG_RDAT_DW2_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW2_DBG_RDAT_DW2_MASK              0xFFFFFFFF                // DBG_RDAT_DW2[31..0]
#define WF_RRO_TOP_DBG_RDAT_DW2_DBG_RDAT_DW2_SHFT              0

/* =====================================================================================

  ---DBG_RDAT_DW3 (0x820C2000 + 0xFC)---

    DBG_RDAT_DW3[31..0]          - (RO) debug read data

 =====================================================================================*/
#define WF_RRO_TOP_DBG_RDAT_DW3_DBG_RDAT_DW3_ADDR              WF_RRO_TOP_DBG_RDAT_DW3_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW3_DBG_RDAT_DW3_MASK              0xFFFFFFFF                // DBG_RDAT_DW3[31..0]
#define WF_RRO_TOP_DBG_RDAT_DW3_DBG_RDAT_DW3_SHFT              0

/* =====================================================================================

  ---DUMMY_CR0 (0x820C2000 + 0x120)---

    DUMMY_CR0[31..0]             - (RW) dummy CR

 =====================================================================================*/
#define WF_RRO_TOP_DUMMY_CR0_DUMMY_CR0_ADDR                    WF_RRO_TOP_DUMMY_CR0_ADDR
#define WF_RRO_TOP_DUMMY_CR0_DUMMY_CR0_MASK                    0xFFFFFFFF                // DUMMY_CR0[31..0]
#define WF_RRO_TOP_DUMMY_CR0_DUMMY_CR0_SHFT                    0

/* =====================================================================================

  ---DBG_FLAG_CTRL (0x820C2000 + 0x124)---

    DBG_FLAG_SEL[7..0]           - (RW) debug flag select
    DBG_FLAG_EN[8]               - (RW) debug flag enable
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_EN_ADDR              WF_RRO_TOP_DBG_FLAG_CTRL_ADDR
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_EN_MASK              0x00000100                // DBG_FLAG_EN[8]
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_EN_SHFT              8
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_SEL_ADDR             WF_RRO_TOP_DBG_FLAG_CTRL_ADDR
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_SEL_MASK             0x000000FF                // DBG_FLAG_SEL[7..0]
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_SEL_SHFT             0

/* =====================================================================================

  ---DBG_FLAG_OUTPUT (0x820C2000 + 0x128)---

    DBG_FLAG[31..0]              - (RW) debug flag

 =====================================================================================*/
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_DBG_FLAG_ADDR               WF_RRO_TOP_DBG_FLAG_OUTPUT_ADDR
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_DBG_FLAG_MASK               0xFFFFFFFF                // DBG_FLAG[31..0]
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_DBG_FLAG_SHFT               0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_MAP_0 (0x820C2000 + 0x140)---

    RXD_MAP_DW0[31..0]           - (RW) RXD DW0 map

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_RXD_MAP_DW0_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_RXD_MAP_DW0_MASK      0xFFFFFFFF                // RXD_MAP_DW0[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_RXD_MAP_DW0_SHFT      0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_MAP_1 (0x820C2000 + 0x144)---

    RXD_MAP_DW1[31..0]           - (RW) RXD DW1 map

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_RXD_MAP_DW1_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_RXD_MAP_DW1_MASK      0xFFFFFFFF                // RXD_MAP_DW1[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_RXD_MAP_DW1_SHFT      0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_MAP_2 (0x820C2000 + 0x148)---

    RXD_MAP_DW2[31..0]           - (RW) RXD DW2 map

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_RXD_MAP_DW2_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_RXD_MAP_DW2_MASK      0xFFFFFFFF                // RXD_MAP_DW2[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_RXD_MAP_DW2_SHFT      0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_MAP_3 (0x820C2000 + 0x14C)---

    RXD_MAP_DW3[31..0]           - (RW) RXD DW3 map

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_RXD_MAP_DW3_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_RXD_MAP_DW3_MASK      0xFFFFFFFF                // RXD_MAP_DW3[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_RXD_MAP_DW3_SHFT      0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_MAP_4 (0x820C2000 + 0x150)---

    RXD_MAP_DW4[31..0]           - (RW) RXD DW4 map

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_RXD_MAP_DW4_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_RXD_MAP_DW4_MASK      0xFFFFFFFF                // RXD_MAP_DW4[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_RXD_MAP_DW4_SHFT      0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_VALUE_0 (0x820C2000 + 0x160)---

    RXD_VALUE_DW0[31..0]         - (RW) RXD DW0 value

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_RXD_VALUE_DW0_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_RXD_VALUE_DW0_MASK  0xFFFFFFFF                // RXD_VALUE_DW0[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_RXD_VALUE_DW0_SHFT  0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_VALUE_1 (0x820C2000 + 0x164)---

    RXD_VALUE_DW1[31..0]         - (RW) RXD DW1 value

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_RXD_VALUE_DW1_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_RXD_VALUE_DW1_MASK  0xFFFFFFFF                // RXD_VALUE_DW1[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_RXD_VALUE_DW1_SHFT  0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_VALUE_2 (0x820C2000 + 0x168)---

    RXD_VALUE_DW2[31..0]         - (RW) RXD DW2 value

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_RXD_VALUE_DW2_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_RXD_VALUE_DW2_MASK  0xFFFFFFFF                // RXD_VALUE_DW2[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_RXD_VALUE_DW2_SHFT  0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_VALUE_3 (0x820C2000 + 0x16C)---

    RXD_VALUE_DW3[31..0]         - (RW) RXD DW3 value

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_RXD_VALUE_DW3_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_RXD_VALUE_DW3_MASK  0xFFFFFFFF                // RXD_VALUE_DW3[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_RXD_VALUE_DW3_SHFT  0

/* =====================================================================================

  ---HIF_RXD_DST_SEL_VALUE_4 (0x820C2000 + 0x170)---

    RXD_VALUE_DW4[31..0]         - (RW) RXD DW4 value

 =====================================================================================*/
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_RXD_VALUE_DW4_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_RXD_VALUE_DW4_MASK  0xFFFFFFFF                // RXD_VALUE_DW4[31..0]
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_RXD_VALUE_DW4_SHFT  0

/* =====================================================================================

  ---STATISTIC_0 (0x820C2000 + 0x180)---

    STEP_ONE_CNT[31..0]          - (RC) The STEP_ONE case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_0_STEP_ONE_CNT_ADDR               WF_RRO_TOP_STATISTIC_0_ADDR
#define WF_RRO_TOP_STATISTIC_0_STEP_ONE_CNT_MASK               0xFFFFFFFF                // STEP_ONE_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_0_STEP_ONE_CNT_SHFT               0

/* =====================================================================================

  ---STATISTIC_1 (0x820C2000 + 0x184)---

    REPEAT_CNT[31..0]            - (RC) The REPEAT case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_1_REPEAT_CNT_ADDR                 WF_RRO_TOP_STATISTIC_1_ADDR
#define WF_RRO_TOP_STATISTIC_1_REPEAT_CNT_MASK                 0xFFFFFFFF                // REPEAT_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_1_REPEAT_CNT_SHFT                 0

/* =====================================================================================

  ---STATISTIC_2 (0x820C2000 + 0x188)---

    OLDPKT_CNT[31..0]            - (RC) The OLDPKT case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_2_OLDPKT_CNT_ADDR                 WF_RRO_TOP_STATISTIC_2_ADDR
#define WF_RRO_TOP_STATISTIC_2_OLDPKT_CNT_MASK                 0xFFFFFFFF                // OLDPKT_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_2_OLDPKT_CNT_SHFT                 0

/* =====================================================================================

  ---STATISTIC_3 (0x820C2000 + 0x18C)---

    WITHIN_CNT[31..0]            - (RC) The WITHIN case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_3_WITHIN_CNT_ADDR                 WF_RRO_TOP_STATISTIC_3_ADDR
#define WF_RRO_TOP_STATISTIC_3_WITHIN_CNT_MASK                 0xFFFFFFFF                // WITHIN_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_3_WITHIN_CNT_SHFT                 0

/* =====================================================================================

  ---STATISTIC_4 (0x820C2000 + 0x190)---

    SURPASS_CNT[31..0]           - (RC) The SURPASS case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_4_SURPASS_CNT_ADDR                WF_RRO_TOP_STATISTIC_4_ADDR
#define WF_RRO_TOP_STATISTIC_4_SURPASS_CNT_MASK                0xFFFFFFFF                // SURPASS_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_4_SURPASS_CNT_SHFT                0

/* =====================================================================================

  ---STATISTIC_5 (0x820C2000 + 0x194)---

    BAR_CNT[31..0]               - (RC) The BAR case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_5_BAR_CNT_ADDR                    WF_RRO_TOP_STATISTIC_5_ADDR
#define WF_RRO_TOP_STATISTIC_5_BAR_CNT_MASK                    0xFFFFFFFF                // BAR_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_5_BAR_CNT_SHFT                    0

/* =====================================================================================

  ---STATISTIC_6 (0x820C2000 + 0x198)---

    SURPASS_BIG_GAP_CNT[31..0]   - (RC) The SURPASS with big gap case counter (TBD)

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_6_SURPASS_BIG_GAP_CNT_ADDR        WF_RRO_TOP_STATISTIC_6_ADDR
#define WF_RRO_TOP_STATISTIC_6_SURPASS_BIG_GAP_CNT_MASK        0xFFFFFFFF                // SURPASS_BIG_GAP_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_6_SURPASS_BIG_GAP_CNT_SHFT        0

/* =====================================================================================

  ---STATISTIC_7 (0x820C2000 + 0x19C)---

    DISCONNECT_CNT[31..0]        - (RC) The DISCONNECT case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_7_DISCONNECT_CNT_ADDR             WF_RRO_TOP_STATISTIC_7_ADDR
#define WF_RRO_TOP_STATISTIC_7_DISCONNECT_CNT_MASK             0xFFFFFFFF                // DISCONNECT_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_7_DISCONNECT_CNT_SHFT             0

/* =====================================================================================

  ---STATISTIC_8 (0x820C2000 + 0x1A0)---

    INVALID[31..0]               - (RC) The INVALID case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_8_INVALID_ADDR                    WF_RRO_TOP_STATISTIC_8_ADDR
#define WF_RRO_TOP_STATISTIC_8_INVALID_MASK                    0xFFFFFFFF                // INVALID[31..0]
#define WF_RRO_TOP_STATISTIC_8_INVALID_SHFT                    0

/* =====================================================================================

  ---STATISTIC_9 (0x820C2000 + 0x1A4)---

    TO_STEP_CNT[31..0]           - (RC) The TimeOut step-one case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_9_TO_STEP_CNT_ADDR                WF_RRO_TOP_STATISTIC_9_ADDR
#define WF_RRO_TOP_STATISTIC_9_TO_STEP_CNT_MASK                0xFFFFFFFF                // TO_STEP_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_9_TO_STEP_CNT_SHFT                0

/* =====================================================================================

  ---STATISTIC_10 (0x820C2000 + 0x1A8)---

    TO_FLUSH_CNT[31..0]          - (RC) The TimeOut flush case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_10_TO_FLUSH_CNT_ADDR              WF_RRO_TOP_STATISTIC_10_ADDR
#define WF_RRO_TOP_STATISTIC_10_TO_FLUSH_CNT_MASK              0xFFFFFFFF                // TO_FLUSH_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_10_TO_FLUSH_CNT_SHFT              0

/* =====================================================================================

  ---STATISTIC_11 (0x820C2000 + 0x1AC)---

    BFRO_STEPN_CNT[31..0]        - (RC) The Buffer ran-out step-N case counter

 =====================================================================================*/
#define WF_RRO_TOP_STATISTIC_11_BFRO_STEPN_CNT_ADDR            WF_RRO_TOP_STATISTIC_11_ADDR
#define WF_RRO_TOP_STATISTIC_11_BFRO_STEPN_CNT_MASK            0xFFFFFFFF                // BFRO_STEPN_CNT[31..0]
#define WF_RRO_TOP_STATISTIC_11_BFRO_STEPN_CNT_SHFT            0

/* =====================================================================================

  ---MIB_CTRL_0 (0x820C2000 + 0x1B0)---

    MIB_CNT_ENA[0]               - (RO) mib counter active status 
                                     0 : non-active
                                     1 : active
                                     // write 1 restart sample period
    RESERVED1[15..1]             - (RO) Reserved bits
    MIB_PAUSE_SEL[16]            - (RW) Pause /full detect for mib counter select
                                     0 : pause 
                                     1 : full
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CTRL_0_MIB_PAUSE_SEL_ADDR               WF_RRO_TOP_MIB_CTRL_0_ADDR
#define WF_RRO_TOP_MIB_CTRL_0_MIB_PAUSE_SEL_MASK               0x00010000                // MIB_PAUSE_SEL[16]
#define WF_RRO_TOP_MIB_CTRL_0_MIB_PAUSE_SEL_SHFT               16
#define WF_RRO_TOP_MIB_CTRL_0_MIB_CNT_ENA_ADDR                 WF_RRO_TOP_MIB_CTRL_0_ADDR
#define WF_RRO_TOP_MIB_CTRL_0_MIB_CNT_ENA_MASK                 0x00000001                // MIB_CNT_ENA[0]
#define WF_RRO_TOP_MIB_CTRL_0_MIB_CNT_ENA_SHFT                 0

/* =====================================================================================

  ---MIB_CTRL_1 (0x820C2000 + 0x1B4)---

    MIB_SAMPLE_TIME[31..0]       - (RW) mib sample time; disable mib counter if cr value is 0
                                     // read/write restart sample period

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CTRL_1_MIB_SAMPLE_TIME_ADDR             WF_RRO_TOP_MIB_CTRL_1_ADDR
#define WF_RRO_TOP_MIB_CTRL_1_MIB_SAMPLE_TIME_MASK             0xFFFFFFFF                // MIB_SAMPLE_TIME[31..0]
#define WF_RRO_TOP_MIB_CTRL_1_MIB_SAMPLE_TIME_SHFT             0

/* =====================================================================================

  ---MIB_CNT_0 (0x820C2000 + 0x1B8)---

    MIB_CNT_0[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_0_MIB_CNT_0_ADDR                    WF_RRO_TOP_MIB_CNT_0_ADDR
#define WF_RRO_TOP_MIB_CNT_0_MIB_CNT_0_MASK                    0xFFFFFFFF                // MIB_CNT_0[31..0]
#define WF_RRO_TOP_MIB_CNT_0_MIB_CNT_0_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_1 (0x820C2000 + 0x1BC)---

    MIB_CNT_1[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_1_MIB_CNT_1_ADDR                    WF_RRO_TOP_MIB_CNT_1_ADDR
#define WF_RRO_TOP_MIB_CNT_1_MIB_CNT_1_MASK                    0xFFFFFFFF                // MIB_CNT_1[31..0]
#define WF_RRO_TOP_MIB_CNT_1_MIB_CNT_1_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_2 (0x820C2000 + 0x1C0)---

    MIB_CNT_2[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_2_MIB_CNT_2_ADDR                    WF_RRO_TOP_MIB_CNT_2_ADDR
#define WF_RRO_TOP_MIB_CNT_2_MIB_CNT_2_MASK                    0xFFFFFFFF                // MIB_CNT_2[31..0]
#define WF_RRO_TOP_MIB_CNT_2_MIB_CNT_2_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_3 (0x820C2000 + 0x1C4)---

    MIB_CNT_3[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_3_MIB_CNT_3_ADDR                    WF_RRO_TOP_MIB_CNT_3_ADDR
#define WF_RRO_TOP_MIB_CNT_3_MIB_CNT_3_MASK                    0xFFFFFFFF                // MIB_CNT_3[31..0]
#define WF_RRO_TOP_MIB_CNT_3_MIB_CNT_3_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_4 (0x820C2000 + 0x1C8)---

    MIB_CNT_4[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_4_MIB_CNT_4_ADDR                    WF_RRO_TOP_MIB_CNT_4_ADDR
#define WF_RRO_TOP_MIB_CNT_4_MIB_CNT_4_MASK                    0xFFFFFFFF                // MIB_CNT_4[31..0]
#define WF_RRO_TOP_MIB_CNT_4_MIB_CNT_4_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_5 (0x820C2000 + 0x1CC)---

    MIB_CNT_5[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_5_MIB_CNT_5_ADDR                    WF_RRO_TOP_MIB_CNT_5_ADDR
#define WF_RRO_TOP_MIB_CNT_5_MIB_CNT_5_MASK                    0xFFFFFFFF                // MIB_CNT_5[31..0]
#define WF_RRO_TOP_MIB_CNT_5_MIB_CNT_5_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_6 (0x820C2000 + 0x1D0)---

    MIB_CNT_6[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_6_MIB_CNT_6_ADDR                    WF_RRO_TOP_MIB_CNT_6_ADDR
#define WF_RRO_TOP_MIB_CNT_6_MIB_CNT_6_MASK                    0xFFFFFFFF                // MIB_CNT_6[31..0]
#define WF_RRO_TOP_MIB_CNT_6_MIB_CNT_6_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_7 (0x820C2000 + 0x1D4)---

    MIB_CNT_7[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_7_MIB_CNT_7_ADDR                    WF_RRO_TOP_MIB_CNT_7_ADDR
#define WF_RRO_TOP_MIB_CNT_7_MIB_CNT_7_MASK                    0xFFFFFFFF                // MIB_CNT_7[31..0]
#define WF_RRO_TOP_MIB_CNT_7_MIB_CNT_7_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_8 (0x820C2000 + 0x1D8)---

    MIB_CNT_8[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_8_MIB_CNT_8_ADDR                    WF_RRO_TOP_MIB_CNT_8_ADDR
#define WF_RRO_TOP_MIB_CNT_8_MIB_CNT_8_MASK                    0xFFFFFFFF                // MIB_CNT_8[31..0]
#define WF_RRO_TOP_MIB_CNT_8_MIB_CNT_8_SHFT                    0

/* =====================================================================================

  ---MIB_CNT_9 (0x820C2000 + 0x1DC)---

    MIB_CNT_9[31..0]             - (RO) mib counter

 =====================================================================================*/
#define WF_RRO_TOP_MIB_CNT_9_MIB_CNT_9_ADDR                    WF_RRO_TOP_MIB_CNT_9_ADDR
#define WF_RRO_TOP_MIB_CNT_9_MIB_CNT_9_MASK                    0xFFFFFFFF                // MIB_CNT_9[31..0]
#define WF_RRO_TOP_MIB_CNT_9_MIB_CNT_9_SHFT                    0

/* =====================================================================================

  ---HOST_INT_STS (0x820C2000 + 0x200)---

    HOST_RRO_DONE_INT[0]         - (W1C) RRO write indicate command trigger host acces indicate command
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_HOST_INT_STS_HOST_RRO_DONE_INT_ADDR         WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_HOST_RRO_DONE_INT_MASK         0x00000001                // HOST_RRO_DONE_INT[0]
#define WF_RRO_TOP_HOST_INT_STS_HOST_RRO_DONE_INT_SHFT         0

/* =====================================================================================

  ---HOST_INT_ENA (0x820C2000 + 0x204)---

    HOST_RRO_DONE_ENA[0]         - (RW) enable RRO trigger interrupt
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_HOST_INT_ENA_HOST_RRO_DONE_ENA_ADDR         WF_RRO_TOP_HOST_INT_ENA_ADDR
#define WF_RRO_TOP_HOST_INT_ENA_HOST_RRO_DONE_ENA_MASK         0x00000001                // HOST_RRO_DONE_ENA[0]
#define WF_RRO_TOP_HOST_INT_ENA_HOST_RRO_DONE_ENA_SHFT         0

/* =====================================================================================

  ---MCU_INT_STS (0x820C2000 + 0x210)---

    MCU_RRO_DONE_INT[0]          - (W1C) RRO write indicate command infor mcu
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_MCU_INT_STS_MCU_RRO_DONE_INT_ADDR           WF_RRO_TOP_MCU_INT_STS_ADDR
#define WF_RRO_TOP_MCU_INT_STS_MCU_RRO_DONE_INT_MASK           0x00000001                // MCU_RRO_DONE_INT[0]
#define WF_RRO_TOP_MCU_INT_STS_MCU_RRO_DONE_INT_SHFT           0

/* =====================================================================================

  ---MCU_INT_ENA (0x820C2000 + 0x214)---

    MCU_RRO_DONE_INT_ENA[0]      - (RW) enable RRO write indicate command infor mcu
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_MCU_INT_ENA_MCU_RRO_DONE_INT_ENA_ADDR       WF_RRO_TOP_MCU_INT_ENA_ADDR
#define WF_RRO_TOP_MCU_INT_ENA_MCU_RRO_DONE_INT_ENA_MASK       0x00000001                // MCU_RRO_DONE_INT_ENA[0]
#define WF_RRO_TOP_MCU_INT_ENA_MCU_RRO_DONE_INT_ENA_SHFT       0

/* =====================================================================================

  ---RRO_BUSY_STATUS (0x820C2000 + 0x220)---

    CR_CFG_BUST[0]               - (RO) CR_CFG_BUST
    BUF_RUNOUT_BUSY[1]           - (RO) BUF_RUNOUT_BUSY
    TIMEOUT_BUSY[2]              - (RO) TIMEOUT_BUSY
    IND_RING_BUSY[3]             - (RO) IND_BUSY
    IND_BUSY[4]                  - (RO) IND_RING_BUSY
    RRO_ENG_BUSY[5]              - (RO) RRO_ENG_BUSY
    CACHE_BUSY[6]                - (RO) CACHE_BUSY
    SETBL_BUSY[7]                - (RO) SETBL_BUSY
    DISP_BUSY[8]                 - (RO) DISP_BUSY
    INT_APB_BUSY[9]              - (RO) INT_APB_BUSY
    EXT_APB_BUSY[10]             - (RO) EXT_APB_BUSY
    AXI_BUSY[11]                 - (RO) AXI_BUSY
    HIF_RXD_BUSY[12]             - (RO) HIF_RXD_BUSY
    RESERVED13[30..13]           - (RO) Reserved bits
    WF_RRO_OSC_EN[31]            - (RO) WF_RRO_OSC_EN

 =====================================================================================*/
#define WF_RRO_TOP_RRO_BUSY_STATUS_WF_RRO_OSC_EN_ADDR          WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_WF_RRO_OSC_EN_MASK          0x80000000                // WF_RRO_OSC_EN[31]
#define WF_RRO_TOP_RRO_BUSY_STATUS_WF_RRO_OSC_EN_SHFT          31
#define WF_RRO_TOP_RRO_BUSY_STATUS_HIF_RXD_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_HIF_RXD_BUSY_MASK           0x00001000                // HIF_RXD_BUSY[12]
#define WF_RRO_TOP_RRO_BUSY_STATUS_HIF_RXD_BUSY_SHFT           12
#define WF_RRO_TOP_RRO_BUSY_STATUS_AXI_BUSY_ADDR               WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_AXI_BUSY_MASK               0x00000800                // AXI_BUSY[11]
#define WF_RRO_TOP_RRO_BUSY_STATUS_AXI_BUSY_SHFT               11
#define WF_RRO_TOP_RRO_BUSY_STATUS_EXT_APB_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_EXT_APB_BUSY_MASK           0x00000400                // EXT_APB_BUSY[10]
#define WF_RRO_TOP_RRO_BUSY_STATUS_EXT_APB_BUSY_SHFT           10
#define WF_RRO_TOP_RRO_BUSY_STATUS_INT_APB_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_INT_APB_BUSY_MASK           0x00000200                // INT_APB_BUSY[9]
#define WF_RRO_TOP_RRO_BUSY_STATUS_INT_APB_BUSY_SHFT           9
#define WF_RRO_TOP_RRO_BUSY_STATUS_DISP_BUSY_ADDR              WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_DISP_BUSY_MASK              0x00000100                // DISP_BUSY[8]
#define WF_RRO_TOP_RRO_BUSY_STATUS_DISP_BUSY_SHFT              8
#define WF_RRO_TOP_RRO_BUSY_STATUS_SETBL_BUSY_ADDR             WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_SETBL_BUSY_MASK             0x00000080                // SETBL_BUSY[7]
#define WF_RRO_TOP_RRO_BUSY_STATUS_SETBL_BUSY_SHFT             7
#define WF_RRO_TOP_RRO_BUSY_STATUS_CACHE_BUSY_ADDR             WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_CACHE_BUSY_MASK             0x00000040                // CACHE_BUSY[6]
#define WF_RRO_TOP_RRO_BUSY_STATUS_CACHE_BUSY_SHFT             6
#define WF_RRO_TOP_RRO_BUSY_STATUS_RRO_ENG_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_RRO_ENG_BUSY_MASK           0x00000020                // RRO_ENG_BUSY[5]
#define WF_RRO_TOP_RRO_BUSY_STATUS_RRO_ENG_BUSY_SHFT           5
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_BUSY_ADDR               WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_BUSY_MASK               0x00000010                // IND_BUSY[4]
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_BUSY_SHFT               4
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_RING_BUSY_ADDR          WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_RING_BUSY_MASK          0x00000008                // IND_RING_BUSY[3]
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_RING_BUSY_SHFT          3
#define WF_RRO_TOP_RRO_BUSY_STATUS_TIMEOUT_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_TIMEOUT_BUSY_MASK           0x00000004                // TIMEOUT_BUSY[2]
#define WF_RRO_TOP_RRO_BUSY_STATUS_TIMEOUT_BUSY_SHFT           2
#define WF_RRO_TOP_RRO_BUSY_STATUS_BUF_RUNOUT_BUSY_ADDR        WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_BUF_RUNOUT_BUSY_MASK        0x00000002                // BUF_RUNOUT_BUSY[1]
#define WF_RRO_TOP_RRO_BUSY_STATUS_BUF_RUNOUT_BUSY_SHFT        1
#define WF_RRO_TOP_RRO_BUSY_STATUS_CR_CFG_BUST_ADDR            WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_CR_CFG_BUST_MASK            0x00000001                // CR_CFG_BUST[0]
#define WF_RRO_TOP_RRO_BUSY_STATUS_CR_CFG_BUST_SHFT            0

/* =====================================================================================

  ---RRO_BUSY_ENA (0x820C2000 + 0x224)---

    CR_CFG_BUST_ENA[0]           - (RW) CR_CFG_BUST_ENA
    BUF_RUNOUT_BUSY_ENA[1]       - (RW) BUF_RUNOUT_BUSY_ENA
    TIMEOUT_BUSY_ENA[2]          - (RW) TIMEOUT_BUSY_ENA
    IND_RING_BUSY_ENA[3]         - (RW) IND_BUSY_ENA
    IND_BUSY_ENA[4]              - (RW) IND_RING_BUSY_ENA
    RRO_ENG_BUSY_ENA[5]          - (RW) RRO_ENG_BUSY_ENA
    CACHE_BUSY_ENA[6]            - (RW) CACHE_BUSY_ENA
    SETBL_BUSY_ENA[7]            - (RW) SETBL_BUSY_ENA
    DISP_BUSY_ENA[8]             - (RW) DISP_BUSY_ENA
    INT_APB_BUSY_ENA[9]          - (RW) INT_APB_BUSY_ENA
    EXT_APB_BUSY_ENA[10]         - (RW) EXT_APB_BUSY_ENA
    AXI_IDLE_BUSY_ENA[11]        - (RW) AXI_IDLE_BUSY_ENA
    HIF_RXD_BUSY_ENA[12]         - (RW) HIF_RXD_BUSY_ENA
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RRO_BUSY_ENA_HIF_RXD_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_HIF_RXD_BUSY_ENA_MASK          0x00001000                // HIF_RXD_BUSY_ENA[12]
#define WF_RRO_TOP_RRO_BUSY_ENA_HIF_RXD_BUSY_ENA_SHFT          12
#define WF_RRO_TOP_RRO_BUSY_ENA_AXI_IDLE_BUSY_ENA_ADDR         WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_AXI_IDLE_BUSY_ENA_MASK         0x00000800                // AXI_IDLE_BUSY_ENA[11]
#define WF_RRO_TOP_RRO_BUSY_ENA_AXI_IDLE_BUSY_ENA_SHFT         11
#define WF_RRO_TOP_RRO_BUSY_ENA_EXT_APB_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_EXT_APB_BUSY_ENA_MASK          0x00000400                // EXT_APB_BUSY_ENA[10]
#define WF_RRO_TOP_RRO_BUSY_ENA_EXT_APB_BUSY_ENA_SHFT          10
#define WF_RRO_TOP_RRO_BUSY_ENA_INT_APB_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_INT_APB_BUSY_ENA_MASK          0x00000200                // INT_APB_BUSY_ENA[9]
#define WF_RRO_TOP_RRO_BUSY_ENA_INT_APB_BUSY_ENA_SHFT          9
#define WF_RRO_TOP_RRO_BUSY_ENA_DISP_BUSY_ENA_ADDR             WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_DISP_BUSY_ENA_MASK             0x00000100                // DISP_BUSY_ENA[8]
#define WF_RRO_TOP_RRO_BUSY_ENA_DISP_BUSY_ENA_SHFT             8
#define WF_RRO_TOP_RRO_BUSY_ENA_SETBL_BUSY_ENA_ADDR            WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_SETBL_BUSY_ENA_MASK            0x00000080                // SETBL_BUSY_ENA[7]
#define WF_RRO_TOP_RRO_BUSY_ENA_SETBL_BUSY_ENA_SHFT            7
#define WF_RRO_TOP_RRO_BUSY_ENA_CACHE_BUSY_ENA_ADDR            WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_CACHE_BUSY_ENA_MASK            0x00000040                // CACHE_BUSY_ENA[6]
#define WF_RRO_TOP_RRO_BUSY_ENA_CACHE_BUSY_ENA_SHFT            6
#define WF_RRO_TOP_RRO_BUSY_ENA_RRO_ENG_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_RRO_ENG_BUSY_ENA_MASK          0x00000020                // RRO_ENG_BUSY_ENA[5]
#define WF_RRO_TOP_RRO_BUSY_ENA_RRO_ENG_BUSY_ENA_SHFT          5
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_BUSY_ENA_ADDR              WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_BUSY_ENA_MASK              0x00000010                // IND_BUSY_ENA[4]
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_BUSY_ENA_SHFT              4
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_RING_BUSY_ENA_ADDR         WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_RING_BUSY_ENA_MASK         0x00000008                // IND_RING_BUSY_ENA[3]
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_RING_BUSY_ENA_SHFT         3
#define WF_RRO_TOP_RRO_BUSY_ENA_TIMEOUT_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_TIMEOUT_BUSY_ENA_MASK          0x00000004                // TIMEOUT_BUSY_ENA[2]
#define WF_RRO_TOP_RRO_BUSY_ENA_TIMEOUT_BUSY_ENA_SHFT          2
#define WF_RRO_TOP_RRO_BUSY_ENA_BUF_RUNOUT_BUSY_ENA_ADDR       WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_BUF_RUNOUT_BUSY_ENA_MASK       0x00000002                // BUF_RUNOUT_BUSY_ENA[1]
#define WF_RRO_TOP_RRO_BUSY_ENA_BUF_RUNOUT_BUSY_ENA_SHFT       1
#define WF_RRO_TOP_RRO_BUSY_ENA_CR_CFG_BUST_ENA_ADDR           WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_CR_CFG_BUST_ENA_MASK           0x00000001                // CR_CFG_BUST_ENA[0]
#define WF_RRO_TOP_RRO_BUSY_ENA_CR_CFG_BUST_ENA_SHFT           0

/* =====================================================================================

  ---RRO_PRI_DLY_INT_CFG0 (0x820C2000 + 0x2F0)---

    PRI0_MAX_PTIME[7..0]         - (RW) CFG #0 delay time in unit of 20us
    PRI0_MAX_PINT[14..8]         - (RW) CFG #0 delay number in unit of interrupt event
    PRI0_DLY_INT_EN[15]          - (RW) CFG #0 delay interrupt enable
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR   WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK   0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT   15
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR     WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK     0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT     8
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR    WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK    0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT    0

/* =====================================================================================

  ---CACHE_LRU_INFO (0x820C2000 + 0x2FC)---

    HEAD_ID[6..0]                - (RW) The head cache id of LRU list.
    RESERVED7[7]                 - (RO) Reserved bits
    TAIL_ID[14..8]               - (RW) The tail cache id of LRU list.
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_LRU_INFO_TAIL_ID_ADDR                 WF_RRO_TOP_CACHE_LRU_INFO_ADDR
#define WF_RRO_TOP_CACHE_LRU_INFO_TAIL_ID_MASK                 0x00007F00                // TAIL_ID[14..8]
#define WF_RRO_TOP_CACHE_LRU_INFO_TAIL_ID_SHFT                 8
#define WF_RRO_TOP_CACHE_LRU_INFO_HEAD_ID_ADDR                 WF_RRO_TOP_CACHE_LRU_INFO_ADDR
#define WF_RRO_TOP_CACHE_LRU_INFO_HEAD_ID_MASK                 0x0000007F                // HEAD_ID[6..0]
#define WF_RRO_TOP_CACHE_LRU_INFO_HEAD_ID_SHFT                 0

/* =====================================================================================

  ---LRU_FW_LIST_0 (0x820C2000 + 0x300)---

    IDX_0[6..0]                  - (RW) The next cache id of LRU list[0], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_1[14..8]                 - (RW) The next cache id of LRU list[1], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_2[22..16]                - (RW) The next cache id of LRU list[2], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_3[30..24]                - (RW) The next cache id of LRU list[3], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_3_ADDR                    WF_RRO_TOP_LRU_FW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_3_MASK                    0x7F000000                // IDX_3[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_3_SHFT                    24
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_2_ADDR                    WF_RRO_TOP_LRU_FW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_2_MASK                    0x007F0000                // IDX_2[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_2_SHFT                    16
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_1_ADDR                    WF_RRO_TOP_LRU_FW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_1_MASK                    0x00007F00                // IDX_1[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_1_SHFT                    8
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_0_ADDR                    WF_RRO_TOP_LRU_FW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_0_MASK                    0x0000007F                // IDX_0[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_0_IDX_0_SHFT                    0

/* =====================================================================================

  ---LRU_FW_LIST_1 (0x820C2000 + 0x304)---

    IDX_4[6..0]                  - (RW) The next cache id of LRU list[4], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_5[14..8]                 - (RW) The next cache id of LRU list[5], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_6[22..16]                - (RW) The next cache id of LRU list[6], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_7[30..24]                - (RW) The next cache id of LRU list[7], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_7_ADDR                    WF_RRO_TOP_LRU_FW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_7_MASK                    0x7F000000                // IDX_7[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_7_SHFT                    24
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_6_ADDR                    WF_RRO_TOP_LRU_FW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_6_MASK                    0x007F0000                // IDX_6[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_6_SHFT                    16
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_5_ADDR                    WF_RRO_TOP_LRU_FW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_5_MASK                    0x00007F00                // IDX_5[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_5_SHFT                    8
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_4_ADDR                    WF_RRO_TOP_LRU_FW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_4_MASK                    0x0000007F                // IDX_4[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_1_IDX_4_SHFT                    0

/* =====================================================================================

  ---LRU_FW_LIST_2 (0x820C2000 + 0x308)---

    IDX_8[6..0]                  - (RW) The next cache id of LRU list[8], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_9[14..8]                 - (RW) The next cache id of LRU list[9], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_10[22..16]               - (RW) The next cache id of LRU list[10], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_11[30..24]               - (RW) The next cache id of LRU list[11], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_11_ADDR                   WF_RRO_TOP_LRU_FW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_11_MASK                   0x7F000000                // IDX_11[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_11_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_10_ADDR                   WF_RRO_TOP_LRU_FW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_10_MASK                   0x007F0000                // IDX_10[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_10_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_9_ADDR                    WF_RRO_TOP_LRU_FW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_9_MASK                    0x00007F00                // IDX_9[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_9_SHFT                    8
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_8_ADDR                    WF_RRO_TOP_LRU_FW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_8_MASK                    0x0000007F                // IDX_8[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_2_IDX_8_SHFT                    0

/* =====================================================================================

  ---LRU_FW_LIST_3 (0x820C2000 + 0x30C)---

    IDX_12[6..0]                 - (RW) The next cache id of LRU list[12], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_13[14..8]                - (RW) The next cache id of LRU list[13], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_14[22..16]               - (RW) The next cache id of LRU list[14], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_15[30..24]               - (RW) The next cache id of LRU list[15], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_15_ADDR                   WF_RRO_TOP_LRU_FW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_15_MASK                   0x7F000000                // IDX_15[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_15_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_14_ADDR                   WF_RRO_TOP_LRU_FW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_14_MASK                   0x007F0000                // IDX_14[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_14_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_13_ADDR                   WF_RRO_TOP_LRU_FW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_13_MASK                   0x00007F00                // IDX_13[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_13_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_12_ADDR                   WF_RRO_TOP_LRU_FW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_12_MASK                   0x0000007F                // IDX_12[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_3_IDX_12_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_4 (0x820C2000 + 0x310)---

    IDX_16[6..0]                 - (RW) The next cache id of LRU list[16], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_17[14..8]                - (RW) The next cache id of LRU list[17], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_18[22..16]               - (RW) The next cache id of LRU list[18], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_19[30..24]               - (RW) The next cache id of LRU list[19], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_19_ADDR                   WF_RRO_TOP_LRU_FW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_19_MASK                   0x7F000000                // IDX_19[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_19_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_18_ADDR                   WF_RRO_TOP_LRU_FW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_18_MASK                   0x007F0000                // IDX_18[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_18_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_17_ADDR                   WF_RRO_TOP_LRU_FW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_17_MASK                   0x00007F00                // IDX_17[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_17_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_16_ADDR                   WF_RRO_TOP_LRU_FW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_16_MASK                   0x0000007F                // IDX_16[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_4_IDX_16_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_5 (0x820C2000 + 0x314)---

    IDX_20[6..0]                 - (RW) The next cache id of LRU list[20], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_21[14..8]                - (RW) The next cache id of LRU list[21], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_22[22..16]               - (RW) The next cache id of LRU list[22], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_23[30..24]               - (RW) The next cache id of LRU list[23], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_23_ADDR                   WF_RRO_TOP_LRU_FW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_23_MASK                   0x7F000000                // IDX_23[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_23_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_22_ADDR                   WF_RRO_TOP_LRU_FW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_22_MASK                   0x007F0000                // IDX_22[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_22_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_21_ADDR                   WF_RRO_TOP_LRU_FW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_21_MASK                   0x00007F00                // IDX_21[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_21_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_20_ADDR                   WF_RRO_TOP_LRU_FW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_20_MASK                   0x0000007F                // IDX_20[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_5_IDX_20_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_6 (0x820C2000 + 0x318)---

    IDX_24[6..0]                 - (RW) The next cache id of LRU list[24], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_25[14..8]                - (RW) The next cache id of LRU list[25], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_26[22..16]               - (RW) The next cache id of LRU list[26], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_27[30..24]               - (RW) The next cache id of LRU list[27], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_27_ADDR                   WF_RRO_TOP_LRU_FW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_27_MASK                   0x7F000000                // IDX_27[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_27_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_26_ADDR                   WF_RRO_TOP_LRU_FW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_26_MASK                   0x007F0000                // IDX_26[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_26_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_25_ADDR                   WF_RRO_TOP_LRU_FW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_25_MASK                   0x00007F00                // IDX_25[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_25_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_24_ADDR                   WF_RRO_TOP_LRU_FW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_24_MASK                   0x0000007F                // IDX_24[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_6_IDX_24_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_7 (0x820C2000 + 0x31C)---

    IDX_28[6..0]                 - (RW) The next cache id of LRU list[28], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_29[14..8]                - (RW) The next cache id of LRU list[29], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_30[22..16]               - (RW) The next cache id of LRU list[30], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_31[30..24]               - (RW) The next cache id of LRU list[31], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_31_ADDR                   WF_RRO_TOP_LRU_FW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_31_MASK                   0x7F000000                // IDX_31[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_31_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_30_ADDR                   WF_RRO_TOP_LRU_FW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_30_MASK                   0x007F0000                // IDX_30[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_30_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_29_ADDR                   WF_RRO_TOP_LRU_FW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_29_MASK                   0x00007F00                // IDX_29[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_29_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_28_ADDR                   WF_RRO_TOP_LRU_FW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_28_MASK                   0x0000007F                // IDX_28[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_7_IDX_28_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_8 (0x820C2000 + 0x320)---

    IDX_32[6..0]                 - (RW) The next cache id of LRU list[32], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_33[14..8]                - (RW) The next cache id of LRU list[33], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_34[22..16]               - (RW) The next cache id of LRU list[34], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_35[30..24]               - (RW) The next cache id of LRU list[35], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_35_ADDR                   WF_RRO_TOP_LRU_FW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_35_MASK                   0x7F000000                // IDX_35[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_35_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_34_ADDR                   WF_RRO_TOP_LRU_FW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_34_MASK                   0x007F0000                // IDX_34[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_34_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_33_ADDR                   WF_RRO_TOP_LRU_FW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_33_MASK                   0x00007F00                // IDX_33[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_33_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_32_ADDR                   WF_RRO_TOP_LRU_FW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_32_MASK                   0x0000007F                // IDX_32[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_8_IDX_32_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_9 (0x820C2000 + 0x324)---

    IDX_36[6..0]                 - (RW) The next cache id of LRU list[36], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_37[14..8]                - (RW) The next cache id of LRU list[37], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_38[22..16]               - (RW) The next cache id of LRU list[38], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_39[30..24]               - (RW) The next cache id of LRU list[39], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_39_ADDR                   WF_RRO_TOP_LRU_FW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_39_MASK                   0x7F000000                // IDX_39[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_39_SHFT                   24
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_38_ADDR                   WF_RRO_TOP_LRU_FW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_38_MASK                   0x007F0000                // IDX_38[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_38_SHFT                   16
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_37_ADDR                   WF_RRO_TOP_LRU_FW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_37_MASK                   0x00007F00                // IDX_37[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_37_SHFT                   8
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_36_ADDR                   WF_RRO_TOP_LRU_FW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_36_MASK                   0x0000007F                // IDX_36[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_9_IDX_36_SHFT                   0

/* =====================================================================================

  ---LRU_FW_LIST_10 (0x820C2000 + 0x328)---

    IDX_40[6..0]                 - (RW) The next cache id of LRU list[40], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_41[14..8]                - (RW) The next cache id of LRU list[41], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_42[22..16]               - (RW) The next cache id of LRU list[42], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_43[30..24]               - (RW) The next cache id of LRU list[43], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_43_ADDR                  WF_RRO_TOP_LRU_FW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_43_MASK                  0x7F000000                // IDX_43[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_43_SHFT                  24
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_42_ADDR                  WF_RRO_TOP_LRU_FW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_42_MASK                  0x007F0000                // IDX_42[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_42_SHFT                  16
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_41_ADDR                  WF_RRO_TOP_LRU_FW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_41_MASK                  0x00007F00                // IDX_41[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_41_SHFT                  8
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_40_ADDR                  WF_RRO_TOP_LRU_FW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_40_MASK                  0x0000007F                // IDX_40[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_10_IDX_40_SHFT                  0

/* =====================================================================================

  ---LRU_FW_LIST_11 (0x820C2000 + 0x32C)---

    IDX_44[6..0]                 - (RW) The next cache id of LRU list[44], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_45[14..8]                - (RW) The next cache id of LRU list[45], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_46[22..16]               - (RW) The next cache id of LRU list[46], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_47[30..24]               - (RW) The next cache id of LRU list[47], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_47_ADDR                  WF_RRO_TOP_LRU_FW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_47_MASK                  0x7F000000                // IDX_47[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_47_SHFT                  24
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_46_ADDR                  WF_RRO_TOP_LRU_FW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_46_MASK                  0x007F0000                // IDX_46[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_46_SHFT                  16
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_45_ADDR                  WF_RRO_TOP_LRU_FW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_45_MASK                  0x00007F00                // IDX_45[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_45_SHFT                  8
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_44_ADDR                  WF_RRO_TOP_LRU_FW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_44_MASK                  0x0000007F                // IDX_44[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_11_IDX_44_SHFT                  0

/* =====================================================================================

  ---LRU_FW_LIST_12 (0x820C2000 + 0x330)---

    IDX_48[6..0]                 - (RW) The next cache id of LRU list[48], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_49[14..8]                - (RW) The next cache id of LRU list[49], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_50[22..16]               - (RW) The next cache id of LRU list[50], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_51[30..24]               - (RW) The next cache id of LRU list[51], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_51_ADDR                  WF_RRO_TOP_LRU_FW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_51_MASK                  0x7F000000                // IDX_51[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_51_SHFT                  24
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_50_ADDR                  WF_RRO_TOP_LRU_FW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_50_MASK                  0x007F0000                // IDX_50[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_50_SHFT                  16
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_49_ADDR                  WF_RRO_TOP_LRU_FW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_49_MASK                  0x00007F00                // IDX_49[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_49_SHFT                  8
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_48_ADDR                  WF_RRO_TOP_LRU_FW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_48_MASK                  0x0000007F                // IDX_48[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_12_IDX_48_SHFT                  0

/* =====================================================================================

  ---LRU_FW_LIST_13 (0x820C2000 + 0x334)---

    IDX_52[6..0]                 - (RW) The next cache id of LRU list[52], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_53[14..8]                - (RW) The next cache id of LRU list[53], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_54[22..16]               - (RW) The next cache id of LRU list[54], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_55[30..24]               - (RW) The next cache id of LRU list[55], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_55_ADDR                  WF_RRO_TOP_LRU_FW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_55_MASK                  0x7F000000                // IDX_55[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_55_SHFT                  24
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_54_ADDR                  WF_RRO_TOP_LRU_FW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_54_MASK                  0x007F0000                // IDX_54[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_54_SHFT                  16
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_53_ADDR                  WF_RRO_TOP_LRU_FW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_53_MASK                  0x00007F00                // IDX_53[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_53_SHFT                  8
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_52_ADDR                  WF_RRO_TOP_LRU_FW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_52_MASK                  0x0000007F                // IDX_52[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_13_IDX_52_SHFT                  0

/* =====================================================================================

  ---LRU_FW_LIST_14 (0x820C2000 + 0x338)---

    IDX_56[6..0]                 - (RW) The next cache id of LRU list[56], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_57[14..8]                - (RW) The next cache id of LRU list[57], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_58[22..16]               - (RW) The next cache id of LRU list[58], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_59[30..24]               - (RW) The next cache id of LRU list[59], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_59_ADDR                  WF_RRO_TOP_LRU_FW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_59_MASK                  0x7F000000                // IDX_59[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_59_SHFT                  24
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_58_ADDR                  WF_RRO_TOP_LRU_FW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_58_MASK                  0x007F0000                // IDX_58[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_58_SHFT                  16
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_57_ADDR                  WF_RRO_TOP_LRU_FW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_57_MASK                  0x00007F00                // IDX_57[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_57_SHFT                  8
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_56_ADDR                  WF_RRO_TOP_LRU_FW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_56_MASK                  0x0000007F                // IDX_56[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_14_IDX_56_SHFT                  0

/* =====================================================================================

  ---LRU_FW_LIST_15 (0x820C2000 + 0x33C)---

    IDX_60[6..0]                 - (RW) The next cache id of LRU list[60], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_61[14..8]                - (RW) The next cache id of LRU list[61], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_62[22..16]               - (RW) The next cache id of LRU list[62], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_63[30..24]               - (RW) The next cache id of LRU list[63], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_63_ADDR                  WF_RRO_TOP_LRU_FW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_63_MASK                  0x7F000000                // IDX_63[30..24]
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_63_SHFT                  24
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_62_ADDR                  WF_RRO_TOP_LRU_FW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_62_MASK                  0x007F0000                // IDX_62[22..16]
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_62_SHFT                  16
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_61_ADDR                  WF_RRO_TOP_LRU_FW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_61_MASK                  0x00007F00                // IDX_61[14..8]
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_61_SHFT                  8
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_60_ADDR                  WF_RRO_TOP_LRU_FW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_60_MASK                  0x0000007F                // IDX_60[6..0]
#define WF_RRO_TOP_LRU_FW_LIST_15_IDX_60_SHFT                  0

/* =====================================================================================

  ---LRU_BW_LIST_0 (0x820C2000 + 0x340)---

    IDX_0[6..0]                  - (RW) The previous cache id of LRU list[0], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_1[14..8]                 - (RW) The previous cache id of LRU list[1], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_2[22..16]                - (RW) The previous cache id of LRU list[2], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_3[30..24]                - (RW) The previous cache id of LRU list[3], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_3_ADDR                    WF_RRO_TOP_LRU_BW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_3_MASK                    0x7F000000                // IDX_3[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_3_SHFT                    24
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_2_ADDR                    WF_RRO_TOP_LRU_BW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_2_MASK                    0x007F0000                // IDX_2[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_2_SHFT                    16
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_1_ADDR                    WF_RRO_TOP_LRU_BW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_1_MASK                    0x00007F00                // IDX_1[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_1_SHFT                    8
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_0_ADDR                    WF_RRO_TOP_LRU_BW_LIST_0_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_0_MASK                    0x0000007F                // IDX_0[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_0_IDX_0_SHFT                    0

/* =====================================================================================

  ---LRU_BW_LIST_1 (0x820C2000 + 0x344)---

    IDX_4[6..0]                  - (RW) The previous cache id of LRU list[4], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_5[14..8]                 - (RW) The previous cache id of LRU list[5], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_6[22..16]                - (RW) The previous cache id of LRU list[6], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_7[30..24]                - (RW) The previous cache id of LRU list[7], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_7_ADDR                    WF_RRO_TOP_LRU_BW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_7_MASK                    0x7F000000                // IDX_7[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_7_SHFT                    24
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_6_ADDR                    WF_RRO_TOP_LRU_BW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_6_MASK                    0x007F0000                // IDX_6[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_6_SHFT                    16
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_5_ADDR                    WF_RRO_TOP_LRU_BW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_5_MASK                    0x00007F00                // IDX_5[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_5_SHFT                    8
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_4_ADDR                    WF_RRO_TOP_LRU_BW_LIST_1_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_4_MASK                    0x0000007F                // IDX_4[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_1_IDX_4_SHFT                    0

/* =====================================================================================

  ---LRU_BW_LIST_2 (0x820C2000 + 0x348)---

    IDX_8[6..0]                  - (RW) The previous cache id of LRU list[8], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_9[14..8]                 - (RW) The previous cache id of LRU list[9], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_10[22..16]               - (RW) The previous cache id of LRU list[10], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_11[30..24]               - (RW) The previous cache id of LRU list[11], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_11_ADDR                   WF_RRO_TOP_LRU_BW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_11_MASK                   0x7F000000                // IDX_11[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_11_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_10_ADDR                   WF_RRO_TOP_LRU_BW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_10_MASK                   0x007F0000                // IDX_10[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_10_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_9_ADDR                    WF_RRO_TOP_LRU_BW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_9_MASK                    0x00007F00                // IDX_9[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_9_SHFT                    8
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_8_ADDR                    WF_RRO_TOP_LRU_BW_LIST_2_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_8_MASK                    0x0000007F                // IDX_8[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_2_IDX_8_SHFT                    0

/* =====================================================================================

  ---LRU_BW_LIST_3 (0x820C2000 + 0x34C)---

    IDX_12[6..0]                 - (RW) The previous cache id of LRU list[12], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_13[14..8]                - (RW) The previous cache id of LRU list[13], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_14[22..16]               - (RW) The previous cache id of LRU list[14], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_15[30..24]               - (RW) The previous cache id of LRU list[15], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_15_ADDR                   WF_RRO_TOP_LRU_BW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_15_MASK                   0x7F000000                // IDX_15[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_15_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_14_ADDR                   WF_RRO_TOP_LRU_BW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_14_MASK                   0x007F0000                // IDX_14[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_14_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_13_ADDR                   WF_RRO_TOP_LRU_BW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_13_MASK                   0x00007F00                // IDX_13[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_13_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_12_ADDR                   WF_RRO_TOP_LRU_BW_LIST_3_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_12_MASK                   0x0000007F                // IDX_12[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_3_IDX_12_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_4 (0x820C2000 + 0x350)---

    IDX_16[6..0]                 - (RW) The previous cache id of LRU list[16], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_17[14..8]                - (RW) The previous cache id of LRU list[17], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_18[22..16]               - (RW) The previous cache id of LRU list[18], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_19[30..24]               - (RW) The previous cache id of LRU list[19], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_19_ADDR                   WF_RRO_TOP_LRU_BW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_19_MASK                   0x7F000000                // IDX_19[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_19_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_18_ADDR                   WF_RRO_TOP_LRU_BW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_18_MASK                   0x007F0000                // IDX_18[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_18_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_17_ADDR                   WF_RRO_TOP_LRU_BW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_17_MASK                   0x00007F00                // IDX_17[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_17_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_16_ADDR                   WF_RRO_TOP_LRU_BW_LIST_4_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_16_MASK                   0x0000007F                // IDX_16[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_4_IDX_16_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_5 (0x820C2000 + 0x354)---

    IDX_20[6..0]                 - (RW) The previous cache id of LRU list[20], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_21[14..8]                - (RW) The previous cache id of LRU list[21], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_22[22..16]               - (RW) The previous cache id of LRU list[22], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_23[30..24]               - (RW) The previous cache id of LRU list[23], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_23_ADDR                   WF_RRO_TOP_LRU_BW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_23_MASK                   0x7F000000                // IDX_23[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_23_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_22_ADDR                   WF_RRO_TOP_LRU_BW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_22_MASK                   0x007F0000                // IDX_22[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_22_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_21_ADDR                   WF_RRO_TOP_LRU_BW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_21_MASK                   0x00007F00                // IDX_21[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_21_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_20_ADDR                   WF_RRO_TOP_LRU_BW_LIST_5_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_20_MASK                   0x0000007F                // IDX_20[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_5_IDX_20_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_6 (0x820C2000 + 0x358)---

    IDX_24[6..0]                 - (RW) The previous cache id of LRU list[24], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_25[14..8]                - (RW) The previous cache id of LRU list[25], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_26[22..16]               - (RW) The previous cache id of LRU list[26], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_27[30..24]               - (RW) The previous cache id of LRU list[27], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_27_ADDR                   WF_RRO_TOP_LRU_BW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_27_MASK                   0x7F000000                // IDX_27[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_27_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_26_ADDR                   WF_RRO_TOP_LRU_BW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_26_MASK                   0x007F0000                // IDX_26[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_26_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_25_ADDR                   WF_RRO_TOP_LRU_BW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_25_MASK                   0x00007F00                // IDX_25[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_25_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_24_ADDR                   WF_RRO_TOP_LRU_BW_LIST_6_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_24_MASK                   0x0000007F                // IDX_24[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_6_IDX_24_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_7 (0x820C2000 + 0x35C)---

    IDX_28[6..0]                 - (RW) The previous cache id of LRU list[28], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_29[14..8]                - (RW) The previous cache id of LRU list[29], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_30[22..16]               - (RW) The previous cache id of LRU list[30], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_31[30..24]               - (RW) The previous cache id of LRU list[31], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_31_ADDR                   WF_RRO_TOP_LRU_BW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_31_MASK                   0x7F000000                // IDX_31[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_31_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_30_ADDR                   WF_RRO_TOP_LRU_BW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_30_MASK                   0x007F0000                // IDX_30[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_30_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_29_ADDR                   WF_RRO_TOP_LRU_BW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_29_MASK                   0x00007F00                // IDX_29[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_29_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_28_ADDR                   WF_RRO_TOP_LRU_BW_LIST_7_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_28_MASK                   0x0000007F                // IDX_28[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_7_IDX_28_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_8 (0x820C2000 + 0x360)---

    IDX_32[6..0]                 - (RW) The previous cache id of LRU list[32], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_33[14..8]                - (RW) The previous cache id of LRU list[33], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_34[22..16]               - (RW) The previous cache id of LRU list[34], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_35[30..24]               - (RW) The previous cache id of LRU list[35], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_35_ADDR                   WF_RRO_TOP_LRU_BW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_35_MASK                   0x7F000000                // IDX_35[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_35_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_34_ADDR                   WF_RRO_TOP_LRU_BW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_34_MASK                   0x007F0000                // IDX_34[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_34_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_33_ADDR                   WF_RRO_TOP_LRU_BW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_33_MASK                   0x00007F00                // IDX_33[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_33_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_32_ADDR                   WF_RRO_TOP_LRU_BW_LIST_8_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_32_MASK                   0x0000007F                // IDX_32[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_8_IDX_32_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_9 (0x820C2000 + 0x364)---

    IDX_36[6..0]                 - (RW) The previous cache id of LRU list[36], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_37[14..8]                - (RW) The previous cache id of LRU list[37], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_38[22..16]               - (RW) The previous cache id of LRU list[38], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_39[30..24]               - (RW) The previous cache id of LRU list[39], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_39_ADDR                   WF_RRO_TOP_LRU_BW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_39_MASK                   0x7F000000                // IDX_39[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_39_SHFT                   24
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_38_ADDR                   WF_RRO_TOP_LRU_BW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_38_MASK                   0x007F0000                // IDX_38[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_38_SHFT                   16
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_37_ADDR                   WF_RRO_TOP_LRU_BW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_37_MASK                   0x00007F00                // IDX_37[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_37_SHFT                   8
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_36_ADDR                   WF_RRO_TOP_LRU_BW_LIST_9_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_36_MASK                   0x0000007F                // IDX_36[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_9_IDX_36_SHFT                   0

/* =====================================================================================

  ---LRU_BW_LIST_10 (0x820C2000 + 0x368)---

    IDX_40[6..0]                 - (RW) The previous cache id of LRU list[40], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_41[14..8]                - (RW) The previous cache id of LRU list[41], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_42[22..16]               - (RW) The previous cache id of LRU list[42], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_43[30..24]               - (RW) The previous cache id of LRU list[43], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_43_ADDR                  WF_RRO_TOP_LRU_BW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_43_MASK                  0x7F000000                // IDX_43[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_43_SHFT                  24
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_42_ADDR                  WF_RRO_TOP_LRU_BW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_42_MASK                  0x007F0000                // IDX_42[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_42_SHFT                  16
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_41_ADDR                  WF_RRO_TOP_LRU_BW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_41_MASK                  0x00007F00                // IDX_41[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_41_SHFT                  8
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_40_ADDR                  WF_RRO_TOP_LRU_BW_LIST_10_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_40_MASK                  0x0000007F                // IDX_40[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_10_IDX_40_SHFT                  0

/* =====================================================================================

  ---LRU_BW_LIST_11 (0x820C2000 + 0x36C)---

    IDX_44[6..0]                 - (RW) The previous cache id of LRU list[44], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_45[14..8]                - (RW) The previous cache id of LRU list[45], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_46[22..16]               - (RW) The previous cache id of LRU list[46], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_47[30..24]               - (RW) The previous cache id of LRU list[47], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_47_ADDR                  WF_RRO_TOP_LRU_BW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_47_MASK                  0x7F000000                // IDX_47[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_47_SHFT                  24
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_46_ADDR                  WF_RRO_TOP_LRU_BW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_46_MASK                  0x007F0000                // IDX_46[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_46_SHFT                  16
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_45_ADDR                  WF_RRO_TOP_LRU_BW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_45_MASK                  0x00007F00                // IDX_45[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_45_SHFT                  8
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_44_ADDR                  WF_RRO_TOP_LRU_BW_LIST_11_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_44_MASK                  0x0000007F                // IDX_44[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_11_IDX_44_SHFT                  0

/* =====================================================================================

  ---LRU_BW_LIST_12 (0x820C2000 + 0x370)---

    IDX_48[6..0]                 - (RW) The previous cache id of LRU list[48], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_49[14..8]                - (RW) The previous cache id of LRU list[49], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_50[22..16]               - (RW) The previous cache id of LRU list[50], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_51[30..24]               - (RW) The previous cache id of LRU list[51], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_51_ADDR                  WF_RRO_TOP_LRU_BW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_51_MASK                  0x7F000000                // IDX_51[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_51_SHFT                  24
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_50_ADDR                  WF_RRO_TOP_LRU_BW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_50_MASK                  0x007F0000                // IDX_50[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_50_SHFT                  16
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_49_ADDR                  WF_RRO_TOP_LRU_BW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_49_MASK                  0x00007F00                // IDX_49[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_49_SHFT                  8
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_48_ADDR                  WF_RRO_TOP_LRU_BW_LIST_12_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_48_MASK                  0x0000007F                // IDX_48[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_12_IDX_48_SHFT                  0

/* =====================================================================================

  ---LRU_BW_LIST_13 (0x820C2000 + 0x374)---

    IDX_52[6..0]                 - (RW) The previous cache id of LRU list[52], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_53[14..8]                - (RW) The previous cache id of LRU list[53], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_54[22..16]               - (RW) The previous cache id of LRU list[54], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_55[30..24]               - (RW) The previous cache id of LRU list[55], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_55_ADDR                  WF_RRO_TOP_LRU_BW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_55_MASK                  0x7F000000                // IDX_55[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_55_SHFT                  24
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_54_ADDR                  WF_RRO_TOP_LRU_BW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_54_MASK                  0x007F0000                // IDX_54[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_54_SHFT                  16
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_53_ADDR                  WF_RRO_TOP_LRU_BW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_53_MASK                  0x00007F00                // IDX_53[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_53_SHFT                  8
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_52_ADDR                  WF_RRO_TOP_LRU_BW_LIST_13_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_52_MASK                  0x0000007F                // IDX_52[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_13_IDX_52_SHFT                  0

/* =====================================================================================

  ---LRU_BW_LIST_14 (0x820C2000 + 0x378)---

    IDX_56[6..0]                 - (RW) The previous cache id of LRU list[56], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_57[14..8]                - (RW) The previous cache id of LRU list[57], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_58[22..16]               - (RW) The previous cache id of LRU list[58], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_59[30..24]               - (RW) The previous cache id of LRU list[59], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_59_ADDR                  WF_RRO_TOP_LRU_BW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_59_MASK                  0x7F000000                // IDX_59[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_59_SHFT                  24
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_58_ADDR                  WF_RRO_TOP_LRU_BW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_58_MASK                  0x007F0000                // IDX_58[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_58_SHFT                  16
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_57_ADDR                  WF_RRO_TOP_LRU_BW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_57_MASK                  0x00007F00                // IDX_57[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_57_SHFT                  8
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_56_ADDR                  WF_RRO_TOP_LRU_BW_LIST_14_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_56_MASK                  0x0000007F                // IDX_56[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_14_IDX_56_SHFT                  0

/* =====================================================================================

  ---LRU_BW_LIST_15 (0x820C2000 + 0x37C)---

    IDX_60[6..0]                 - (RW) The previous cache id of LRU list[60], 0x7F means NULL.
    RESERVED7[7]                 - (RO) Reserved bits
    IDX_61[14..8]                - (RW) The previous cache id of LRU list[61], 0x7F means NULL.
    RESERVED15[15]               - (RO) Reserved bits
    IDX_62[22..16]               - (RW) The previous cache id of LRU list[62], 0x7F means NULL.
    RESERVED23[23]               - (RO) Reserved bits
    IDX_63[30..24]               - (RW) The previous cache id of LRU list[63], 0x7F means NULL.
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_63_ADDR                  WF_RRO_TOP_LRU_BW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_63_MASK                  0x7F000000                // IDX_63[30..24]
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_63_SHFT                  24
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_62_ADDR                  WF_RRO_TOP_LRU_BW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_62_MASK                  0x007F0000                // IDX_62[22..16]
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_62_SHFT                  16
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_61_ADDR                  WF_RRO_TOP_LRU_BW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_61_MASK                  0x00007F00                // IDX_61[14..8]
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_61_SHFT                  8
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_60_ADDR                  WF_RRO_TOP_LRU_BW_LIST_15_ADDR
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_60_MASK                  0x0000007F                // IDX_60[6..0]
#define WF_RRO_TOP_LRU_BW_LIST_15_IDX_60_SHFT                  0

/* =====================================================================================

  ---CACHE_INFO_0 (0x820C2000 + 0x380)---

    TAG_0[9..0]                  - (RW) BA_BITMAP_CACHE[0].tag
    VALID_0[10]                  - (RW) BA_BITMAP_CACHE[0].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_1[25..16]                - (RW) BA_BITMAP_CACHE[1].tag
    VALID_1[26]                  - (RW) BA_BITMAP_CACHE[1].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_0_VALID_1_ADDR                   WF_RRO_TOP_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_CACHE_INFO_0_VALID_1_MASK                   0x04000000                // VALID_1[26]
#define WF_RRO_TOP_CACHE_INFO_0_VALID_1_SHFT                   26
#define WF_RRO_TOP_CACHE_INFO_0_TAG_1_ADDR                     WF_RRO_TOP_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_CACHE_INFO_0_TAG_1_MASK                     0x03FF0000                // TAG_1[25..16]
#define WF_RRO_TOP_CACHE_INFO_0_TAG_1_SHFT                     16
#define WF_RRO_TOP_CACHE_INFO_0_VALID_0_ADDR                   WF_RRO_TOP_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_CACHE_INFO_0_VALID_0_MASK                   0x00000400                // VALID_0[10]
#define WF_RRO_TOP_CACHE_INFO_0_VALID_0_SHFT                   10
#define WF_RRO_TOP_CACHE_INFO_0_TAG_0_ADDR                     WF_RRO_TOP_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_CACHE_INFO_0_TAG_0_MASK                     0x000003FF                // TAG_0[9..0]
#define WF_RRO_TOP_CACHE_INFO_0_TAG_0_SHFT                     0

/* =====================================================================================

  ---CACHE_INFO_1 (0x820C2000 + 0x384)---

    TAG_2[9..0]                  - (RW) BA_BITMAP_CACHE[2].tag
    VALID_2[10]                  - (RW) BA_BITMAP_CACHE[2].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_3[25..16]                - (RW) BA_BITMAP_CACHE[3].tag
    VALID_3[26]                  - (RW) BA_BITMAP_CACHE[3].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_1_VALID_3_ADDR                   WF_RRO_TOP_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_CACHE_INFO_1_VALID_3_MASK                   0x04000000                // VALID_3[26]
#define WF_RRO_TOP_CACHE_INFO_1_VALID_3_SHFT                   26
#define WF_RRO_TOP_CACHE_INFO_1_TAG_3_ADDR                     WF_RRO_TOP_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_CACHE_INFO_1_TAG_3_MASK                     0x03FF0000                // TAG_3[25..16]
#define WF_RRO_TOP_CACHE_INFO_1_TAG_3_SHFT                     16
#define WF_RRO_TOP_CACHE_INFO_1_VALID_2_ADDR                   WF_RRO_TOP_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_CACHE_INFO_1_VALID_2_MASK                   0x00000400                // VALID_2[10]
#define WF_RRO_TOP_CACHE_INFO_1_VALID_2_SHFT                   10
#define WF_RRO_TOP_CACHE_INFO_1_TAG_2_ADDR                     WF_RRO_TOP_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_CACHE_INFO_1_TAG_2_MASK                     0x000003FF                // TAG_2[9..0]
#define WF_RRO_TOP_CACHE_INFO_1_TAG_2_SHFT                     0

/* =====================================================================================

  ---CACHE_INFO_2 (0x820C2000 + 0x388)---

    TAG_4[9..0]                  - (RW) BA_BITMAP_CACHE[4].tag
    VALID_4[10]                  - (RW) BA_BITMAP_CACHE[4].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_5[25..16]                - (RW) BA_BITMAP_CACHE[5].tag
    VALID_5[26]                  - (RW) BA_BITMAP_CACHE[5].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_2_VALID_5_ADDR                   WF_RRO_TOP_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_CACHE_INFO_2_VALID_5_MASK                   0x04000000                // VALID_5[26]
#define WF_RRO_TOP_CACHE_INFO_2_VALID_5_SHFT                   26
#define WF_RRO_TOP_CACHE_INFO_2_TAG_5_ADDR                     WF_RRO_TOP_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_CACHE_INFO_2_TAG_5_MASK                     0x03FF0000                // TAG_5[25..16]
#define WF_RRO_TOP_CACHE_INFO_2_TAG_5_SHFT                     16
#define WF_RRO_TOP_CACHE_INFO_2_VALID_4_ADDR                   WF_RRO_TOP_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_CACHE_INFO_2_VALID_4_MASK                   0x00000400                // VALID_4[10]
#define WF_RRO_TOP_CACHE_INFO_2_VALID_4_SHFT                   10
#define WF_RRO_TOP_CACHE_INFO_2_TAG_4_ADDR                     WF_RRO_TOP_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_CACHE_INFO_2_TAG_4_MASK                     0x000003FF                // TAG_4[9..0]
#define WF_RRO_TOP_CACHE_INFO_2_TAG_4_SHFT                     0

/* =====================================================================================

  ---CACHE_INFO_3 (0x820C2000 + 0x38C)---

    TAG_6[9..0]                  - (RW) BA_BITMAP_CACHE[6].tag
    VALID_6[10]                  - (RW) BA_BITMAP_CACHE[6].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_7[25..16]                - (RW) BA_BITMAP_CACHE[7].tag
    VALID_7[26]                  - (RW) BA_BITMAP_CACHE[7].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_3_VALID_7_ADDR                   WF_RRO_TOP_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_CACHE_INFO_3_VALID_7_MASK                   0x04000000                // VALID_7[26]
#define WF_RRO_TOP_CACHE_INFO_3_VALID_7_SHFT                   26
#define WF_RRO_TOP_CACHE_INFO_3_TAG_7_ADDR                     WF_RRO_TOP_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_CACHE_INFO_3_TAG_7_MASK                     0x03FF0000                // TAG_7[25..16]
#define WF_RRO_TOP_CACHE_INFO_3_TAG_7_SHFT                     16
#define WF_RRO_TOP_CACHE_INFO_3_VALID_6_ADDR                   WF_RRO_TOP_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_CACHE_INFO_3_VALID_6_MASK                   0x00000400                // VALID_6[10]
#define WF_RRO_TOP_CACHE_INFO_3_VALID_6_SHFT                   10
#define WF_RRO_TOP_CACHE_INFO_3_TAG_6_ADDR                     WF_RRO_TOP_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_CACHE_INFO_3_TAG_6_MASK                     0x000003FF                // TAG_6[9..0]
#define WF_RRO_TOP_CACHE_INFO_3_TAG_6_SHFT                     0

/* =====================================================================================

  ---CACHE_INFO_4 (0x820C2000 + 0x390)---

    TAG_8[9..0]                  - (RW) BA_BITMAP_CACHE[8].tag
    VALID_8[10]                  - (RW) BA_BITMAP_CACHE[8].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_9[25..16]                - (RW) BA_BITMAP_CACHE[9].tag
    VALID_9[26]                  - (RW) BA_BITMAP_CACHE[9].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_4_VALID_9_ADDR                   WF_RRO_TOP_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_CACHE_INFO_4_VALID_9_MASK                   0x04000000                // VALID_9[26]
#define WF_RRO_TOP_CACHE_INFO_4_VALID_9_SHFT                   26
#define WF_RRO_TOP_CACHE_INFO_4_TAG_9_ADDR                     WF_RRO_TOP_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_CACHE_INFO_4_TAG_9_MASK                     0x03FF0000                // TAG_9[25..16]
#define WF_RRO_TOP_CACHE_INFO_4_TAG_9_SHFT                     16
#define WF_RRO_TOP_CACHE_INFO_4_VALID_8_ADDR                   WF_RRO_TOP_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_CACHE_INFO_4_VALID_8_MASK                   0x00000400                // VALID_8[10]
#define WF_RRO_TOP_CACHE_INFO_4_VALID_8_SHFT                   10
#define WF_RRO_TOP_CACHE_INFO_4_TAG_8_ADDR                     WF_RRO_TOP_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_CACHE_INFO_4_TAG_8_MASK                     0x000003FF                // TAG_8[9..0]
#define WF_RRO_TOP_CACHE_INFO_4_TAG_8_SHFT                     0

/* =====================================================================================

  ---CACHE_INFO_5 (0x820C2000 + 0x394)---

    TAG_10[9..0]                 - (RW) BA_BITMAP_CACHE[10].tag
    VALID_10[10]                 - (RW) BA_BITMAP_CACHE[10].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_11[25..16]               - (RW) BA_BITMAP_CACHE[11].tag
    VALID_11[26]                 - (RW) BA_BITMAP_CACHE[11].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_5_VALID_11_ADDR                  WF_RRO_TOP_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_CACHE_INFO_5_VALID_11_MASK                  0x04000000                // VALID_11[26]
#define WF_RRO_TOP_CACHE_INFO_5_VALID_11_SHFT                  26
#define WF_RRO_TOP_CACHE_INFO_5_TAG_11_ADDR                    WF_RRO_TOP_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_CACHE_INFO_5_TAG_11_MASK                    0x03FF0000                // TAG_11[25..16]
#define WF_RRO_TOP_CACHE_INFO_5_TAG_11_SHFT                    16
#define WF_RRO_TOP_CACHE_INFO_5_VALID_10_ADDR                  WF_RRO_TOP_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_CACHE_INFO_5_VALID_10_MASK                  0x00000400                // VALID_10[10]
#define WF_RRO_TOP_CACHE_INFO_5_VALID_10_SHFT                  10
#define WF_RRO_TOP_CACHE_INFO_5_TAG_10_ADDR                    WF_RRO_TOP_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_CACHE_INFO_5_TAG_10_MASK                    0x000003FF                // TAG_10[9..0]
#define WF_RRO_TOP_CACHE_INFO_5_TAG_10_SHFT                    0

/* =====================================================================================

  ---CACHE_INFO_6 (0x820C2000 + 0x398)---

    TAG_12[9..0]                 - (RW) BA_BITMAP_CACHE[12].tag
    VALID_12[10]                 - (RW) BA_BITMAP_CACHE[12].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_13[25..16]               - (RW) BA_BITMAP_CACHE[13].tag
    VALID_13[26]                 - (RW) BA_BITMAP_CACHE[13].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_6_VALID_13_ADDR                  WF_RRO_TOP_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_CACHE_INFO_6_VALID_13_MASK                  0x04000000                // VALID_13[26]
#define WF_RRO_TOP_CACHE_INFO_6_VALID_13_SHFT                  26
#define WF_RRO_TOP_CACHE_INFO_6_TAG_13_ADDR                    WF_RRO_TOP_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_CACHE_INFO_6_TAG_13_MASK                    0x03FF0000                // TAG_13[25..16]
#define WF_RRO_TOP_CACHE_INFO_6_TAG_13_SHFT                    16
#define WF_RRO_TOP_CACHE_INFO_6_VALID_12_ADDR                  WF_RRO_TOP_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_CACHE_INFO_6_VALID_12_MASK                  0x00000400                // VALID_12[10]
#define WF_RRO_TOP_CACHE_INFO_6_VALID_12_SHFT                  10
#define WF_RRO_TOP_CACHE_INFO_6_TAG_12_ADDR                    WF_RRO_TOP_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_CACHE_INFO_6_TAG_12_MASK                    0x000003FF                // TAG_12[9..0]
#define WF_RRO_TOP_CACHE_INFO_6_TAG_12_SHFT                    0

/* =====================================================================================

  ---CACHE_INFO_7 (0x820C2000 + 0x39C)---

    TAG_14[9..0]                 - (RW) BA_BITMAP_CACHE[14].tag
    VALID_14[10]                 - (RW) BA_BITMAP_CACHE[14].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_15[25..16]               - (RW) BA_BITMAP_CACHE[15].tag
    VALID_15[26]                 - (RW) BA_BITMAP_CACHE[15].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_7_VALID_15_ADDR                  WF_RRO_TOP_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_CACHE_INFO_7_VALID_15_MASK                  0x04000000                // VALID_15[26]
#define WF_RRO_TOP_CACHE_INFO_7_VALID_15_SHFT                  26
#define WF_RRO_TOP_CACHE_INFO_7_TAG_15_ADDR                    WF_RRO_TOP_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_CACHE_INFO_7_TAG_15_MASK                    0x03FF0000                // TAG_15[25..16]
#define WF_RRO_TOP_CACHE_INFO_7_TAG_15_SHFT                    16
#define WF_RRO_TOP_CACHE_INFO_7_VALID_14_ADDR                  WF_RRO_TOP_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_CACHE_INFO_7_VALID_14_MASK                  0x00000400                // VALID_14[10]
#define WF_RRO_TOP_CACHE_INFO_7_VALID_14_SHFT                  10
#define WF_RRO_TOP_CACHE_INFO_7_TAG_14_ADDR                    WF_RRO_TOP_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_CACHE_INFO_7_TAG_14_MASK                    0x000003FF                // TAG_14[9..0]
#define WF_RRO_TOP_CACHE_INFO_7_TAG_14_SHFT                    0

/* =====================================================================================

  ---CACHE_INFO_8 (0x820C2000 + 0x3A0)---

    TAG_16[9..0]                 - (RW) BA_BITMAP_CACHE[16].tag
    VALID_16[10]                 - (RW) BA_BITMAP_CACHE[16].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_17[25..16]               - (RW) BA_BITMAP_CACHE[17].tag
    VALID_17[26]                 - (RW) BA_BITMAP_CACHE[17].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_8_VALID_17_ADDR                  WF_RRO_TOP_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_CACHE_INFO_8_VALID_17_MASK                  0x04000000                // VALID_17[26]
#define WF_RRO_TOP_CACHE_INFO_8_VALID_17_SHFT                  26
#define WF_RRO_TOP_CACHE_INFO_8_TAG_17_ADDR                    WF_RRO_TOP_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_CACHE_INFO_8_TAG_17_MASK                    0x03FF0000                // TAG_17[25..16]
#define WF_RRO_TOP_CACHE_INFO_8_TAG_17_SHFT                    16
#define WF_RRO_TOP_CACHE_INFO_8_VALID_16_ADDR                  WF_RRO_TOP_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_CACHE_INFO_8_VALID_16_MASK                  0x00000400                // VALID_16[10]
#define WF_RRO_TOP_CACHE_INFO_8_VALID_16_SHFT                  10
#define WF_RRO_TOP_CACHE_INFO_8_TAG_16_ADDR                    WF_RRO_TOP_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_CACHE_INFO_8_TAG_16_MASK                    0x000003FF                // TAG_16[9..0]
#define WF_RRO_TOP_CACHE_INFO_8_TAG_16_SHFT                    0

/* =====================================================================================

  ---CACHE_INFO_9 (0x820C2000 + 0x3A4)---

    TAG_18[9..0]                 - (RW) BA_BITMAP_CACHE[18].tag
    VALID_18[10]                 - (RW) BA_BITMAP_CACHE[18].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_19[25..16]               - (RW) BA_BITMAP_CACHE[19].tag
    VALID_19[26]                 - (RW) BA_BITMAP_CACHE[19].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_9_VALID_19_ADDR                  WF_RRO_TOP_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_CACHE_INFO_9_VALID_19_MASK                  0x04000000                // VALID_19[26]
#define WF_RRO_TOP_CACHE_INFO_9_VALID_19_SHFT                  26
#define WF_RRO_TOP_CACHE_INFO_9_TAG_19_ADDR                    WF_RRO_TOP_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_CACHE_INFO_9_TAG_19_MASK                    0x03FF0000                // TAG_19[25..16]
#define WF_RRO_TOP_CACHE_INFO_9_TAG_19_SHFT                    16
#define WF_RRO_TOP_CACHE_INFO_9_VALID_18_ADDR                  WF_RRO_TOP_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_CACHE_INFO_9_VALID_18_MASK                  0x00000400                // VALID_18[10]
#define WF_RRO_TOP_CACHE_INFO_9_VALID_18_SHFT                  10
#define WF_RRO_TOP_CACHE_INFO_9_TAG_18_ADDR                    WF_RRO_TOP_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_CACHE_INFO_9_TAG_18_MASK                    0x000003FF                // TAG_18[9..0]
#define WF_RRO_TOP_CACHE_INFO_9_TAG_18_SHFT                    0

/* =====================================================================================

  ---CACHE_INFO_10 (0x820C2000 + 0x3A8)---

    TAG_20[9..0]                 - (RW) BA_BITMAP_CACHE[20].tag
    VALID_20[10]                 - (RW) BA_BITMAP_CACHE[20].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_21[25..16]               - (RW) BA_BITMAP_CACHE[21].tag
    VALID_21[26]                 - (RW) BA_BITMAP_CACHE[21].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_10_VALID_21_ADDR                 WF_RRO_TOP_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_CACHE_INFO_10_VALID_21_MASK                 0x04000000                // VALID_21[26]
#define WF_RRO_TOP_CACHE_INFO_10_VALID_21_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_10_TAG_21_ADDR                   WF_RRO_TOP_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_CACHE_INFO_10_TAG_21_MASK                   0x03FF0000                // TAG_21[25..16]
#define WF_RRO_TOP_CACHE_INFO_10_TAG_21_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_10_VALID_20_ADDR                 WF_RRO_TOP_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_CACHE_INFO_10_VALID_20_MASK                 0x00000400                // VALID_20[10]
#define WF_RRO_TOP_CACHE_INFO_10_VALID_20_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_10_TAG_20_ADDR                   WF_RRO_TOP_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_CACHE_INFO_10_TAG_20_MASK                   0x000003FF                // TAG_20[9..0]
#define WF_RRO_TOP_CACHE_INFO_10_TAG_20_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_11 (0x820C2000 + 0x3AC)---

    TAG_22[9..0]                 - (RW) BA_BITMAP_CACHE[22].tag
    VALID_22[10]                 - (RW) BA_BITMAP_CACHE[22].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_23[25..16]               - (RW) BA_BITMAP_CACHE[23].tag
    VALID_23[26]                 - (RW) BA_BITMAP_CACHE[23].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_11_VALID_23_ADDR                 WF_RRO_TOP_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_CACHE_INFO_11_VALID_23_MASK                 0x04000000                // VALID_23[26]
#define WF_RRO_TOP_CACHE_INFO_11_VALID_23_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_11_TAG_23_ADDR                   WF_RRO_TOP_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_CACHE_INFO_11_TAG_23_MASK                   0x03FF0000                // TAG_23[25..16]
#define WF_RRO_TOP_CACHE_INFO_11_TAG_23_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_11_VALID_22_ADDR                 WF_RRO_TOP_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_CACHE_INFO_11_VALID_22_MASK                 0x00000400                // VALID_22[10]
#define WF_RRO_TOP_CACHE_INFO_11_VALID_22_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_11_TAG_22_ADDR                   WF_RRO_TOP_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_CACHE_INFO_11_TAG_22_MASK                   0x000003FF                // TAG_22[9..0]
#define WF_RRO_TOP_CACHE_INFO_11_TAG_22_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_12 (0x820C2000 + 0x3B0)---

    TAG_24[9..0]                 - (RW) BA_BITMAP_CACHE[24].tag
    VALID_24[10]                 - (RW) BA_BITMAP_CACHE[24].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_25[25..16]               - (RW) BA_BITMAP_CACHE[25].tag
    VALID_25[26]                 - (RW) BA_BITMAP_CACHE[25].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_12_VALID_25_ADDR                 WF_RRO_TOP_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_CACHE_INFO_12_VALID_25_MASK                 0x04000000                // VALID_25[26]
#define WF_RRO_TOP_CACHE_INFO_12_VALID_25_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_12_TAG_25_ADDR                   WF_RRO_TOP_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_CACHE_INFO_12_TAG_25_MASK                   0x03FF0000                // TAG_25[25..16]
#define WF_RRO_TOP_CACHE_INFO_12_TAG_25_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_12_VALID_24_ADDR                 WF_RRO_TOP_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_CACHE_INFO_12_VALID_24_MASK                 0x00000400                // VALID_24[10]
#define WF_RRO_TOP_CACHE_INFO_12_VALID_24_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_12_TAG_24_ADDR                   WF_RRO_TOP_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_CACHE_INFO_12_TAG_24_MASK                   0x000003FF                // TAG_24[9..0]
#define WF_RRO_TOP_CACHE_INFO_12_TAG_24_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_13 (0x820C2000 + 0x3B4)---

    TAG_26[9..0]                 - (RW) BA_BITMAP_CACHE[26].tag
    VALID_26[10]                 - (RW) BA_BITMAP_CACHE[26].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_27[25..16]               - (RW) BA_BITMAP_CACHE[27].tag
    VALID_27[26]                 - (RW) BA_BITMAP_CACHE[27].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_13_VALID_27_ADDR                 WF_RRO_TOP_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_CACHE_INFO_13_VALID_27_MASK                 0x04000000                // VALID_27[26]
#define WF_RRO_TOP_CACHE_INFO_13_VALID_27_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_13_TAG_27_ADDR                   WF_RRO_TOP_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_CACHE_INFO_13_TAG_27_MASK                   0x03FF0000                // TAG_27[25..16]
#define WF_RRO_TOP_CACHE_INFO_13_TAG_27_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_13_VALID_26_ADDR                 WF_RRO_TOP_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_CACHE_INFO_13_VALID_26_MASK                 0x00000400                // VALID_26[10]
#define WF_RRO_TOP_CACHE_INFO_13_VALID_26_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_13_TAG_26_ADDR                   WF_RRO_TOP_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_CACHE_INFO_13_TAG_26_MASK                   0x000003FF                // TAG_26[9..0]
#define WF_RRO_TOP_CACHE_INFO_13_TAG_26_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_14 (0x820C2000 + 0x3B8)---

    TAG_28[9..0]                 - (RW) BA_BITMAP_CACHE[28].tag
    VALID_28[10]                 - (RW) BA_BITMAP_CACHE[28].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_29[25..16]               - (RW) BA_BITMAP_CACHE[29].tag
    VALID_29[26]                 - (RW) BA_BITMAP_CACHE[29].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_14_VALID_29_ADDR                 WF_RRO_TOP_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_CACHE_INFO_14_VALID_29_MASK                 0x04000000                // VALID_29[26]
#define WF_RRO_TOP_CACHE_INFO_14_VALID_29_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_14_TAG_29_ADDR                   WF_RRO_TOP_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_CACHE_INFO_14_TAG_29_MASK                   0x03FF0000                // TAG_29[25..16]
#define WF_RRO_TOP_CACHE_INFO_14_TAG_29_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_14_VALID_28_ADDR                 WF_RRO_TOP_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_CACHE_INFO_14_VALID_28_MASK                 0x00000400                // VALID_28[10]
#define WF_RRO_TOP_CACHE_INFO_14_VALID_28_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_14_TAG_28_ADDR                   WF_RRO_TOP_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_CACHE_INFO_14_TAG_28_MASK                   0x000003FF                // TAG_28[9..0]
#define WF_RRO_TOP_CACHE_INFO_14_TAG_28_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_15 (0x820C2000 + 0x3BC)---

    TAG_30[9..0]                 - (RW) BA_BITMAP_CACHE[30].tag
    VALID_30[10]                 - (RW) BA_BITMAP_CACHE[30].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_31[25..16]               - (RW) BA_BITMAP_CACHE[31].tag
    VALID_31[26]                 - (RW) BA_BITMAP_CACHE[31].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_15_VALID_31_ADDR                 WF_RRO_TOP_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_CACHE_INFO_15_VALID_31_MASK                 0x04000000                // VALID_31[26]
#define WF_RRO_TOP_CACHE_INFO_15_VALID_31_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_15_TAG_31_ADDR                   WF_RRO_TOP_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_CACHE_INFO_15_TAG_31_MASK                   0x03FF0000                // TAG_31[25..16]
#define WF_RRO_TOP_CACHE_INFO_15_TAG_31_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_15_VALID_30_ADDR                 WF_RRO_TOP_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_CACHE_INFO_15_VALID_30_MASK                 0x00000400                // VALID_30[10]
#define WF_RRO_TOP_CACHE_INFO_15_VALID_30_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_15_TAG_30_ADDR                   WF_RRO_TOP_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_CACHE_INFO_15_TAG_30_MASK                   0x000003FF                // TAG_30[9..0]
#define WF_RRO_TOP_CACHE_INFO_15_TAG_30_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_16 (0x820C2000 + 0x3C0)---

    TAG_32[9..0]                 - (RW) BA_BITMAP_CACHE[32].tag
    VALID_32[10]                 - (RW) BA_BITMAP_CACHE[32].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_33[25..16]               - (RW) BA_BITMAP_CACHE[33].tag
    VALID_33[26]                 - (RW) BA_BITMAP_CACHE[33].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_16_VALID_33_ADDR                 WF_RRO_TOP_CACHE_INFO_16_ADDR
#define WF_RRO_TOP_CACHE_INFO_16_VALID_33_MASK                 0x04000000                // VALID_33[26]
#define WF_RRO_TOP_CACHE_INFO_16_VALID_33_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_16_TAG_33_ADDR                   WF_RRO_TOP_CACHE_INFO_16_ADDR
#define WF_RRO_TOP_CACHE_INFO_16_TAG_33_MASK                   0x03FF0000                // TAG_33[25..16]
#define WF_RRO_TOP_CACHE_INFO_16_TAG_33_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_16_VALID_32_ADDR                 WF_RRO_TOP_CACHE_INFO_16_ADDR
#define WF_RRO_TOP_CACHE_INFO_16_VALID_32_MASK                 0x00000400                // VALID_32[10]
#define WF_RRO_TOP_CACHE_INFO_16_VALID_32_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_16_TAG_32_ADDR                   WF_RRO_TOP_CACHE_INFO_16_ADDR
#define WF_RRO_TOP_CACHE_INFO_16_TAG_32_MASK                   0x000003FF                // TAG_32[9..0]
#define WF_RRO_TOP_CACHE_INFO_16_TAG_32_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_17 (0x820C2000 + 0x3C4)---

    TAG_34[9..0]                 - (RW) BA_BITMAP_CACHE[34].tag
    VALID_34[10]                 - (RW) BA_BITMAP_CACHE[34].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_35[25..16]               - (RW) BA_BITMAP_CACHE[35].tag
    VALID_35[26]                 - (RW) BA_BITMAP_CACHE[35].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_17_VALID_35_ADDR                 WF_RRO_TOP_CACHE_INFO_17_ADDR
#define WF_RRO_TOP_CACHE_INFO_17_VALID_35_MASK                 0x04000000                // VALID_35[26]
#define WF_RRO_TOP_CACHE_INFO_17_VALID_35_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_17_TAG_35_ADDR                   WF_RRO_TOP_CACHE_INFO_17_ADDR
#define WF_RRO_TOP_CACHE_INFO_17_TAG_35_MASK                   0x03FF0000                // TAG_35[25..16]
#define WF_RRO_TOP_CACHE_INFO_17_TAG_35_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_17_VALID_34_ADDR                 WF_RRO_TOP_CACHE_INFO_17_ADDR
#define WF_RRO_TOP_CACHE_INFO_17_VALID_34_MASK                 0x00000400                // VALID_34[10]
#define WF_RRO_TOP_CACHE_INFO_17_VALID_34_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_17_TAG_34_ADDR                   WF_RRO_TOP_CACHE_INFO_17_ADDR
#define WF_RRO_TOP_CACHE_INFO_17_TAG_34_MASK                   0x000003FF                // TAG_34[9..0]
#define WF_RRO_TOP_CACHE_INFO_17_TAG_34_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_18 (0x820C2000 + 0x3C8)---

    TAG_36[9..0]                 - (RW) BA_BITMAP_CACHE[36].tag
    VALID_36[10]                 - (RW) BA_BITMAP_CACHE[36].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_37[25..16]               - (RW) BA_BITMAP_CACHE[37].tag
    VALID_37[26]                 - (RW) BA_BITMAP_CACHE[37].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_18_VALID_37_ADDR                 WF_RRO_TOP_CACHE_INFO_18_ADDR
#define WF_RRO_TOP_CACHE_INFO_18_VALID_37_MASK                 0x04000000                // VALID_37[26]
#define WF_RRO_TOP_CACHE_INFO_18_VALID_37_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_18_TAG_37_ADDR                   WF_RRO_TOP_CACHE_INFO_18_ADDR
#define WF_RRO_TOP_CACHE_INFO_18_TAG_37_MASK                   0x03FF0000                // TAG_37[25..16]
#define WF_RRO_TOP_CACHE_INFO_18_TAG_37_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_18_VALID_36_ADDR                 WF_RRO_TOP_CACHE_INFO_18_ADDR
#define WF_RRO_TOP_CACHE_INFO_18_VALID_36_MASK                 0x00000400                // VALID_36[10]
#define WF_RRO_TOP_CACHE_INFO_18_VALID_36_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_18_TAG_36_ADDR                   WF_RRO_TOP_CACHE_INFO_18_ADDR
#define WF_RRO_TOP_CACHE_INFO_18_TAG_36_MASK                   0x000003FF                // TAG_36[9..0]
#define WF_RRO_TOP_CACHE_INFO_18_TAG_36_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_19 (0x820C2000 + 0x3CC)---

    TAG_38[9..0]                 - (RW) BA_BITMAP_CACHE[38].tag
    VALID_38[10]                 - (RW) BA_BITMAP_CACHE[38].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_39[25..16]               - (RW) BA_BITMAP_CACHE[39].tag
    VALID_39[26]                 - (RW) BA_BITMAP_CACHE[39].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_19_VALID_39_ADDR                 WF_RRO_TOP_CACHE_INFO_19_ADDR
#define WF_RRO_TOP_CACHE_INFO_19_VALID_39_MASK                 0x04000000                // VALID_39[26]
#define WF_RRO_TOP_CACHE_INFO_19_VALID_39_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_19_TAG_39_ADDR                   WF_RRO_TOP_CACHE_INFO_19_ADDR
#define WF_RRO_TOP_CACHE_INFO_19_TAG_39_MASK                   0x03FF0000                // TAG_39[25..16]
#define WF_RRO_TOP_CACHE_INFO_19_TAG_39_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_19_VALID_38_ADDR                 WF_RRO_TOP_CACHE_INFO_19_ADDR
#define WF_RRO_TOP_CACHE_INFO_19_VALID_38_MASK                 0x00000400                // VALID_38[10]
#define WF_RRO_TOP_CACHE_INFO_19_VALID_38_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_19_TAG_38_ADDR                   WF_RRO_TOP_CACHE_INFO_19_ADDR
#define WF_RRO_TOP_CACHE_INFO_19_TAG_38_MASK                   0x000003FF                // TAG_38[9..0]
#define WF_RRO_TOP_CACHE_INFO_19_TAG_38_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_20 (0x820C2000 + 0x3D0)---

    TAG_40[9..0]                 - (RW) BA_BITMAP_CACHE[40].tag
    VALID_40[10]                 - (RW) BA_BITMAP_CACHE[40].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_41[25..16]               - (RW) BA_BITMAP_CACHE[41].tag
    VALID_41[26]                 - (RW) BA_BITMAP_CACHE[41].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_20_VALID_41_ADDR                 WF_RRO_TOP_CACHE_INFO_20_ADDR
#define WF_RRO_TOP_CACHE_INFO_20_VALID_41_MASK                 0x04000000                // VALID_41[26]
#define WF_RRO_TOP_CACHE_INFO_20_VALID_41_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_20_TAG_41_ADDR                   WF_RRO_TOP_CACHE_INFO_20_ADDR
#define WF_RRO_TOP_CACHE_INFO_20_TAG_41_MASK                   0x03FF0000                // TAG_41[25..16]
#define WF_RRO_TOP_CACHE_INFO_20_TAG_41_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_20_VALID_40_ADDR                 WF_RRO_TOP_CACHE_INFO_20_ADDR
#define WF_RRO_TOP_CACHE_INFO_20_VALID_40_MASK                 0x00000400                // VALID_40[10]
#define WF_RRO_TOP_CACHE_INFO_20_VALID_40_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_20_TAG_40_ADDR                   WF_RRO_TOP_CACHE_INFO_20_ADDR
#define WF_RRO_TOP_CACHE_INFO_20_TAG_40_MASK                   0x000003FF                // TAG_40[9..0]
#define WF_RRO_TOP_CACHE_INFO_20_TAG_40_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_21 (0x820C2000 + 0x3D4)---

    TAG_42[9..0]                 - (RW) BA_BITMAP_CACHE[42].tag
    VALID_42[10]                 - (RW) BA_BITMAP_CACHE[42].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_43[25..16]               - (RW) BA_BITMAP_CACHE[43].tag
    VALID_43[26]                 - (RW) BA_BITMAP_CACHE[43].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_21_VALID_43_ADDR                 WF_RRO_TOP_CACHE_INFO_21_ADDR
#define WF_RRO_TOP_CACHE_INFO_21_VALID_43_MASK                 0x04000000                // VALID_43[26]
#define WF_RRO_TOP_CACHE_INFO_21_VALID_43_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_21_TAG_43_ADDR                   WF_RRO_TOP_CACHE_INFO_21_ADDR
#define WF_RRO_TOP_CACHE_INFO_21_TAG_43_MASK                   0x03FF0000                // TAG_43[25..16]
#define WF_RRO_TOP_CACHE_INFO_21_TAG_43_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_21_VALID_42_ADDR                 WF_RRO_TOP_CACHE_INFO_21_ADDR
#define WF_RRO_TOP_CACHE_INFO_21_VALID_42_MASK                 0x00000400                // VALID_42[10]
#define WF_RRO_TOP_CACHE_INFO_21_VALID_42_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_21_TAG_42_ADDR                   WF_RRO_TOP_CACHE_INFO_21_ADDR
#define WF_RRO_TOP_CACHE_INFO_21_TAG_42_MASK                   0x000003FF                // TAG_42[9..0]
#define WF_RRO_TOP_CACHE_INFO_21_TAG_42_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_22 (0x820C2000 + 0x3D8)---

    TAG_44[9..0]                 - (RW) BA_BITMAP_CACHE[44].tag
    VALID_44[10]                 - (RW) BA_BITMAP_CACHE[44].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_45[25..16]               - (RW) BA_BITMAP_CACHE[45].tag
    VALID_45[26]                 - (RW) BA_BITMAP_CACHE[45].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_22_VALID_45_ADDR                 WF_RRO_TOP_CACHE_INFO_22_ADDR
#define WF_RRO_TOP_CACHE_INFO_22_VALID_45_MASK                 0x04000000                // VALID_45[26]
#define WF_RRO_TOP_CACHE_INFO_22_VALID_45_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_22_TAG_45_ADDR                   WF_RRO_TOP_CACHE_INFO_22_ADDR
#define WF_RRO_TOP_CACHE_INFO_22_TAG_45_MASK                   0x03FF0000                // TAG_45[25..16]
#define WF_RRO_TOP_CACHE_INFO_22_TAG_45_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_22_VALID_44_ADDR                 WF_RRO_TOP_CACHE_INFO_22_ADDR
#define WF_RRO_TOP_CACHE_INFO_22_VALID_44_MASK                 0x00000400                // VALID_44[10]
#define WF_RRO_TOP_CACHE_INFO_22_VALID_44_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_22_TAG_44_ADDR                   WF_RRO_TOP_CACHE_INFO_22_ADDR
#define WF_RRO_TOP_CACHE_INFO_22_TAG_44_MASK                   0x000003FF                // TAG_44[9..0]
#define WF_RRO_TOP_CACHE_INFO_22_TAG_44_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_23 (0x820C2000 + 0x3DC)---

    TAG_46[9..0]                 - (RW) BA_BITMAP_CACHE[46].tag
    VALID_46[10]                 - (RW) BA_BITMAP_CACHE[46].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_47[25..16]               - (RW) BA_BITMAP_CACHE[47].tag
    VALID_47[26]                 - (RW) BA_BITMAP_CACHE[47].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_23_VALID_47_ADDR                 WF_RRO_TOP_CACHE_INFO_23_ADDR
#define WF_RRO_TOP_CACHE_INFO_23_VALID_47_MASK                 0x04000000                // VALID_47[26]
#define WF_RRO_TOP_CACHE_INFO_23_VALID_47_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_23_TAG_47_ADDR                   WF_RRO_TOP_CACHE_INFO_23_ADDR
#define WF_RRO_TOP_CACHE_INFO_23_TAG_47_MASK                   0x03FF0000                // TAG_47[25..16]
#define WF_RRO_TOP_CACHE_INFO_23_TAG_47_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_23_VALID_46_ADDR                 WF_RRO_TOP_CACHE_INFO_23_ADDR
#define WF_RRO_TOP_CACHE_INFO_23_VALID_46_MASK                 0x00000400                // VALID_46[10]
#define WF_RRO_TOP_CACHE_INFO_23_VALID_46_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_23_TAG_46_ADDR                   WF_RRO_TOP_CACHE_INFO_23_ADDR
#define WF_RRO_TOP_CACHE_INFO_23_TAG_46_MASK                   0x000003FF                // TAG_46[9..0]
#define WF_RRO_TOP_CACHE_INFO_23_TAG_46_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_24 (0x820C2000 + 0x3E0)---

    TAG_48[9..0]                 - (RW) BA_BITMAP_CACHE[48].tag
    VALID_48[10]                 - (RW) BA_BITMAP_CACHE[48].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_49[25..16]               - (RW) BA_BITMAP_CACHE[49].tag
    VALID_49[26]                 - (RW) BA_BITMAP_CACHE[49].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_24_VALID_49_ADDR                 WF_RRO_TOP_CACHE_INFO_24_ADDR
#define WF_RRO_TOP_CACHE_INFO_24_VALID_49_MASK                 0x04000000                // VALID_49[26]
#define WF_RRO_TOP_CACHE_INFO_24_VALID_49_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_24_TAG_49_ADDR                   WF_RRO_TOP_CACHE_INFO_24_ADDR
#define WF_RRO_TOP_CACHE_INFO_24_TAG_49_MASK                   0x03FF0000                // TAG_49[25..16]
#define WF_RRO_TOP_CACHE_INFO_24_TAG_49_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_24_VALID_48_ADDR                 WF_RRO_TOP_CACHE_INFO_24_ADDR
#define WF_RRO_TOP_CACHE_INFO_24_VALID_48_MASK                 0x00000400                // VALID_48[10]
#define WF_RRO_TOP_CACHE_INFO_24_VALID_48_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_24_TAG_48_ADDR                   WF_RRO_TOP_CACHE_INFO_24_ADDR
#define WF_RRO_TOP_CACHE_INFO_24_TAG_48_MASK                   0x000003FF                // TAG_48[9..0]
#define WF_RRO_TOP_CACHE_INFO_24_TAG_48_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_25 (0x820C2000 + 0x3E4)---

    TAG_50[9..0]                 - (RW) BA_BITMAP_CACHE[50].tag
    VALID_50[10]                 - (RW) BA_BITMAP_CACHE[50].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_51[25..16]               - (RW) BA_BITMAP_CACHE[51].tag
    VALID_51[26]                 - (RW) BA_BITMAP_CACHE[51].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_25_VALID_51_ADDR                 WF_RRO_TOP_CACHE_INFO_25_ADDR
#define WF_RRO_TOP_CACHE_INFO_25_VALID_51_MASK                 0x04000000                // VALID_51[26]
#define WF_RRO_TOP_CACHE_INFO_25_VALID_51_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_25_TAG_51_ADDR                   WF_RRO_TOP_CACHE_INFO_25_ADDR
#define WF_RRO_TOP_CACHE_INFO_25_TAG_51_MASK                   0x03FF0000                // TAG_51[25..16]
#define WF_RRO_TOP_CACHE_INFO_25_TAG_51_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_25_VALID_50_ADDR                 WF_RRO_TOP_CACHE_INFO_25_ADDR
#define WF_RRO_TOP_CACHE_INFO_25_VALID_50_MASK                 0x00000400                // VALID_50[10]
#define WF_RRO_TOP_CACHE_INFO_25_VALID_50_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_25_TAG_50_ADDR                   WF_RRO_TOP_CACHE_INFO_25_ADDR
#define WF_RRO_TOP_CACHE_INFO_25_TAG_50_MASK                   0x000003FF                // TAG_50[9..0]
#define WF_RRO_TOP_CACHE_INFO_25_TAG_50_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_26 (0x820C2000 + 0x3E8)---

    TAG_52[9..0]                 - (RW) BA_BITMAP_CACHE[52].tag
    VALID_52[10]                 - (RW) BA_BITMAP_CACHE[52].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_53[25..16]               - (RW) BA_BITMAP_CACHE[53].tag
    VALID_53[26]                 - (RW) BA_BITMAP_CACHE[53].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_26_VALID_53_ADDR                 WF_RRO_TOP_CACHE_INFO_26_ADDR
#define WF_RRO_TOP_CACHE_INFO_26_VALID_53_MASK                 0x04000000                // VALID_53[26]
#define WF_RRO_TOP_CACHE_INFO_26_VALID_53_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_26_TAG_53_ADDR                   WF_RRO_TOP_CACHE_INFO_26_ADDR
#define WF_RRO_TOP_CACHE_INFO_26_TAG_53_MASK                   0x03FF0000                // TAG_53[25..16]
#define WF_RRO_TOP_CACHE_INFO_26_TAG_53_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_26_VALID_52_ADDR                 WF_RRO_TOP_CACHE_INFO_26_ADDR
#define WF_RRO_TOP_CACHE_INFO_26_VALID_52_MASK                 0x00000400                // VALID_52[10]
#define WF_RRO_TOP_CACHE_INFO_26_VALID_52_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_26_TAG_52_ADDR                   WF_RRO_TOP_CACHE_INFO_26_ADDR
#define WF_RRO_TOP_CACHE_INFO_26_TAG_52_MASK                   0x000003FF                // TAG_52[9..0]
#define WF_RRO_TOP_CACHE_INFO_26_TAG_52_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_27 (0x820C2000 + 0x3EC)---

    TAG_54[9..0]                 - (RW) BA_BITMAP_CACHE[54].tag
    VALID_54[10]                 - (RW) BA_BITMAP_CACHE[54].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_55[25..16]               - (RW) BA_BITMAP_CACHE[55].tag
    VALID_55[26]                 - (RW) BA_BITMAP_CACHE[55].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_27_VALID_55_ADDR                 WF_RRO_TOP_CACHE_INFO_27_ADDR
#define WF_RRO_TOP_CACHE_INFO_27_VALID_55_MASK                 0x04000000                // VALID_55[26]
#define WF_RRO_TOP_CACHE_INFO_27_VALID_55_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_27_TAG_55_ADDR                   WF_RRO_TOP_CACHE_INFO_27_ADDR
#define WF_RRO_TOP_CACHE_INFO_27_TAG_55_MASK                   0x03FF0000                // TAG_55[25..16]
#define WF_RRO_TOP_CACHE_INFO_27_TAG_55_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_27_VALID_54_ADDR                 WF_RRO_TOP_CACHE_INFO_27_ADDR
#define WF_RRO_TOP_CACHE_INFO_27_VALID_54_MASK                 0x00000400                // VALID_54[10]
#define WF_RRO_TOP_CACHE_INFO_27_VALID_54_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_27_TAG_54_ADDR                   WF_RRO_TOP_CACHE_INFO_27_ADDR
#define WF_RRO_TOP_CACHE_INFO_27_TAG_54_MASK                   0x000003FF                // TAG_54[9..0]
#define WF_RRO_TOP_CACHE_INFO_27_TAG_54_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_28 (0x820C2000 + 0x3F0)---

    TAG_56[9..0]                 - (RW) BA_BITMAP_CACHE[56].tag
    VALID_56[10]                 - (RW) BA_BITMAP_CACHE[56].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_57[25..16]               - (RW) BA_BITMAP_CACHE[57].tag
    VALID_57[26]                 - (RW) BA_BITMAP_CACHE[57].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_28_VALID_57_ADDR                 WF_RRO_TOP_CACHE_INFO_28_ADDR
#define WF_RRO_TOP_CACHE_INFO_28_VALID_57_MASK                 0x04000000                // VALID_57[26]
#define WF_RRO_TOP_CACHE_INFO_28_VALID_57_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_28_TAG_57_ADDR                   WF_RRO_TOP_CACHE_INFO_28_ADDR
#define WF_RRO_TOP_CACHE_INFO_28_TAG_57_MASK                   0x03FF0000                // TAG_57[25..16]
#define WF_RRO_TOP_CACHE_INFO_28_TAG_57_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_28_VALID_56_ADDR                 WF_RRO_TOP_CACHE_INFO_28_ADDR
#define WF_RRO_TOP_CACHE_INFO_28_VALID_56_MASK                 0x00000400                // VALID_56[10]
#define WF_RRO_TOP_CACHE_INFO_28_VALID_56_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_28_TAG_56_ADDR                   WF_RRO_TOP_CACHE_INFO_28_ADDR
#define WF_RRO_TOP_CACHE_INFO_28_TAG_56_MASK                   0x000003FF                // TAG_56[9..0]
#define WF_RRO_TOP_CACHE_INFO_28_TAG_56_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_29 (0x820C2000 + 0x3F4)---

    TAG_58[9..0]                 - (RW) BA_BITMAP_CACHE[58].tag
    VALID_58[10]                 - (RW) BA_BITMAP_CACHE[58].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_59[25..16]               - (RW) BA_BITMAP_CACHE[59].tag
    VALID_59[26]                 - (RW) BA_BITMAP_CACHE[59].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_29_VALID_59_ADDR                 WF_RRO_TOP_CACHE_INFO_29_ADDR
#define WF_RRO_TOP_CACHE_INFO_29_VALID_59_MASK                 0x04000000                // VALID_59[26]
#define WF_RRO_TOP_CACHE_INFO_29_VALID_59_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_29_TAG_59_ADDR                   WF_RRO_TOP_CACHE_INFO_29_ADDR
#define WF_RRO_TOP_CACHE_INFO_29_TAG_59_MASK                   0x03FF0000                // TAG_59[25..16]
#define WF_RRO_TOP_CACHE_INFO_29_TAG_59_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_29_VALID_58_ADDR                 WF_RRO_TOP_CACHE_INFO_29_ADDR
#define WF_RRO_TOP_CACHE_INFO_29_VALID_58_MASK                 0x00000400                // VALID_58[10]
#define WF_RRO_TOP_CACHE_INFO_29_VALID_58_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_29_TAG_58_ADDR                   WF_RRO_TOP_CACHE_INFO_29_ADDR
#define WF_RRO_TOP_CACHE_INFO_29_TAG_58_MASK                   0x000003FF                // TAG_58[9..0]
#define WF_RRO_TOP_CACHE_INFO_29_TAG_58_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_30 (0x820C2000 + 0x3F8)---

    TAG_60[9..0]                 - (RW) BA_BITMAP_CACHE[60].tag
    VALID_60[10]                 - (RW) BA_BITMAP_CACHE[60].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_61[25..16]               - (RW) BA_BITMAP_CACHE[61].tag
    VALID_61[26]                 - (RW) BA_BITMAP_CACHE[61].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_30_VALID_61_ADDR                 WF_RRO_TOP_CACHE_INFO_30_ADDR
#define WF_RRO_TOP_CACHE_INFO_30_VALID_61_MASK                 0x04000000                // VALID_61[26]
#define WF_RRO_TOP_CACHE_INFO_30_VALID_61_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_30_TAG_61_ADDR                   WF_RRO_TOP_CACHE_INFO_30_ADDR
#define WF_RRO_TOP_CACHE_INFO_30_TAG_61_MASK                   0x03FF0000                // TAG_61[25..16]
#define WF_RRO_TOP_CACHE_INFO_30_TAG_61_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_30_VALID_60_ADDR                 WF_RRO_TOP_CACHE_INFO_30_ADDR
#define WF_RRO_TOP_CACHE_INFO_30_VALID_60_MASK                 0x00000400                // VALID_60[10]
#define WF_RRO_TOP_CACHE_INFO_30_VALID_60_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_30_TAG_60_ADDR                   WF_RRO_TOP_CACHE_INFO_30_ADDR
#define WF_RRO_TOP_CACHE_INFO_30_TAG_60_MASK                   0x000003FF                // TAG_60[9..0]
#define WF_RRO_TOP_CACHE_INFO_30_TAG_60_SHFT                   0

/* =====================================================================================

  ---CACHE_INFO_31 (0x820C2000 + 0x3FC)---

    TAG_62[9..0]                 - (RW) BA_BITMAP_CACHE[62].tag
    VALID_62[10]                 - (RW) BA_BITMAP_CACHE[62].valid
    RESERVED11[15..11]           - (RO) Reserved bits
    TAG_63[25..16]               - (RW) BA_BITMAP_CACHE[63].tag
    VALID_63[26]                 - (RW) BA_BITMAP_CACHE[63].valid
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_RRO_TOP_CACHE_INFO_31_VALID_63_ADDR                 WF_RRO_TOP_CACHE_INFO_31_ADDR
#define WF_RRO_TOP_CACHE_INFO_31_VALID_63_MASK                 0x04000000                // VALID_63[26]
#define WF_RRO_TOP_CACHE_INFO_31_VALID_63_SHFT                 26
#define WF_RRO_TOP_CACHE_INFO_31_TAG_63_ADDR                   WF_RRO_TOP_CACHE_INFO_31_ADDR
#define WF_RRO_TOP_CACHE_INFO_31_TAG_63_MASK                   0x03FF0000                // TAG_63[25..16]
#define WF_RRO_TOP_CACHE_INFO_31_TAG_63_SHFT                   16
#define WF_RRO_TOP_CACHE_INFO_31_VALID_62_ADDR                 WF_RRO_TOP_CACHE_INFO_31_ADDR
#define WF_RRO_TOP_CACHE_INFO_31_VALID_62_MASK                 0x00000400                // VALID_62[10]
#define WF_RRO_TOP_CACHE_INFO_31_VALID_62_SHFT                 10
#define WF_RRO_TOP_CACHE_INFO_31_TAG_62_ADDR                   WF_RRO_TOP_CACHE_INFO_31_ADDR
#define WF_RRO_TOP_CACHE_INFO_31_TAG_62_MASK                   0x000003FF                // TAG_62[9..0]
#define WF_RRO_TOP_CACHE_INFO_31_TAG_62_SHFT                   0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_0 (0x820C2000 + 0x400)---

    ADDR_ELEM_SEG_ADDR_0[31..0]  - (RW) base address for address element 0 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_0_ADDR_ELEM_SEG_ADDR_0_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_0_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_0_ADDR_ELEM_SEG_ADDR_0_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_0[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_0_ADDR_ELEM_SEG_ADDR_0_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_1 (0x820C2000 + 0x404)---

    ADDR_ELEM_SEG_ADDR_1[31..0]  - (RW) base address for address element 1 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_1_ADDR_ELEM_SEG_ADDR_1_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_1_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_1_ADDR_ELEM_SEG_ADDR_1_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_1[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_1_ADDR_ELEM_SEG_ADDR_1_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_2 (0x820C2000 + 0x408)---

    ADDR_ELEM_SEG_ADDR_2[31..0]  - (RW) base address for address element 2 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_2_ADDR_ELEM_SEG_ADDR_2_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_2_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_2_ADDR_ELEM_SEG_ADDR_2_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_2[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_2_ADDR_ELEM_SEG_ADDR_2_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_3 (0x820C2000 + 0x40C)---

    ADDR_ELEM_SEG_ADDR_3[31..0]  - (RW) base address for address element 3 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_3_ADDR_ELEM_SEG_ADDR_3_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_3_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_3_ADDR_ELEM_SEG_ADDR_3_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_3[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_3_ADDR_ELEM_SEG_ADDR_3_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_4 (0x820C2000 + 0x410)---

    ADDR_ELEM_SEG_ADDR_4[31..0]  - (RW) base address for address element 4 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_4_ADDR_ELEM_SEG_ADDR_4_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_4_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_4_ADDR_ELEM_SEG_ADDR_4_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_4[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_4_ADDR_ELEM_SEG_ADDR_4_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_5 (0x820C2000 + 0x414)---

    ADDR_ELEM_SEG_ADDR_5[31..0]  - (RW) base address for address element 5 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_5_ADDR_ELEM_SEG_ADDR_5_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_5_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_5_ADDR_ELEM_SEG_ADDR_5_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_5[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_5_ADDR_ELEM_SEG_ADDR_5_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_6 (0x820C2000 + 0x418)---

    ADDR_ELEM_SEG_ADDR_6[31..0]  - (RW) base address for address element 6 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_6_ADDR_ELEM_SEG_ADDR_6_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_6_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_6_ADDR_ELEM_SEG_ADDR_6_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_6[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_6_ADDR_ELEM_SEG_ADDR_6_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_7 (0x820C2000 + 0x41C)---

    ADDR_ELEM_SEG_ADDR_7[31..0]  - (RW) base address for address element 7 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_7_ADDR_ELEM_SEG_ADDR_7_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_7_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_7_ADDR_ELEM_SEG_ADDR_7_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_7[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_7_ADDR_ELEM_SEG_ADDR_7_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_8 (0x820C2000 + 0x420)---

    ADDR_ELEM_SEG_ADDR_8[31..0]  - (RW) base address for address element 8 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_8_ADDR_ELEM_SEG_ADDR_8_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_8_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_8_ADDR_ELEM_SEG_ADDR_8_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_8[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_8_ADDR_ELEM_SEG_ADDR_8_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_9 (0x820C2000 + 0x424)---

    ADDR_ELEM_SEG_ADDR_9[31..0]  - (RW) base address for address element 9 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_9_ADDR_ELEM_SEG_ADDR_9_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_9_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_9_ADDR_ELEM_SEG_ADDR_9_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_9[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_9_ADDR_ELEM_SEG_ADDR_9_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_10 (0x820C2000 + 0x428)---

    ADDR_ELEM_SEG_ADDR_10[31..0] - (RW) base address for address element 10 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_10_ADDR_ELEM_SEG_ADDR_10_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_10_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_10_ADDR_ELEM_SEG_ADDR_10_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_10[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_10_ADDR_ELEM_SEG_ADDR_10_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_11 (0x820C2000 + 0x42C)---

    ADDR_ELEM_SEG_ADDR_11[31..0] - (RW) base address for address element 11 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_11_ADDR_ELEM_SEG_ADDR_11_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_11_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_11_ADDR_ELEM_SEG_ADDR_11_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_11[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_11_ADDR_ELEM_SEG_ADDR_11_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_12 (0x820C2000 + 0x430)---

    ADDR_ELEM_SEG_ADDR_12[31..0] - (RW) base address for address element 12 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_12_ADDR_ELEM_SEG_ADDR_12_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_12_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_12_ADDR_ELEM_SEG_ADDR_12_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_12[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_12_ADDR_ELEM_SEG_ADDR_12_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_13 (0x820C2000 + 0x434)---

    ADDR_ELEM_SEG_ADDR_13[31..0] - (RW) base address for address element 13 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_13_ADDR_ELEM_SEG_ADDR_13_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_13_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_13_ADDR_ELEM_SEG_ADDR_13_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_13[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_13_ADDR_ELEM_SEG_ADDR_13_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_14 (0x820C2000 + 0x438)---

    ADDR_ELEM_SEG_ADDR_14[31..0] - (RW) base address for address element 14 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_14_ADDR_ELEM_SEG_ADDR_14_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_14_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_14_ADDR_ELEM_SEG_ADDR_14_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_14[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_14_ADDR_ELEM_SEG_ADDR_14_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_15 (0x820C2000 + 0x43C)---

    ADDR_ELEM_SEG_ADDR_15[31..0] - (RW) base address for address element 15 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_15_ADDR_ELEM_SEG_ADDR_15_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_15_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_15_ADDR_ELEM_SEG_ADDR_15_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_15[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_15_ADDR_ELEM_SEG_ADDR_15_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_16 (0x820C2000 + 0x440)---

    ADDR_ELEM_SEG_ADDR_16[31..0] - (RW) base address for address element 16 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_16_ADDR_ELEM_SEG_ADDR_16_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_16_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_16_ADDR_ELEM_SEG_ADDR_16_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_16[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_16_ADDR_ELEM_SEG_ADDR_16_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_17 (0x820C2000 + 0x444)---

    ADDR_ELEM_SEG_ADDR_17[31..0] - (RW) base address for address element 17 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_17_ADDR_ELEM_SEG_ADDR_17_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_17_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_17_ADDR_ELEM_SEG_ADDR_17_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_17[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_17_ADDR_ELEM_SEG_ADDR_17_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_18 (0x820C2000 + 0x448)---

    ADDR_ELEM_SEG_ADDR_18[31..0] - (RW) base address for address element 18 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_18_ADDR_ELEM_SEG_ADDR_18_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_18_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_18_ADDR_ELEM_SEG_ADDR_18_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_18[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_18_ADDR_ELEM_SEG_ADDR_18_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_19 (0x820C2000 + 0x44C)---

    ADDR_ELEM_SEG_ADDR_19[31..0] - (RW) base address for address element 19 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_19_ADDR_ELEM_SEG_ADDR_19_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_19_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_19_ADDR_ELEM_SEG_ADDR_19_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_19[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_19_ADDR_ELEM_SEG_ADDR_19_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_20 (0x820C2000 + 0x450)---

    ADDR_ELEM_SEG_ADDR_20[31..0] - (RW) base address for address element 20 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_20_ADDR_ELEM_SEG_ADDR_20_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_20_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_20_ADDR_ELEM_SEG_ADDR_20_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_20[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_20_ADDR_ELEM_SEG_ADDR_20_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_21 (0x820C2000 + 0x454)---

    ADDR_ELEM_SEG_ADDR_21[31..0] - (RW) base address for address element 21 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_21_ADDR_ELEM_SEG_ADDR_21_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_21_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_21_ADDR_ELEM_SEG_ADDR_21_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_21[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_21_ADDR_ELEM_SEG_ADDR_21_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_22 (0x820C2000 + 0x458)---

    ADDR_ELEM_SEG_ADDR_22[31..0] - (RW) base address for address element 22 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_22_ADDR_ELEM_SEG_ADDR_22_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_22_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_22_ADDR_ELEM_SEG_ADDR_22_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_22[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_22_ADDR_ELEM_SEG_ADDR_22_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_23 (0x820C2000 + 0x45C)---

    ADDR_ELEM_SEG_ADDR_23[31..0] - (RW) base address for address element 23 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_23_ADDR_ELEM_SEG_ADDR_23_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_23_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_23_ADDR_ELEM_SEG_ADDR_23_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_23[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_23_ADDR_ELEM_SEG_ADDR_23_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_24 (0x820C2000 + 0x460)---

    ADDR_ELEM_SEG_ADDR_24[31..0] - (RW) base address for address element 24 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_24_ADDR_ELEM_SEG_ADDR_24_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_24_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_24_ADDR_ELEM_SEG_ADDR_24_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_24[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_24_ADDR_ELEM_SEG_ADDR_24_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_25 (0x820C2000 + 0x464)---

    ADDR_ELEM_SEG_ADDR_25[31..0] - (RW) base address for address element 25 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_25_ADDR_ELEM_SEG_ADDR_25_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_25_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_25_ADDR_ELEM_SEG_ADDR_25_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_25[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_25_ADDR_ELEM_SEG_ADDR_25_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_26 (0x820C2000 + 0x468)---

    ADDR_ELEM_SEG_ADDR_26[31..0] - (RW) base address for address element 26 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_26_ADDR_ELEM_SEG_ADDR_26_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_26_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_26_ADDR_ELEM_SEG_ADDR_26_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_26[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_26_ADDR_ELEM_SEG_ADDR_26_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_27 (0x820C2000 + 0x46C)---

    ADDR_ELEM_SEG_ADDR_27[31..0] - (RW) base address for address element 27 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_27_ADDR_ELEM_SEG_ADDR_27_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_27_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_27_ADDR_ELEM_SEG_ADDR_27_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_27[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_27_ADDR_ELEM_SEG_ADDR_27_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_28 (0x820C2000 + 0x470)---

    ADDR_ELEM_SEG_ADDR_28[31..0] - (RW) base address for address element 28 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_28_ADDR_ELEM_SEG_ADDR_28_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_28_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_28_ADDR_ELEM_SEG_ADDR_28_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_28[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_28_ADDR_ELEM_SEG_ADDR_28_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_29 (0x820C2000 + 0x474)---

    ADDR_ELEM_SEG_ADDR_29[31..0] - (RW) base address for address element 29 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_29_ADDR_ELEM_SEG_ADDR_29_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_29_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_29_ADDR_ELEM_SEG_ADDR_29_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_29[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_29_ADDR_ELEM_SEG_ADDR_29_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_30 (0x820C2000 + 0x478)---

    ADDR_ELEM_SEG_ADDR_30[31..0] - (RW) base address for address element 30 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_30_ADDR_ELEM_SEG_ADDR_30_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_30_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_30_ADDR_ELEM_SEG_ADDR_30_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_30[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_30_ADDR_ELEM_SEG_ADDR_30_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_31 (0x820C2000 + 0x47C)---

    ADDR_ELEM_SEG_ADDR_31[31..0] - (RW) base address for address element 31 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_31_ADDR_ELEM_SEG_ADDR_31_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_31_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_31_ADDR_ELEM_SEG_ADDR_31_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_31[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_31_ADDR_ELEM_SEG_ADDR_31_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_32 (0x820C2000 + 0x480)---

    ADDR_ELEM_SEG_ADDR_32[31..0] - (RW) base address for address element 32 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_32_ADDR_ELEM_SEG_ADDR_32_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_32_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_32_ADDR_ELEM_SEG_ADDR_32_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_32[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_32_ADDR_ELEM_SEG_ADDR_32_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_33 (0x820C2000 + 0x484)---

    ADDR_ELEM_SEG_ADDR_33[31..0] - (RW) base address for address element 33 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_33_ADDR_ELEM_SEG_ADDR_33_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_33_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_33_ADDR_ELEM_SEG_ADDR_33_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_33[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_33_ADDR_ELEM_SEG_ADDR_33_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_34 (0x820C2000 + 0x488)---

    ADDR_ELEM_SEG_ADDR_34[31..0] - (RW) base address for address element 34 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_34_ADDR_ELEM_SEG_ADDR_34_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_34_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_34_ADDR_ELEM_SEG_ADDR_34_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_34[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_34_ADDR_ELEM_SEG_ADDR_34_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_35 (0x820C2000 + 0x48C)---

    ADDR_ELEM_SEG_ADDR_35[31..0] - (RW) base address for address element 35 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_35_ADDR_ELEM_SEG_ADDR_35_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_35_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_35_ADDR_ELEM_SEG_ADDR_35_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_35[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_35_ADDR_ELEM_SEG_ADDR_35_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_36 (0x820C2000 + 0x490)---

    ADDR_ELEM_SEG_ADDR_36[31..0] - (RW) base address for address element 36 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_36_ADDR_ELEM_SEG_ADDR_36_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_36_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_36_ADDR_ELEM_SEG_ADDR_36_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_36[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_36_ADDR_ELEM_SEG_ADDR_36_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_37 (0x820C2000 + 0x494)---

    ADDR_ELEM_SEG_ADDR_37[31..0] - (RW) base address for address element 37 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_37_ADDR_ELEM_SEG_ADDR_37_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_37_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_37_ADDR_ELEM_SEG_ADDR_37_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_37[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_37_ADDR_ELEM_SEG_ADDR_37_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_38 (0x820C2000 + 0x498)---

    ADDR_ELEM_SEG_ADDR_38[31..0] - (RW) base address for address element 38 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_38_ADDR_ELEM_SEG_ADDR_38_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_38_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_38_ADDR_ELEM_SEG_ADDR_38_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_38[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_38_ADDR_ELEM_SEG_ADDR_38_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_39 (0x820C2000 + 0x49C)---

    ADDR_ELEM_SEG_ADDR_39[31..0] - (RW) base address for address element 39 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_39_ADDR_ELEM_SEG_ADDR_39_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_39_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_39_ADDR_ELEM_SEG_ADDR_39_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_39[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_39_ADDR_ELEM_SEG_ADDR_39_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_40 (0x820C2000 + 0x4A0)---

    ADDR_ELEM_SEG_ADDR_40[31..0] - (RW) base address for address element 40 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_40_ADDR_ELEM_SEG_ADDR_40_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_40_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_40_ADDR_ELEM_SEG_ADDR_40_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_40[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_40_ADDR_ELEM_SEG_ADDR_40_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_41 (0x820C2000 + 0x4A4)---

    ADDR_ELEM_SEG_ADDR_41[31..0] - (RW) base address for address element 41 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_41_ADDR_ELEM_SEG_ADDR_41_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_41_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_41_ADDR_ELEM_SEG_ADDR_41_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_41[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_41_ADDR_ELEM_SEG_ADDR_41_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_42 (0x820C2000 + 0x4A8)---

    ADDR_ELEM_SEG_ADDR_42[31..0] - (RW) base address for address element 42 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_42_ADDR_ELEM_SEG_ADDR_42_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_42_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_42_ADDR_ELEM_SEG_ADDR_42_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_42[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_42_ADDR_ELEM_SEG_ADDR_42_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_43 (0x820C2000 + 0x4AC)---

    ADDR_ELEM_SEG_ADDR_43[31..0] - (RW) base address for address element 43 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_43_ADDR_ELEM_SEG_ADDR_43_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_43_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_43_ADDR_ELEM_SEG_ADDR_43_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_43[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_43_ADDR_ELEM_SEG_ADDR_43_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_44 (0x820C2000 + 0x4B0)---

    ADDR_ELEM_SEG_ADDR_44[31..0] - (RW) base address for address element 44 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_44_ADDR_ELEM_SEG_ADDR_44_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_44_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_44_ADDR_ELEM_SEG_ADDR_44_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_44[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_44_ADDR_ELEM_SEG_ADDR_44_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_45 (0x820C2000 + 0x4B4)---

    ADDR_ELEM_SEG_ADDR_45[31..0] - (RW) base address for address element 45 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_45_ADDR_ELEM_SEG_ADDR_45_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_45_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_45_ADDR_ELEM_SEG_ADDR_45_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_45[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_45_ADDR_ELEM_SEG_ADDR_45_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_46 (0x820C2000 + 0x4B8)---

    ADDR_ELEM_SEG_ADDR_46[31..0] - (RW) base address for address element 46 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_46_ADDR_ELEM_SEG_ADDR_46_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_46_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_46_ADDR_ELEM_SEG_ADDR_46_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_46[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_46_ADDR_ELEM_SEG_ADDR_46_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_47 (0x820C2000 + 0x4BC)---

    ADDR_ELEM_SEG_ADDR_47[31..0] - (RW) base address for address element 47 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_47_ADDR_ELEM_SEG_ADDR_47_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_47_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_47_ADDR_ELEM_SEG_ADDR_47_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_47[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_47_ADDR_ELEM_SEG_ADDR_47_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_48 (0x820C2000 + 0x4C0)---

    ADDR_ELEM_SEG_ADDR_48[31..0] - (RW) base address for address element 48 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_48_ADDR_ELEM_SEG_ADDR_48_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_48_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_48_ADDR_ELEM_SEG_ADDR_48_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_48[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_48_ADDR_ELEM_SEG_ADDR_48_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_49 (0x820C2000 + 0x4C4)---

    ADDR_ELEM_SEG_ADDR_49[31..0] - (RW) base address for address element 49 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_49_ADDR_ELEM_SEG_ADDR_49_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_49_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_49_ADDR_ELEM_SEG_ADDR_49_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_49[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_49_ADDR_ELEM_SEG_ADDR_49_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_50 (0x820C2000 + 0x4C8)---

    ADDR_ELEM_SEG_ADDR_50[31..0] - (RW) base address for address element 50 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_50_ADDR_ELEM_SEG_ADDR_50_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_50_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_50_ADDR_ELEM_SEG_ADDR_50_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_50[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_50_ADDR_ELEM_SEG_ADDR_50_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_51 (0x820C2000 + 0x4CC)---

    ADDR_ELEM_SEG_ADDR_51[31..0] - (RW) base address for address element 51 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_51_ADDR_ELEM_SEG_ADDR_51_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_51_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_51_ADDR_ELEM_SEG_ADDR_51_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_51[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_51_ADDR_ELEM_SEG_ADDR_51_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_52 (0x820C2000 + 0x4D0)---

    ADDR_ELEM_SEG_ADDR_52[31..0] - (RW) base address for address element 52 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_52_ADDR_ELEM_SEG_ADDR_52_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_52_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_52_ADDR_ELEM_SEG_ADDR_52_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_52[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_52_ADDR_ELEM_SEG_ADDR_52_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_53 (0x820C2000 + 0x4D4)---

    ADDR_ELEM_SEG_ADDR_53[31..0] - (RW) base address for address element 53 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_53_ADDR_ELEM_SEG_ADDR_53_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_53_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_53_ADDR_ELEM_SEG_ADDR_53_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_53[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_53_ADDR_ELEM_SEG_ADDR_53_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_54 (0x820C2000 + 0x4D8)---

    ADDR_ELEM_SEG_ADDR_54[31..0] - (RW) base address for address element 54 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_54_ADDR_ELEM_SEG_ADDR_54_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_54_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_54_ADDR_ELEM_SEG_ADDR_54_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_54[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_54_ADDR_ELEM_SEG_ADDR_54_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_55 (0x820C2000 + 0x4DC)---

    ADDR_ELEM_SEG_ADDR_55[31..0] - (RW) base address for address element 55 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_55_ADDR_ELEM_SEG_ADDR_55_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_55_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_55_ADDR_ELEM_SEG_ADDR_55_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_55[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_55_ADDR_ELEM_SEG_ADDR_55_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_56 (0x820C2000 + 0x4E0)---

    ADDR_ELEM_SEG_ADDR_56[31..0] - (RW) base address for address element 56 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_56_ADDR_ELEM_SEG_ADDR_56_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_56_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_56_ADDR_ELEM_SEG_ADDR_56_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_56[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_56_ADDR_ELEM_SEG_ADDR_56_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_57 (0x820C2000 + 0x4E4)---

    ADDR_ELEM_SEG_ADDR_57[31..0] - (RW) base address for address element 57 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_57_ADDR_ELEM_SEG_ADDR_57_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_57_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_57_ADDR_ELEM_SEG_ADDR_57_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_57[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_57_ADDR_ELEM_SEG_ADDR_57_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_58 (0x820C2000 + 0x4E8)---

    ADDR_ELEM_SEG_ADDR_58[31..0] - (RW) base address for address element 58 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_58_ADDR_ELEM_SEG_ADDR_58_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_58_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_58_ADDR_ELEM_SEG_ADDR_58_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_58[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_58_ADDR_ELEM_SEG_ADDR_58_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_59 (0x820C2000 + 0x4EC)---

    ADDR_ELEM_SEG_ADDR_59[31..0] - (RW) base address for address element 59 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_59_ADDR_ELEM_SEG_ADDR_59_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_59_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_59_ADDR_ELEM_SEG_ADDR_59_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_59[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_59_ADDR_ELEM_SEG_ADDR_59_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_60 (0x820C2000 + 0x4F0)---

    ADDR_ELEM_SEG_ADDR_60[31..0] - (RW) base address for address element 60 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_60_ADDR_ELEM_SEG_ADDR_60_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_60_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_60_ADDR_ELEM_SEG_ADDR_60_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_60[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_60_ADDR_ELEM_SEG_ADDR_60_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_61 (0x820C2000 + 0x4F4)---

    ADDR_ELEM_SEG_ADDR_61[31..0] - (RW) base address for address element 61 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_61_ADDR_ELEM_SEG_ADDR_61_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_61_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_61_ADDR_ELEM_SEG_ADDR_61_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_61[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_61_ADDR_ELEM_SEG_ADDR_61_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_62 (0x820C2000 + 0x4F8)---

    ADDR_ELEM_SEG_ADDR_62[31..0] - (RW) base address for address element 62 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_62_ADDR_ELEM_SEG_ADDR_62_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_62_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_62_ADDR_ELEM_SEG_ADDR_62_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_62[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_62_ADDR_ELEM_SEG_ADDR_62_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_63 (0x820C2000 + 0x4FC)---

    ADDR_ELEM_SEG_ADDR_63[31..0] - (RW) base address for address element 63 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_63_ADDR_ELEM_SEG_ADDR_63_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_63_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_63_ADDR_ELEM_SEG_ADDR_63_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_63[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_63_ADDR_ELEM_SEG_ADDR_63_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_64 (0x820C2000 + 0x500)---

    ADDR_ELEM_SEG_ADDR_64[31..0] - (RW) base address for address element 64 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_64_ADDR_ELEM_SEG_ADDR_64_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_64_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_64_ADDR_ELEM_SEG_ADDR_64_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_64[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_64_ADDR_ELEM_SEG_ADDR_64_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_65 (0x820C2000 + 0x504)---

    ADDR_ELEM_SEG_ADDR_65[31..0] - (RW) base address for address element 65 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_65_ADDR_ELEM_SEG_ADDR_65_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_65_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_65_ADDR_ELEM_SEG_ADDR_65_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_65[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_65_ADDR_ELEM_SEG_ADDR_65_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_66 (0x820C2000 + 0x508)---

    ADDR_ELEM_SEG_ADDR_66[31..0] - (RW) base address for address element 66 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_66_ADDR_ELEM_SEG_ADDR_66_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_66_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_66_ADDR_ELEM_SEG_ADDR_66_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_66[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_66_ADDR_ELEM_SEG_ADDR_66_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_67 (0x820C2000 + 0x50C)---

    ADDR_ELEM_SEG_ADDR_67[31..0] - (RW) base address for address element 67 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_67_ADDR_ELEM_SEG_ADDR_67_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_67_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_67_ADDR_ELEM_SEG_ADDR_67_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_67[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_67_ADDR_ELEM_SEG_ADDR_67_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_68 (0x820C2000 + 0x510)---

    ADDR_ELEM_SEG_ADDR_68[31..0] - (RW) base address for address element 68 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_68_ADDR_ELEM_SEG_ADDR_68_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_68_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_68_ADDR_ELEM_SEG_ADDR_68_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_68[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_68_ADDR_ELEM_SEG_ADDR_68_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_69 (0x820C2000 + 0x514)---

    ADDR_ELEM_SEG_ADDR_69[31..0] - (RW) base address for address element 69 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_69_ADDR_ELEM_SEG_ADDR_69_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_69_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_69_ADDR_ELEM_SEG_ADDR_69_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_69[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_69_ADDR_ELEM_SEG_ADDR_69_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_70 (0x820C2000 + 0x518)---

    ADDR_ELEM_SEG_ADDR_70[31..0] - (RW) base address for address element 70 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_70_ADDR_ELEM_SEG_ADDR_70_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_70_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_70_ADDR_ELEM_SEG_ADDR_70_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_70[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_70_ADDR_ELEM_SEG_ADDR_70_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_71 (0x820C2000 + 0x51C)---

    ADDR_ELEM_SEG_ADDR_71[31..0] - (RW) base address for address element 71 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_71_ADDR_ELEM_SEG_ADDR_71_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_71_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_71_ADDR_ELEM_SEG_ADDR_71_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_71[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_71_ADDR_ELEM_SEG_ADDR_71_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_72 (0x820C2000 + 0x520)---

    ADDR_ELEM_SEG_ADDR_72[31..0] - (RW) base address for address element 72 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_72_ADDR_ELEM_SEG_ADDR_72_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_72_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_72_ADDR_ELEM_SEG_ADDR_72_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_72[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_72_ADDR_ELEM_SEG_ADDR_72_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_73 (0x820C2000 + 0x524)---

    ADDR_ELEM_SEG_ADDR_73[31..0] - (RW) base address for address element 73 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_73_ADDR_ELEM_SEG_ADDR_73_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_73_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_73_ADDR_ELEM_SEG_ADDR_73_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_73[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_73_ADDR_ELEM_SEG_ADDR_73_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_74 (0x820C2000 + 0x528)---

    ADDR_ELEM_SEG_ADDR_74[31..0] - (RW) base address for address element 74 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_74_ADDR_ELEM_SEG_ADDR_74_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_74_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_74_ADDR_ELEM_SEG_ADDR_74_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_74[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_74_ADDR_ELEM_SEG_ADDR_74_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_75 (0x820C2000 + 0x52C)---

    ADDR_ELEM_SEG_ADDR_75[31..0] - (RW) base address for address element 75 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_75_ADDR_ELEM_SEG_ADDR_75_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_75_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_75_ADDR_ELEM_SEG_ADDR_75_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_75[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_75_ADDR_ELEM_SEG_ADDR_75_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_76 (0x820C2000 + 0x530)---

    ADDR_ELEM_SEG_ADDR_76[31..0] - (RW) base address for address element 76 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_76_ADDR_ELEM_SEG_ADDR_76_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_76_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_76_ADDR_ELEM_SEG_ADDR_76_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_76[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_76_ADDR_ELEM_SEG_ADDR_76_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_77 (0x820C2000 + 0x534)---

    ADDR_ELEM_SEG_ADDR_77[31..0] - (RW) base address for address element 77 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_77_ADDR_ELEM_SEG_ADDR_77_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_77_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_77_ADDR_ELEM_SEG_ADDR_77_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_77[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_77_ADDR_ELEM_SEG_ADDR_77_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_78 (0x820C2000 + 0x538)---

    ADDR_ELEM_SEG_ADDR_78[31..0] - (RW) base address for address element 78 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_78_ADDR_ELEM_SEG_ADDR_78_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_78_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_78_ADDR_ELEM_SEG_ADDR_78_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_78[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_78_ADDR_ELEM_SEG_ADDR_78_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_79 (0x820C2000 + 0x53C)---

    ADDR_ELEM_SEG_ADDR_79[31..0] - (RW) base address for address element 79 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_79_ADDR_ELEM_SEG_ADDR_79_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_79_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_79_ADDR_ELEM_SEG_ADDR_79_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_79[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_79_ADDR_ELEM_SEG_ADDR_79_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_80 (0x820C2000 + 0x540)---

    ADDR_ELEM_SEG_ADDR_80[31..0] - (RW) base address for address element 80 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_80_ADDR_ELEM_SEG_ADDR_80_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_80_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_80_ADDR_ELEM_SEG_ADDR_80_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_80[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_80_ADDR_ELEM_SEG_ADDR_80_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_81 (0x820C2000 + 0x544)---

    ADDR_ELEM_SEG_ADDR_81[31..0] - (RW) base address for address element 81 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_81_ADDR_ELEM_SEG_ADDR_81_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_81_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_81_ADDR_ELEM_SEG_ADDR_81_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_81[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_81_ADDR_ELEM_SEG_ADDR_81_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_82 (0x820C2000 + 0x548)---

    ADDR_ELEM_SEG_ADDR_82[31..0] - (RW) base address for address element 82 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_82_ADDR_ELEM_SEG_ADDR_82_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_82_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_82_ADDR_ELEM_SEG_ADDR_82_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_82[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_82_ADDR_ELEM_SEG_ADDR_82_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_83 (0x820C2000 + 0x54C)---

    ADDR_ELEM_SEG_ADDR_83[31..0] - (RW) base address for address element 83 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_83_ADDR_ELEM_SEG_ADDR_83_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_83_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_83_ADDR_ELEM_SEG_ADDR_83_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_83[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_83_ADDR_ELEM_SEG_ADDR_83_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_84 (0x820C2000 + 0x550)---

    ADDR_ELEM_SEG_ADDR_84[31..0] - (RW) base address for address element 84 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_84_ADDR_ELEM_SEG_ADDR_84_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_84_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_84_ADDR_ELEM_SEG_ADDR_84_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_84[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_84_ADDR_ELEM_SEG_ADDR_84_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_85 (0x820C2000 + 0x554)---

    ADDR_ELEM_SEG_ADDR_85[31..0] - (RW) base address for address element 85 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_85_ADDR_ELEM_SEG_ADDR_85_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_85_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_85_ADDR_ELEM_SEG_ADDR_85_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_85[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_85_ADDR_ELEM_SEG_ADDR_85_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_86 (0x820C2000 + 0x558)---

    ADDR_ELEM_SEG_ADDR_86[31..0] - (RW) base address for address element 86 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_86_ADDR_ELEM_SEG_ADDR_86_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_86_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_86_ADDR_ELEM_SEG_ADDR_86_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_86[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_86_ADDR_ELEM_SEG_ADDR_86_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_87 (0x820C2000 + 0x55C)---

    ADDR_ELEM_SEG_ADDR_87[31..0] - (RW) base address for address element 87 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_87_ADDR_ELEM_SEG_ADDR_87_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_87_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_87_ADDR_ELEM_SEG_ADDR_87_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_87[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_87_ADDR_ELEM_SEG_ADDR_87_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_88 (0x820C2000 + 0x560)---

    ADDR_ELEM_SEG_ADDR_88[31..0] - (RW) base address for address element 88 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_88_ADDR_ELEM_SEG_ADDR_88_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_88_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_88_ADDR_ELEM_SEG_ADDR_88_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_88[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_88_ADDR_ELEM_SEG_ADDR_88_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_89 (0x820C2000 + 0x564)---

    ADDR_ELEM_SEG_ADDR_89[31..0] - (RW) base address for address element 89 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_89_ADDR_ELEM_SEG_ADDR_89_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_89_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_89_ADDR_ELEM_SEG_ADDR_89_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_89[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_89_ADDR_ELEM_SEG_ADDR_89_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_90 (0x820C2000 + 0x568)---

    ADDR_ELEM_SEG_ADDR_90[31..0] - (RW) base address for address element 90 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_90_ADDR_ELEM_SEG_ADDR_90_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_90_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_90_ADDR_ELEM_SEG_ADDR_90_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_90[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_90_ADDR_ELEM_SEG_ADDR_90_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_91 (0x820C2000 + 0x56C)---

    ADDR_ELEM_SEG_ADDR_91[31..0] - (RW) base address for address element 91 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_91_ADDR_ELEM_SEG_ADDR_91_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_91_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_91_ADDR_ELEM_SEG_ADDR_91_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_91[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_91_ADDR_ELEM_SEG_ADDR_91_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_92 (0x820C2000 + 0x570)---

    ADDR_ELEM_SEG_ADDR_92[31..0] - (RW) base address for address element 92 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_92_ADDR_ELEM_SEG_ADDR_92_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_92_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_92_ADDR_ELEM_SEG_ADDR_92_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_92[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_92_ADDR_ELEM_SEG_ADDR_92_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_93 (0x820C2000 + 0x574)---

    ADDR_ELEM_SEG_ADDR_93[31..0] - (RW) base address for address element 93 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_93_ADDR_ELEM_SEG_ADDR_93_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_93_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_93_ADDR_ELEM_SEG_ADDR_93_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_93[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_93_ADDR_ELEM_SEG_ADDR_93_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_94 (0x820C2000 + 0x578)---

    ADDR_ELEM_SEG_ADDR_94[31..0] - (RW) base address for address element 94 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_94_ADDR_ELEM_SEG_ADDR_94_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_94_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_94_ADDR_ELEM_SEG_ADDR_94_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_94[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_94_ADDR_ELEM_SEG_ADDR_94_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_95 (0x820C2000 + 0x57C)---

    ADDR_ELEM_SEG_ADDR_95[31..0] - (RW) base address for address element 95 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_95_ADDR_ELEM_SEG_ADDR_95_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_95_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_95_ADDR_ELEM_SEG_ADDR_95_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_95[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_95_ADDR_ELEM_SEG_ADDR_95_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_96 (0x820C2000 + 0x580)---

    ADDR_ELEM_SEG_ADDR_96[31..0] - (RW) base address for address element 96 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_96_ADDR_ELEM_SEG_ADDR_96_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_96_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_96_ADDR_ELEM_SEG_ADDR_96_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_96[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_96_ADDR_ELEM_SEG_ADDR_96_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_97 (0x820C2000 + 0x584)---

    ADDR_ELEM_SEG_ADDR_97[31..0] - (RW) base address for address element 97 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_97_ADDR_ELEM_SEG_ADDR_97_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_97_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_97_ADDR_ELEM_SEG_ADDR_97_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_97[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_97_ADDR_ELEM_SEG_ADDR_97_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_98 (0x820C2000 + 0x588)---

    ADDR_ELEM_SEG_ADDR_98[31..0] - (RW) base address for address element 98 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_98_ADDR_ELEM_SEG_ADDR_98_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_98_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_98_ADDR_ELEM_SEG_ADDR_98_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_98[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_98_ADDR_ELEM_SEG_ADDR_98_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_99 (0x820C2000 + 0x58C)---

    ADDR_ELEM_SEG_ADDR_99[31..0] - (RW) base address for address element 99 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_99_ADDR_ELEM_SEG_ADDR_99_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_99_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_99_ADDR_ELEM_SEG_ADDR_99_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_99[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_99_ADDR_ELEM_SEG_ADDR_99_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_100 (0x820C2000 + 0x590)---

    ADDR_ELEM_SEG_ADDR_100[31..0] - (RW) base address for address element 100 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_100_ADDR_ELEM_SEG_ADDR_100_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_100_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_100_ADDR_ELEM_SEG_ADDR_100_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_100[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_100_ADDR_ELEM_SEG_ADDR_100_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_101 (0x820C2000 + 0x594)---

    ADDR_ELEM_SEG_ADDR_101[31..0] - (RW) base address for address element 101 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_101_ADDR_ELEM_SEG_ADDR_101_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_101_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_101_ADDR_ELEM_SEG_ADDR_101_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_101[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_101_ADDR_ELEM_SEG_ADDR_101_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_102 (0x820C2000 + 0x598)---

    ADDR_ELEM_SEG_ADDR_102[31..0] - (RW) base address for address element 102 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_102_ADDR_ELEM_SEG_ADDR_102_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_102_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_102_ADDR_ELEM_SEG_ADDR_102_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_102[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_102_ADDR_ELEM_SEG_ADDR_102_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_103 (0x820C2000 + 0x59C)---

    ADDR_ELEM_SEG_ADDR_103[31..0] - (RW) base address for address element 103 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_103_ADDR_ELEM_SEG_ADDR_103_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_103_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_103_ADDR_ELEM_SEG_ADDR_103_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_103[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_103_ADDR_ELEM_SEG_ADDR_103_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_104 (0x820C2000 + 0x5A0)---

    ADDR_ELEM_SEG_ADDR_104[31..0] - (RW) base address for address element 104 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_104_ADDR_ELEM_SEG_ADDR_104_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_104_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_104_ADDR_ELEM_SEG_ADDR_104_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_104[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_104_ADDR_ELEM_SEG_ADDR_104_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_105 (0x820C2000 + 0x5A4)---

    ADDR_ELEM_SEG_ADDR_105[31..0] - (RW) base address for address element 105 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_105_ADDR_ELEM_SEG_ADDR_105_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_105_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_105_ADDR_ELEM_SEG_ADDR_105_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_105[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_105_ADDR_ELEM_SEG_ADDR_105_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_106 (0x820C2000 + 0x5A8)---

    ADDR_ELEM_SEG_ADDR_106[31..0] - (RW) base address for address element 106 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_106_ADDR_ELEM_SEG_ADDR_106_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_106_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_106_ADDR_ELEM_SEG_ADDR_106_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_106[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_106_ADDR_ELEM_SEG_ADDR_106_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_107 (0x820C2000 + 0x5AC)---

    ADDR_ELEM_SEG_ADDR_107[31..0] - (RW) base address for address element 107 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_107_ADDR_ELEM_SEG_ADDR_107_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_107_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_107_ADDR_ELEM_SEG_ADDR_107_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_107[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_107_ADDR_ELEM_SEG_ADDR_107_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_108 (0x820C2000 + 0x5B0)---

    ADDR_ELEM_SEG_ADDR_108[31..0] - (RW) base address for address element 108 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_108_ADDR_ELEM_SEG_ADDR_108_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_108_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_108_ADDR_ELEM_SEG_ADDR_108_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_108[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_108_ADDR_ELEM_SEG_ADDR_108_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_109 (0x820C2000 + 0x5B4)---

    ADDR_ELEM_SEG_ADDR_109[31..0] - (RW) base address for address element 109 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_109_ADDR_ELEM_SEG_ADDR_109_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_109_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_109_ADDR_ELEM_SEG_ADDR_109_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_109[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_109_ADDR_ELEM_SEG_ADDR_109_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_110 (0x820C2000 + 0x5B8)---

    ADDR_ELEM_SEG_ADDR_110[31..0] - (RW) base address for address element 110 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_110_ADDR_ELEM_SEG_ADDR_110_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_110_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_110_ADDR_ELEM_SEG_ADDR_110_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_110[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_110_ADDR_ELEM_SEG_ADDR_110_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_111 (0x820C2000 + 0x5BC)---

    ADDR_ELEM_SEG_ADDR_111[31..0] - (RW) base address for address element 111 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_111_ADDR_ELEM_SEG_ADDR_111_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_111_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_111_ADDR_ELEM_SEG_ADDR_111_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_111[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_111_ADDR_ELEM_SEG_ADDR_111_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_112 (0x820C2000 + 0x5C0)---

    ADDR_ELEM_SEG_ADDR_112[31..0] - (RW) base address for address element 112 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_112_ADDR_ELEM_SEG_ADDR_112_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_112_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_112_ADDR_ELEM_SEG_ADDR_112_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_112[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_112_ADDR_ELEM_SEG_ADDR_112_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_113 (0x820C2000 + 0x5C4)---

    ADDR_ELEM_SEG_ADDR_113[31..0] - (RW) base address for address element 113 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_113_ADDR_ELEM_SEG_ADDR_113_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_113_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_113_ADDR_ELEM_SEG_ADDR_113_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_113[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_113_ADDR_ELEM_SEG_ADDR_113_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_114 (0x820C2000 + 0x5C8)---

    ADDR_ELEM_SEG_ADDR_114[31..0] - (RW) base address for address element 114 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_114_ADDR_ELEM_SEG_ADDR_114_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_114_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_114_ADDR_ELEM_SEG_ADDR_114_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_114[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_114_ADDR_ELEM_SEG_ADDR_114_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_115 (0x820C2000 + 0x5CC)---

    ADDR_ELEM_SEG_ADDR_115[31..0] - (RW) base address for address element 115 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_115_ADDR_ELEM_SEG_ADDR_115_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_115_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_115_ADDR_ELEM_SEG_ADDR_115_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_115[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_115_ADDR_ELEM_SEG_ADDR_115_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_116 (0x820C2000 + 0x5D0)---

    ADDR_ELEM_SEG_ADDR_116[31..0] - (RW) base address for address element 116 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_116_ADDR_ELEM_SEG_ADDR_116_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_116_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_116_ADDR_ELEM_SEG_ADDR_116_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_116[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_116_ADDR_ELEM_SEG_ADDR_116_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_117 (0x820C2000 + 0x5D4)---

    ADDR_ELEM_SEG_ADDR_117[31..0] - (RW) base address for address element 117 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_117_ADDR_ELEM_SEG_ADDR_117_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_117_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_117_ADDR_ELEM_SEG_ADDR_117_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_117[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_117_ADDR_ELEM_SEG_ADDR_117_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_118 (0x820C2000 + 0x5D8)---

    ADDR_ELEM_SEG_ADDR_118[31..0] - (RW) base address for address element 118 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_118_ADDR_ELEM_SEG_ADDR_118_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_118_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_118_ADDR_ELEM_SEG_ADDR_118_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_118[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_118_ADDR_ELEM_SEG_ADDR_118_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_119 (0x820C2000 + 0x5DC)---

    ADDR_ELEM_SEG_ADDR_119[31..0] - (RW) base address for address element 119 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_119_ADDR_ELEM_SEG_ADDR_119_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_119_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_119_ADDR_ELEM_SEG_ADDR_119_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_119[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_119_ADDR_ELEM_SEG_ADDR_119_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_120 (0x820C2000 + 0x5E0)---

    ADDR_ELEM_SEG_ADDR_120[31..0] - (RW) base address for address element 120 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_120_ADDR_ELEM_SEG_ADDR_120_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_120_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_120_ADDR_ELEM_SEG_ADDR_120_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_120[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_120_ADDR_ELEM_SEG_ADDR_120_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_121 (0x820C2000 + 0x5E4)---

    ADDR_ELEM_SEG_ADDR_121[31..0] - (RW) base address for address element 121 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_121_ADDR_ELEM_SEG_ADDR_121_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_121_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_121_ADDR_ELEM_SEG_ADDR_121_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_121[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_121_ADDR_ELEM_SEG_ADDR_121_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_122 (0x820C2000 + 0x5E8)---

    ADDR_ELEM_SEG_ADDR_122[31..0] - (RW) base address for address element 122 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_122_ADDR_ELEM_SEG_ADDR_122_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_122_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_122_ADDR_ELEM_SEG_ADDR_122_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_122[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_122_ADDR_ELEM_SEG_ADDR_122_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_123 (0x820C2000 + 0x5EC)---

    ADDR_ELEM_SEG_ADDR_123[31..0] - (RW) base address for address element 123 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_123_ADDR_ELEM_SEG_ADDR_123_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_123_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_123_ADDR_ELEM_SEG_ADDR_123_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_123[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_123_ADDR_ELEM_SEG_ADDR_123_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_124 (0x820C2000 + 0x5F0)---

    ADDR_ELEM_SEG_ADDR_124[31..0] - (RW) base address for address element 124 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_124_ADDR_ELEM_SEG_ADDR_124_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_124_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_124_ADDR_ELEM_SEG_ADDR_124_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_124[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_124_ADDR_ELEM_SEG_ADDR_124_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_125 (0x820C2000 + 0x5F4)---

    ADDR_ELEM_SEG_ADDR_125[31..0] - (RW) base address for address element 125 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_125_ADDR_ELEM_SEG_ADDR_125_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_125_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_125_ADDR_ELEM_SEG_ADDR_125_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_125[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_125_ADDR_ELEM_SEG_ADDR_125_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_126 (0x820C2000 + 0x5F8)---

    ADDR_ELEM_SEG_ADDR_126[31..0] - (RW) base address for address element 126 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_126_ADDR_ELEM_SEG_ADDR_126_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_126_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_126_ADDR_ELEM_SEG_ADDR_126_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_126[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_126_ADDR_ELEM_SEG_ADDR_126_SHFT 0

/* =====================================================================================

  ---ADDR_ELEM_SEG_ADDR_127 (0x820C2000 + 0x5FC)---

    ADDR_ELEM_SEG_ADDR_127[31..0] - (RW) base address for address element 127 (addr[35:4], most 4byte align)

 =====================================================================================*/
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_127_ADDR_ELEM_SEG_ADDR_127_ADDR WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_127_ADDR
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_127_ADDR_ELEM_SEG_ADDR_127_MASK 0xFFFFFFFF                // ADDR_ELEM_SEG_ADDR_127[31..0]
#define WF_RRO_TOP_ADDR_ELEM_SEG_ADDR_127_ADDR_ELEM_SEG_ADDR_127_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_RRO_TOP_REGS_H__
