{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665828052967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665828052967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 13:00:52 2022 " "Processing started: Sat Oct 15 13:00:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665828052967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828052967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828052968 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665828053366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c top.sv(158) " "Verilog HDL Declaration information at top.sv(158): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665828061552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b top.sv(169) " "Verilog HDL Declaration information at top.sv(169): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665828061553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665828061554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828061554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_4_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_4_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_4_digits " "Found entity 1: seven_segment_4_digits" {  } { { "seven_segment_4_digits.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/seven_segment_4_digits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665828061555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828061555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665828061582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance top.sv(56) " "Verilog HDL or VHDL warning at top.sv(56): object \"distance\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665828061583 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(111) " "Verilog HDL assignment warning at top.sv(111): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061585 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(104) " "Verilog HDL assignment warning at top.sv(104): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061585 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(135) " "Verilog HDL assignment warning at top.sv(135): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061586 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(136) " "Verilog HDL assignment warning at top.sv(136): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061586 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(137) " "Verilog HDL assignment warning at top.sv(137): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061587 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(138) " "Verilog HDL assignment warning at top.sv(138): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061588 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(139) " "Verilog HDL assignment warning at top.sv(139): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061588 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(140) " "Verilog HDL assignment warning at top.sv(140): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061589 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(141) " "Verilog HDL assignment warning at top.sv(141): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061590 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(142) " "Verilog HDL assignment warning at top.sv(142): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061591 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(143) " "Verilog HDL assignment warning at top.sv(143): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061592 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(144) " "Verilog HDL assignment warning at top.sv(144): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061592 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(145) " "Verilog HDL assignment warning at top.sv(145): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061593 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(146) " "Verilog HDL assignment warning at top.sv(146): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061594 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 top.sv(195) " "Verilog HDL assignment warning at top.sv(195): truncated value with size 32 to match size of target (18)" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665828061594 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(268) " "Verilog HDL Case Statement information at top.sv(268): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665828061595 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "digilent_pmod_mic3_spi_receiver.sv 1 1 " "Using design file digilent_pmod_mic3_spi_receiver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 digilent_pmod_mic3_spi_receiver " "Found entity 1: digilent_pmod_mic3_spi_receiver" {  } { { "digilent_pmod_mic3_spi_receiver.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/digilent_pmod_mic3_spi_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665828061626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665828061626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digilent_pmod_mic3_spi_receiver digilent_pmod_mic3_spi_receiver:i_microphone " "Elaborating entity \"digilent_pmod_mic3_spi_receiver\" for hierarchy \"digilent_pmod_mic3_spi_receiver:i_microphone\"" {  } { { "top.sv" "i_microphone" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665828061626 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[0\] " "Inserted always-enabled tri-state buffer between \"gpio\[0\]\" and its non-tri-state driver." {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[6\] " "Inserted always-enabled tri-state buffer between \"gpio\[6\]\" and its non-tri-state driver." {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1665828062129 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1665828062129 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1665828062129 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1665828062129 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio\[8\] GND pin " "The pin \"gpio\[8\]\" is fed by GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1665828062129 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio\[10\] VCC pin " "The pin \"gpio\[10\]\" is fed by VCC" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1665828062129 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1665828062129 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 252 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665828062132 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665828062132 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[0\]~synth " "Node \"gpio\[0\]~synth\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828062364 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[6\]~synth " "Node \"gpio\[6\]~synth\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828062364 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[10\]~synth " "Node \"gpio\[10\]~synth\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828062364 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665828062364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[0\] VCC " "Pin \"abcdefgh\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|abcdefgh[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[2\] GND " "Pin \"rgb\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665828062365 "|top|rgb[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665828062365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665828062452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665828063247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.map.smsg " "Generated suppressed messages file C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828063281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665828063387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665828063387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[0\] " "No output dependent on input pin \"key_sw\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828063447 "|top|key_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[1\] " "No output dependent on input pin \"key_sw\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828063447 "|top|key_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[2\] " "No output dependent on input pin \"key_sw\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828063447 "|top|key_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[3\] " "No output dependent on input pin \"key_sw\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665828063447 "|top|key_sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665828063447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665828063447 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665828063447 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665828063447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665828063447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665828063447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665828063471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 13:01:03 2022 " "Processing ended: Sat Oct 15 13:01:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665828063471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665828063471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665828063471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665828063471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665828064764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665828064764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 13:01:04 2022 " "Processing started: Sat Oct 15 13:01:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665828064764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665828064764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665828064764 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665828064868 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1665828064868 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1665828064868 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1665828064934 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665828064943 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665828064986 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665828064986 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665828065090 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665828065096 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665828065224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665828065224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665828065224 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665828065224 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665828065227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665828065227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665828065227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665828065227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665828065227 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665828065229 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665828065682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1665828065685 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665828065690 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665828065690 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665828065690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665828065690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665828065690 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665828065690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665828065733 ""}  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665828065733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665828065733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buzzer~output " "Destination node buzzer~output" {  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665828065733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665828065733 ""}  } { { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665828065733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665828065946 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665828065947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665828065947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665828065948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665828065949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665828065950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665828065950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665828065950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665828065975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665828065976 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665828065976 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665828066003 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665828066007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665828066406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665828066508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665828066521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665828066752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665828066752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665828066989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665828067417 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665828067417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665828067508 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1665828067508 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665828067508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665828067512 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665828067634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665828067645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665828067815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665828067815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665828068046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665828068428 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[0\] 3.3-V LVTTL 91 " "Pin key_sw\[0\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { key_sw[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_sw\[0\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[1\] 3.3-V LVTTL 90 " "Pin key_sw\[1\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { key_sw[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_sw\[1\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[2\] 3.3-V LVTTL 89 " "Pin key_sw\[2\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { key_sw[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_sw\[2\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[3\] 3.3-V LVTTL 88 " "Pin key_sw\[3\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { key_sw[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_sw\[3\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL 65 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL 66 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL 67 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVTTL 69 " "Pin gpio\[5\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVTTL 71 " "Pin gpio\[7\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVTTL 73 " "Pin gpio\[9\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVTTL 75 " "Pin gpio\[11\] uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVTTL 76 " "Pin gpio\[12\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVTTL 77 " "Pin gpio\[13\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL 64 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL 68 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVTTL 70 " "Pin gpio\[6\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVTTL 72 " "Pin gpio\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVTTL 74 " "Pin gpio\[10\] uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL 25 " "Pin reset_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665828068663 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1665828068663 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "14 " "Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently enabled " "Pin gpio\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently enabled " "Pin gpio\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently enabled " "Pin gpio\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently enabled " "Pin gpio\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "top.sv" "" { Text "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665828068664 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1665828068664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.fit.smsg " "Generated suppressed messages file C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_01_note_recognition/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665828068715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5492 " "Peak virtual memory: 5492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665828069072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 13:01:09 2022 " "Processing ended: Sat Oct 15 13:01:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665828069072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665828069072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665828069072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665828069072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665828070233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665828070234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 13:01:10 2022 " "Processing started: Sat Oct 15 13:01:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665828070234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665828070234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665828070234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665828070745 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665828070764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665828070906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 13:01:10 2022 " "Processing ended: Sat Oct 15 13:01:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665828070906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665828070906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665828070906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665828070906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665828071598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665828072148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665828072148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 13:01:11 2022 " "Processing started: Sat Oct 15 13:01:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665828072148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665828072148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665828072148 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665828072256 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1665828072410 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1665828072452 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1665828072452 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665828072607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1665828072609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665828072619 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665828072619 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665828072630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.419 " "Worst-case setup slack is 7.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.419               0.000 clk  " "    7.419               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828072652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.466 " "Worst-case hold slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk  " "    0.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828072657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665828072664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665828072668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.737 " "Worst-case minimum pulse width slack is 9.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.737               0.000 clk  " "    9.737               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828072673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828072673 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828072698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828072698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 9 Registers " "Shortest Synchronizer Chain: 9 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828072698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828072698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 168.114 ns " "Worst Case Available Settling Time: 168.114 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828072698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828072698 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665828072698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665828072703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665828072723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665828072949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665828073037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.161 " "Worst-case setup slack is 8.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.161               0.000 clk  " "    8.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828073052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk  " "    0.417               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828073061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665828073066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665828073072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.750 " "Worst-case minimum pulse width slack is 9.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 clk  " "    9.750               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828073077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 9 Registers " "Shortest Synchronizer Chain: 9 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 168.988 ns " "Worst Case Available Settling Time: 168.988 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073099 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665828073099 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665828073104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665828073215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.354 " "Worst-case setup slack is 14.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.354               0.000 clk  " "   14.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828073223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828073229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665828073235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665828073241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.262 " "Worst-case minimum pulse width slack is 9.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262               0.000 clk  " "    9.262               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665828073245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665828073245 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 9 Registers " "Shortest Synchronizer Chain: 9 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 174.718 ns " "Worst Case Available Settling Time: 174.718 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665828073272 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665828073272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665828073634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665828073635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665828073697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 13:01:13 2022 " "Processing ended: Sat Oct 15 13:01:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665828073697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665828073697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665828073697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665828073697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665828074493 ""}
