
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000940  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000b04  08000b04  00001b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b10  08000b10  00001b20  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000b10  08000b10  00001b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000b18  08000b20  00001b20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b18  08000b18  00001b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b1c  08000b1c  00001b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000b20  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000b20  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001b20  2**0
                  CONTENTS, READONLY
 12 .debug_info   000014b0  00000000  00000000  00001b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000047c  00000000  00000000  00003000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000180  00000000  00000000  00003480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000117  00000000  00000000  00003600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000022f4  00000000  00000000  00003717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001b7d  00000000  00000000  00005a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000097a8  00000000  00000000  00007588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00010d30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000588  00000000  00000000  00010d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000112fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000aec 	.word	0x08000aec

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000aec 	.word	0x08000aec

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <SPI2_GPIOInits>:
 * PB13 --> SCK
 * PB14 --> MISO
 * PB15 --> MOSI
 */
void SPI2_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800021a:	4b11      	ldr	r3, [pc, #68]	@ (8000260 <SPI2_GPIOInits+0x4c>)
 800021c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000222:	2305      	movs	r3, #5
 8000224:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000226:	2300      	movs	r3, #0
 8000228:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800022a:	2300      	movs	r3, #0
 800022c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000232:	230d      	movs	r3, #13
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f95b 	bl	80004f4 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 800023e:	230f      	movs	r3, #15
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f955 	bl	80004f4 <GPIO_Init>
	//MISO
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
	//GPIO_Init(&SPIPins);

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800024a:	230c      	movs	r3, #12
 800024c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f94f 	bl	80004f4 <GPIO_Init>
}
 8000256:	bf00      	nop
 8000258:	3710      	adds	r7, #16
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	40020400 	.word	0x40020400

08000264 <SPI2_Inits>:

void SPI2_Inits(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b086      	sub	sp, #24
 8000268:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 800026a:	4b0c      	ldr	r3, [pc, #48]	@ (800029c <SPI2_Inits+0x38>)
 800026c:	603b      	str	r3, [r7, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800026e:	2301      	movs	r3, #1
 8000270:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000272:	2301      	movs	r3, #1
 8000274:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;
 8000276:	2300      	movs	r3, #0
 8000278:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800027a:	2300      	movs	r3, #0
 800027c:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800027e:	2300      	movs	r3, #0
 8000280:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000282:	2300      	movs	r3, #0
 8000284:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN;
 8000286:	2301      	movs	r3, #1
 8000288:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle);
 800028a:	463b      	mov	r3, r7
 800028c:	4618      	mov	r0, r3
 800028e:	f000 fb43 	bl	8000918 <SPI_Init>
}
 8000292:	bf00      	nop
 8000294:	3718      	adds	r7, #24
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40003800 	.word	0x40003800

080002a0 <main>:
int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af00      	add	r7, sp, #0
	char user_data[]="Hello world";
 80002a6:	4a14      	ldr	r2, [pc, #80]	@ (80002f8 <main+0x58>)
 80002a8:	1d3b      	adds	r3, r7, #4
 80002aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80002ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	SPI2_GPIOInits();
 80002b0:	f7ff ffb0 	bl	8000214 <SPI2_GPIOInits>

	SPI2_Inits();
 80002b4:	f7ff ffd6 	bl	8000264 <SPI2_Inits>

	SPI_SSIConfig(SPI2,ENABLE);
 80002b8:	2101      	movs	r1, #1
 80002ba:	4810      	ldr	r0, [pc, #64]	@ (80002fc <main+0x5c>)
 80002bc:	f000 fbd6 	bl	8000a6c <SPI_SSIConfig>
	//Enable the SPI2 Peripheral
	SPI_PeripheralControl(SPI2 ,ENABLE);
 80002c0:	2101      	movs	r1, #1
 80002c2:	480e      	ldr	r0, [pc, #56]	@ (80002fc <main+0x5c>)
 80002c4:	f000 fbb6 	bl	8000a34 <SPI_PeripheralControl>


	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 80002c8:	1d3b      	adds	r3, r7, #4
 80002ca:	4618      	mov	r0, r3
 80002cc:	f7ff ff9a 	bl	8000204 <strlen>
 80002d0:	4602      	mov	r2, r0
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	4619      	mov	r1, r3
 80002d6:	4809      	ldr	r0, [pc, #36]	@ (80002fc <main+0x5c>)
 80002d8:	f000 fb74 	bl	80009c4 <SPI_SendData>

	while ((SPI2->SR & (1 << 7)));
 80002dc:	bf00      	nop
 80002de:	4b07      	ldr	r3, [pc, #28]	@ (80002fc <main+0x5c>)
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d1f9      	bne.n	80002de <main+0x3e>
	SPI_PeripheralControl(SPI2 ,DISABLE);
 80002ea:	2100      	movs	r1, #0
 80002ec:	4803      	ldr	r0, [pc, #12]	@ (80002fc <main+0x5c>)
 80002ee:	f000 fba1 	bl	8000a34 <SPI_PeripheralControl>
	while(1);
 80002f2:	bf00      	nop
 80002f4:	e7fd      	b.n	80002f2 <main+0x52>
 80002f6:	bf00      	nop
 80002f8:	08000b04 	.word	0x08000b04
 80002fc:	40003800 	.word	0x40003800

08000300 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000300:	480d      	ldr	r0, [pc, #52]	@ (8000338 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000302:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000304:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000308:	480c      	ldr	r0, [pc, #48]	@ (800033c <LoopForever+0x6>)
  ldr r1, =_edata
 800030a:	490d      	ldr	r1, [pc, #52]	@ (8000340 <LoopForever+0xa>)
  ldr r2, =_sidata
 800030c:	4a0d      	ldr	r2, [pc, #52]	@ (8000344 <LoopForever+0xe>)
  movs r3, #0
 800030e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000310:	e002      	b.n	8000318 <LoopCopyDataInit>

08000312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000316:	3304      	adds	r3, #4

08000318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800031a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800031c:	d3f9      	bcc.n	8000312 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800031e:	4a0a      	ldr	r2, [pc, #40]	@ (8000348 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000320:	4c0a      	ldr	r4, [pc, #40]	@ (800034c <LoopForever+0x16>)
  movs r3, #0
 8000322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000324:	e001      	b.n	800032a <LoopFillZerobss>

08000326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000328:	3204      	adds	r2, #4

0800032a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800032a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800032c:	d3fb      	bcc.n	8000326 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800032e:	f000 fbb9 	bl	8000aa4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000332:	f7ff ffb5 	bl	80002a0 <main>

08000336 <LoopForever>:

LoopForever:
  b LoopForever
 8000336:	e7fe      	b.n	8000336 <LoopForever>
  ldr   r0, =_estack
 8000338:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800033c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000340:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000344:	08000b20 	.word	0x08000b20
  ldr r2, =_sbss
 8000348:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800034c:	2000001c 	.word	0x2000001c

08000350 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000350:	e7fe      	b.n	8000350 <ADC_IRQHandler>
	...

08000354 <GPIO_PeriClockControl>:

#include "stm32f446xx_gpio_driver.h"


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx , uint8_t EnorDi)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	460b      	mov	r3, r1
 800035e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000360:	78fb      	ldrb	r3, [r7, #3]
 8000362:	2b01      	cmp	r3, #1
 8000364:	d157      	bne.n	8000416 <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	4a59      	ldr	r2, [pc, #356]	@ (80004d0 <GPIO_PeriClockControl+0x17c>)
 800036a:	4293      	cmp	r3, r2
 800036c:	d106      	bne.n	800037c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800036e:	4b59      	ldr	r3, [pc, #356]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000372:	4a58      	ldr	r2, [pc, #352]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000374:	f043 0301 	orr.w	r3, r3, #1
 8000378:	6313      	str	r3, [r2, #48]	@ 0x30
	}




}
 800037a:	e0a3      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4a56      	ldr	r2, [pc, #344]	@ (80004d8 <GPIO_PeriClockControl+0x184>)
 8000380:	4293      	cmp	r3, r2
 8000382:	d106      	bne.n	8000392 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000384:	4b53      	ldr	r3, [pc, #332]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000388:	4a52      	ldr	r2, [pc, #328]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800038a:	f043 0302 	orr.w	r3, r3, #2
 800038e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000390:	e098      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4a51      	ldr	r2, [pc, #324]	@ (80004dc <GPIO_PeriClockControl+0x188>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d106      	bne.n	80003a8 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800039a:	4b4e      	ldr	r3, [pc, #312]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800039c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800039e:	4a4d      	ldr	r2, [pc, #308]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003a0:	f043 0304 	orr.w	r3, r3, #4
 80003a4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003a6:	e08d      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	4a4d      	ldr	r2, [pc, #308]	@ (80004e0 <GPIO_PeriClockControl+0x18c>)
 80003ac:	4293      	cmp	r3, r2
 80003ae:	d106      	bne.n	80003be <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003b0:	4b48      	ldr	r3, [pc, #288]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003b4:	4a47      	ldr	r2, [pc, #284]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003b6:	f043 0308 	orr.w	r3, r3, #8
 80003ba:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003bc:	e082      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a48      	ldr	r2, [pc, #288]	@ (80004e4 <GPIO_PeriClockControl+0x190>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d106      	bne.n	80003d4 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003c6:	4b43      	ldr	r3, [pc, #268]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ca:	4a42      	ldr	r2, [pc, #264]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003cc:	f043 0310 	orr.w	r3, r3, #16
 80003d0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003d2:	e077      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a44      	ldr	r2, [pc, #272]	@ (80004e8 <GPIO_PeriClockControl+0x194>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d106      	bne.n	80003ea <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003dc:	4b3d      	ldr	r3, [pc, #244]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e0:	4a3c      	ldr	r2, [pc, #240]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003e2:	f043 0320 	orr.w	r3, r3, #32
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e8:	e06c      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a3f      	ldr	r2, [pc, #252]	@ (80004ec <GPIO_PeriClockControl+0x198>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d106      	bne.n	8000400 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003f2:	4b38      	ldr	r3, [pc, #224]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f6:	4a37      	ldr	r2, [pc, #220]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80003f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003fc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003fe:	e061      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a3b      	ldr	r2, [pc, #236]	@ (80004f0 <GPIO_PeriClockControl+0x19c>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d15d      	bne.n	80004c4 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000408:	4b32      	ldr	r3, [pc, #200]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800040a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800040c:	4a31      	ldr	r2, [pc, #196]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800040e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000412:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000414:	e056      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4a2d      	ldr	r2, [pc, #180]	@ (80004d0 <GPIO_PeriClockControl+0x17c>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d106      	bne.n	800042c <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 800041e:	4b2d      	ldr	r3, [pc, #180]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000422:	4a2c      	ldr	r2, [pc, #176]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000424:	f023 0301 	bic.w	r3, r3, #1
 8000428:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800042a:	e04b      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a2a      	ldr	r2, [pc, #168]	@ (80004d8 <GPIO_PeriClockControl+0x184>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d106      	bne.n	8000442 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 8000434:	4b27      	ldr	r3, [pc, #156]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000438:	4a26      	ldr	r2, [pc, #152]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800043a:	f023 0302 	bic.w	r3, r3, #2
 800043e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000440:	e040      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4a25      	ldr	r2, [pc, #148]	@ (80004dc <GPIO_PeriClockControl+0x188>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d106      	bne.n	8000458 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 800044a:	4b22      	ldr	r3, [pc, #136]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800044c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800044e:	4a21      	ldr	r2, [pc, #132]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000450:	f023 0304 	bic.w	r3, r3, #4
 8000454:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000456:	e035      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a21      	ldr	r2, [pc, #132]	@ (80004e0 <GPIO_PeriClockControl+0x18c>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000460:	4b1c      	ldr	r3, [pc, #112]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000464:	4a1b      	ldr	r2, [pc, #108]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000466:	f023 0308 	bic.w	r3, r3, #8
 800046a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800046c:	e02a      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	4a1c      	ldr	r2, [pc, #112]	@ (80004e4 <GPIO_PeriClockControl+0x190>)
 8000472:	4293      	cmp	r3, r2
 8000474:	d106      	bne.n	8000484 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000476:	4b17      	ldr	r3, [pc, #92]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800047a:	4a16      	ldr	r2, [pc, #88]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800047c:	f023 0310 	bic.w	r3, r3, #16
 8000480:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000482:	e01f      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4a18      	ldr	r2, [pc, #96]	@ (80004e8 <GPIO_PeriClockControl+0x194>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d106      	bne.n	800049a <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 800048c:	4b11      	ldr	r3, [pc, #68]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 800048e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000490:	4a10      	ldr	r2, [pc, #64]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 8000492:	f023 0320 	bic.w	r3, r3, #32
 8000496:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000498:	e014      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	4a13      	ldr	r2, [pc, #76]	@ (80004ec <GPIO_PeriClockControl+0x198>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d106      	bne.n	80004b0 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 80004a2:	4b0c      	ldr	r3, [pc, #48]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80004a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a6:	4a0b      	ldr	r2, [pc, #44]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80004a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004ae:	e009      	b.n	80004c4 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	4a0f      	ldr	r2, [pc, #60]	@ (80004f0 <GPIO_PeriClockControl+0x19c>)
 80004b4:	4293      	cmp	r3, r2
 80004b6:	d105      	bne.n	80004c4 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 80004b8:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80004ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004bc:	4a05      	ldr	r2, [pc, #20]	@ (80004d4 <GPIO_PeriClockControl+0x180>)
 80004be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004c4:	bf00      	nop
 80004c6:	370c      	adds	r7, #12
 80004c8:	46bd      	mov	sp, r7
 80004ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ce:	4770      	bx	lr
 80004d0:	40020000 	.word	0x40020000
 80004d4:	40023800 	.word	0x40023800
 80004d8:	40020400 	.word	0x40020400
 80004dc:	40020800 	.word	0x40020800
 80004e0:	40020c00 	.word	0x40020c00
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40021400 	.word	0x40021400
 80004ec:	40021800 	.word	0x40021800
 80004f0:	40021c00 	.word	0x40021c00

080004f4 <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b086      	sub	sp, #24
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	617b      	str	r3, [r7, #20]

	//Enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx , ENABLE);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	2101      	movs	r1, #1
 8000506:	4618      	mov	r0, r3
 8000508:	f7ff ff24 	bl	8000354 <GPIO_PeriClockControl>

	//configure mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	795b      	ldrb	r3, [r3, #5]
 8000510:	2b03      	cmp	r3, #3
 8000512:	d81f      	bhi.n	8000554 <GPIO_Init+0x60>
	{
		//non interrupt
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	795b      	ldrb	r3, [r3, #5]
 8000518:	461a      	mov	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	791b      	ldrb	r3, [r3, #4]
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	fa02 f303 	lsl.w	r3, r2, r3
 8000524:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	681a      	ldr	r2, [r3, #0]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	791b      	ldrb	r3, [r3, #4]
 8000530:	4619      	mov	r1, r3
 8000532:	2303      	movs	r3, #3
 8000534:	408b      	lsls	r3, r1
 8000536:	43db      	mvns	r3, r3
 8000538:	4619      	mov	r1, r3
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	400a      	ands	r2, r1
 8000540:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	6819      	ldr	r1, [r3, #0]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	697a      	ldr	r2, [r7, #20]
 800054e:	430a      	orrs	r2, r1
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	e0c9      	b.n	80006e8 <GPIO_Init+0x1f4>
	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	795b      	ldrb	r3, [r3, #5]
 8000558:	2b04      	cmp	r3, #4
 800055a:	d117      	bne.n	800058c <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800055c:	4b47      	ldr	r3, [pc, #284]	@ (800067c <GPIO_Init+0x188>)
 800055e:	68db      	ldr	r3, [r3, #12]
 8000560:	687a      	ldr	r2, [r7, #4]
 8000562:	7912      	ldrb	r2, [r2, #4]
 8000564:	4611      	mov	r1, r2
 8000566:	2201      	movs	r2, #1
 8000568:	408a      	lsls	r2, r1
 800056a:	4611      	mov	r1, r2
 800056c:	4a43      	ldr	r2, [pc, #268]	@ (800067c <GPIO_Init+0x188>)
 800056e:	430b      	orrs	r3, r1
 8000570:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing RTSR bit for as it might be 1
 8000572:	4b42      	ldr	r3, [pc, #264]	@ (800067c <GPIO_Init+0x188>)
 8000574:	689b      	ldr	r3, [r3, #8]
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	7912      	ldrb	r2, [r2, #4]
 800057a:	4611      	mov	r1, r2
 800057c:	2201      	movs	r2, #1
 800057e:	408a      	lsls	r2, r1
 8000580:	43d2      	mvns	r2, r2
 8000582:	4611      	mov	r1, r2
 8000584:	4a3d      	ldr	r2, [pc, #244]	@ (800067c <GPIO_Init+0x188>)
 8000586:	400b      	ands	r3, r1
 8000588:	6093      	str	r3, [r2, #8]
 800058a:	e035      	b.n	80005f8 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	795b      	ldrb	r3, [r3, #5]
 8000590:	2b05      	cmp	r3, #5
 8000592:	d117      	bne.n	80005c4 <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000594:	4b39      	ldr	r3, [pc, #228]	@ (800067c <GPIO_Init+0x188>)
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	7912      	ldrb	r2, [r2, #4]
 800059c:	4611      	mov	r1, r2
 800059e:	2201      	movs	r2, #1
 80005a0:	408a      	lsls	r2, r1
 80005a2:	4611      	mov	r1, r2
 80005a4:	4a35      	ldr	r2, [pc, #212]	@ (800067c <GPIO_Init+0x188>)
 80005a6:	430b      	orrs	r3, r1
 80005a8:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing FTSR bit for as it might be 1
 80005aa:	4b34      	ldr	r3, [pc, #208]	@ (800067c <GPIO_Init+0x188>)
 80005ac:	68db      	ldr	r3, [r3, #12]
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	7912      	ldrb	r2, [r2, #4]
 80005b2:	4611      	mov	r1, r2
 80005b4:	2201      	movs	r2, #1
 80005b6:	408a      	lsls	r2, r1
 80005b8:	43d2      	mvns	r2, r2
 80005ba:	4611      	mov	r1, r2
 80005bc:	4a2f      	ldr	r2, [pc, #188]	@ (800067c <GPIO_Init+0x188>)
 80005be:	400b      	ands	r3, r1
 80005c0:	60d3      	str	r3, [r2, #12]
 80005c2:	e019      	b.n	80005f8 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	795b      	ldrb	r3, [r3, #5]
 80005c8:	2b06      	cmp	r3, #6
 80005ca:	d115      	bne.n	80005f8 <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005cc:	4b2b      	ldr	r3, [pc, #172]	@ (800067c <GPIO_Init+0x188>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	7912      	ldrb	r2, [r2, #4]
 80005d4:	4611      	mov	r1, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	408a      	lsls	r2, r1
 80005da:	4611      	mov	r1, r2
 80005dc:	4a27      	ldr	r2, [pc, #156]	@ (800067c <GPIO_Init+0x188>)
 80005de:	430b      	orrs	r3, r1
 80005e0:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <GPIO_Init+0x188>)
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	7912      	ldrb	r2, [r2, #4]
 80005ea:	4611      	mov	r1, r2
 80005ec:	2201      	movs	r2, #1
 80005ee:	408a      	lsls	r2, r1
 80005f0:	4611      	mov	r1, r2
 80005f2:	4a22      	ldr	r2, [pc, #136]	@ (800067c <GPIO_Init+0x188>)
 80005f4:	430b      	orrs	r3, r1
 80005f6:	60d3      	str	r3, [r2, #12]
		}

		//2.Configure the GPIO port selection in the SYSCFG_EXTICR
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	791b      	ldrb	r3, [r3, #4]
 80005fc:	089b      	lsrs	r3, r3, #2
 80005fe:	74fb      	strb	r3, [r7, #19]
		temp2 =pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	791b      	ldrb	r3, [r3, #4]
 8000604:	f003 0303 	and.w	r3, r3, #3
 8000608:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4a1c      	ldr	r2, [pc, #112]	@ (8000680 <GPIO_Init+0x18c>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d045      	beq.n	80006a0 <GPIO_Init+0x1ac>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a1a      	ldr	r2, [pc, #104]	@ (8000684 <GPIO_Init+0x190>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d02b      	beq.n	8000676 <GPIO_Init+0x182>
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a19      	ldr	r2, [pc, #100]	@ (8000688 <GPIO_Init+0x194>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d024      	beq.n	8000672 <GPIO_Init+0x17e>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a17      	ldr	r2, [pc, #92]	@ (800068c <GPIO_Init+0x198>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d01d      	beq.n	800066e <GPIO_Init+0x17a>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a16      	ldr	r2, [pc, #88]	@ (8000690 <GPIO_Init+0x19c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d016      	beq.n	800066a <GPIO_Init+0x176>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a14      	ldr	r2, [pc, #80]	@ (8000694 <GPIO_Init+0x1a0>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d00f      	beq.n	8000666 <GPIO_Init+0x172>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a13      	ldr	r2, [pc, #76]	@ (8000698 <GPIO_Init+0x1a4>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d008      	beq.n	8000662 <GPIO_Init+0x16e>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a11      	ldr	r2, [pc, #68]	@ (800069c <GPIO_Init+0x1a8>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d101      	bne.n	800065e <GPIO_Init+0x16a>
 800065a:	2307      	movs	r3, #7
 800065c:	e021      	b.n	80006a2 <GPIO_Init+0x1ae>
 800065e:	2300      	movs	r3, #0
 8000660:	e01f      	b.n	80006a2 <GPIO_Init+0x1ae>
 8000662:	2306      	movs	r3, #6
 8000664:	e01d      	b.n	80006a2 <GPIO_Init+0x1ae>
 8000666:	2305      	movs	r3, #5
 8000668:	e01b      	b.n	80006a2 <GPIO_Init+0x1ae>
 800066a:	2304      	movs	r3, #4
 800066c:	e019      	b.n	80006a2 <GPIO_Init+0x1ae>
 800066e:	2303      	movs	r3, #3
 8000670:	e017      	b.n	80006a2 <GPIO_Init+0x1ae>
 8000672:	2302      	movs	r3, #2
 8000674:	e015      	b.n	80006a2 <GPIO_Init+0x1ae>
 8000676:	2301      	movs	r3, #1
 8000678:	e013      	b.n	80006a2 <GPIO_Init+0x1ae>
 800067a:	bf00      	nop
 800067c:	40013c00 	.word	0x40013c00
 8000680:	40020000 	.word	0x40020000
 8000684:	40020400 	.word	0x40020400
 8000688:	40020800 	.word	0x40020800
 800068c:	40020c00 	.word	0x40020c00
 8000690:	40021000 	.word	0x40021000
 8000694:	40021400 	.word	0x40021400
 8000698:	40021800 	.word	0x40021800
 800069c:	40021c00 	.word	0x40021c00
 80006a0:	2300      	movs	r3, #0
 80006a2:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80006a4:	4b61      	ldr	r3, [pc, #388]	@ (800082c <GPIO_Init+0x338>)
 80006a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006a8:	4a60      	ldr	r2, [pc, #384]	@ (800082c <GPIO_Init+0x338>)
 80006aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ae:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode << ( temp2 * 4);
 80006b0:	4a5f      	ldr	r2, [pc, #380]	@ (8000830 <GPIO_Init+0x33c>)
 80006b2:	7cfb      	ldrb	r3, [r7, #19]
 80006b4:	3302      	adds	r3, #2
 80006b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006ba:	7c79      	ldrb	r1, [r7, #17]
 80006bc:	7cbb      	ldrb	r3, [r7, #18]
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	fa01 f303 	lsl.w	r3, r1, r3
 80006c4:	4618      	mov	r0, r3
 80006c6:	495a      	ldr	r1, [pc, #360]	@ (8000830 <GPIO_Init+0x33c>)
 80006c8:	7cfb      	ldrb	r3, [r7, #19]
 80006ca:	4302      	orrs	r2, r0
 80006cc:	3302      	adds	r3, #2
 80006ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//3. Enable the EXTI    interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006d2:	4b58      	ldr	r3, [pc, #352]	@ (8000834 <GPIO_Init+0x340>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	7912      	ldrb	r2, [r2, #4]
 80006da:	4611      	mov	r1, r2
 80006dc:	2201      	movs	r2, #1
 80006de:	408a      	lsls	r2, r1
 80006e0:	4611      	mov	r1, r2
 80006e2:	4a54      	ldr	r2, [pc, #336]	@ (8000834 <GPIO_Init+0x340>)
 80006e4:	430b      	orrs	r3, r1
 80006e6:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]

	//configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	799b      	ldrb	r3, [r3, #6]
 80006f0:	461a      	mov	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	791b      	ldrb	r3, [r3, #4]
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	fa02 f303 	lsl.w	r3, r2, r3
 80006fc:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	689a      	ldr	r2, [r3, #8]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	791b      	ldrb	r3, [r3, #4]
 8000708:	4619      	mov	r1, r3
 800070a:	2303      	movs	r3, #3
 800070c:	408b      	lsls	r3, r1
 800070e:	43db      	mvns	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	400a      	ands	r2, r1
 8000718:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	6899      	ldr	r1, [r3, #8]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	430a      	orrs	r2, r1
 8000728:	609a      	str	r2, [r3, #8]

	temp = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]

	//configure pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	79db      	ldrb	r3, [r3, #7]
 8000732:	461a      	mov	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	005b      	lsls	r3, r3, #1
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	68da      	ldr	r2, [r3, #12]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	4619      	mov	r1, r3
 800074c:	2303      	movs	r3, #3
 800074e:	408b      	lsls	r3, r1
 8000750:	43db      	mvns	r3, r3
 8000752:	4619      	mov	r1, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	400a      	ands	r2, r1
 800075a:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	68d9      	ldr	r1, [r3, #12]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	697a      	ldr	r2, [r7, #20]
 8000768:	430a      	orrs	r2, r1
 800076a:	60da      	str	r2, [r3, #12]

	temp=0;
 800076c:	2300      	movs	r3, #0
 800076e:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	795b      	ldrb	r3, [r3, #5]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d11f      	bne.n	80007b8 <GPIO_Init+0x2c4>
	{
	//configure optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	7a1b      	ldrb	r3, [r3, #8]
 800077c:	461a      	mov	r2, r3
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	791b      	ldrb	r3, [r3, #4]
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
 8000786:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	685a      	ldr	r2, [r3, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	791b      	ldrb	r3, [r3, #4]
 8000792:	4619      	mov	r1, r3
 8000794:	2301      	movs	r3, #1
 8000796:	408b      	lsls	r3, r1
 8000798:	43db      	mvns	r3, r3
 800079a:	4619      	mov	r1, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	400a      	ands	r2, r1
 80007a2:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	6859      	ldr	r1, [r3, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	697a      	ldr	r2, [r7, #20]
 80007b0:	430a      	orrs	r2, r1
 80007b2:	605a      	str	r2, [r3, #4]

	temp = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
	}
	//configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	795b      	ldrb	r3, [r3, #5]
 80007bc:	2b02      	cmp	r3, #2
 80007be:	d131      	bne.n	8000824 <GPIO_Init+0x330>
	{
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	791b      	ldrb	r3, [r3, #4]
 80007c4:	08db      	lsrs	r3, r3, #3
 80007c6:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	791b      	ldrb	r3, [r3, #4]
 80007cc:	f003 0307 	and.w	r3, r3, #7
 80007d0:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 *  temp2 ) );
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	7c3a      	ldrb	r2, [r7, #16]
 80007d8:	3208      	adds	r2, #8
 80007da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007de:	7bfb      	ldrb	r3, [r7, #15]
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	220f      	movs	r2, #15
 80007e4:	fa02 f303 	lsl.w	r3, r2, r3
 80007e8:	43db      	mvns	r3, r3
 80007ea:	4618      	mov	r0, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	7c3a      	ldrb	r2, [r7, #16]
 80007f2:	4001      	ands	r1, r0
 80007f4:	3208      	adds	r2, #8
 80007f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<( 4 *  temp2 ) );
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	7c3a      	ldrb	r2, [r7, #16]
 8000800:	3208      	adds	r2, #8
 8000802:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	7a5b      	ldrb	r3, [r3, #9]
 800080a:	461a      	mov	r2, r3
 800080c:	7bfb      	ldrb	r3, [r7, #15]
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	4618      	mov	r0, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	7c3a      	ldrb	r2, [r7, #16]
 800081c:	4301      	orrs	r1, r0
 800081e:	3208      	adds	r2, #8
 8000820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}




}
 8000824:	bf00      	nop
 8000826:	3718      	adds	r7, #24
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40023800 	.word	0x40023800
 8000830:	40013800 	.word	0x40013800
 8000834:	40013c00 	.word	0x40013c00

08000838 <SPI_PeriClockControl>:
static void spi_txe_interrupt_handle(SPI_Handle_t *pSPIHandle);
static void spi_rxne_interrupt_handle(SPI_Handle_t *pSPIHandle);
static void spi_ovr_err_interrupt_handle(SPI_Handle_t *pSPIHandle);

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000844:	78fb      	ldrb	r3, [r7, #3]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d12b      	bne.n	80008a2 <SPI_PeriClockControl+0x6a>
		{
			if(pSPIx == SPI1)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4a2d      	ldr	r2, [pc, #180]	@ (8000904 <SPI_PeriClockControl+0xcc>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d106      	bne.n	8000860 <SPI_PeriClockControl+0x28>
			{
				SPI1_PCLK_EN();
 8000852:	4b2d      	ldr	r3, [pc, #180]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 8000854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000856:	4a2c      	ldr	r2, [pc, #176]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 8000858:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800085c:	6453      	str	r3, [r2, #68]	@ 0x44
			}else if(pSPIx == SPI4)
			{
				SPI4_PCLK_DI();
			}
		}
}
 800085e:	e04b      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI2)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4a2a      	ldr	r2, [pc, #168]	@ (800090c <SPI_PeriClockControl+0xd4>)
 8000864:	4293      	cmp	r3, r2
 8000866:	d106      	bne.n	8000876 <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 8000868:	4b27      	ldr	r3, [pc, #156]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086c:	4a26      	ldr	r2, [pc, #152]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 800086e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000872:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000874:	e040      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI3)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4a25      	ldr	r2, [pc, #148]	@ (8000910 <SPI_PeriClockControl+0xd8>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d106      	bne.n	800088c <SPI_PeriClockControl+0x54>
				SPI3_PCLK_EN();
 800087e:	4b22      	ldr	r3, [pc, #136]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000882:	4a21      	ldr	r2, [pc, #132]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 8000884:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000888:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800088a:	e035      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI4)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a21      	ldr	r2, [pc, #132]	@ (8000914 <SPI_PeriClockControl+0xdc>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d131      	bne.n	80008f8 <SPI_PeriClockControl+0xc0>
				SPI4_PCLK_EN();
 8000894:	4b1c      	ldr	r3, [pc, #112]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 8000896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000898:	4a1b      	ldr	r2, [pc, #108]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 800089a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800089e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008a0:	e02a      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			if(pSPIx == SPI1)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4a17      	ldr	r2, [pc, #92]	@ (8000904 <SPI_PeriClockControl+0xcc>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d106      	bne.n	80008b8 <SPI_PeriClockControl+0x80>
				SPI1_PCLK_DI();
 80008aa:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ae:	4a16      	ldr	r2, [pc, #88]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80008b4:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008b6:	e01f      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI2)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	4a14      	ldr	r2, [pc, #80]	@ (800090c <SPI_PeriClockControl+0xd4>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d106      	bne.n	80008ce <SPI_PeriClockControl+0x96>
				SPI2_PCLK_DI();
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c4:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80008ca:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008cc:	e014      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI3)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a0f      	ldr	r2, [pc, #60]	@ (8000910 <SPI_PeriClockControl+0xd8>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d106      	bne.n	80008e4 <SPI_PeriClockControl+0xac>
				SPI3_PCLK_DI();
 80008d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008da:	4a0b      	ldr	r2, [pc, #44]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008e0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008e2:	e009      	b.n	80008f8 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI4)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000914 <SPI_PeriClockControl+0xdc>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d105      	bne.n	80008f8 <SPI_PeriClockControl+0xc0>
				SPI4_PCLK_DI();
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008f0:	4a05      	ldr	r2, [pc, #20]	@ (8000908 <SPI_PeriClockControl+0xd0>)
 80008f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80008f6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	40013000 	.word	0x40013000
 8000908:	40023800 	.word	0x40023800
 800090c:	40003800 	.word	0x40003800
 8000910:	40003c00 	.word	0x40003c00
 8000914:	40013400 	.word	0x40013400

08000918 <SPI_Init>:


void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
	//Enable peripheral Clock
	SPI_PeriClockControl(pSPIHandle->pSPIx , ENABLE);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2101      	movs	r1, #1
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff ff86 	bl	8000838 <SPI_PeriClockControl>

	//Configure SPI_CR1 register
	uint32_t tempreg=0;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]

	//1.Configure the device mode
	tempreg |=pSPIHandle->SPIConfig.SPI_DeviceMode << 2;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	791b      	ldrb	r3, [r3, #4]
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	4313      	orrs	r3, r2
 800093a:	60fb      	str	r3, [r7, #12]

	//2.Configure the BusConfig
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	795b      	ldrb	r3, [r3, #5]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d104      	bne.n	800094e <SPI_Init+0x36>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1<< 15);
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	e014      	b.n	8000978 <SPI_Init+0x60>
	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	795b      	ldrb	r3, [r3, #5]
 8000952:	2b02      	cmp	r3, #2
 8000954:	d104      	bne.n	8000960 <SPI_Init+0x48>
	{
		//bidi mode should be set
		tempreg |= ( 1<< 15);
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	e00b      	b.n	8000978 <SPI_Init+0x60>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	795b      	ldrb	r3, [r3, #5]
 8000964:	2b03      	cmp	r3, #3
 8000966:	d107      	bne.n	8000978 <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1<< 15);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800096e:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1<< 10);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000976:	60fb      	str	r3, [r7, #12]
	}
	//3. Configure the spi serial clock speed (baud rate)
	tempreg |=pSPIHandle->SPIConfig.SPI_SclkSpeed << 3;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	799b      	ldrb	r3, [r3, #6]
 800097c:	00db      	lsls	r3, r3, #3
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	4313      	orrs	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]

	//4. Configure the DFF
	tempreg |=pSPIHandle->SPIConfig.SPI_DFF << 11;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	79db      	ldrb	r3, [r3, #7]
 8000988:	02db      	lsls	r3, r3, #11
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	4313      	orrs	r3, r2
 800098e:	60fb      	str	r3, [r7, #12]

	//5. Configure the CPOL
	tempreg |=pSPIHandle->SPIConfig.SPI_CPOL << 1;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	7a5b      	ldrb	r3, [r3, #9]
 8000994:	005b      	lsls	r3, r3, #1
 8000996:	68fa      	ldr	r2, [r7, #12]
 8000998:	4313      	orrs	r3, r2
 800099a:	60fb      	str	r3, [r7, #12]

	//6. Configure the CPHA
	tempreg |=pSPIHandle->SPIConfig.SPI_CPHA << 0;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	7a1b      	ldrb	r3, [r3, #8]
 80009a0:	461a      	mov	r2, r3
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	60fb      	str	r3, [r7, #12]

	//7. Configure the SSM
	tempreg |=pSPIHandle->SPIConfig.SPI_SSM << 9;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7a9b      	ldrb	r3, [r3, #10]
 80009ac:	025b      	lsls	r3, r3, #9
 80009ae:	68fa      	ldr	r2, [r7, #12]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	68fa      	ldr	r2, [r7, #12]
 80009ba:	601a      	str	r2, [r3, #0]


}
 80009bc:	bf00      	nop
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <SPI_SendData>:
	}
}


void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer,uint32_t Len)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 80009d0:	e026      	b.n	8000a20 <SPI_SendData+0x5c>
	{
		//1. Wait for TXE flag to set
		while (!(pSPIx->SR & (1 << 1)));
 80009d2:	bf00      	nop
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	689b      	ldr	r3, [r3, #8]
 80009d8:	f003 0302 	and.w	r3, r3, #2
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d0f9      	beq.n	80009d4 <SPI_SendData+0x10>

		//2.Check the DFF bit in CR1
		if(pSPIx->CR1 & (1 << 11))
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d00e      	beq.n	8000a0a <SPI_SendData+0x46>
		{
			//16 bit DFF
			//1.Load data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	881b      	ldrh	r3, [r3, #0]
 80009f0:	461a      	mov	r2, r3
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	60da      	str	r2, [r3, #12]

			//2. Decrement length twice
			Len--;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	3b01      	subs	r3, #1
 80009fa:	607b      	str	r3, [r7, #4]
			Len--;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3b01      	subs	r3, #1
 8000a00:	607b      	str	r3, [r7, #4]

			//3. Increment the data buffer pointer
			pTxBuffer += 2;
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	3302      	adds	r3, #2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	e00a      	b.n	8000a20 <SPI_SendData+0x5c>
		}
		else
		{
			//8 bit DFF
			//1.Load data into the DR
			pSPIx->DR = *pTxBuffer;
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	461a      	mov	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	60da      	str	r2, [r3, #12]

			//2. Decrement length
			Len--;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	3b01      	subs	r3, #1
 8000a18:	607b      	str	r3, [r7, #4]

			//3. Increment the data buffer pointer
			pTxBuffer++;
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d1d5      	bne.n	80009d2 <SPI_SendData+0xe>
		}
	}
}
 8000a26:	bf00      	nop
 8000a28:	bf00      	nop
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr

08000a34 <SPI_PeripheralControl>:
	}

}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000a40:	78fb      	ldrb	r3, [r7, #3]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d106      	bne.n	8000a54 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= ( 1 << 6);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	601a      	str	r2, [r3, #0]
	}else
	{
		pSPIx->CR1 &= ~( 1 << 6);
	}
}
 8000a52:	e005      	b.n	8000a60 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~( 1 << 6);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	601a      	str	r2, [r3, #0]
}
 8000a60:	bf00      	nop
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <SPI_SSIConfig>:

void SPI_SSIConfig(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	460b      	mov	r3, r1
 8000a76:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000a78:	78fb      	ldrb	r3, [r7, #3]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d106      	bne.n	8000a8c <SPI_SSIConfig+0x20>
		{
			pSPIx->CR1 |= ( 1 << 8);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	601a      	str	r2, [r3, #0]
		}else
		{
			pSPIx->CR1 &= ~( 1 << 8);
		}
}
 8000a8a:	e005      	b.n	8000a98 <SPI_SSIConfig+0x2c>
			pSPIx->CR1 &= ~( 1 << 8);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	601a      	str	r2, [r3, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <__libc_init_array>:
 8000aa4:	b570      	push	{r4, r5, r6, lr}
 8000aa6:	4d0d      	ldr	r5, [pc, #52]	@ (8000adc <__libc_init_array+0x38>)
 8000aa8:	4c0d      	ldr	r4, [pc, #52]	@ (8000ae0 <__libc_init_array+0x3c>)
 8000aaa:	1b64      	subs	r4, r4, r5
 8000aac:	10a4      	asrs	r4, r4, #2
 8000aae:	2600      	movs	r6, #0
 8000ab0:	42a6      	cmp	r6, r4
 8000ab2:	d109      	bne.n	8000ac8 <__libc_init_array+0x24>
 8000ab4:	4d0b      	ldr	r5, [pc, #44]	@ (8000ae4 <__libc_init_array+0x40>)
 8000ab6:	4c0c      	ldr	r4, [pc, #48]	@ (8000ae8 <__libc_init_array+0x44>)
 8000ab8:	f000 f818 	bl	8000aec <_init>
 8000abc:	1b64      	subs	r4, r4, r5
 8000abe:	10a4      	asrs	r4, r4, #2
 8000ac0:	2600      	movs	r6, #0
 8000ac2:	42a6      	cmp	r6, r4
 8000ac4:	d105      	bne.n	8000ad2 <__libc_init_array+0x2e>
 8000ac6:	bd70      	pop	{r4, r5, r6, pc}
 8000ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000acc:	4798      	blx	r3
 8000ace:	3601      	adds	r6, #1
 8000ad0:	e7ee      	b.n	8000ab0 <__libc_init_array+0xc>
 8000ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ad6:	4798      	blx	r3
 8000ad8:	3601      	adds	r6, #1
 8000ada:	e7f2      	b.n	8000ac2 <__libc_init_array+0x1e>
 8000adc:	08000b18 	.word	0x08000b18
 8000ae0:	08000b18 	.word	0x08000b18
 8000ae4:	08000b18 	.word	0x08000b18
 8000ae8:	08000b1c 	.word	0x08000b1c

08000aec <_init>:
 8000aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aee:	bf00      	nop
 8000af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000af2:	bc08      	pop	{r3}
 8000af4:	469e      	mov	lr, r3
 8000af6:	4770      	bx	lr

08000af8 <_fini>:
 8000af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000afa:	bf00      	nop
 8000afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000afe:	bc08      	pop	{r3}
 8000b00:	469e      	mov	lr, r3
 8000b02:	4770      	bx	lr
