# R2RV

![GitHub top language](https://img.shields.io/github/languages/top/yujixr/r2rv?color=F5DF4D&style=flat-square)
![GitHub](https://img.shields.io/github/license/yujixr/r2rv?color=F5DF4D&style=flat-square)

R2 RISC-V implementation

![](https://repository-images.githubusercontent.com/303841609/d8df9700-3f1f-11eb-916f-db6a84aaea1a)

## Features

- RV32IM instructions
- 6-stage instruction pipeline
- Out-of-order execution
- Speculative execution
- 2-way superscalar

This prototype runs on [DE0-CV](https://www.terasic.com.tw/cgi-bin/page/archive.pl?No=921) board, and can operate at up to 60 MHz.

## License

[MIT](LICENSE)

Copyright (c) 2020 YUJI
