# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab5_Maram_Ikrame.srcs/sources_1/new" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/Forwarding_unit.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/Single_Ported_Memory.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" \
"../../../../lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v" \
"../../../../lab5_Maram_Ikrame.srcs/sim_1/new/CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
