
                    Synopsys Interface Shell (TM)
                        Design Analyzer (TM)
              Version 2001.08 for linux -- Aug 22, 2001
              Copyright (c) 1988-2001 by Synopsys, Inc.
                         ALL RIGHTS RESERVED
design_analyzer> analyze -format vhdl src/pkg_disr.vhd
Loading db file '/usr/synopsys/synthesis/libraries/syn/standard.sldb'
Loading db file '/usr/synopsys/synthesis/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/libraries/umc/gscl45nm.db'
Reading in the Synopsys vhdl primitives.
/home/andrea/Desktop/papers/disr/synthesis/synthesis_rtl/src/pkg_disr.vhd:
1
analyze -format vhdl src/led_register.vhd
/home/andrea/Desktop/papers/disr/synthesis/synthesis_rtl/src/led_register.vhd:
1
target_library=/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db
{"/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db"}
elaborate led_registers

Inferred memory devices in process 'write_proc'
	in routine led_registers line
         37 in file
         '/home/andrea/Desktop/papers/disr/synthesis/synthesis_rtl/src/led_register.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| link_visited_sig_reg | Flip-flop |  40  |  Y  | N  | Y  | N  | N  | N  | N  |
|   seg_id_sig_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|  tvisited_sig_reg   | Flip-flop |   1   |  -  | -  | Y  | N  | N  | N  | N  |
|   visited_sig_reg   | Flip-flop |   1   |  -  | -  | Y  | N  | N  | N  | N  |
===============================================================================


Inferred memory devices in process 'read_proc'
	in routine led_registers line
         67 in file
         '/home/andrea/Desktop/papers/disr/synthesis/synthesis_rtl/src/led_register.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| link_visited_p_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     seg_id_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    tvisited_reg     | Flip-flop |   1   |  -  | -  | N  | N  | N  | N  | N  |
|     visited_reg     | Flip-flop |   1   |  -  | -  | N  | N  | N  | N  | N  |
===============================================================================

Current design is now 'led_registers'
1
set_max_area 0
1
compile
Loading db file '/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db'
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Library                                         |  Available  |
============================================================================
| DesignWare-Basic                                           |      *      |
| DesignWare-Foundation                                      |             |
============================================================================


  Loading target library 'fse0a_d_generic_core_tt1v25c'
  Loading design 'led_registers'
Warning: In design 'led_registers', there are 51 three-state busses with non three-state drivers. (LINT-30)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-99)


  Beginning Resource Allocation  (area only)
  -----------------------------
  Allocating blocks in 'led_registers'
  Allocating blocks in 'led_registers'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'led_registers'
  Mapping 'led_registers'
Information: Changed wire load model for 'led_registers' from 'G5K' to 'enG5K'. (OPT-170)

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    1178.9      0.00       0.0       0.0 n303[SEGID][3][NODE][6]  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    1178.6      0.00       0.0       0.0                          
    0:00:10    1178.2      0.00       0.0       0.0                          
    0:00:10    1177.9      0.00       0.0       0.0                          
    0:00:10    1177.6      0.00       0.0       0.0                          
    0:00:10    1177.3      0.00       0.0       0.0                          
    0:00:10    1177.0      0.00       0.0       0.0                          
    0:00:10    1176.6      0.00       0.0       0.0                          
    0:00:10    1176.3      0.00       0.0       0.0                          
    0:00:10    1176.0      0.00       0.0       0.0                          
    0:00:10    1175.7      0.00       0.0       0.0                          
    0:00:10    1175.4      0.00       0.0       0.0                          
    0:00:10    1175.0      0.00       0.0       0.0                          
    0:00:10    1174.7      0.00       0.0       0.0                          
    0:00:10    1174.4      0.00       0.0       0.0                          
    0:00:10    1174.1      0.00       0.0       0.0                          
    0:00:10    1173.8      0.00       0.0       0.0                          
    0:00:10    1173.4      0.00       0.0       0.0                          
    0:00:10    1173.1      0.00       0.0       0.0                          
    0:00:10    1172.8      0.00       0.0       0.0                          
    0:00:10    1172.5      0.00       0.0       0.0                          
    0:00:10    1172.2      0.00       0.0       0.0                          
    0:00:10    1171.8      0.00       0.0       0.0                          
    0:00:10    1171.5      0.00       0.0       0.0                          
    0:00:10    1171.2      0.00       0.0       0.0                          
    0:00:10    1170.9      0.00       0.0       0.0                          
    0:00:10    1170.6      0.00       0.0       0.0                          
    0:00:10    1170.2      0.00       0.0       0.0                          
    0:00:10    1169.9      0.00       0.0       0.0                          
    0:00:10    1169.6      0.00       0.0       0.0                          
    0:00:10    1169.3      0.00       0.0       0.0                          
    0:00:10    1169.0      0.00       0.0       0.0                          
    0:00:10    1168.6      0.00       0.0       0.0                          
    0:00:10    1168.3      0.00       0.0       0.0                          
    0:00:10    1168.0      0.00       0.0       0.0                          
    0:00:10    1167.7      0.00       0.0       0.0                          
    0:00:10    1167.4      0.00       0.0       0.0                          
    0:00:10    1167.0      0.00       0.0       0.0                          
    0:00:10    1166.7      0.00       0.0       0.0                          
    0:00:10    1166.4      0.00       0.0       0.0                          
    0:00:10    1166.1      0.00       0.0       0.0                          
    0:00:10    1165.8      0.00       0.0       0.0                          
    0:00:10    1165.4      0.00       0.0       0.0                          
    0:00:10    1165.1      0.00       0.0       0.0                          
    0:00:10    1164.8      0.00       0.0       0.0                          
    0:00:10    1164.5      0.00       0.0       0.0                          
    0:00:10    1164.2      0.00       0.0       0.0                          
    0:00:10    1163.8      0.00       0.0       0.0                          
    0:00:10    1163.5      0.00       0.0       0.0                          
    0:00:11    1163.2      0.00       0.0       0.0                          
    0:00:11    1162.9      0.00       0.0       0.0                          
    0:00:11    1162.6      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
  Transferring design 'led_registers' to database 'led_registers.db'
Current design is 'led_registers'.
1
report_reference
 
****************************************
Report : reference
Design : led_registers
Version: 2001.08
Date   : Fri Oct  4 02:15:04 2013
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVCKRMX1          fse0a_d_generic_core_tt1v25c
                                  0.960000       2      1.920000  
MUX2RMXSP          fse0a_d_generic_core_tt1v25c
                                  2.880000      51    146.880006  
OR2RMX1            fse0a_d_generic_core_tt1v25c
                                  1.920000       1      1.920000  
QDFCLRBRMX1        fse0a_d_generic_core_tt1v25c
                                  9.280000      51    473.279986  n
QDFERBLRMXLP       fse0a_d_generic_core_tt1v25c
                                  9.600000      51    489.600019  n
TIE1RMX1           fse0a_d_generic_core_tt1v25c
                                  0.960000       1      0.960000  
-----------------------------------------------------------------------------
Total 6 references                                   1114.559937
1
report_area
Information: Updating design information... (UID-85)
 
****************************************
Report : area
Design : led_registers
Version: 2001.08
Date   : Fri Oct  4 02:15:04 2013
****************************************

Library(s) Used:

    fse0a_d_generic_core_tt1v25c (File: /usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db)

Number of ports:               55
Number of nets:               161
Number of cells:              157
Number of references:           6

Combinational area:        151.680008
Noncombinational area:     962.880005
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          1114.560013
Total area:                 undefined
1

create_schematic -size infinite    -gen_database 
Loading db file '/usr/synopsys/synthesis/libraries/syn/generic.sdb'
Loading db file '/usr/synopsys/libraries/umc/fse0a_d_generic_cores.sdb'
Loading db file '/usr/synopsys/synthesis/libraries/syn/1_25.font'
1
design_analyzer> create_schematic -size infinite  -symbol_view   
1
design_analyzer> create_schematic -size infinite   -hier_view  
1
design_analyzer> create_schematic -size infinite -schematic_view    
Generating schematic for design: led_registers
The schematic for design 'led_registers' has 1 page(s).

1
design_analyzer> report_timing -path full -delay max -max_paths 1 -nworst 1 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : led_registers
Version: 2001.08
Date   : Fri Oct  4 02:16:34 2013
****************************************

Operating Conditions: 
Wire Load Model Mode: enclosed

  Startpoint: link_visited_p_reg[SEGID][3][NODE][6]
              (rising edge-triggered flip-flop)
  Endpoint: link_visited_p[SEGID][3][NODE][6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  led_registers      enG5K                 fse0a_d_generic_core_tt1v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  link_visited_p_reg[SEGID][3][NODE][6]/CK (QDFCLRBRMX1)
                                                          0.00       0.00 r
  link_visited_p_reg[SEGID][3][NODE][6]/Q (QDFCLRBRMX1)
                                                          0.09       0.09 r
  link_visited_p[SEGID][3][NODE][6] (inout)               0.00       0.09 r
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
design_analyzer> report_design
 
****************************************
Report : design
Design : led_registers
Version: 2001.08
Date   : Fri Oct  4 02:16:47 2013
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    fse0a_d_generic_core_tt1v25c (File: /usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db)

Local Link Library:

    {/usr/synopsys/libraries/umc/fse0a_d_generic_core_tt1v25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:

    No operating conditions specified.

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   enG5K
Location       :   fse0a_d_generic_core_tt1v25c
Resistance     :   0
Capacitance    :   0.0001382
Area           :   0
Slope          :   0.5
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     6.50
     2    13.80
     3    22.00
     4    35.40
     5    51.70
    10    88.00
    16   179.10
    50   284.30
    90   500.40



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
design_analyzer> report_timing -path full -delay max -max_paths 1 -nworst 1 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : led_registers
Version: 2001.08
Date   : Fri Oct  4 02:16:47 2013
****************************************

Operating Conditions: 
Wire Load Model Mode: enclosed

  Startpoint: link_visited_p_reg[SEGID][3][NODE][6]
              (rising edge-triggered flip-flop)
  Endpoint: link_visited_p[SEGID][3][NODE][6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  led_registers      enG5K                 fse0a_d_generic_core_tt1v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  link_visited_p_reg[SEGID][3][NODE][6]/CK (QDFCLRBRMX1)
                                                          0.00       0.00 r
  link_visited_p_reg[SEGID][3][NODE][6]/Q (QDFCLRBRMX1)
                                                          0.09       0.09 r
  link_visited_p[SEGID][3][NODE][6] (inout)               0.00       0.09 r
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
design_analyzer> 
Memory usage for this session 203596 Kbytes.
CPU usage for this session 10 seconds.

Thank you...
