--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml one.twx one.ncd -o one.twr one.pcf -ucf one.ucf

Design file:              one.ncd
Physical constraint file: one.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Inp to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Seg<0>      |        10.237(R)|      SLOW  |         5.161(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<1>      |        10.119(R)|      SLOW  |         5.094(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<2>      |         9.974(R)|      SLOW  |         5.033(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<3>      |        10.693(R)|      SLOW  |         5.086(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<4>      |        10.273(R)|      SLOW  |         4.819(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<5>      |        10.709(R)|      SLOW  |         4.987(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<6>      |        10.705(R)|      SLOW  |         5.150(R)|      FAST  |Inp_IBUF          |   0.000|
buzzer      |         9.409(R)|      SLOW  |         5.361(R)|      FAST  |Inp_IBUF          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Inp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Inp            |    1.827|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 22 22:37:25 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



